
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001242                       # Number of seconds simulated
sim_ticks                                  1242349485                       # Number of ticks simulated
final_tick                                 1242349485                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 231398                       # Simulator instruction rate (inst/s)
host_op_rate                                   231398                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              136582178                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697288                       # Number of bytes of host memory used
host_seconds                                     9.10                       # Real time elapsed on the host
sim_insts                                     2104790                       # Number of instructions simulated
sim_ops                                       2104790                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        118976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             603776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       118976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        148416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9434                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         95766933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        302961449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9787906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4430315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1133336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4584861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1133336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4481831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           463638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3554555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           515153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3606071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          1339398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4224254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           206061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          3709101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           360607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4533346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           103031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4430315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          2112127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4430315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           463638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4533346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           463638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3503040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          2678795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4327285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          2421219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4790922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           515153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4430315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             485995291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     95766933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9787906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1133336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1133336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       463638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       515153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      1339398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       206061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       360607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       103031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      2112127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       463638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       463638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      2678795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      2421219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       515153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119463969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        95766933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       302961449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9787906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4430315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1133336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4584861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1133336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4481831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          463638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3554555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          515153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3606071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         1339398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4224254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          206061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         3709101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          360607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4533346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          103031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4430315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         2112127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4430315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          463638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4533346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          463638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3503040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         2678795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4327285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         2421219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4790922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          515153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4430315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            485995291                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132548                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73807                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5673                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87941                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66430                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.539282                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26437                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               89                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3668                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2895                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            773                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          257                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182066                       # DTB read hits
system.cpu00.dtb.read_misses                      611                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 182677                       # DTB read accesses
system.cpu00.dtb.write_hits                    127872                       # DTB write hits
system.cpu00.dtb.write_misses                    1005                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128877                       # DTB write accesses
system.cpu00.dtb.data_hits                     309938                       # DTB hits
system.cpu00.dtb.data_misses                     1616                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 311554                       # DTB accesses
system.cpu00.itb.fetch_hits                    149174                       # ITB hits
system.cpu00.itb.fetch_misses                     160                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149334                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1963                       # Number of system calls
system.cpu00.numCycles                        1010527                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            76540                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1190018                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132548                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95762                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      723323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12724                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                727                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6128                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          738                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149174                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2597                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           813818                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.462266                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.726292                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 595906     73.22%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16292      2.00%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17590      2.16%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17035      2.09%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38099      4.68%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15689      1.93%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18886      2.32%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11284      1.39%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83037     10.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             813818                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.131167                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.177621                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  85493                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              561259                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129047                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33397                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4622                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26454                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1790                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124543                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7280                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4622                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 101403                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 90127                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       218384                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146653                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              252629                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1105285                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2975                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22630                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1847                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               217643                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757731                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1369162                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1211025                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155850                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668722                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89009                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4039                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1663                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  149668                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179547                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135452                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32041                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12291                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2752                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952810                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1720                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51728                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          385                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       813818                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.170790                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.937201                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            515659     63.36%     63.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73676      9.05%     72.42% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60896      7.48%     79.90% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45200      5.55%     85.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43686      5.37%     90.82% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28587      3.51%     94.33% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26659      3.28%     97.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11531      1.42%     99.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7924      0.97%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        813818                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5003     16.00%     16.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.11%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.11% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  72      0.23%     29.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5948     19.03%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9869     31.57%     79.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6273     20.07%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550815     57.81%     57.81% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12791      1.34%     59.15% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.15% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35716      3.75%     62.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.90% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37107      3.89%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                17      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             185910     19.51%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130446     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952810                       # Type of FU issued
system.cpu00.iq.rate                         0.942884                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31262                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032810                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2508665                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          949909                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813347                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243755                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123384                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116991                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858812                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125260                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21323                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18609                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15938                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          219                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11249                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4622                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22651                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               57829                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078857                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1431                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179547                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135452                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1580                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  120                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               57595                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1559                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3103                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4662                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              945237                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              182697                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7573                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107556                       # number of nop insts executed
system.cpu00.iew.exec_refs                     311582                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110260                       # Number of branches executed
system.cpu00.iew.exec_stores                   128885                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.935390                       # Inst execution rate
system.cpu00.iew.wb_sent                       933825                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930338                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545552                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777705                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.920646                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701490                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105924                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2367                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3933                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       797174                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.214696                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.310924                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       549114     68.88%     68.88% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51620      6.48%     75.36% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        50925      6.39%     81.75% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29944      3.76%     85.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35508      4.45%     89.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8925      1.12%     91.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12800      1.61%     92.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5139      0.64%     93.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53199      6.67%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       797174                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968324                       # Number of instructions committed
system.cpu00.commit.committedOps               968324                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280452                       # Number of memory references committed
system.cpu00.commit.loads                      160938                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100071                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791864                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22213                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98594     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503119     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161970     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119515     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968324                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53199                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1814232                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2165293                       # The number of ROB writes
system.cpu00.timesIdled                          1398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        196709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      61389                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869730                       # Number of Instructions Simulated
system.cpu00.committedOps                      869730                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.161886                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.161886                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.860670                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.860670                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141545                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612451                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151828                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102903                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4724                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2247                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14928                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.062169                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            224070                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14992                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.945971                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26316254                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.062169                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.985346                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.985346                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1099182                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1099182                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       138885                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        138885                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        83084                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        83084                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          886                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          886                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1103                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1103                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       221969                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         221969                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       221969                       # number of overall hits
system.cpu00.dcache.overall_hits::total        221969                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11423                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11423                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35309                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35309                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          312                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          312                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           18                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46732                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46732                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46732                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46732                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    443013842                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    443013842                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5385238332                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5385238332                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2659905                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2659905                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       310612                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       310612                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5828252174                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5828252174                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5828252174                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5828252174                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150308                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150308                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268701                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268701                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268701                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268701                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.075997                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.075997                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.298236                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.298236                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.260434                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.260434                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016057                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016057                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.173918                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.173918                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.173918                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.173918                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 38782.617701                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 38782.617701                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 152517.441219                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 152517.441219                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  8525.336538                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  8525.336538                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 17256.222222                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 17256.222222                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 124716.514893                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 124716.514893                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 124716.514893                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 124716.514893                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       159457                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3319                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    48.043688                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10776                       # number of writebacks
system.cpu00.dcache.writebacks::total           10776                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3547                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3547                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28182                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28182                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31729                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31729                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31729                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31729                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7876                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7876                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7127                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7127                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          168                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          168                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           18                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        15003                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        15003                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        15003                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        15003                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    250348636                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    250348636                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1139979521                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1139979521                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1082506                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1082506                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       289750                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       289750                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1390328157                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1390328157                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1390328157                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1390328157                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052399                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052399                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060198                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060198                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.140234                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.140234                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016057                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016057                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055835                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055835                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055835                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055835                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 31786.266633                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 31786.266633                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 159952.226884                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 159952.226884                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  6443.488095                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6443.488095                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 16097.222222                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 16097.222222                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 92670.009798                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 92670.009798                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 92670.009798                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 92670.009798                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7438                       # number of replacements
system.cpu00.icache.tags.tagsinuse         470.943546                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140176                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7950                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.632201                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       777850101                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   470.943546                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.919812                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.919812                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          306280                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         306280                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140176                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140176                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140176                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140176                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140176                       # number of overall hits
system.cpu00.icache.overall_hits::total        140176                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8989                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8989                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8989                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8989                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8989                       # number of overall misses
system.cpu00.icache.overall_misses::total         8989                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    644767910                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    644767910                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    644767910                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    644767910                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    644767910                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    644767910                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149165                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149165                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149165                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149165                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149165                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149165                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060262                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060262                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060262                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060262                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060262                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060262                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 71728.547113                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 71728.547113                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 71728.547113                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 71728.547113                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 71728.547113                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 71728.547113                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1031                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              33                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    31.242424                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7438                       # number of writebacks
system.cpu00.icache.writebacks::total            7438                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1039                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1039                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1039                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1039                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1039                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1039                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7950                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7950                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7950                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7950                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7950                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7950                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    462806069                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    462806069                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    462806069                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    462806069                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    462806069                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    462806069                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053297                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053297                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053297                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053297                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053297                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053297                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58214.599874                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58214.599874                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58214.599874                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58214.599874                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58214.599874                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58214.599874                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 32015                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           27194                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1145                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              23276                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 16932                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           72.744458                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2052                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           114                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            114                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      22769                       # DTB read hits
system.cpu01.dtb.read_misses                      441                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  23210                       # DTB read accesses
system.cpu01.dtb.write_hits                      5588                       # DTB write hits
system.cpu01.dtb.write_misses                      26                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  5614                       # DTB write accesses
system.cpu01.dtb.data_hits                      28357                       # DTB hits
system.cpu01.dtb.data_misses                      467                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  28824                       # DTB accesses
system.cpu01.itb.fetch_hits                     29337                       # ITB hits
system.cpu01.itb.fetch_misses                      66                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 29403                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         131835                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       173134                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     32015                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            18984                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       50655                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2551                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        40485                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1693                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   29337                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 550                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           105611                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.639356                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.624038                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  70408     66.67%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1499      1.42%     68.09% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2172      2.06%     70.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6777      6.42%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   8734      8.27%     84.83% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    704      0.67%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6341      6.00%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1350      1.28%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   7626      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             105611                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.242841                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.313263                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  12630                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               20501                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   29381                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1757                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  857                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               2180                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 435                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               159579                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1710                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  857                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  13750                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8088                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         9948                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   29938                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2545                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               156065                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 279                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  635                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  916                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  410                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            103362                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              188148                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         175263                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12878                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               84774                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  18588                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              290                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          263                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    5941                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              23718                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              6865                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1216                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            978                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   134273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               439                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  129797                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             361                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         20558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        10265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       105611                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.229010                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.061247                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             70631     66.88%     66.88% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              3536      3.35%     70.23% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8635      8.18%     78.40% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              7223      6.84%     85.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              2830      2.68%     87.92% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3013      2.85%     90.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              8048      7.62%     98.40% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               911      0.86%     99.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               784      0.74%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        105611                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1040     37.91%     37.91% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     37.91% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     37.91% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  79      2.88%     40.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     40.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     40.79% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                309     11.27%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     52.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  888     32.37%     84.43% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 427     15.57%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               95161     73.32%     73.32% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                186      0.14%     73.46% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     73.46% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2936      2.26%     75.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     75.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     75.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1935      1.49%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.21% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              23699     18.26%     95.47% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              5876      4.53%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               129797                       # Type of FU issued
system.cpu01.iq.rate                         0.984541                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      2743                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.021133                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           344773                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          141671                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       116276                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23536                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13626                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10400                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               120440                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12096                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            408                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         3632                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2207                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          740                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  857                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3407                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1154                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            151321                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             246                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               23718                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               6865                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              251                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   38                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1102                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          220                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          635                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                855                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              128431                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               23214                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1366                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       16609                       # number of nop insts executed
system.cpu01.iew.exec_refs                      28828                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  27661                       # Number of branches executed
system.cpu01.iew.exec_stores                     5614                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.974180                       # Inst execution rate
system.cpu01.iew.wb_sent                       127430                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      126676                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   74925                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   88715                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.960868                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.844558                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         21147                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             727                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        61920                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.084771                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.827748                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        32164     51.94%     51.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7798     12.59%     64.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2895      4.68%     69.21% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1168      1.89%     71.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1756      2.84%     73.94% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         5707      9.22%     83.15% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          598      0.97%     84.12% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5822      9.40%     93.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4012      6.48%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        61920                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             129089                       # Number of instructions committed
system.cpu01.commit.committedOps               129089                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        24744                       # Number of memory references committed
system.cpu01.commit.loads                       20086                       # Number of loads committed
system.cpu01.commit.membars                       138                       # Number of memory barriers committed
system.cpu01.commit.branches                    25262                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  109264                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1219                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        14939     11.57%     11.57% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          84351     65.34%     76.92% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.09%     77.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     77.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.23%     79.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     79.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     79.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.49%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.72% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         20224     15.67%     96.39% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         4662      3.61%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          129089                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4012                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     206779                       # The number of ROB reads
system.cpu01.rob.rob_writes                    303671                       # The number of ROB writes
system.cpu01.timesIdled                           261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     940080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    114154                       # Number of Instructions Simulated
system.cpu01.committedOps                      114154                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.154887                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.154887                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.865885                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.865885                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 161562                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 86827                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8172                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   371                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  162                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             703                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.350307                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             24061                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             763                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           31.534731                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1128367630                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.350307                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.317974                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.317974                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          106401                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         106401                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        19916                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         19916                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         3867                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3867                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           60                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           60                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           43                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           43                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        23783                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          23783                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        23783                       # number of overall hits
system.cpu01.dcache.overall_hits::total         23783                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1708                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1708                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          722                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          722                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           37                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           22                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2430                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2430                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2430                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2430                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     97602867                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     97602867                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     78153615                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     78153615                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       992104                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       992104                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       171532                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       171532                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       157624                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       157624                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    175756482                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    175756482                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    175756482                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    175756482                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        21624                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        21624                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         4589                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         4589                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           65                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        26213                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        26213                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        26213                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        26213                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.078986                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.078986                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.157333                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.157333                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.381443                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.381443                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.338462                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.338462                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.092702                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.092702                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.092702                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.092702                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 57144.535714                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 57144.535714                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 108246.004155                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 108246.004155                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 26813.621622                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 26813.621622                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  7796.909091                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  7796.909091                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 72327.770370                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 72327.770370                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 72327.770370                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 72327.770370                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2242                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             113                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    19.840708                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          381                       # number of writebacks
system.cpu01.dcache.writebacks::total             381                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          988                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          988                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          480                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          480                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           13                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1468                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1468                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1468                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1468                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          720                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          720                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          242                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          242                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           24                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           21                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          962                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          962                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          962                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          962                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     33284162                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     33284162                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     21042785                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     21042785                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       329156                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       329156                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       152988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       152988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     54326947                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     54326947                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     54326947                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     54326947                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.033296                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.033296                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.052735                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.052735                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.247423                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.247423                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.323077                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.323077                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.036699                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.036699                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.036699                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.036699                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 46228.002778                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 46228.002778                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 86953.657025                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 86953.657025                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 13714.833333                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13714.833333                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7229.952381                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7229.952381                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 56472.917879                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 56472.917879                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 56472.917879                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 56472.917879                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             415                       # number of replacements
system.cpu01.icache.tags.tagsinuse         115.314088                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             28232                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           31.544134                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   115.314088                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.225223                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.225223                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           59563                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          59563                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        28232                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         28232                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        28232                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          28232                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        28232                       # number of overall hits
system.cpu01.icache.overall_hits::total         28232                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1102                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1102                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1102                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1102                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1102                       # number of overall misses
system.cpu01.icache.overall_misses::total         1102                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     89777294                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     89777294                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     89777294                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     89777294                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     89777294                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     89777294                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        29334                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        29334                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        29334                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        29334                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        29334                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        29334                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.037567                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.037567                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.037567                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.037567                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.037567                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.037567                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 81467.598911                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 81467.598911                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 81467.598911                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 81467.598911                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 81467.598911                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 81467.598911                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          415                       # number of writebacks
system.cpu01.icache.writebacks::total             415                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          207                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          207                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          207                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          895                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          895                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          895                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          895                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          895                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          895                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     65077845                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     65077845                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     65077845                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     65077845                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     65077845                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     65077845                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.030511                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.030511                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.030511                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.030511                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.030511                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.030511                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 72712.675978                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 72712.675978                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 72712.675978                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 72712.675978                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 72712.675978                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 72712.675978                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 31593                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           25723                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1251                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              24881                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 16290                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           65.471645                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2550                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           109                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            105                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      22637                       # DTB read hits
system.cpu02.dtb.read_misses                      388                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  23025                       # DTB read accesses
system.cpu02.dtb.write_hits                      6192                       # DTB write hits
system.cpu02.dtb.write_misses                      31                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  6223                       # DTB write accesses
system.cpu02.dtb.data_hits                      28829                       # DTB hits
system.cpu02.dtb.data_misses                      419                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  29248                       # DTB accesses
system.cpu02.itb.fetch_hits                     28631                       # ITB hits
system.cpu02.itb.fetch_misses                      69                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 28700                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         112472                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             8831                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       173172                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     31593                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            18844                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       50965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2767                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        39880                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2202                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   28631                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 499                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           103454                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.673903                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.657184                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  68358     66.08%     66.08% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1706      1.65%     67.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2401      2.32%     70.05% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   6269      6.06%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   8467      8.18%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    951      0.92%     85.21% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   5870      5.67%     90.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1442      1.39%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7990      7.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             103454                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.280897                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.539690                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  11222                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               20902                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   28577                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1935                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  938                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               2654                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 466                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               157970                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1905                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  938                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  12506                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8268                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         9581                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   29125                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3156                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               153918                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 324                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  643                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1289                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  562                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            102231                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              185403                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         172654                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12743                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               81609                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  20622                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              314                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          291                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6966                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              23380                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              7532                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1307                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            640                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   132012                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               458                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  127428                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             329                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         22827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        10768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       103454                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.231736                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.063800                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             68913     66.61%     66.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3892      3.76%     70.37% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              8303      8.03%     78.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              6859      6.63%     85.03% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3081      2.98%     88.01% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              3221      3.11%     91.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              7218      6.98%     98.10% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1120      1.08%     99.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               847      0.82%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        103454                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1110     40.01%     40.01% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     40.01% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     40.01% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  91      3.28%     43.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     43.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     43.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                343     12.36%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     55.66% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  789     28.44%     84.10% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 441     15.90%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               92365     72.48%     72.49% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                186      0.15%     72.63% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     72.63% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2921      2.29%     74.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     74.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     74.93% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      1.51%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.44% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              23528     18.46%     94.90% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              6496      5.10%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               127428                       # Type of FU issued
system.cpu02.iq.rate                         1.132975                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2774                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.021769                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           337506                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          141855                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       113418                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23907                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13482                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10393                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               117885                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12313                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            718                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         3975                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         2442                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  938                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2959                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1416                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            148686                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             328                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               23380                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               7532                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              256                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1394                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          282                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          688                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                970                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              125842                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               23025                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1586                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       16216                       # number of nop insts executed
system.cpu02.iew.exec_refs                      29248                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  26594                       # Number of branches executed
system.cpu02.iew.exec_stores                     6223                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.118874                       # Inst execution rate
system.cpu02.iew.wb_sent                       124573                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      123811                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   72983                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   87607                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.100816                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.833073                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         23407                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           305                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             806                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        60073                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.060476                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.850077                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        31960     53.20%     53.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         6984     11.63%     64.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3017      5.02%     69.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1291      2.15%     72.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1661      2.76%     74.76% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         4961      8.26%     83.02% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          646      1.08%     84.10% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         4861      8.09%     92.19% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4692      7.81%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        60073                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             123779                       # Number of instructions committed
system.cpu02.commit.committedOps               123779                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        24495                       # Number of memory references committed
system.cpu02.commit.loads                       19405                       # Number of loads committed
system.cpu02.commit.membars                       127                       # Number of memory barriers committed
system.cpu02.commit.branches                    23899                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  104811                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1534                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        14140     11.42%     11.42% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          80094     64.71%     76.13% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.09%     76.22% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     76.22% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      2.33%     78.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     78.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     78.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.55%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.10% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         19532     15.78%     95.88% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5100      4.12%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          123779                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4692                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     201293                       # The number of ROB reads
system.cpu02.rob.rob_writes                    297863                       # The number of ROB writes
system.cpu02.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          9018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     959443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    109643                       # Number of Instructions Simulated
system.cpu02.committedOps                      109643                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.025802                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.025802                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.974847                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.974847                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 157662                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 84909                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8143                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   521                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  253                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             769                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.134994                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             23494                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             828                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           28.374396                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       847679851                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.134994                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.298984                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.298984                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          105590                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         105590                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        18985                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         18985                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4185                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4185                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           91                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           67                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        23170                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          23170                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        23170                       # number of overall hits
system.cpu02.dcache.overall_hits::total         23170                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1932                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1932                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          794                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          794                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           47                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           42                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2726                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2726                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2726                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2726                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    107624740                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    107624740                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     83632205                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     83632205                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       979355                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       979355                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       483303                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       483303                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        73017                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        73017                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    191256945                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    191256945                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    191256945                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    191256945                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        20917                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        20917                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         4979                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         4979                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        25896                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        25896                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        25896                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        25896                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.092365                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.092365                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.159470                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.159470                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.340580                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.340580                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.385321                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.385321                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.105267                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.105267                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.105267                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.105267                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 55706.387164                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 55706.387164                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 105330.232997                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 105330.232997                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 20837.340426                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 20837.340426                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11507.214286                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11507.214286                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 70160.287968                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 70160.287968                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 70160.287968                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 70160.287968                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2606                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.046154                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          414                       # number of writebacks
system.cpu02.dcache.writebacks::total             414                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1114                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1114                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          552                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          552                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           16                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1666                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1666                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1666                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1666                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          818                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          242                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          242                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           31                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           42                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           42                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1060                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1060                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1060                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1060                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     35580141                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     35580141                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     21924786                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     21924786                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       404491                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       404491                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       439261                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       439261                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        68381                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        68381                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     57504927                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     57504927                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     57504927                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     57504927                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.039107                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.039107                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.048604                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.048604                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.224638                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.224638                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.385321                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.385321                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.040933                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.040933                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.040933                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.040933                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 43496.504890                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 43496.504890                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 90598.289256                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 90598.289256                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 13048.096774                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13048.096774                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10458.595238                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10458.595238                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 54249.931132                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 54249.931132                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 54249.931132                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 54249.931132                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             416                       # number of replacements
system.cpu02.icache.tags.tagsinuse         110.560487                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             27582                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           30.783482                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   110.560487                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.215938                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.215938                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           58154                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          58154                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        27582                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         27582                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        27582                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          27582                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        27582                       # number of overall hits
system.cpu02.icache.overall_hits::total         27582                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1047                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1047                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1047                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1047                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1047                       # number of overall misses
system.cpu02.icache.overall_misses::total         1047                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     40541816                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     40541816                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     40541816                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     40541816                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     40541816                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     40541816                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        28629                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        28629                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        28629                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        28629                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        28629                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        28629                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.036571                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.036571                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.036571                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.036571                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.036571                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.036571                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 38721.887297                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 38721.887297                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 38721.887297                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 38721.887297                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 38721.887297                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 38721.887297                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    18.333333                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          416                       # number of writebacks
system.cpu02.icache.writebacks::total             416                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          151                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          151                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          151                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          896                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          896                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          896                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          896                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          896                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          896                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     30741312                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     30741312                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     30741312                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     30741312                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     30741312                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     30741312                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.031297                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.031297                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.031297                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.031297                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.031297                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.031297                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 34309.500000                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 34309.500000                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 34309.500000                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 34309.500000                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 34309.500000                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 34309.500000                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 20538                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           16888                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             850                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              15933                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  9906                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           62.172849                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  1586                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            95                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      16966                       # DTB read hits
system.cpu03.dtb.read_misses                      346                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  17312                       # DTB read accesses
system.cpu03.dtb.write_hits                      6106                       # DTB write hits
system.cpu03.dtb.write_misses                      31                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6137                       # DTB write accesses
system.cpu03.dtb.data_hits                      23072                       # DTB hits
system.cpu03.dtb.data_misses                      377                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  23449                       # DTB accesses
system.cpu03.itb.fetch_hits                     17534                       # ITB hits
system.cpu03.itb.fetch_misses                      66                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 17600                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          62012                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             6479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       125332                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     20538                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            11493                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       43120                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1891                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2083                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   17534                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 365                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            52798                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.373802                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.021746                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  28756     54.46%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1039      1.97%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   1848      3.50%     59.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   3752      7.11%     67.04% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   5270      9.98%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    530      1.00%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   2717      5.15%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1779      3.37%     86.54% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   7107     13.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              52798                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.331194                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.021093                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   8676                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               23727                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   17926                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1840                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  619                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1602                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 336                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               114692                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1364                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  619                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   9788                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  7615                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        13906                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   18587                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2273                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               112082                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 312                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  616                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  470                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  223                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             76289                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              142783                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         129930                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12847                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               62756                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  13533                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              423                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          400                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7220                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              17223                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              6967                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            1950                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1987                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    98019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               710                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   95674                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             302                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         14721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         7121                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        52798                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.812076                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.326159                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             27752     52.56%     52.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              3389      6.42%     58.98% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              4239      8.03%     67.01% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              4543      8.60%     75.61% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3217      6.09%     81.71% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              2794      5.29%     87.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5392     10.21%     97.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               788      1.49%     98.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               684      1.30%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         52798                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1064     28.75%     28.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     28.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     28.75% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  79      2.13%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                372     10.05%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     40.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1494     40.37%     81.30% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 692     18.70%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               66524     69.53%     69.54% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                179      0.19%     69.72% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     69.72% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2931      3.06%     72.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.79% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1929      2.02%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.80% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              17841     18.65%     93.45% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              6266      6.55%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                95674                       # Type of FU issued
system.cpu03.iq.rate                         1.542830                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3701                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.038683                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           224280                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           99926                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        82754                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23869                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13548                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                87076                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12295                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            279                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2230                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1443                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          862                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  619                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1968                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1591                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            108703                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             219                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               17223                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               6967                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              387                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1567                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          152                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          489                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                641                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               94742                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               17312                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             932                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        9974                       # number of nop insts executed
system.cpu03.iew.exec_refs                      23449                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  17446                       # Number of branches executed
system.cpu03.iew.exec_stores                     6137                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.527801                       # Inst execution rate
system.cpu03.iew.wb_sent                        93767                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       93160                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   52530                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   65972                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.502290                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.796247                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         15096                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           636                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             524                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        50499                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.844076                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.725658                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        28703     56.84%     56.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         5246     10.39%     67.23% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         2485      4.92%     72.15% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1336      2.65%     74.79% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2608      5.16%     79.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2748      5.44%     85.40% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          609      1.21%     86.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3038      6.02%     92.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         3726      7.38%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        50499                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              93124                       # Number of instructions committed
system.cpu03.commit.committedOps                93124                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        20517                       # Number of memory references committed
system.cpu03.commit.loads                       14993                       # Number of loads committed
system.cpu03.commit.membars                       296                       # Number of memory barriers committed
system.cpu03.commit.branches                    15779                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   78811                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1085                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass         9120      9.79%      9.79% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          58276     62.58%     72.37% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.12%     72.50% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     72.50% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      3.09%     75.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      2.06%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         15289     16.42%     94.07% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5526      5.93%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           93124                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                3726                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     154005                       # The number of ROB reads
system.cpu03.rob.rob_writes                    218719                       # The number of ROB writes
system.cpu03.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          9214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     968116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     84008                       # Number of Instructions Simulated
system.cpu03.committedOps                       84008                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.738168                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.738168                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.354706                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.354706                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 122013                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 62556                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11148                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   250                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  113                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             496                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          17.823083                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             19433                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           35.014414                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1131476068                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    17.823083                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.278486                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.278486                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           86441                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          86441                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        14410                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         14410                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4893                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4893                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           44                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           29                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        19303                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          19303                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        19303                       # number of overall hits
system.cpu03.dcache.overall_hits::total         19303                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1452                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1452                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          582                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          582                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           21                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           18                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2034                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2034                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2034                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2034                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     96647851                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     96647851                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     77703921                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     77703921                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       654835                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       654835                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       201666                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       201666                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data         9272                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total         9272                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    174351772                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    174351772                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    174351772                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    174351772                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        15862                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        15862                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5475                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5475                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           65                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           65                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        21337                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        21337                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        21337                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        21337                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.091540                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.091540                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.106301                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.106301                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.323077                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.323077                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.382979                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.382979                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.095327                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.095327                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.095327                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.095327                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 66561.880854                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 66561.880854                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 133511.891753                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 133511.891753                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 31182.619048                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 31182.619048                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 11203.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 11203.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 85718.668633                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 85718.668633                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 85718.668633                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 85718.668633                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2299                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    20.711712                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          272                       # number of writebacks
system.cpu03.dcache.writebacks::total             272                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          952                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          952                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          416                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          416                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            9                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1368                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1368                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1368                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1368                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          500                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          166                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          166                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           18                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          666                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          666                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          666                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          666                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     28766380                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     28766380                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     20536302                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     20536302                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       155306                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       155306                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       181963                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       181963                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data         8113                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total         8113                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     49302682                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     49302682                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     49302682                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     49302682                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.031522                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.031522                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.030320                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.030320                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.184615                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.184615                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.031213                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.031213                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.031213                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.031213                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 57532.760000                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 57532.760000                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 123712.662651                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 123712.662651                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12942.166667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12942.166667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 10109.055556                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 10109.055556                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 74028.051051                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 74028.051051                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 74028.051051                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 74028.051051                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             201                       # number of replacements
system.cpu03.icache.tags.tagsinuse         103.886147                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             16770                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             655                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           25.603053                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   103.886147                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.202903                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.202903                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           35717                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          35717                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        16770                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         16770                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        16770                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          16770                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        16770                       # number of overall hits
system.cpu03.icache.overall_hits::total         16770                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          761                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          761                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          761                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          761                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          761                       # number of overall misses
system.cpu03.icache.overall_misses::total          761                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     36374054                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     36374054                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     36374054                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     36374054                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     36374054                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     36374054                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        17531                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        17531                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        17531                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        17531                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        17531                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        17531                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.043409                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.043409                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.043409                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.043409                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.043409                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.043409                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 47797.705650                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 47797.705650                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 47797.705650                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 47797.705650                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 47797.705650                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 47797.705650                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          201                       # number of writebacks
system.cpu03.icache.writebacks::total             201                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          106                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          106                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          106                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          655                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          655                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          655                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          655                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          655                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     28150949                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     28150949                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     28150949                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     28150949                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     28150949                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     28150949                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.037362                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.037362                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.037362                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.037362                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.037362                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.037362                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 42978.548092                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 42978.548092                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 42978.548092                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 42978.548092                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 42978.548092                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 42978.548092                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7259                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5755                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             656                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5894                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1943                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           32.965728                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   565                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            69                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             69                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6110                       # DTB read hits
system.cpu04.dtb.read_misses                      310                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6420                       # DTB read accesses
system.cpu04.dtb.write_hits                      3228                       # DTB write hits
system.cpu04.dtb.write_misses                      26                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3254                       # DTB write accesses
system.cpu04.dtb.data_hits                       9338                       # DTB hits
system.cpu04.dtb.data_misses                      336                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9674                       # DTB accesses
system.cpu04.itb.fetch_hits                      5996                       # ITB hits
system.cpu04.itb.fetch_misses                      72                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  6068                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          76045                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        55884                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7259                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2508                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1471                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        40639                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2256                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5996                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 268                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            67549                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.827311                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.262888                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  58243     86.22%     86.22% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    546      0.81%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    649      0.96%     87.99% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    769      1.14%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1197      1.77%     90.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    330      0.49%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    437      0.65%     92.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    351      0.52%     92.56% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5027      7.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              67549                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.095457                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.734881                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6777                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12464                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    6005                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1162                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  502                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                610                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 241                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                47695                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1001                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  502                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   7471                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  7488                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3492                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6396                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1561                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45638                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  473                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  472                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   88                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33796                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               65203                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          52375                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12824                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22153                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11643                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              101                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4334                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6161                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3947                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             253                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            133                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    41150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38797                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             252                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         12460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        67549                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.574353                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.634388                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             57867     85.67%     85.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1776      2.63%     88.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1361      2.01%     90.31% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1100      1.63%     91.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1361      2.01%     93.95% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               928      1.37%     95.33% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1817      2.69%     98.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               699      1.03%     99.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               640      0.95%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         67549                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   969     49.49%     49.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     49.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     49.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  84      4.29%     53.78% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     53.78% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     53.78% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                357     18.23%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     72.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  429     21.91%     93.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 119      6.08%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23753     61.22%     61.23% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                192      0.49%     61.73% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.73% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2930      7.55%     69.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.28% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1929      4.97%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.25% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6646     17.13%     91.38% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3343      8.62%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38797                       # Type of FU issued
system.cpu04.iq.rate                         0.510185                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1958                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.050468                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           123387                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           40186                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        26067                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23966                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13540                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10390                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28415                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12336                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            216                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1729                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1137                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  502                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1865                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1784                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42727                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             177                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6161                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3947                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1762                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          113                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          389                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                502                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37966                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6420                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             831                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1480                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9674                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4915                       # Number of branches executed
system.cpu04.iew.exec_stores                     3254                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.499257                       # Inst execution rate
system.cpu04.iew.wb_sent                        36982                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36457                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21551                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30677                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.479414                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.702513                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12571                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             423                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24984                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.187440                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.496439                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18796     75.23%     75.23% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          891      3.57%     78.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1110      4.44%     83.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          621      2.49%     85.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          612      2.45%     88.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          261      1.04%     89.22% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          199      0.80%     90.02% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          206      0.82%     90.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2288      9.16%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24984                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29667                       # Number of instructions committed
system.cpu04.commit.committedOps                29667                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7242                       # Number of memory references committed
system.cpu04.commit.loads                        4432                       # Number of loads committed
system.cpu04.commit.membars                        16                       # Number of memory barriers committed
system.cpu04.commit.branches                     3512                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24138                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                218                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          884      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16614     56.00%     58.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.36% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.70%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.06% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.47%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4448     14.99%     90.53% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2810      9.47%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29667                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2288                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      64102                       # The number of ROB reads
system.cpu04.rob.rob_writes                     86387                       # The number of ROB writes
system.cpu04.timesIdled                           130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     995870                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28787                       # Number of Instructions Simulated
system.cpu04.committedOps                       28787                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.641644                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.641644                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.378552                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.378552                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44655                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20293                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8142                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                    88                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             395                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.148200                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6118                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.505519                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1104769231                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.148200                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.267941                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.267941                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           32154                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          32154                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3810                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3810                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2310                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2310                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           21                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           12                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6120                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6120                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6120                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6120                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1272                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1272                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          480                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          480                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            4                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            8                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1752                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1752                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1752                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1752                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     93471032                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     93471032                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     68962752                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     68962752                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       219051                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       219051                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        50996                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        50996                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    162433784                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    162433784                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    162433784                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    162433784                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5082                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5082                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7872                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7872                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7872                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7872                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.250295                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.250295                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.172043                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.172043                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.222561                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.222561                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.222561                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.222561                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 73483.515723                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 73483.515723                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 143672.400000                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 143672.400000                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 54762.750000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 54762.750000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  6374.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  6374.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 92713.347032                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 92713.347032                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 92713.347032                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 92713.347032                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2555                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    25.808081                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          240                       # number of writebacks
system.cpu04.dcache.writebacks::total             240                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          887                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          887                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          367                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          367                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1254                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1254                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1254                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1254                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          385                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          113                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          498                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          498                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     27884381                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     27884381                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     16671042                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     16671042                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        13908                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        13908                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        41724                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        41724                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     44555423                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     44555423                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     44555423                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     44555423                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.075758                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.075758                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.040502                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.040502                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.063262                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.063262                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.063262                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.063262                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 72426.963636                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 72426.963636                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 147531.345133                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 147531.345133                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         6954                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6954                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  5215.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  5215.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 89468.720884                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 89468.720884                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 89468.720884                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 89468.720884                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              80                       # number of replacements
system.cpu04.icache.tags.tagsinuse          93.344168                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5456                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             471                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           11.583864                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    93.344168                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.182313                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.182313                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12461                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12461                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5456                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5456                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5456                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5456                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5456                       # number of overall hits
system.cpu04.icache.overall_hits::total          5456                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          539                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          539                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          539                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          539                       # number of overall misses
system.cpu04.icache.overall_misses::total          539                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     29640265                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     29640265                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     29640265                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     29640265                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     29640265                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     29640265                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5995                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5995                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5995                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5995                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5995                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5995                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.089908                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.089908                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.089908                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.089908                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.089908                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.089908                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 54991.215213                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 54991.215213                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 54991.215213                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 54991.215213                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 54991.215213                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 54991.215213                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           80                       # number of writebacks
system.cpu04.icache.writebacks::total              80                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           68                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           68                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           68                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          471                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          471                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          471                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     22229619                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     22229619                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     22229619                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     22229619                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     22229619                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     22229619                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.078565                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.078565                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.078565                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.078565                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.078565                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.078565                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 47196.643312                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 47196.643312                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 47196.643312                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 47196.643312                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 47196.643312                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 47196.643312                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  7975                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6166                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             760                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               6489                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2098                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           32.331638                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   664                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           134                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            130                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6546                       # DTB read hits
system.cpu05.dtb.read_misses                      356                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6902                       # DTB read accesses
system.cpu05.dtb.write_hits                      3435                       # DTB write hits
system.cpu05.dtb.write_misses                      33                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3468                       # DTB write accesses
system.cpu05.dtb.data_hits                       9981                       # DTB hits
system.cpu05.dtb.data_misses                      389                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10370                       # DTB accesses
system.cpu05.itb.fetch_hits                      6552                       # ITB hits
system.cpu05.itb.fetch_misses                      90                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6642                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          77753                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5495                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        60037                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      7975                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2766                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       20011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1711                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        41088                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2537                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6552                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 315                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            70175                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.855533                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.296742                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  60180     85.76%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    596      0.85%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    719      1.02%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    808      1.15%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1229      1.75%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    368      0.52%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    490      0.70%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    397      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5388      7.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              70175                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.102568                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.772150                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7844                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               12888                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    6554                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1216                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  585                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                723                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 282                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                51208                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1128                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  585                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8570                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6740                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4714                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6978                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1500                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                48922                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 295                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  320                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  605                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   31                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             36213                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               69210                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          56195                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           13006                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  13064                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              115                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    3973                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6887                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4173                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             312                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            157                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    43835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               122                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   40895                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             241                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6982                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        70175                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.582757                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.646846                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             59953     85.43%     85.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1929      2.75%     88.18% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1399      1.99%     90.18% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1183      1.69%     91.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1399      1.99%     93.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1002      1.43%     95.28% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1855      2.64%     97.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               757      1.08%     99.01% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               698      0.99%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         70175                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   947     48.86%     48.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     48.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     48.86% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  72      3.72%     52.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     52.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     52.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                343     17.70%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     70.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  437     22.55%     92.83% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 139      7.17%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               25069     61.30%     61.31% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                194      0.47%     61.79% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.79% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2971      7.26%     69.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 2      0.00%     69.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1930      4.72%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.77% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7162     17.51%     91.29% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3563      8.71%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                40895                       # Type of FU issued
system.cpu05.iq.rate                         0.525960                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1938                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.047390                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           130215                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           44018                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        27986                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23929                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13769                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10467                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                30521                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12308                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            234                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2125                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1206                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  585                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1858                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1392                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             45545                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             181                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6887                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4173                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               91                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1380                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          135                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          456                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                591                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               39953                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6902                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             942                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1588                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10370                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5275                       # Number of branches executed
system.cpu05.iew.exec_stores                     3468                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.513845                       # Inst execution rate
system.cpu05.iew.wb_sent                        39071                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       38453                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   22579                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   32001                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.494553                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.705572                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13882                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             490                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        26930                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.155106                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.461114                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        20349     75.56%     75.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         1005      3.73%     79.29% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1197      4.44%     83.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          647      2.40%     86.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          669      2.48%     88.63% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          241      0.89%     89.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          220      0.82%     90.34% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          250      0.93%     91.27% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2352      8.73%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        26930                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              31107                       # Number of instructions committed
system.cpu05.commit.committedOps                31107                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7729                       # Number of memory references committed
system.cpu05.commit.loads                        4762                       # Number of loads committed
system.cpu05.commit.membars                        23                       # Number of memory barriers committed
system.cpu05.commit.branches                     3759                       # Number of branches committed
system.cpu05.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                254                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          959      3.08%      3.08% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          17472     56.17%     59.25% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           114      0.37%     59.62% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.62% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2887      9.28%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            2      0.01%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1921      6.18%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4785     15.38%     90.46% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2967      9.54%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           31107                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2352                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      68605                       # The number of ROB reads
system.cpu05.rob.rob_writes                     92128                       # The number of ROB writes
system.cpu05.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     994162                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu05.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.578701                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.578701                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.387792                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.387792                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  47129                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 21761                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11206                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8218                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   119                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             401                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.392658                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6954                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             461                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           15.084599                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       907204932                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.392658                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.256135                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.256135                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           34978                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          34978                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4451                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4451                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2410                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2410                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           19                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6861                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6861                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6861                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6861                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1168                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1168                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          530                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            8                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1698                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1698                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1698                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1698                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     82170782                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     82170782                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     71432576                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     71432576                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       613111                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       613111                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       157624                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       157624                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    153603358                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    153603358                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    153603358                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    153603358                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5619                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5619                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8559                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8559                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8559                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8559                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.207866                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.207866                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.180272                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.180272                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.296296                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.296296                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.198388                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.198388                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.198388                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.198388                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 70351.696918                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 70351.696918                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 134778.445283                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 134778.445283                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 68123.444444                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 68123.444444                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        19703                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        19703                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 90461.341578                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 90461.341578                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 90461.341578                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 90461.341578                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2019                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              87                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    23.206897                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu05.dcache.writebacks::total             204                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          778                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          778                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          403                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1181                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1181                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1181                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1181                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          390                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          127                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            8                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          517                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          517                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     25103940                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     25103940                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     16808961                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     16808961                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        15067                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        15067                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       148352                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       148352                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     41912901                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     41912901                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     41912901                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     41912901                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.069407                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.069407                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.043197                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.043197                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.060404                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.060404                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.060404                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.060404                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 64369.076923                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 64369.076923                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 132354.023622                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 132354.023622                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  7533.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7533.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data        18544                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total        18544                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 81069.441006                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 81069.441006                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 81069.441006                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 81069.441006                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             125                       # number of replacements
system.cpu05.icache.tags.tagsinuse          92.874754                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5905                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             557                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           10.601436                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    92.874754                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.181396                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.181396                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           13653                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          13653                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5905                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5905                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5905                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5905                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5905                       # number of overall hits
system.cpu05.icache.overall_hits::total          5905                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          643                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          643                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          643                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          643                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          643                       # number of overall misses
system.cpu05.icache.overall_misses::total          643                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     28728127                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     28728127                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     28728127                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     28728127                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     28728127                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     28728127                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6548                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6548                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6548                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6548                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6548                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6548                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.098198                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.098198                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.098198                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.098198                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.098198                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.098198                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 44678.269051                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 44678.269051                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 44678.269051                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 44678.269051                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 44678.269051                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 44678.269051                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          125                       # number of writebacks
system.cpu05.icache.writebacks::total             125                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           86                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           86                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           86                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          557                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          557                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          557                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          557                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          557                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          557                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     21935228                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     21935228                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     21935228                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     21935228                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     21935228                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     21935228                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.085064                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.085064                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.085064                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.085064                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.085064                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.085064                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 39381.019749                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 39381.019749                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 39381.019749                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 39381.019749                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 39381.019749                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 39381.019749                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 20818                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           16040                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1113                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              15888                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  9301                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           58.541037                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2042                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           114                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            114                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      16703                       # DTB read hits
system.cpu06.dtb.read_misses                      388                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  17091                       # DTB read accesses
system.cpu06.dtb.write_hits                      6220                       # DTB write hits
system.cpu06.dtb.write_misses                      40                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  6260                       # DTB write accesses
system.cpu06.dtb.data_hits                      22923                       # DTB hits
system.cpu06.dtb.data_misses                      428                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  23351                       # DTB accesses
system.cpu06.itb.fetch_hits                     17947                       # ITB hits
system.cpu06.itb.fetch_misses                      79                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 18026                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         104411                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             8482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       127154                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     20818                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            11343                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       41685                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2477                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        40788                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2402                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   17947                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 504                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            94848                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.340608                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.589754                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  70860     74.71%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1271      1.34%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2034      2.14%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   2873      3.03%     81.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   5156      5.44%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    603      0.64%     87.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2626      2.77%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1599      1.69%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   7826      8.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              94848                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.199385                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.217822                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  10937                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               22580                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   17858                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1855                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  830                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               2153                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 429                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               114177                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1688                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  830                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  12108                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8032                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12538                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   18469                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2083                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               110659                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 324                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  402                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  324                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  488                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             75600                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              140744                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         127872                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12865                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               57060                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  18540                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              381                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          352                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    6468                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              17276                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              7488                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            1657                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1685                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    96362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               585                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   92388                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             339                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         20815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        10054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        94848                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.974064                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.932458                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             70286     74.10%     74.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              3893      4.10%     78.21% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              4366      4.60%     82.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              3467      3.66%     86.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3518      3.71%     90.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              3159      3.33%     93.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              4422      4.66%     98.17% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               933      0.98%     99.15% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               804      0.85%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         94848                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1049     31.98%     31.98% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     31.98% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     31.98% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  79      2.41%     34.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     34.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     34.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                313      9.54%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     43.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1250     38.11%     82.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 589     17.96%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               63215     68.42%     68.43% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                182      0.20%     68.62% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     68.62% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2932      3.17%     71.80% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.80% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.80% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1935      2.09%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.89% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              17644     19.10%     92.99% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              6476      7.01%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                92388                       # Type of FU issued
system.cpu06.iq.rate                         0.884849                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3280                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.035502                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           259130                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          104181                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        78627                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24113                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13610                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10417                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                83258                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12406                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            390                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         3664                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2258                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          989                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  830                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2686                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1893                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            106321                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             236                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               17276                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               7488                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              328                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1868                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          211                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          633                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                844                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               91035                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               17092                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1353                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        9374                       # number of nop insts executed
system.cpu06.iew.exec_refs                      23352                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  16656                       # Number of branches executed
system.cpu06.iew.exec_stores                     6260                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.871891                       # Inst execution rate
system.cpu06.iew.wb_sent                        89769                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       89044                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   50249                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   64886                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.852822                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.774420                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         21006                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           466                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             705                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        50899                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.646457                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.675015                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        31360     61.61%     61.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         4618      9.07%     70.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2740      5.38%     76.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1333      2.62%     78.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1979      3.89%     82.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1936      3.80%     86.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          574      1.13%     87.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2206      4.33%     91.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4153      8.16%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        50899                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              83803                       # Number of instructions committed
system.cpu06.commit.committedOps                83803                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        18842                       # Number of memory references committed
system.cpu06.commit.loads                       13612                       # Number of loads committed
system.cpu06.commit.membars                       208                       # Number of memory barriers committed
system.cpu06.commit.branches                    14173                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   71095                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1167                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         7675      9.16%      9.16% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          52161     62.24%     71.40% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.14%     71.54% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     71.54% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      3.43%     74.97% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     74.97% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      2.29%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         13820     16.49%     93.75% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         5234      6.25%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           83803                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4153                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     150229                       # The number of ROB reads
system.cpu06.rob.rob_writes                    212770                       # The number of ROB writes
system.cpu06.timesIdled                           171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          9563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     967504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     76132                       # Number of Instructions Simulated
system.cpu06.committedOps                       76132                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.371447                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.371447                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.729157                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.729157                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 115542                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 59552                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8178                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   447                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  150                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             647                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.511063                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             18134                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             707                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           25.649222                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       925827744                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.511063                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.242360                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.242360                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           83559                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          83559                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        13407                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         13407                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         4334                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         4334                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           58                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           58                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           34                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        17741                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          17741                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        17741                       # number of overall hits
system.cpu06.dcache.overall_hits::total         17741                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1926                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1926                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          833                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          833                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           31                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           26                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2759                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2759                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2759                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2759                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     98932240                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     98932240                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     78917399                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     78917399                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       915610                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       915610                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       215574                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       215574                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        82289                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        82289                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    177849639                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    177849639                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    177849639                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    177849639                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        15333                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        15333                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         5167                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5167                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        20500                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        20500                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        20500                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        20500                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.125611                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.125611                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.161215                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.161215                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.348315                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.348315                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.433333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.433333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.134585                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.134585                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.134585                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.134585                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 51366.687435                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 51366.687435                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 94738.774310                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 94738.774310                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 29535.806452                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 29535.806452                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  8291.307692                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  8291.307692                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 64461.630663                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 64461.630663                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 64461.630663                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 64461.630663                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2557                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             126                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    20.293651                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          398                       # number of writebacks
system.cpu06.dcache.writebacks::total             398                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1126                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1126                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          528                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          528                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1654                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1654                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1654                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1654                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          800                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          800                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          305                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          305                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           21                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           23                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1105                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1105                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1105                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1105                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     32949211                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     32949211                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     21483209                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     21483209                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       317566                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       317566                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       192394                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       192394                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        78812                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        78812                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     54432420                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     54432420                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     54432420                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     54432420                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.052175                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.052175                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.059028                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.059028                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.235955                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.235955                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.383333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.383333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.053902                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.053902                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.053902                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.053902                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 41186.513750                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 41186.513750                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 70436.750820                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 70436.750820                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 15122.190476                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15122.190476                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  8364.956522                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  8364.956522                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 49260.108597                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 49260.108597                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 49260.108597                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 49260.108597                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             407                       # number of replacements
system.cpu06.icache.tags.tagsinuse          92.585511                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             16914                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             880                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           19.220455                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    92.585511                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.180831                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.180831                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           36764                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          36764                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        16914                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         16914                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        16914                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          16914                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        16914                       # number of overall hits
system.cpu06.icache.overall_hits::total         16914                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1028                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1028                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1028                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1028                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1028                       # number of overall misses
system.cpu06.icache.overall_misses::total         1028                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     41907113                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     41907113                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     41907113                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     41907113                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     41907113                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     41907113                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        17942                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        17942                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        17942                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        17942                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        17942                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        17942                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.057296                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.057296                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.057296                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.057296                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.057296                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.057296                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 40765.674125                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 40765.674125                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 40765.674125                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 40765.674125                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 40765.674125                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 40765.674125                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          407                       # number of writebacks
system.cpu06.icache.writebacks::total             407                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          148                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          148                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          148                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          880                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          880                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          880                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          880                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          880                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          880                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     30337975                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     30337975                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     30337975                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     30337975                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     30337975                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     30337975                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.049047                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.049047                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.049047                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.049047                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.049047                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.049047                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 34474.971591                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 34474.971591                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 34474.971591                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 34474.971591                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 34474.971591                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 34474.971591                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  9508                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            7500                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             718                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               7666                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3015                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           39.329507                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   766                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                       6668                       # DTB read hits
system.cpu07.dtb.read_misses                      340                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                   7008                       # DTB read accesses
system.cpu07.dtb.write_hits                      3416                       # DTB write hits
system.cpu07.dtb.write_misses                      31                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  3447                       # DTB write accesses
system.cpu07.dtb.data_hits                      10084                       # DTB hits
system.cpu07.dtb.data_misses                      371                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  10455                       # DTB accesses
system.cpu07.itb.fetch_hits                      7078                       # ITB hits
system.cpu07.itb.fetch_misses                      71                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                  7149                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          78362                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             5065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        65700                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      9508                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3782                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       21504                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1611                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                267                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        41237                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2150                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    7078                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 291                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            71149                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.923414                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.358581                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  59970     84.29%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    774      1.09%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    875      1.23%     86.61% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    829      1.17%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   1544      2.17%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    358      0.50%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    484      0.68%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    701      0.99%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   5614      7.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              71149                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.121334                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.838417                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   7682                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               12812                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    7671                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1188                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  559                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                842                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 253                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                56747                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1045                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  559                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   8383                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  6677                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         4266                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    8081                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                1946                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                54469                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 301                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  535                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  806                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  205                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             39664                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups               76196                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          63330                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12861                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               27281                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  12383                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              118                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    4180                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6896                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              4156                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             321                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            198                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    48762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               127                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   46117                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             254                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         13214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         6532                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        71149                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.648175                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.725071                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             59852     84.12%     84.12% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1837      2.58%     86.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1712      2.41%     89.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              1142      1.61%     90.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              1532      2.15%     92.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              1459      2.05%     94.92% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              2002      2.81%     97.73% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               909      1.28%     99.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               704      0.99%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         71149                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                   989     49.90%     49.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  74      3.73%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                339     17.10%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     70.74% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  434     21.90%     92.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 146      7.37%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               30249     65.59%     65.60% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                187      0.41%     66.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     66.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2950      6.40%     72.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1929      4.18%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.59% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               7247     15.71%     92.30% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              3551      7.70%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                46117                       # Type of FU issued
system.cpu07.iq.rate                         0.588512                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      1982                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.042978                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           141753                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           48558                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        33363                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23866                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13568                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10438                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                35814                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12281                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            218                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1915                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1213                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          783                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  559                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2001                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1200                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             51265                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             135                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6896                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               4156                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               95                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1181                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          441                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                565                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               45248                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                7008                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             869                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        2376                       # number of nop insts executed
system.cpu07.iew.exec_refs                      10455                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   6825                       # Number of branches executed
system.cpu07.iew.exec_stores                     3447                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.577423                       # Inst execution rate
system.cpu07.iew.wb_sent                        44377                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       43801                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   26001                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   36373                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.558957                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.714843                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         13503                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             472                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        27830                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.344161                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.603685                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        20094     72.20%     72.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1          965      3.47%     75.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1484      5.33%     81.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          606      2.18%     83.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          968      3.48%     86.66% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5          249      0.89%     87.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          378      1.36%     88.91% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          416      1.49%     90.41% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         2670      9.59%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        27830                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              37408                       # Number of instructions committed
system.cpu07.commit.committedOps                37408                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         7924                       # Number of memory references committed
system.cpu07.commit.loads                        4981                       # Number of loads committed
system.cpu07.commit.membars                        21                       # Number of memory barriers committed
system.cpu07.commit.branches                     5329                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   31006                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                408                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         1737      4.64%      4.64% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          22815     60.99%     65.63% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.30%     65.94% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     65.94% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      7.69%     73.63% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     73.63% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     73.63% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      5.13%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          5002     13.37%     92.13% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2943      7.87%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           37408                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                2670                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      75174                       # The number of ROB reads
system.cpu07.rob.rob_writes                    103891                       # The number of ROB writes
system.cpu07.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          7213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     993553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     35675                       # Number of Instructions Simulated
system.cpu07.committedOps                       35675                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.196552                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.196552                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.455259                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.455259                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  54824                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 25727                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11174                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8184                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   110                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             387                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.545672                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              7017                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             448                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           15.662946                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1104945399                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.545672                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.227276                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.227276                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           35288                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          35288                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         4515                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4515                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         2398                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2398                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           32                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           32                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           13                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data         6913                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6913                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         6913                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6913                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1204                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1204                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          520                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          520                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            6                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           12                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         1724                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         1724                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         1724                       # number of overall misses
system.cpu07.dcache.overall_misses::total         1724                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     88281030                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     88281030                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     73121240                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     73121240                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       548207                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       548207                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       127490                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       127490                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        56791                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        56791                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    161402270                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    161402270                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    161402270                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    161402270                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         5719                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         5719                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         2918                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2918                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         8637                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         8637                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         8637                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         8637                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.210526                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.210526                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.178204                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.178204                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.199606                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.199606                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.199606                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.199606                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 73323.114618                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 73323.114618                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 140617.769231                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 140617.769231                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 91367.833333                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 91367.833333                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10624.166667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10624.166667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 93620.806265                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 93620.806265                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 93620.806265                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 93620.806265                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2183                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    22.505155                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          190                       # number of writebacks
system.cpu07.dcache.writebacks::total             190                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          825                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          825                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          393                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          393                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            4                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1218                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1218                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1218                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1218                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          379                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          127                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           12                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          506                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          506                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          506                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          506                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     25959282                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     25959282                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     17730365                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     17730365                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       114741                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       114741                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        55632                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        55632                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     43689647                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     43689647                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     43689647                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     43689647                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.066270                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.066270                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.043523                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.043523                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.058585                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.058585                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.058585                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.058585                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 68494.147757                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 68494.147757                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 139609.173228                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 139609.173228                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9561.750000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9561.750000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 86343.175889                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 86343.175889                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 86343.175889                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 86343.175889                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             111                       # number of replacements
system.cpu07.icache.tags.tagsinuse          81.799714                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              6476                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           12.526112                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    81.799714                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.159765                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.159765                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           14651                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          14651                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         6476                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          6476                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         6476                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           6476                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         6476                       # number of overall hits
system.cpu07.icache.overall_hits::total          6476                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          591                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          591                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          591                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          591                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          591                       # number of overall misses
system.cpu07.icache.overall_misses::total          591                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     27897127                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     27897127                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     27897127                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     27897127                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     27897127                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     27897127                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         7067                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         7067                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         7067                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         7067                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         7067                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         7067                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.083628                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.083628                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.083628                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.083628                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.083628                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.083628                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 47203.260575                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 47203.260575                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 47203.260575                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 47203.260575                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 47203.260575                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 47203.260575                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu07.icache.writebacks::total             111                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           74                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           74                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           74                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          517                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          517                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          517                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     20574565                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     20574565                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     20574565                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     20574565                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     20574565                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     20574565                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.073157                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.073157                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.073157                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.073157                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.073157                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.073157                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 39796.063830                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 39796.063830                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 39796.063830                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 39796.063830                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 39796.063830                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 39796.063830                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 33060                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           24633                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1393                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              23249                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 16379                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           70.450342                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  3739                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               13                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             99                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      26640                       # DTB read hits
system.cpu08.dtb.read_misses                      401                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  27041                       # DTB read accesses
system.cpu08.dtb.write_hits                      9296                       # DTB write hits
system.cpu08.dtb.write_misses                      38                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  9334                       # DTB write accesses
system.cpu08.dtb.data_hits                      35936                       # DTB hits
system.cpu08.dtb.data_misses                      439                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  36375                       # DTB accesses
system.cpu08.itb.fetch_hits                     29353                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 29421                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          80863                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             9216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       192291                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     33060                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            20131                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       59083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3073                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2380                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   29353                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 499                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            72528                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.651266                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.010514                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  34356     47.37%     47.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2108      2.91%     50.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   3364      4.64%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5247      7.23%     62.15% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   9016     12.43%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1335      1.84%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   4905      6.76%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2031      2.80%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  10166     14.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              72528                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.408840                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.377985                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  12156                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               27674                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   29112                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2533                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1043                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               3979                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 516                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               174374                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2231                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1043                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  13849                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  9179                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        15251                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   29834                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3362                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               169427                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 340                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  694                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1196                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  420                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            112969                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              205430                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         192636                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12788                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               88365                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  24604                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              550                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          526                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    9433                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              27638                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             11083                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            3002                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2244                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   145203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               942                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  139582                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             438                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         27763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        13310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        72528                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.924526                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.311025                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             34473     47.53%     47.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              5710      7.87%     55.40% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              7585     10.46%     65.86% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6280      8.66%     74.52% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              5024      6.93%     81.45% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              4514      6.22%     87.67% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6496      8.96%     96.63% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1348      1.86%     98.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1098      1.51%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         72528                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1219     29.18%     29.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     29.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     29.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  88      2.11%     31.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     31.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     31.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                333      7.97%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     39.25% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1597     38.22%     77.48% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 941     22.52%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               97073     69.55%     69.55% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                183      0.13%     69.68% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2923      2.09%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.77% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1930      1.38%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.16% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              27786     19.91%     93.06% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              9683      6.94%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               139582                       # Type of FU issued
system.cpu08.iq.rate                         1.726154                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      4178                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.029932                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           332358                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          160465                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       125282                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23950                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13492                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               131419                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12337                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1172                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4877                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         3160                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          991                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1043                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3569                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1680                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            163434                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             322                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               27638                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              11083                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              492                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1643                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          312                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          758                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1070                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              137817                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               27041                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1765                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       17289                       # number of nop insts executed
system.cpu08.iew.exec_refs                      36375                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  27065                       # Number of branches executed
system.cpu08.iew.exec_stores                     9334                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.704327                       # Inst execution rate
system.cpu08.iew.wb_sent                       136537                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      135692                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   76533                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   96057                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.678048                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.796746                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         28884                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           722                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             900                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        68276                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.945647                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.834607                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        37909     55.52%     55.52% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         7222     10.58%     66.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3945      5.78%     71.88% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1963      2.88%     74.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2613      3.83%     78.58% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3496      5.12%     83.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          861      1.26%     84.96% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3394      4.97%     89.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         6873     10.07%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        68276                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             132841                       # Number of instructions committed
system.cpu08.commit.committedOps               132841                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        30684                       # Number of memory references committed
system.cpu08.commit.loads                       22761                       # Number of loads committed
system.cpu08.commit.membars                       342                       # Number of memory barriers committed
system.cpu08.commit.branches                    23775                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  113178                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               2549                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        14463     10.89%     10.89% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          82427     62.05%     72.94% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.09%     73.02% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.02% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.17%     75.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.45%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.64% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         23103     17.39%     94.03% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         7935      5.97%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          132841                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                6873                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     221815                       # The number of ROB reads
system.cpu08.rob.rob_writes                    327682                       # The number of ROB writes
system.cpu08.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     950880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    118382                       # Number of Instructions Simulated
system.cpu08.committedOps                      118382                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.683068                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.683068                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.463982                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.463982                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 174699                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 94512                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   897                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  382                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             922                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          13.540499                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             29354                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             982                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           29.892057                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1119261367                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    13.540499                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.211570                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.211570                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          131376                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         131376                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        22025                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         22025                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         6857                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         6857                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          152                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          152                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          119                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          119                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        28882                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          28882                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        28882                       # number of overall hits
system.cpu08.dcache.overall_hits::total         28882                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2358                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2358                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          891                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          891                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           53                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           52                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3249                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3249                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3249                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3249                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    106483125                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    106483125                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     85854007                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     85854007                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       943426                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       943426                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       515755                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       515755                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       117059                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       117059                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    192337132                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    192337132                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    192337132                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    192337132                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        24383                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        24383                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         7748                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         7748                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          171                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        32131                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        32131                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        32131                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        32131                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.096707                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.096707                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.114997                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.114997                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.258537                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.258537                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.304094                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.304094                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.101117                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.101117                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.101117                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.101117                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 45158.237913                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 45158.237913                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 96356.910213                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 96356.910213                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 17800.490566                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 17800.490566                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  9918.365385                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  9918.365385                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 59198.871037                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 59198.871037                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 59198.871037                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 59198.871037                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2444                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.252174                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          496                       # number of writebacks
system.cpu08.dcache.writebacks::total             496                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1242                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1242                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          620                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          620                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data           11                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1862                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1862                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1862                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1862                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1116                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1116                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          271                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          271                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           42                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           51                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1387                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1387                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1387                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1387                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     37588688                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     37588688                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     22262057                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     22262057                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       454328                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       454328                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       461282                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       461282                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       112423                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       112423                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     59850745                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     59850745                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     59850745                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     59850745                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.045770                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.045770                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.034977                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.034977                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.204878                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.204878                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.298246                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.298246                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.043167                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.043167                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.043167                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.043167                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 33681.620072                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 33681.620072                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 82147.811808                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 82147.811808                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10817.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10817.333333                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9044.745098                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9044.745098                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 43151.222062                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 43151.222062                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 43151.222062                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 43151.222062                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             507                       # number of replacements
system.cpu08.icache.tags.tagsinuse          83.811249                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             28229                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             991                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           28.485368                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    83.811249                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.163694                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.163694                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           59689                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          59689                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        28229                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         28229                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        28229                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          28229                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        28229                       # number of overall hits
system.cpu08.icache.overall_hits::total         28229                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1120                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1120                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1120                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1120                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1120                       # number of overall misses
system.cpu08.icache.overall_misses::total         1120                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     35247507                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     35247507                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     35247507                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     35247507                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     35247507                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     35247507                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        29349                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        29349                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        29349                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        29349                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        29349                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        29349                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.038161                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.038161                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.038161                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.038161                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.038161                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.038161                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 31470.988393                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 31470.988393                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 31470.988393                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 31470.988393                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 31470.988393                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 31470.988393                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          507                       # number of writebacks
system.cpu08.icache.writebacks::total             507                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          129                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          129                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          129                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          991                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          991                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          991                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          991                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          991                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          991                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     27293290                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     27293290                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     27293290                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     27293290                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     27293290                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     27293290                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.033766                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.033766                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.033766                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.033766                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.033766                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.033766                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 27541.160444                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 27541.160444                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 27541.160444                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 27541.160444                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 27541.160444                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 27541.160444                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 32093                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           23035                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1400                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              22802                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 15653                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           68.647487                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  4055                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      27049                       # DTB read hits
system.cpu09.dtb.read_misses                      413                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  27462                       # DTB read accesses
system.cpu09.dtb.write_hits                     10342                       # DTB write hits
system.cpu09.dtb.write_misses                      31                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                 10373                       # DTB write accesses
system.cpu09.dtb.data_hits                      37391                       # DTB hits
system.cpu09.dtb.data_misses                      444                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  37835                       # DTB accesses
system.cpu09.itb.fetch_hits                     28336                       # ITB hits
system.cpu09.itb.fetch_misses                      65                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 28401                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         123479                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             9366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       191154                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     32093                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            19720                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       62481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  3081                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                278                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        39577                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2245                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   28336                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 523                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           115577                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.653910                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.724839                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  77849     67.36%     67.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2336      2.02%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3642      3.15%     72.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   4735      4.10%     76.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   8397      7.27%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1380      1.19%     85.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   4308      3.73%     88.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   2447      2.12%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  10483      9.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             115577                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.259907                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.548069                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  12308                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               31956                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   27995                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2691                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1050                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               4252                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 511                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               173210                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2164                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1050                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  14057                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8971                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        19302                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   28848                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                3772                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               168425                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 335                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  695                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1298                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  584                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            112737                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              205080                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         192263                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12811                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               89361                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  23376                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              632                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          611                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    9725                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              28032                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             11985                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            3356                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2726                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   144604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              1094                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  139714                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             428                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         26019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        12352                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          181                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       115577                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.208839                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.064841                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             78009     67.50%     67.50% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              5600      4.85%     72.34% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              7002      6.06%     78.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              5783      5.00%     83.40% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              5665      4.90%     88.30% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4741      4.10%     92.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6205      5.37%     97.77% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1410      1.22%     98.99% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1162      1.01%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        115577                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1208     25.83%     25.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     25.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     25.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  95      2.03%     27.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     27.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     27.87% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                326      6.97%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     34.84% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1908     40.80%     75.64% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                1139     24.36%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               95621     68.44%     68.44% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                189      0.14%     68.58% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     68.58% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2937      2.10%     70.68% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     70.68% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     70.68% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1926      1.38%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.06% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              28296     20.25%     92.31% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             10741      7.69%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               139714                       # Type of FU issued
system.cpu09.iq.rate                         1.131480                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      4676                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.033468                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           376295                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          158225                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       125416                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23814                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13544                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10411                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               132119                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12267                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           1176                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4481                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3080                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1050                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  3502                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1566                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            162443                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             270                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               28032                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              11985                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              576                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1535                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          319                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          772                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1091                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              137902                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               27463                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1812                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       16745                       # number of nop insts executed
system.cpu09.iew.exec_refs                      37836                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  26237                       # Number of branches executed
system.cpu09.iew.exec_stores                    10373                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.116805                       # Inst execution rate
system.cpu09.iew.wb_sent                       136722                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      135827                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   74640                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   95258                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.100001                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.783556                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         27436                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           913                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             910                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        71887                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.863077                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.800142                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        41114     57.19%     57.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         7086      9.86%     67.05% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         4291      5.97%     73.02% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2277      3.17%     76.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2994      4.16%     80.35% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2991      4.16%     84.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          867      1.21%     85.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         2837      3.95%     89.66% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         7430     10.34%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        71887                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             133931                       # Number of instructions committed
system.cpu09.commit.committedOps               133931                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        32456                       # Number of memory references committed
system.cpu09.commit.loads                       23551                       # Number of loads committed
system.cpu09.commit.membars                       439                       # Number of memory barriers committed
system.cpu09.commit.branches                    23180                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  114288                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               2812                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        14256     10.64%     10.64% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          81857     61.12%     71.76% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.09%     71.85% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     71.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.15%     74.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.43%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         23990     17.91%     93.34% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         8915      6.66%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          133931                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                7430                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     224589                       # The number of ROB reads
system.cpu09.rob.rob_writes                    326843                       # The number of ROB writes
system.cpu09.timesIdled                           165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          7902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     948436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    119679                       # Number of Instructions Simulated
system.cpu09.committedOps                      119679                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.031752                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.031752                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.969226                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.969226                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 175744                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 94708                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11152                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8161                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   817                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  403                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             933                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          12.721397                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             31055                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             994                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           31.242455                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1124764299                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    12.721397                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.198772                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.198772                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          137134                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         137134                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        22728                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         22728                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         7537                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         7537                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          155                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          155                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          121                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          121                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        30265                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          30265                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        30265                       # number of overall hits
system.cpu09.dcache.overall_hits::total         30265                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2107                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2107                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1186                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1186                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           73                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           59                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3293                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3293                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3293                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3293                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    107836837                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    107836837                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     87059369                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     87059369                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1243607                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1243607                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       574864                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       574864                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       208620                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       208620                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    194896206                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    194896206                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    194896206                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    194896206                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        24835                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        24835                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         8723                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         8723                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        33558                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        33558                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        33558                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        33558                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.084840                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.084840                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.135962                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.135962                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.320175                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.320175                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.327778                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.327778                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.098129                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.098129                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.098129                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.098129                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 51180.273849                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 51180.273849                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 73405.876054                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 73405.876054                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 17035.712329                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 17035.712329                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  9743.457627                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  9743.457627                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 59185.000304                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 59185.000304                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 59185.000304                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 59185.000304                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2591                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.773109                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          476                       # number of writebacks
system.cpu09.dcache.writebacks::total             476                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1086                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1086                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          737                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          737                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           25                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1823                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1823                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1823                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1823                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1021                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1021                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          449                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          449                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           48                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           56                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1470                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1470                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1470                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1470                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     36755367                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     36755367                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     24975272                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     24975272                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       527345                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       527345                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       518073                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       518073                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       200507                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       200507                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     61730639                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     61730639                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     61730639                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     61730639                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.041111                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.041111                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.051473                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.051473                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.311111                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.311111                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.043805                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.043805                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.043805                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.043805                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 35999.380020                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 35999.380020                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 55624.213808                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 55624.213808                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 10986.354167                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10986.354167                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  9251.303571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  9251.303571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 41993.631973                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 41993.631973                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 41993.631973                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 41993.631973                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             522                       # number of replacements
system.cpu09.icache.tags.tagsinuse          78.514250                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             27182                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1003                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           27.100698                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    78.514250                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.153348                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.153348                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           57669                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          57669                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        27182                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         27182                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        27182                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          27182                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        27182                       # number of overall hits
system.cpu09.icache.overall_hits::total         27182                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1151                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1151                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1151                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1151                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1151                       # number of overall misses
system.cpu09.icache.overall_misses::total         1151                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     35293867                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     35293867                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     35293867                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     35293867                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     35293867                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     35293867                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        28333                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        28333                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        28333                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        28333                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        28333                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        28333                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.040624                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.040624                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.040624                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.040624                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.040624                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.040624                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 30663.655083                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 30663.655083                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 30663.655083                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 30663.655083                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 30663.655083                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 30663.655083                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          522                       # number of writebacks
system.cpu09.icache.writebacks::total             522                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          148                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          148                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          148                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         1003                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         1003                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         1003                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         1003                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         1003                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         1003                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     26542258                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     26542258                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     26542258                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     26542258                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     26542258                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     26542258                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.035400                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.035400                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.035400                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.035400                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.035400                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.035400                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 26462.869392                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 26462.869392                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 26462.869392                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 26462.869392                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 26462.869392                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 26462.869392                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 22738                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           17797                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1143                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              17547                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 10611                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           60.471876                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2135                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      16551                       # DTB read hits
system.cpu10.dtb.read_misses                      395                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  16946                       # DTB read accesses
system.cpu10.dtb.write_hits                      5436                       # DTB write hits
system.cpu10.dtb.write_misses                      28                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  5464                       # DTB write accesses
system.cpu10.dtb.data_hits                      21987                       # DTB hits
system.cpu10.dtb.data_misses                      423                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  22410                       # DTB accesses
system.cpu10.itb.fetch_hits                     20047                       # ITB hits
system.cpu10.itb.fetch_misses                      67                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 20114                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          67339                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             8947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       131369                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     22738                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            12746                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       40019                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2523                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2450                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   20047                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 480                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            52868                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.484849                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.024571                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  27188     51.43%     51.43% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1535      2.90%     54.33% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2013      3.81%     58.14% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   3727      7.05%     65.19% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   5568     10.53%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    757      1.43%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3424      6.48%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1222      2.31%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   7434     14.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              52868                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.337665                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.950861                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  11185                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               18983                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   20120                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1728                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  842                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               2224                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 433                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               117736                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1772                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  842                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  12338                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  8157                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8103                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   20608                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2810                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               114083                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 319                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  626                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1195                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  411                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             77434                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              142036                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         129239                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12791                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               59089                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  18345                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              258                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          235                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6174                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              16909                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              6629                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             906                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            576                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    98576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               340                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   94980                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             371                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         20120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         9374                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        52868                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.796550                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.318900                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             27473     51.97%     51.97% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3325      6.29%     58.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              5685     10.75%     69.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              4124      7.80%     76.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              2725      5.15%     81.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              2896      5.48%     87.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              4791      9.06%     96.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1005      1.90%     98.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               844      1.60%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         52868                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1131     43.07%     43.07% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     43.07% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     43.07% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  79      3.01%     46.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     46.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                342     13.02%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     59.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  724     27.57%     86.67% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 350     13.33%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               66815     70.35%     70.35% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                184      0.19%     70.54% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.54% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2929      3.08%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.63% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1927      2.03%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.66% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              17409     18.33%     93.99% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              5712      6.01%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                94980                       # Type of FU issued
system.cpu10.iq.rate                         1.410475                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2626                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.027648                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           221552                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          105515                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        81039                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24273                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13554                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10405                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                85098                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12504                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            556                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3427                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2150                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  842                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2716                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1489                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            109316                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             312                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               16909                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               6629                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              207                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1467                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          233                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          636                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                869                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               93550                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               16946                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1430                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       10400                       # number of nop insts executed
system.cpu10.iew.exec_refs                      22410                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  18366                       # Number of branches executed
system.cpu10.iew.exec_stores                     5464                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.389240                       # Inst execution rate
system.cpu10.iew.wb_sent                        92184                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       91444                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   53360                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   66944                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.357965                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.797084                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         20504                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           238                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             724                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        49776                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.758056                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.754379                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        30051     60.37%     60.37% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         4371      8.78%     69.15% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2761      5.55%     74.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1105      2.22%     76.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1501      3.02%     79.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2623      5.27%     85.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          586      1.18%     86.38% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2558      5.14%     91.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4220      8.48%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        49776                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              87509                       # Number of instructions committed
system.cpu10.commit.committedOps                87509                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        17961                       # Number of memory references committed
system.cpu10.commit.loads                       13482                       # Number of loads committed
system.cpu10.commit.membars                        93                       # Number of memory barriers committed
system.cpu10.commit.branches                    15935                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   74013                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1267                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         8717      9.96%      9.96% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          55819     63.79%     73.75% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.13%     73.88% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.88% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      3.29%     77.17% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     77.17% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      2.19%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         13575     15.51%     94.87% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         4485      5.13%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           87509                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4220                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     152399                       # The number of ROB reads
system.cpu10.rob.rob_writes                    219102                       # The number of ROB writes
system.cpu10.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         14471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     963648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     78796                       # Number of Instructions Simulated
system.cpu10.committedOps                       78796                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.854599                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.854599                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.170139                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.170139                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 116397                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 61122                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8157                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   444                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  202                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             702                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          11.906429                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             16965                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             760                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           22.322368                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       999309503                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    11.906429                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.186038                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.186038                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           78629                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          78629                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        13060                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         13060                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         3667                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3667                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           73                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           51                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        16727                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          16727                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        16727                       # number of overall hits
system.cpu10.dcache.overall_hits::total         16727                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1780                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1780                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          725                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          725                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           39                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           33                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2505                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2505                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2505                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2505                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    110566282                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    110566282                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     81230754                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     81230754                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       909815                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       909815                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       273524                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       273524                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       152988                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       152988                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    191797036                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    191797036                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    191797036                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    191797036                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        14840                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        14840                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         4392                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4392                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        19232                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        19232                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        19232                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        19232                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.119946                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.119946                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.165073                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.165073                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.348214                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.348214                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.392857                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.392857                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.130252                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.130252                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.130252                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.130252                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 62115.888764                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 62115.888764                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 112042.419310                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 112042.419310                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 23328.589744                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 23328.589744                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  8288.606061                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  8288.606061                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 76565.683034                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 76565.683034                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 76565.683034                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 76565.683034                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2578                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             137                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    18.817518                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          408                       # number of writebacks
system.cpu10.dcache.writebacks::total             408                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1056                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1056                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          503                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          503                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           11                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1559                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1559                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1559                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1559                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          724                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          724                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          222                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           28                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           30                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          946                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          946                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          946                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          946                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     34919511                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     34919511                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     21351079                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     21351079                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       432307                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       432307                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       245708                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       245708                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       146034                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       146034                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     56270590                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     56270590                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     56270590                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     56270590                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.048787                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.048787                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.050546                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.050546                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.049189                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.049189                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.049189                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.049189                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 48231.368785                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 48231.368785                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 96176.031532                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 96176.031532                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 15439.535714                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15439.535714                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  8190.266667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  8190.266667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 59482.653277                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 59482.653277                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 59482.653277                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 59482.653277                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             364                       # number of replacements
system.cpu10.icache.tags.tagsinuse          75.004272                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             19047                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             843                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           22.594306                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    75.004272                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.146493                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.146493                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           40931                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          40931                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        19047                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         19047                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        19047                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          19047                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        19047                       # number of overall hits
system.cpu10.icache.overall_hits::total         19047                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          997                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          997                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          997                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          997                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          997                       # number of overall misses
system.cpu10.icache.overall_misses::total          997                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     53543481                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     53543481                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     53543481                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     53543481                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     53543481                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     53543481                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        20044                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        20044                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        20044                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        20044                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        20044                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        20044                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.049741                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.049741                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.049741                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.049741                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.049741                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.049741                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 53704.594784                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 53704.594784                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 53704.594784                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 53704.594784                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 53704.594784                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 53704.594784                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          364                       # number of writebacks
system.cpu10.icache.writebacks::total             364                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          154                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          154                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          154                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          843                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          843                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          843                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          843                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          843                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          843                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     37753265                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     37753265                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     37753265                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     37753265                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     37753265                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     37753265                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.042057                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.042057                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.042057                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.042057                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.042057                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.042057                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 44784.418743                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 44784.418743                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 44784.418743                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 44784.418743                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 44784.418743                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 44784.418743                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 33043                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           25984                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1358                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              25287                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 16779                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           66.354253                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3079                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      24807                       # DTB read hits
system.cpu11.dtb.read_misses                      418                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  25225                       # DTB read accesses
system.cpu11.dtb.write_hits                      7568                       # DTB write hits
system.cpu11.dtb.write_misses                      34                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  7602                       # DTB write accesses
system.cpu11.dtb.data_hits                      32375                       # DTB hits
system.cpu11.dtb.data_misses                      452                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  32827                       # DTB accesses
system.cpu11.itb.fetch_hits                     29667                       # ITB hits
system.cpu11.itb.fetch_misses                      74                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 29741                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         116395                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             9639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       184682                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     33043                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            19864                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       53886                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2999                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        40031                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2452                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   29667                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 511                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           107639                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.715754                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.703123                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  70631     65.62%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   1905      1.77%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2661      2.47%     69.86% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   6066      5.64%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   8834      8.21%     83.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1155      1.07%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   5743      5.34%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1464      1.36%     91.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   9180      8.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             107639                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.283887                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.586683                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  11903                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               22914                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   29578                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2194                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1019                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               3290                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 495                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               168166                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2107                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1019                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  13353                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8658                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        11508                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   30215                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2855                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               163714                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 311                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  530                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1003                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  443                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            108700                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              196523                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         183548                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12969                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               85930                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  22770                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              387                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          363                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7609                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              25607                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              9150                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            1844                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1152                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   140007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               607                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  134986                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             404                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         25160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        12036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       107639                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.254062                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.092292                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             71324     66.26%     66.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              4483      4.16%     70.43% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              8154      7.58%     78.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              6812      6.33%     84.33% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              3716      3.45%     87.78% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3600      3.34%     91.13% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              6999      6.50%     97.63% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1507      1.40%     99.03% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1044      0.97%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        107639                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1235     37.53%     37.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     37.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     37.53% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  88      2.67%     40.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     40.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     40.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                329     10.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     50.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1017     30.90%     81.10% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 622     18.90%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               96177     71.25%     71.25% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                192      0.14%     71.39% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2922      2.16%     73.56% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     73.56% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     73.56% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1937      1.43%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.99% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              25825     19.13%     94.13% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              7929      5.87%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               134986                       # Type of FU issued
system.cpu11.iq.rate                         1.159723                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      3291                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.024380                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           357199                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          152047                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       120594                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             24107                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13774                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10401                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               125858                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12415                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            983                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4395                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         2860                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         1035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1019                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3329                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1498                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            157743                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             299                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               25607                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               9150                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              327                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1469                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          316                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          735                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1051                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              133208                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               25225                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1778                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       17129                       # number of nop insts executed
system.cpu11.iew.exec_refs                      32827                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  27542                       # Number of branches executed
system.cpu11.iew.exec_stores                     7602                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.144448                       # Inst execution rate
system.cpu11.iew.wb_sent                       131846                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      130995                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   76088                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   92808                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.125435                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.819843                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         26008                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           448                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             878                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        63721                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.042670                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.873906                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        34492     54.13%     54.13% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         7003     10.99%     65.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3339      5.24%     70.36% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1553      2.44%     72.80% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1897      2.98%     75.77% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         4497      7.06%     82.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          734      1.15%     83.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         4304      6.75%     90.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         5902      9.26%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        63721                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             130161                       # Number of instructions committed
system.cpu11.commit.committedOps               130161                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        27502                       # Number of memory references committed
system.cpu11.commit.loads                       21212                       # Number of loads committed
system.cpu11.commit.membars                       208                       # Number of memory barriers committed
system.cpu11.commit.branches                    24558                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  110499                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               1974                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        14711     11.30%     11.30% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          82816     63.63%     74.93% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.09%     75.02% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.02% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      2.21%     77.23% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     77.23% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     77.23% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.48%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         21420     16.46%     95.16% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         6301      4.84%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          130161                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                5902                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     212662                       # The number of ROB reads
system.cpu11.rob.rob_writes                    316222                       # The number of ROB writes
system.cpu11.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     955520                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    115454                       # Number of Instructions Simulated
system.cpu11.committedOps                      115454                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.008150                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.008150                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.991915                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.991915                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 166660                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 90351                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11133                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8162                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   705                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  322                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             857                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          10.909358                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             26339                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             916                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           28.754367                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1106657242                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    10.909358                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.170459                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.170459                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          117969                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         117969                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        20628                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         20628                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         5281                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         5281                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          121                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          121                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           91                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        25909                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          25909                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        25909                       # number of overall hits
system.cpu11.dcache.overall_hits::total         25909                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2101                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2101                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          862                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          862                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           60                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2963                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2963                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2963                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2963                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    110113113                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    110113113                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     83974115                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     83974115                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data      1003694                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total      1003694                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       628178                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       628178                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       236436                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       236436                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    194087228                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    194087228                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    194087228                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    194087228                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        22729                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        22729                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         6143                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         6143                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        28872                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        28872                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        28872                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        28872                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.092437                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.092437                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.140322                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.140322                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.331492                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.331492                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.376712                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.376712                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.102625                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.102625                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.102625                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.102625                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 52409.858639                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 52409.858639                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 97417.766821                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 97417.766821                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 16728.233333                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 16728.233333                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11421.418182                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11421.418182                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 65503.620655                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 65503.620655                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 65503.620655                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 65503.620655                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2725                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             125                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    21.800000                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          438                       # number of writebacks
system.cpu11.dcache.writebacks::total             438                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1160                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1160                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          574                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          574                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           17                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1734                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1734                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1734                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1734                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          941                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          941                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          288                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          288                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           43                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           52                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1229                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1229                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1229                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1229                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     36838815                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     36838815                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     22160064                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     22160064                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       570228                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       570228                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       571387                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       571387                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       232959                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       232959                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     58998879                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     58998879                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     58998879                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     58998879                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.041401                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.041401                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.046883                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.046883                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.237569                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.237569                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.356164                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.356164                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.042567                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.042567                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.042567                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.042567                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 39148.581296                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 39148.581296                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 76944.666667                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 76944.666667                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 13261.116279                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13261.116279                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10988.211538                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10988.211538                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 48005.597234                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 48005.597234                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 48005.597234                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 48005.597234                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             481                       # number of replacements
system.cpu11.icache.tags.tagsinuse          70.678966                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             28559                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             964                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           29.625519                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    70.678966                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.138045                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.138045                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           60294                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          60294                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        28559                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         28559                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        28559                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          28559                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        28559                       # number of overall hits
system.cpu11.icache.overall_hits::total         28559                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1106                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1106                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1106                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1106                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1106                       # number of overall misses
system.cpu11.icache.overall_misses::total         1106                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     37747470                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     37747470                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     37747470                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     37747470                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     37747470                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     37747470                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        29665                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        29665                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        29665                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        29665                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        29665                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        29665                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.037283                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.037283                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.037283                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.037283                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.037283                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.037283                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 34129.719711                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 34129.719711                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 34129.719711                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 34129.719711                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 34129.719711                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 34129.719711                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          481                       # number of writebacks
system.cpu11.icache.writebacks::total             481                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          142                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          142                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          142                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          964                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          964                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          964                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          964                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          964                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          964                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     27610856                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     27610856                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     27610856                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     27610856                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     27610856                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     27610856                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.032496                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.032496                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.032496                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.032496                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.032496                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.032496                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 28641.966805                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 28641.966805                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 28641.966805                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 28641.966805                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 28641.966805                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 28641.966805                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7045                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5595                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             625                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               5709                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1907                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           33.403398                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   545                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            67                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             67                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6028                       # DTB read hits
system.cpu12.dtb.read_misses                      277                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6305                       # DTB read accesses
system.cpu12.dtb.write_hits                      3202                       # DTB write hits
system.cpu12.dtb.write_misses                      25                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3227                       # DTB write accesses
system.cpu12.dtb.data_hits                       9230                       # DTB hits
system.cpu12.dtb.data_misses                      302                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                   9532                       # DTB accesses
system.cpu12.itb.fetch_hits                      6022                       # ITB hits
system.cpu12.itb.fetch_misses                      71                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6093                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          74832                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             4915                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        54431                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7045                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2452                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       20048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1407                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        39730                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2193                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    6022                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 251                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            67620                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.804954                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.237389                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  58550     86.59%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    592      0.88%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    590      0.87%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    737      1.09%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1136      1.68%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    312      0.46%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    478      0.71%     92.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    324      0.48%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   4901      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              67620                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.094144                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.727376                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   6653                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               13725                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    5897                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1132                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  483                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                593                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 229                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                46702                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 947                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  483                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   7313                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7049                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         5078                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6300                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                1667                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                44786                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 284                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  522                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  633                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                   55                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             33239                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               64146                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          51460                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12682                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  11153                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4162                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6066                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              3888                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             262                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            273                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    40417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   38238                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             230                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         11828                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         5844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        67620                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.565484                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.628031                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             58141     85.98%     85.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1717      2.54%     88.52% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1364      2.02%     90.54% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1004      1.48%     92.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1333      1.97%     93.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               895      1.32%     95.32% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1810      2.68%     97.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               734      1.09%     99.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               622      0.92%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         67620                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   942     49.92%     49.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     49.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     49.92% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  76      4.03%     53.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     53.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     53.95% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                353     18.71%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     72.66% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  407     21.57%     94.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 109      5.78%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               23337     61.03%     61.04% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                193      0.50%     61.55% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.55% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2924      7.65%     69.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     69.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1929      5.04%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.24% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               6534     17.09%     91.33% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3317      8.67%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                38238                       # Type of FU issued
system.cpu12.iq.rate                         0.510985                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1887                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.049349                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           122400                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           39065                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        25617                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23813                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13298                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10378                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                27862                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12259                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            218                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1653                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1098                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          853                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  483                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  1931                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1761                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             41872                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             156                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6066                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               3888                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1726                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          109                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          363                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                472                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               37429                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6305                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             809                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1357                       # number of nop insts executed
system.cpu12.iew.exec_refs                       9532                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   4839                       # Number of branches executed
system.cpu12.iew.exec_stores                     3227                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.500174                       # Inst execution rate
system.cpu12.iew.wb_sent                        36486                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       35995                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   21296                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   30321                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.481011                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.702352                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         11889                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             405                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        26075                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.131965                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.450186                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        19934     76.45%     76.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          875      3.36%     79.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1089      4.18%     83.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          622      2.39%     86.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          611      2.34%     88.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          249      0.95%     89.66% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          207      0.79%     90.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          238      0.91%     91.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2250      8.63%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        26075                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              29516                       # Number of instructions committed
system.cpu12.commit.committedOps                29516                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7203                       # Number of memory references committed
system.cpu12.commit.loads                        4413                       # Number of loads committed
system.cpu12.commit.membars                        17                       # Number of memory barriers committed
system.cpu12.commit.branches                     3498                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                216                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          833      2.82%      2.82% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          16552     56.08%     58.90% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           113      0.38%     59.28% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      9.75%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      6.50%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4430     15.01%     90.55% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2790      9.45%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           29516                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2250                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      64424                       # The number of ROB reads
system.cpu12.rob.rob_writes                     84615                       # The number of ROB writes
system.cpu12.timesIdled                           128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     997083                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu12.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.608568                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.608568                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.383352                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.383352                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  43942                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 19960                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8132                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                    92                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             395                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           9.889243                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6110                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             453                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           13.487859                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1100514542                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     9.889243                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.154519                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.154519                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           31835                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          31835                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3769                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3769                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2291                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2291                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           22                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6060                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6060                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6060                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6060                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1252                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1252                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          477                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            9                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1729                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1729                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1729                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1729                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     99949842                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     99949842                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     65503137                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     65503137                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       423035                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       423035                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       338428                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       338428                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    165452979                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    165452979                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    165452979                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    165452979                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5021                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5021                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         7789                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7789                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         7789                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7789                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.249353                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.249353                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.172327                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.172327                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.221980                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.221980                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.221980                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.221980                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 79832.142173                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 79832.142173                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 137323.138365                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 137323.138365                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        84607                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        84607                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 37603.111111                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 37603.111111                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 95692.873916                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 95692.873916                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 95692.873916                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 95692.873916                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2612                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    24.876190                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          264                       # number of writebacks
system.cpu12.dcache.writebacks::total             264                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          868                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          868                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          366                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          366                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1234                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1234                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1234                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1234                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          384                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          111                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          495                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          495                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     30120092                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     30120092                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     16954997                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     16954997                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       327997                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       327997                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     47075089                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     47075089                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     47075089                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     47075089                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.076479                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.076479                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.040101                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.040101                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.063551                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.063551                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.063551                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.063551                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 78437.739583                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 78437.739583                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 152747.720721                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 152747.720721                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 36444.111111                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 36444.111111                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 95101.189899                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 95101.189899                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 95101.189899                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 95101.189899                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              57                       # number of replacements
system.cpu12.icache.tags.tagsinuse          55.730004                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5511                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             437                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           12.610984                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    55.730004                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.108848                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.108848                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           12481                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          12481                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5511                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5511                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5511                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5511                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5511                       # number of overall hits
system.cpu12.icache.overall_hits::total          5511                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          511                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          511                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          511                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          511                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          511                       # number of overall misses
system.cpu12.icache.overall_misses::total          511                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     25444686                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     25444686                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     25444686                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     25444686                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     25444686                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     25444686                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6022                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6022                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6022                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6022                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6022                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6022                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.084856                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.084856                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.084856                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.084856                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.084856                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.084856                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 49793.906067                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 49793.906067                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 49793.906067                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 49793.906067                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 49793.906067                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 49793.906067                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu12.icache.writebacks::total              57                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           74                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           74                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           74                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          437                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          437                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          437                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     18892859                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     18892859                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     18892859                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     18892859                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     18892859                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     18892859                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.072567                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.072567                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.072567                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.072567                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.072567                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.072567                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 43233.086957                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 43233.086957                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 43233.086957                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 43233.086957                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 43233.086957                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 43233.086957                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 17067                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           14118                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             927                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              12866                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  7465                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           58.021141                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  1206                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           102                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      12968                       # DTB read hits
system.cpu13.dtb.read_misses                      327                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  13295                       # DTB read accesses
system.cpu13.dtb.write_hits                      4785                       # DTB write hits
system.cpu13.dtb.write_misses                      37                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  4822                       # DTB write accesses
system.cpu13.dtb.data_hits                      17753                       # DTB hits
system.cpu13.dtb.data_misses                      364                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  18117                       # DTB accesses
system.cpu13.itb.fetch_hits                     14439                       # ITB hits
system.cpu13.itb.fetch_misses                      75                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 14514                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          57160                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             7909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       104174                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     17067                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             8672                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       33023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2047                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1998                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   14439                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 417                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            44113                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.361526                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.083341                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  24763     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    940      2.13%     58.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   1195      2.71%     60.98% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   2848      6.46%     67.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   3896      8.83%     76.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    446      1.01%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   2327      5.28%     82.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1060      2.40%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   6638     15.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              44113                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.298583                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.822498                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   9795                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               17466                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   14688                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1479                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  675                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               1269                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 361                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                93567                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1485                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  675                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  10756                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  7286                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         8413                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   15135                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                1838                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                90734                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  370                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  484                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  224                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             62524                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              116882                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         104076                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12799                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               48422                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  14102                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              259                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    5422                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              13306                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              5647                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             950                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            987                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    79568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               364                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   76705                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             279                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         15239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         7556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        44113                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.738830                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.361065                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             24406     55.33%     55.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              2623      5.95%     61.27% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              3614      8.19%     69.46% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              3339      7.57%     77.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              2233      5.06%     82.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              1971      4.47%     86.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              4157      9.42%     95.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1052      2.38%     98.37% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               718      1.63%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         44113                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1019     38.34%     38.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     38.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     38.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  64      2.41%     40.74% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     40.74% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     40.74% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                349     13.13%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     53.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  840     31.60%     85.48% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 386     14.52%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               52998     69.09%     69.10% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                187      0.24%     69.34% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.34% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2924      3.81%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     73.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1926      2.51%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.67% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              13711     17.87%     93.54% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              4955      6.46%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                76705                       # Type of FU issued
system.cpu13.iq.rate                         1.341935                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      2658                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.034652                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           176625                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           81652                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        63611                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23835                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13540                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                67089                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12270                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            280                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2482                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1520                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          815                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  675                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1980                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1703                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             87099                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             204                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               13306                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               5647                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              211                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1683                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          544                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                691                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               75672                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               13295                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1033                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        7167                       # number of nop insts executed
system.cpu13.iew.exec_refs                      18117                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  13804                       # Number of branches executed
system.cpu13.iew.exec_stores                     4822                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.323863                       # Inst execution rate
system.cpu13.iew.wb_sent                        74614                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       74008                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   43015                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   54864                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.294752                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.784030                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         15607                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             579                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        41738                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.701088                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.715776                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        25781     61.77%     61.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         3495      8.37%     70.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1985      4.76%     74.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          946      2.27%     77.16% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1558      3.73%     80.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2053      4.92%     85.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          462      1.11%     86.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2236      5.36%     92.28% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         3222      7.72%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        41738                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              71000                       # Number of instructions committed
system.cpu13.commit.committedOps                71000                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        14951                       # Number of memory references committed
system.cpu13.commit.loads                       10824                       # Number of loads committed
system.cpu13.commit.membars                       128                       # Number of memory barriers committed
system.cpu13.commit.branches                    12131                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   59817                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                687                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass         6311      8.89%      8.89% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          44695     62.95%     71.84% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.16%     72.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     72.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      4.05%     76.05% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      2.70%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         10952     15.43%     94.18% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         4129      5.82%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           71000                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                3222                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     124096                       # The number of ROB reads
system.cpu13.rob.rob_writes                    175575                       # The number of ROB writes
system.cpu13.timesIdled                           180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         13047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     972967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     64693                       # Number of Instructions Simulated
system.cpu13.committedOps                       64693                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.883558                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.883558                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.131788                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.131788                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  94620                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 47997                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8150                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   219                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  102                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             499                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.086985                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             14153                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             558                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           25.363799                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1100542358                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.086985                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.141984                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.141984                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           64986                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          64986                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        10507                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         10507                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         3495                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3495                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           43                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           29                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        14002                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          14002                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        14002                       # number of overall hits
system.cpu13.dcache.overall_hits::total         14002                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1393                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1393                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          585                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          585                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           19                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           18                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1978                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1978                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1978                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1978                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     99167517                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     99167517                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     81912260                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     81912260                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       491416                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       491416                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       171532                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       171532                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       197030                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       197030                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    181079777                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    181079777                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    181079777                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    181079777                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        11900                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        11900                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         4080                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         4080                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           47                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        15980                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        15980                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        15980                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        15980                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.117059                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.117059                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.143382                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.143382                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.306452                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.306452                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.382979                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.382979                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.123780                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.123780                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.123780                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.123780                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 71189.890165                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 71189.890165                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 140020.957265                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 140020.957265                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        25864                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        25864                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  9529.555556                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  9529.555556                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 91546.904449                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 91546.904449                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 91546.904449                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 91546.904449                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2825                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             123                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    22.967480                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          248                       # number of writebacks
system.cpu13.dcache.writebacks::total             248                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          901                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          901                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          427                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          427                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            9                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1328                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1328                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1328                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1328                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          492                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          158                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           18                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          650                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          650                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          650                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          650                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     29777028                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     29777028                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     20172382                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     20172382                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       113582                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       113582                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       151829                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       195871                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       195871                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     49949410                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     49949410                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     49949410                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     49949410                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.041345                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.041345                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.038725                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.038725                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.161290                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.161290                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.382979                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.040676                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.040676                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.040676                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.040676                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 60522.414634                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 60522.414634                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 127673.303797                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 127673.303797                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 11358.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11358.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  8434.944444                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  8434.944444                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 76845.246154                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 76845.246154                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 76845.246154                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 76845.246154                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             270                       # number of replacements
system.cpu13.icache.tags.tagsinuse          60.420988                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             13566                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             734                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           18.482289                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    60.420988                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.118010                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.118010                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           29604                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          29604                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        13566                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         13566                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        13566                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          13566                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        13566                       # number of overall hits
system.cpu13.icache.overall_hits::total         13566                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          869                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          869                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          869                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          869                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          869                       # number of overall misses
system.cpu13.icache.overall_misses::total          869                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     50846489                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     50846489                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     50846489                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     50846489                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     50846489                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     50846489                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        14435                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        14435                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        14435                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        14435                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        14435                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        14435                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.060201                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.060201                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.060201                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.060201                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.060201                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.060201                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 58511.494822                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 58511.494822                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 58511.494822                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 58511.494822                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 58511.494822                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 58511.494822                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs     5.600000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          270                       # number of writebacks
system.cpu13.icache.writebacks::total             270                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          135                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          135                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          135                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          734                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          734                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          734                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          734                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          734                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          734                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     35350659                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     35350659                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     35350659                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     35350659                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     35350659                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     35350659                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.050849                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.050849                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.050849                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.050849                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.050849                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.050849                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 48161.660763                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 48161.660763                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 48161.660763                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 48161.660763                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 48161.660763                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 48161.660763                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 32514                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           23572                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1345                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              21544                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 16158                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           75.000000                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  3993                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           131                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               20                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      27299                       # DTB read hits
system.cpu14.dtb.read_misses                      420                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  27719                       # DTB read accesses
system.cpu14.dtb.write_hits                      9784                       # DTB write hits
system.cpu14.dtb.write_misses                      30                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  9814                       # DTB write accesses
system.cpu14.dtb.data_hits                      37083                       # DTB hits
system.cpu14.dtb.data_misses                      450                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  37533                       # DTB accesses
system.cpu14.itb.fetch_hits                     29814                       # ITB hits
system.cpu14.itb.fetch_misses                      71                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 29885                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         128429                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       190032                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     32514                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            20171                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       58937                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3009                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        40332                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2272                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   29814                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 471                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           113704                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.671287                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.698461                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  75716     66.59%     66.59% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2123      1.87%     68.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   3101      2.73%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   5636      4.96%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   8963      7.88%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1611      1.42%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   5129      4.51%     89.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1282      1.13%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  10143      8.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             113704                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.253167                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.479666                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  12869                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               27660                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   29341                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2479                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1023                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               4206                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 497                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               173194                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2163                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1023                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  14534                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  9388                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        14731                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   30047                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3649                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               168377                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  560                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1596                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  367                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            112195                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              200949                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         188041                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12903                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               88203                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  23992                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              476                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          458                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8762                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              28358                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             11383                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            2702                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1312                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   143883                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               813                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  138579                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             410                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         26630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        12557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       113704                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.218770                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.077052                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             76022     66.86%     66.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              5661      4.98%     71.84% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              7657      6.73%     78.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              6711      5.90%     84.47% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              4468      3.93%     88.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              3871      3.40%     91.81% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              6200      5.45%     97.26% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1868      1.64%     98.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1246      1.10%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        113704                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1335     33.91%     33.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     33.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     33.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  88      2.24%     36.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     36.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     36.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                349      8.86%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     45.01% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1265     32.13%     77.14% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 900     22.86%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               94826     68.43%     68.43% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                217      0.16%     68.59% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     68.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2949      2.13%     70.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     70.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     70.71% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1928      1.39%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.11% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              28428     20.51%     92.62% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             10227      7.38%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               138579                       # Type of FU issued
system.cpu14.iq.rate                         1.079032                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3937                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.028410                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           371336                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          157833                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       124209                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23873                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13552                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10427                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               130212                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12300                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           1491                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4645                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3098                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          911                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1023                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3508                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1382                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            162081                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             322                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               28358                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              11383                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              433                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1345                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          325                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          707                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1032                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              136714                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               27719                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1865                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       17385                       # number of nop insts executed
system.cpu14.iew.exec_refs                      37533                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  26857                       # Number of branches executed
system.cpu14.iew.exec_stores                     9814                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.064510                       # Inst execution rate
system.cpu14.iew.wb_sent                       135531                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      134636                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   76482                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   95792                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.048330                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.798417                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         28006                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             864                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        69284                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.915825                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.866115                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        39651     57.23%     57.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         6950     10.03%     67.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3784      5.46%     72.72% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1940      2.80%     75.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         2097      3.03%     78.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         3509      5.06%     83.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          701      1.01%     84.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         2957      4.27%     88.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         7695     11.11%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        69284                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             132736                       # Number of instructions committed
system.cpu14.commit.committedOps               132736                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        31998                       # Number of memory references committed
system.cpu14.commit.loads                       23713                       # Number of loads committed
system.cpu14.commit.membars                       295                       # Number of memory barriers committed
system.cpu14.commit.branches                    23642                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  112968                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               2774                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        14674     11.06%     11.06% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          80800     60.87%     71.93% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           153      0.12%     72.04% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     72.04% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.17%     74.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.45%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.66% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         24008     18.09%     93.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         8303      6.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          132736                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                7695                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     220953                       # The number of ROB reads
system.cpu14.rob.rob_writes                    325578                       # The number of ROB writes
system.cpu14.timesIdled                           178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         14725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     943486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    118066                       # Number of Instructions Simulated
system.cpu14.committedOps                      118066                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.087773                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.087773                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.919310                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.919310                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 170328                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 93433                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11169                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8188                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   920                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  470                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements            1022                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.233106                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             30156                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1081                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           27.896392                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1100584082                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.233106                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.128642                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.128642                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          134553                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         134553                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        22511                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         22511                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         7046                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         7046                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          179                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          158                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        29557                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          29557                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        29557                       # number of overall hits
system.cpu14.dcache.overall_hits::total         29557                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2260                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2260                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         1018                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1018                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           64                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           61                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3278                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3278                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3278                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3278                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    111923471                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    111923471                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     91769539                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     91769539                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data      1014125                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total      1014125                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       738283                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       738283                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        48678                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        48678                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    203693010                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    203693010                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    203693010                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    203693010                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        24771                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        24771                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         8064                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         8064                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          219                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          219                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        32835                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        32835                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        32835                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        32835                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.091236                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.091236                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.126240                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.126240                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.263374                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.263374                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.278539                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.278539                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.099832                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.099832                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.099832                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.099832                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 49523.659735                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 49523.659735                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 90146.894892                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 90146.894892                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 15845.703125                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 15845.703125                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        12103                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        12103                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 62139.417328                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 62139.417328                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 62139.417328                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 62139.417328                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2277                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    19.461538                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          526                       # number of writebacks
system.cpu14.dcache.writebacks::total             526                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1158                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1158                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          693                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          693                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           13                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1851                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1851                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1851                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1851                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1102                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1102                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          325                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          325                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           51                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           61                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1427                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1427                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1427                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1427                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     37772969                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     37772969                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     23691100                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     23691100                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       537776                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       537776                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       669902                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       669902                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        46360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        46360                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     61464069                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     61464069                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     61464069                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     61464069                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.044488                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.044488                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.040303                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.040303                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.209877                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.209877                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.278539                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.278539                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.043460                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.043460                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.043460                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.043460                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 34276.741379                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 34276.741379                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 72895.692308                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 72895.692308                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 10544.627451                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10544.627451                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        10982                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        10982                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 43072.227751                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 43072.227751                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 43072.227751                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 43072.227751                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             511                       # number of replacements
system.cpu14.icache.tags.tagsinuse          55.311685                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             28694                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             974                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           29.459959                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    55.311685                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.108031                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.108031                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           60598                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          60598                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        28694                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         28694                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        28694                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          28694                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        28694                       # number of overall hits
system.cpu14.icache.overall_hits::total         28694                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1118                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1118                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1118                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1118                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1118                       # number of overall misses
system.cpu14.icache.overall_misses::total         1118                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     55644749                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     55644749                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     55644749                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     55644749                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     55644749                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     55644749                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        29812                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        29812                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        29812                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        29812                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        29812                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        29812                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.037502                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.037502                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.037502                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.037502                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.037502                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.037502                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 49771.689624                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 49771.689624                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 49771.689624                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 49771.689624                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 49771.689624                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 49771.689624                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          511                       # number of writebacks
system.cpu14.icache.writebacks::total             511                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          144                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          144                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          144                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          974                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          974                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          974                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          974                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          974                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          974                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     40152396                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     40152396                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     40152396                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     40152396                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     40152396                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     40152396                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.032671                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.032671                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.032671                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.032671                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.032671                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.032671                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 41224.225873                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 41224.225873                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 41224.225873                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 41224.225873                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 41224.225873                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 41224.225873                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 32256                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           25717                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1232                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              22824                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 16401                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           71.858570                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  2787                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           152                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            144                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      23847                       # DTB read hits
system.cpu15.dtb.read_misses                      395                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  24242                       # DTB read accesses
system.cpu15.dtb.write_hits                      7049                       # DTB write hits
system.cpu15.dtb.write_misses                      37                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  7086                       # DTB write accesses
system.cpu15.dtb.data_hits                      30896                       # DTB hits
system.cpu15.dtb.data_misses                      432                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  31328                       # DTB accesses
system.cpu15.itb.fetch_hits                     28837                       # ITB hits
system.cpu15.itb.fetch_misses                      79                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 28916                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         114067                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             8384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       178266                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     32256                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            19196                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       52407                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  2735                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        41387                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2297                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   28837                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 467                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           105884                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.683597                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.684749                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  70098     66.20%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1817      1.72%     67.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2549      2.41%     70.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6028      5.69%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   8554      8.08%     84.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1044      0.99%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5545      5.24%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1431      1.35%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   8818      8.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             105884                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.282781                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.562818                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  10896                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               21805                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   28783                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2068                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  945                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               3011                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 438                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               162948                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1891                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  945                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  12224                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8769                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        10632                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   29435                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2492                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               158819                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 352                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  527                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  560                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  556                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            105621                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              191547                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         178765                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12776                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               83952                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  21669                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              359                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          337                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    7101                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              24695                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              8477                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            1714                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1313                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   136442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               571                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  131496                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             404                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         24261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        11450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          161                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       105884                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.241887                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.086597                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             70701     66.77%     66.77% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              4041      3.82%     70.59% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8050      7.60%     78.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              6699      6.33%     84.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              3513      3.32%     87.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              3467      3.27%     91.11% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              6977      6.59%     97.70% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1479      1.40%     99.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               957      0.90%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        105884                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1144     36.34%     36.34% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.03%     36.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     36.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  85      2.70%     39.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     39.07% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                338     10.74%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     49.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  996     31.64%     81.45% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 584     18.55%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               94273     71.69%     71.70% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                196      0.15%     71.84% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     71.84% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2916      2.22%     74.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     74.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     74.06% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      1.47%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.53% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              24827     18.88%     94.41% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              7353      5.59%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               131496                       # Type of FU issued
system.cpu15.iq.rate                         1.152796                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      3148                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.023940                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           348621                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          147859                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       117511                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23807                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13458                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10378                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               122392                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12248                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            795                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4209                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         2711                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          943                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  945                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3169                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1735                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            153413                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             322                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               24695                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               8477                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              308                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1700                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          267                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          703                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                970                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              129905                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               24243                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1591                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       16400                       # number of nop insts executed
system.cpu15.iew.exec_refs                      31329                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  27002                       # Number of branches executed
system.cpu15.iew.exec_stores                     7086                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.138848                       # Inst execution rate
system.cpu15.iew.wb_sent                       128677                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      127889                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   74573                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   90656                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.121174                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.822593                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         24841                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           410                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             810                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        60802                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.088385                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.873348                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        32062     52.73%     52.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7014     11.54%     64.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3202      5.27%     69.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1473      2.42%     71.96% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1912      3.14%     75.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         4584      7.54%     82.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          687      1.13%     83.77% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         4493      7.39%     91.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         5375      8.84%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        60802                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             126978                       # Number of instructions committed
system.cpu15.commit.committedOps               126978                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        26252                       # Number of memory references committed
system.cpu15.commit.loads                       20486                       # Number of loads committed
system.cpu15.commit.membars                       186                       # Number of memory barriers committed
system.cpu15.commit.branches                    24116                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  107810                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               1754                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        14230     11.21%     11.21% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          81390     64.10%     75.30% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.09%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.27%     77.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     77.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     77.66% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.51%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         20672     16.28%     95.45% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         5775      4.55%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          126978                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                5375                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     205946                       # The number of ROB reads
system.cpu15.rob.rob_writes                    307325                       # The number of ROB writes
system.cpu15.timesIdled                           140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     957848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    112752                       # Number of Instructions Simulated
system.cpu15.committedOps                      112752                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.011663                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.011663                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.988472                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.988472                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 163048                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 88064                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8129                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   546                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  262                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             787                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.296060                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             25322                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             846                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           29.931442                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1098541924                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.296060                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.114001                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.114001                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          113002                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         113002                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        20115                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         20115                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         4848                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         4848                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           97                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           75                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        24963                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          24963                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        24963                       # number of overall hits
system.cpu15.dcache.overall_hits::total         24963                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1962                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1962                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          801                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          801                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           50                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           40                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2763                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2763                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2763                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2763                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    108468492                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    108468492                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     84365854                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     84365854                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data      1157841                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total      1157841                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       523868                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       523868                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        23180                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        23180                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    192834346                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    192834346                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    192834346                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    192834346                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        22077                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        22077                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         5649                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         5649                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        27726                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        27726                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        27726                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        27726                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.088871                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.088871                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.141795                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.141795                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.340136                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.340136                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.347826                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.347826                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.099654                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.099654                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.099654                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.099654                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 55284.654434                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 55284.654434                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 105325.660424                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 105325.660424                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 23156.820000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 23156.820000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 13096.700000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 13096.700000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 69791.656171                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 69791.656171                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 69791.656171                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 69791.656171                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2657                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             132                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.128788                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          430                       # number of writebacks
system.cpu15.dcache.writebacks::total             430                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1107                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1107                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          546                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          546                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           18                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1653                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1653                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1653                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1653                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          855                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          855                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          255                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          255                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           32                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           39                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           39                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1110                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1110                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1110                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1110                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     36285972                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     36285972                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     21739347                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     21739347                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       425353                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       425353                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       479826                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       479826                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        22021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        22021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     58025319                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     58025319                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     58025319                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     58025319                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.038728                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.038728                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.045141                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.045141                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.217687                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.217687                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.339130                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.339130                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.040035                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.040035                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.040035                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.040035                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 42439.733333                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 42439.733333                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 85252.341176                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 85252.341176                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 13292.281250                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13292.281250                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 12303.230769                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 12303.230769                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 52275.062162                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 52275.062162                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 52275.062162                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 52275.062162                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             426                       # number of replacements
system.cpu15.icache.tags.tagsinuse          51.618289                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             27824                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           31.123043                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    51.618289                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.100817                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.100817                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           58568                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          58568                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        27824                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         27824                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        27824                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          27824                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        27824                       # number of overall hits
system.cpu15.icache.overall_hits::total         27824                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1013                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1013                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1013                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1013                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1013                       # number of overall misses
system.cpu15.icache.overall_misses::total         1013                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     34855766                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     34855766                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     34855766                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     34855766                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     34855766                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     34855766                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        28837                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        28837                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        28837                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        28837                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        28837                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        28837                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.035128                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.035128                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.035128                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.035128                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.035128                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.035128                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 34408.456071                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 34408.456071                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 34408.456071                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 34408.456071                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 34408.456071                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 34408.456071                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          426                       # number of writebacks
system.cpu15.icache.writebacks::total             426                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          119                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          119                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          119                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          894                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          894                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          894                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          894                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          894                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          894                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     27053378                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     27053378                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     27053378                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     27053378                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     27053378                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     27053378                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.031002                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.031002                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.031002                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.031002                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.031002                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.031002                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 30261.049217                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 30261.049217                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 30261.049217                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 30261.049217                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 30261.049217                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 30261.049217                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4259.216183                       # Cycle average of tags in use
system.l2.tags.total_refs                       50522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.621050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2413.870136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1246.146924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      463.358553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.373314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.632171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.980610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.093469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        2.318101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.083443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.062302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        3.885028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.640924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        3.748797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        2.191337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        3.791922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.456981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.680392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.574322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.143142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.155764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        2.775963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        4.007716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.218631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.835819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        2.833076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.494966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        2.794702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        4.639774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.820753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        4.201123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.184871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.884661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.336496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.073665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.014141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.129981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1948                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.274292                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2315234                       # Number of tag accesses
system.l2.tags.data_accesses                  2315234                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16159                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16159                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6772                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6772                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  112                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               92                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3177                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          6058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           953                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16460                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13085                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                6058                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8923                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 537                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 805                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 593                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 568                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 397                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 499                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 277                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 802                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 516                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 462                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 237                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 939                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 707                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 953                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 692                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 724                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 555                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 901                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 637                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 316                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 616                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 336                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 858                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 721                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 593                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32722                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               6058                       # number of overall hits
system.l2.overall_hits::cpu00.data               8923                       # number of overall hits
system.l2.overall_hits::cpu01.inst                648                       # number of overall hits
system.l2.overall_hits::cpu01.data                537                       # number of overall hits
system.l2.overall_hits::cpu02.inst                805                       # number of overall hits
system.l2.overall_hits::cpu02.data                593                       # number of overall hits
system.l2.overall_hits::cpu03.inst                568                       # number of overall hits
system.l2.overall_hits::cpu03.data                335                       # number of overall hits
system.l2.overall_hits::cpu04.inst                397                       # number of overall hits
system.l2.overall_hits::cpu04.data                287                       # number of overall hits
system.l2.overall_hits::cpu05.inst                499                       # number of overall hits
system.l2.overall_hits::cpu05.data                277                       # number of overall hits
system.l2.overall_hits::cpu06.inst                802                       # number of overall hits
system.l2.overall_hits::cpu06.data                516                       # number of overall hits
system.l2.overall_hits::cpu07.inst                462                       # number of overall hits
system.l2.overall_hits::cpu07.data                237                       # number of overall hits
system.l2.overall_hits::cpu08.inst                939                       # number of overall hits
system.l2.overall_hits::cpu08.data                707                       # number of overall hits
system.l2.overall_hits::cpu09.inst                953                       # number of overall hits
system.l2.overall_hits::cpu09.data                692                       # number of overall hits
system.l2.overall_hits::cpu10.inst                724                       # number of overall hits
system.l2.overall_hits::cpu10.data                555                       # number of overall hits
system.l2.overall_hits::cpu11.inst                901                       # number of overall hits
system.l2.overall_hits::cpu11.data                637                       # number of overall hits
system.l2.overall_hits::cpu12.inst                378                       # number of overall hits
system.l2.overall_hits::cpu12.data                316                       # number of overall hits
system.l2.overall_hits::cpu13.inst                616                       # number of overall hits
system.l2.overall_hits::cpu13.data                336                       # number of overall hits
system.l2.overall_hits::cpu14.inst                858                       # number of overall hits
system.l2.overall_hits::cpu14.data                721                       # number of overall hits
system.l2.overall_hits::cpu15.inst                852                       # number of overall hits
system.l2.overall_hits::cpu15.data                593                       # number of overall hits
system.l2.overall_hits::total                   32722                       # number of overall hits
system.l2.UpgradeReq_misses::cpu01.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data           190                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                559                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5838                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           91                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst          116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3201                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1350                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1892                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5883                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               247                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                52                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               119                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10389                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1892                       # number of overall misses
system.l2.overall_misses::cpu00.data             5883                       # number of overall misses
system.l2.overall_misses::cpu01.inst              247                       # number of overall misses
system.l2.overall_misses::cpu01.data               93                       # number of overall misses
system.l2.overall_misses::cpu02.inst               91                       # number of overall misses
system.l2.overall_misses::cpu02.data               93                       # number of overall misses
system.l2.overall_misses::cpu03.inst               87                       # number of overall misses
system.l2.overall_misses::cpu03.data               90                       # number of overall misses
system.l2.overall_misses::cpu04.inst               74                       # number of overall misses
system.l2.overall_misses::cpu04.data               74                       # number of overall misses
system.l2.overall_misses::cpu05.inst               58                       # number of overall misses
system.l2.overall_misses::cpu05.data               75                       # number of overall misses
system.l2.overall_misses::cpu06.inst               78                       # number of overall misses
system.l2.overall_misses::cpu06.data               87                       # number of overall misses
system.l2.overall_misses::cpu07.inst               55                       # number of overall misses
system.l2.overall_misses::cpu07.data               79                       # number of overall misses
system.l2.overall_misses::cpu08.inst               52                       # number of overall misses
system.l2.overall_misses::cpu08.data               91                       # number of overall misses
system.l2.overall_misses::cpu09.inst               50                       # number of overall misses
system.l2.overall_misses::cpu09.data               91                       # number of overall misses
system.l2.overall_misses::cpu10.inst              119                       # number of overall misses
system.l2.overall_misses::cpu10.data               92                       # number of overall misses
system.l2.overall_misses::cpu11.inst               63                       # number of overall misses
system.l2.overall_misses::cpu11.data               96                       # number of overall misses
system.l2.overall_misses::cpu12.inst               59                       # number of overall misses
system.l2.overall_misses::cpu12.data               70                       # number of overall misses
system.l2.overall_misses::cpu13.inst              118                       # number of overall misses
system.l2.overall_misses::cpu13.data               91                       # number of overall misses
system.l2.overall_misses::cpu14.inst              116                       # number of overall misses
system.l2.overall_misses::cpu14.data               97                       # number of overall misses
system.l2.overall_misses::cpu15.inst               42                       # number of overall misses
system.l2.overall_misses::cpu15.data               86                       # number of overall misses
system.l2.overall_misses::total                 10389                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        89243                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        31293                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        13908                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        31293                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        30134                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        59109                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        16226                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        16226                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        16226                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       318725                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu02.data        44042                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        15067                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        16226                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        16226                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        13908                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        31293                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        15067                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       151829                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1100613057                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10261786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11529732                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11555230                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      8973971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      8920823                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10273376                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      9001953                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11774281                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11120605                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10920098                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11601590                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      8495470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     10727704                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     12193839                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11292137                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1259255652                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    407181039                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     50796652                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     16228318                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     16140234                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     12883444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     10851717                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     14360198                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      9348494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      9844546                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      8774789                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     22391880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     10920098                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     10829696                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     22672358                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     23342260                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      7475550                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    654041273                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    173468689                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      9063380                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      8310030                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7801229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      6584279                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      6769719                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      7827886                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7335311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      7779208                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7968125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8372616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8312348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      6666568                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8248603                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      8471131                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7338788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    290317910                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    407181039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1274081746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     50796652                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     19325166                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     16228318                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     19839762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     16140234                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     19356459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     12883444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     15558250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     10851717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     15690542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     14360198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     18101262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      9348494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     16337264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      9844546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19553489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      8774789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     19088730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     22391880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19292714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     10920098                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     19913938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     10829696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     15162038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     22672358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     18976307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     23342260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     20664970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      7475550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     18630925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2203614835                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    407181039                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1274081746                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     50796652                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     19325166                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     16228318                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     19839762                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     16140234                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     19356459                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     12883444                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     15558250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     10851717                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     15690542                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     14360198                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     18101262                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      9348494                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     16337264                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      9844546                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19553489                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      8774789                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     19088730                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     22391880                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19292714                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     10920098                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     19913938                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     10829696                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     15162038                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     22672358                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     18976307                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     23342260                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     20664970                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      7475550                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     18630925                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2203614835                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6772                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6772                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data          198                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              671                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             77                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          168                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          896                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         1003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          734                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          579                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7950                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14806                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             895                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             630                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             896                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             686                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             655                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             425                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             471                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             557                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             880                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             603                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             517                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             316                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             991                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             798                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            1003                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             783                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             843                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             647                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             964                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             733                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             437                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             386                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             734                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             974                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             818                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             894                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43111                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7950                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14806                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            895                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            630                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            896                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            686                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            655                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            425                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            471                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            557                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            880                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            603                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            517                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            316                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            991                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            798                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           1003                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            783                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            843                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            647                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            964                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            733                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            437                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            386                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            734                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            974                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            818                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            894                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43111                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.826923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.929577                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.793103                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.959596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.680000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.880952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.307692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.860465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833085                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.584416                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.719728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.380597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.375000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.430894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.438776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.421569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.409836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.423077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.361842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.337500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.361111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.370130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.406250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.448276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.339286                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.379562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647587                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.237987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.275978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.101562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.132824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.157113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.104129                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.088636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.106383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.052472                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.049850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.141163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.065353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.135011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.160763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.119097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.046980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.162810                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.103422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.084677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.071956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.122517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.117871                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.128000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.076923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.165094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.055728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.059390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.079523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.067358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.106897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.125402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.061538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.062731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.093523                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.237987                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.397339                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.275978                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.147619                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.101562                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.135569                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.132824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.211765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.157113                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.204986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.104129                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.213068                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.088636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.144279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.106383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.052472                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.114035                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.049850                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.116220                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.141163                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.142195                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.065353                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.130969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.135011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.181347                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.160763                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.213115                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.119097                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.118582                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.046980                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.126657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240983                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.237987                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.397339                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.275978                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.147619                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.101562                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.135569                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.132824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.211765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.157113                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.204986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.104129                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.213068                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.088636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.144279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.106383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.052472                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.114035                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.049850                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.116220                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.141163                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.142195                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.065353                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.130969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.135011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.181347                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.160763                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.213115                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.119097                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.118582                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.046980                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.126657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240983                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  2075.418605                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  1490.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  1674.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        13908                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   237.068182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  1310.173913                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   311.100000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   954.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   438.540541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data  4056.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   570.169946                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu02.data  7340.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data  7533.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data        16226                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data  1802.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data        13908                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data  4470.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  2511.166667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3373.977778                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216570.849469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 201211.490196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 213513.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 218023.207547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       208697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       207461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 205467.520000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 204589.840909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 214077.836364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 205937.129630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 210001.884615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 203536.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 217832.564103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       206302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       213927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 217156.480769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215699.837616                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215211.965645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 205654.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 178333.164835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 185519.931034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 174100.594595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 187098.568966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 184105.102564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 169972.618182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 189318.192308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 175495.780000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 188167.058824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 173334.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 183554.169492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 192138.627119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 201226.379310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 177989.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 204324.046548                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216565.154806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 215794.761905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 213077.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 210844.027027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 212396.096774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 211553.718750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 211564.486486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 209580.314286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 216089.111111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215354.729730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 209315.400000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 213137.128205                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 215050.580645                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 211502.641026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 211778.275000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 215846.705882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 215050.303704                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215211.965645                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216570.074112                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 205654.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 207797.483871                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 178333.164835                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 213330.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 185519.931034                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 215071.766667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 174100.594595                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 210246.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 187098.568966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 209207.226667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 184105.102564                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 208060.482759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 169972.618182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 206800.810127                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 189318.192308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 214873.505495                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 175495.780000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 209766.263736                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 188167.058824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 209703.413043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 173334.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 207436.854167                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 183554.169492                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 216600.542857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 192138.627119                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 208530.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 201226.379310                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 213040.927835                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 177989.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216638.662791                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212110.389354                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215211.965645                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216570.074112                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 205654.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 207797.483871                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 178333.164835                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 213330.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 185519.931034                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 215071.766667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 174100.594595                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 210246.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 187098.568966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 209207.226667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 184105.102564                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 208060.482759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 169972.618182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 206800.810127                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 189318.192308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 214873.505495                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 175495.780000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 209766.263736                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 188167.058824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 209703.413043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 173334.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 207436.854167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 183554.169492                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 216600.542857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 192138.627119                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 208530.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 201226.379310                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 213040.927835                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 177989.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216638.662791                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212110.389354                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  6                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5913                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                      46                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              2                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   128.543478                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           882                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           44                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 926                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                926                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu01.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data          190                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           559                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5838                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2319                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1306                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9463                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9463                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       533729                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       264666                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data       116806                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        10551                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        41996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1677853                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data       295130                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data      2416680                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       216774                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       471373                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        49908                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       528466                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data       463267                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7087199                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        11840                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        72948                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        23090                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        13190                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        13176                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        50938                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data       113794                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        11283                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        88048                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        13594                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        75012                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        74535                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       561448                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1086017547                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10119518                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11374947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11402743                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8850435                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8798619                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10129702                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      8874459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11613575                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     10963317                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10769956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11435528                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      8386399                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10575605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     12029918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11138983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1242481251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    396420376                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     40492112                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4696431                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      4696879                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1917603                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      2129936                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      5580428                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       852280                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      1493772                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       425977                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      8742678                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1919059                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      1921456                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst     11093454                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     10037073                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2130071                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    494549585                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    170831747                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8324915                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7681341                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      7256495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      5994756                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      6203321                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      7478994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      6628521                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7267732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7477730                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7680782                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7471677                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      6204515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7469185                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      7901174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7242598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    279115483                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    396420376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1256849294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     40492112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     18444433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4696431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     19056288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      4696879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     18659238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1917603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     14845191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      2129936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     15001940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      5580428                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     17608696                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       852280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     15502980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1493772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18881307                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       425977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     18441047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      8742678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18450738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1919059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     18907205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      1921456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     14590914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst     11093454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     18044790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     10037073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     19931092                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2130071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18381581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2016146319                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    396420376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1256849294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     40492112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     18444433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4696431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     19056288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      4696879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     18659238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1917603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     14845191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      2129936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     15001940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      5580428                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     17608696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       852280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     15502980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1493772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18881307                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       425977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     18441047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      8742678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18450738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1919059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     18907205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      1921456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     14590914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst     11093454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     18044790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     10037073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     19931092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2130071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18381581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2016146319                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.826923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.929577                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.793103                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.959596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.680000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.880952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.307692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.860465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833085                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.584416                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.719728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.380597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.375000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.430894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.438776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.421569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.409836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.423077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.361842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.337500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.361111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.370130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.406250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.448276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.339286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.379562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.233836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.212291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.024554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.033588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.019108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.017953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.029545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.007737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.007064                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.001994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.048636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.009336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.020595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.070845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.048255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.011186                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.117949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.103163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.078629                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.066421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.112583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.106464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.116000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.072765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.146226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.052632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.056180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.071571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.060449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.100000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.112540                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.056923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.062731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090475                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.233836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.397204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.212291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.024554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.131195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.033588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.204706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.019108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.196676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.017953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.204545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.029545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.140962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.007737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.237342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.007064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.111529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.001994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.113665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.048636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.136012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.009336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.125512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.020595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.176166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.070845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.203747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.048255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.114914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.011186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.126657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.233836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.397204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.212291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.024554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.131195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.033588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.204706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.019108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.196676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.017953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.204545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.029545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.140962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.007737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.237342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.007064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.111529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.001994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.113665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.048636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.136012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.009336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.125512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.020595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.176166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.070845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.203747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.048255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.114914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.011186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.126657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219503                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12412.302326                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12603.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12978.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        10551                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 13998.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12711.007576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12831.739130                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 12719.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12751.411765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12739.810811                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        12477                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12582.523810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 12520.729730                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12678.352415                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        11840                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        12158                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        11545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        13190                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        13176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 12734.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data 12643.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        11283                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 12578.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        13594                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        12502                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 12422.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12476.622222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213698.848288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 198421.921569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 210647.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 215146.094340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 205824.069767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 204619.046512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 202594.040000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 201692.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 211155.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 203024.388889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 207114.538462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 200623.298246                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 215035.871795                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 203377.019231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 211051.192982                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 214211.211538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212826.524666                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213243.881657                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213116.378947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213474.136364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 213494.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       213067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 212993.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214631.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       213070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       213396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 212988.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 213236.048780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213228.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213495.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 213335.653846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213554.744681                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213007.100000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213259.846917                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213806.942428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213459.358974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213370.583333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213426.323529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214098.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 213907.620690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213685.542857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213823.258065                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213756.823529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213649.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213355.055556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 213476.485714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213948.793103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213405.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213545.243243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213017.588235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213717.827718                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213243.881657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213713.534093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213116.378947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 204938.144444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213474.136364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 211736.533333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 213494.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       214474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       213067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 209087.197183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 212993.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 208360.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214631.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 207161.129412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       213070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 206706.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       213396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 212149.516854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 212988.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 207202.775281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 213236.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 209667.477273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213228.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 205513.097826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213495.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214572.264706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 213335.653846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 207411.379310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213554.744681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 212032.893617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213007.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213739.313953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213055.724295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213243.881657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213713.534093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213116.378947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 204938.144444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213474.136364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 211736.533333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 213494.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       214474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       213067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 209087.197183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 212993.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 208360.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214631.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 207161.129412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       213070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 206706.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       213396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 212149.516854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 212988.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 207202.775281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 213236.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 209667.477273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213228.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 205513.097826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213495.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214572.264706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 213335.653846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 207411.379310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213554.744681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 212032.893617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213007.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213739.313953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213055.724295                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3625                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1177                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            397                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5849                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5809                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3625                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       603776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  603776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              984                       # Total snoops (count)
system.membus.snoop_fanout::samples             12839                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12839    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12839                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17147501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47170000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        86903                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25832                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             38667                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8679                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1260                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           429                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1689                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           37                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9293                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9293                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19661                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19007                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         2967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         3436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         2698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                130715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       984832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1637248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        83840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        64704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        83968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        70400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        54784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        35264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        43648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        35584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        82368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        64000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        40192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        32384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        95872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        82752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        97600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        80576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        77248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        67520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        92480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        74944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        31616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        41600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        64256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        95040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        86016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        84480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        70976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4582464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5828                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            49721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.181975                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.804556                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29146     58.62%     58.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6141     12.35%     70.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2154      4.33%     75.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1390      2.80%     78.10% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1251      2.52%     80.61% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1179      2.37%     82.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1199      2.41%     85.40% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1097      2.21%     87.60% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1022      2.06%     89.66% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    900      1.81%     91.47% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   833      1.68%     93.14% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   806      1.62%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   769      1.55%     96.31% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   713      1.43%     97.75% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   685      1.38%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   436      0.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              49721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          166821150                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28019342                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52936044                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3202009                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3360999                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3205417                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3773314                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2375575                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           2371233                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1718437                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1768569                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2009454                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1813524                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3139609                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3672776                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1860463                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          1772048                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3519192                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          4926257                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3553269                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          4907190                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3044141                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3396915                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3430726                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4379731                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1580671                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1737772                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          2656819                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          2318995                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3504112                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          5052789                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3163104                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          3921950                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
