<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMExpandPseudoInsts.cpp source code [llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMExpandPseudoInsts.cpp.html'>ARMExpandPseudoInsts.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMExpandPseudoInsts.cpp - Expand pseudo instructions -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass that expands pseudo instructions into target</i></td></tr>
<tr><th id="10">10</th><td><i>// instructions to allow proper scheduling, if-conversion, and other late</i></td></tr>
<tr><th id="11">11</th><td><i>// optimizations. This pass should be run after register allocation but before</i></td></tr>
<tr><th id="12">12</th><td><i>// the post-regalloc scheduling pass.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMConstantPoolValue.h.html">"ARMConstantPoolValue.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"arm-pseudo"</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="33">33</th><td><dfn class="tu decl def" id="VerifyARMPseudo" title='VerifyARMPseudo' data-type='cl::opt&lt;bool&gt;' data-ref="VerifyARMPseudo">VerifyARMPseudo</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"verify-arm-pseudo-expand"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="34">34</th><td>                <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify machine code after expanding ARM pseudos"</q>));</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/ARM_EXPAND_PSEUDO_NAME" data-ref="_M/ARM_EXPAND_PSEUDO_NAME">ARM_EXPAND_PSEUDO_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"ARM pseudo instruction expansion pass"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> {</td></tr>
<tr><th id="39">39</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="40">40</th><td>  <b>public</b>:</td></tr>
<tr><th id="41">41</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMExpandPseudo::ID" title='(anonymous namespace)::ARMExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::ARMExpandPseudo::ID">ID</dfn>;</td></tr>
<tr><th id="42">42</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev" title='(anonymous namespace)::ARMExpandPseudo::ARMExpandPseudo' data-type='void (anonymous namespace)::ARMExpandPseudo::ARMExpandPseudo()' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev">ARMExpandPseudo</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::ID" title='(anonymous namespace)::ARMExpandPseudo::ID' data-use='a' data-ref="(anonymousnamespace)::ARMExpandPseudo::ID">ID</a>) {}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>    <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-type='const llvm::ARMBaseInstrInfo *' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII">TII</dfn>;</td></tr>
<tr><th id="45">45</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</dfn>;</td></tr>
<tr><th id="46">46</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI">STI</dfn>;</td></tr>
<tr><th id="47">47</th><td>    <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-type='llvm::ARMFunctionInfo *' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI">AFI</dfn>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115ARMExpandPseudo21getRequiredPropertiesEv" title='(anonymous namespace)::ARMExpandPseudo::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::ARMExpandPseudo::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_115ARMExpandPseudo21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="52">52</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="53">53</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="54">54</th><td>    }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115ARMExpandPseudo11getPassNameEv" title='(anonymous namespace)::ARMExpandPseudo::getPassName' data-type='llvm::StringRef (anonymous namespace)::ARMExpandPseudo::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115ARMExpandPseudo11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="57">57</th><td>      <b>return</b> <a class="macro" href="#36" title="&quot;ARM pseudo instruction expansion pass&quot;" data-ref="_M/ARM_EXPAND_PSEUDO_NAME">ARM_EXPAND_PSEUDO_NAME</a>;</td></tr>
<tr><th id="58">58</th><td>    }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <b>private</b>:</td></tr>
<tr><th id="61">61</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-type='void (anonymous namespace)::ARMExpandPseudo::TransferImpOps(llvm::MachineInstr &amp; OldMI, llvm::MachineInstrBuilder &amp; UseMI, llvm::MachineInstrBuilder &amp; DefMI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="2OldMI">OldMI</dfn>,</td></tr>
<tr><th id="62">62</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="3UseMI" title='UseMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="3UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="4DefMI" title='DefMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="4DefMI">DefMI</dfn>);</td></tr>
<tr><th id="63">63</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandMI' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB">MBB</dfn>,</td></tr>
<tr><th id="64">64</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="6MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="6MBBI">MBBI</dfn>,</td></tr>
<tr><th id="65">65</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="7NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="7NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="66">66</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMBB' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE">ExpandMBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="8MBB">MBB</dfn>);</td></tr>
<tr><th id="67">67</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVLD' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVLD(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVLD</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="9MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="9MBBI">MBBI</dfn>);</td></tr>
<tr><th id="68">68</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVST' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVST(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVST</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="10MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="10MBBI">MBBI</dfn>);</td></tr>
<tr><th id="69">69</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandLaneOp' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandLaneOp(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandLaneOp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="11MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="11MBBI">MBBI</dfn>);</td></tr>
<tr><th id="70">70</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVTBL(MachineBasicBlock::iterator &amp; MBBI, unsigned int Opc, bool IsExt)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="12MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="12MBBI">MBBI</dfn>,</td></tr>
<tr><th id="71">71</th><td>                    <em>unsigned</em> <dfn class="local col3 decl" id="13Opc" title='Opc' data-type='unsigned int' data-ref="13Opc">Opc</dfn>, <em>bool</em> <dfn class="local col4 decl" id="14IsExt" title='IsExt' data-type='bool' data-ref="14IsExt">IsExt</dfn>);</td></tr>
<tr><th id="72">72</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandMOV32BitImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB">MBB</dfn>,</td></tr>
<tr><th id="73">73</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="16MBBI">MBBI</dfn>);</td></tr>
<tr><th id="74">74</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int LdrexOp, unsigned int StrexOp, unsigned int UxtOp, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB">MBB</dfn>,</td></tr>
<tr><th id="75">75</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="18MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="18MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19LdrexOp" title='LdrexOp' data-type='unsigned int' data-ref="19LdrexOp">LdrexOp</dfn>,</td></tr>
<tr><th id="76">76</th><td>                        <em>unsigned</em> <dfn class="local col0 decl" id="20StrexOp" title='StrexOp' data-type='unsigned int' data-ref="20StrexOp">StrexOp</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21UxtOp" title='UxtOp' data-type='unsigned int' data-ref="21UxtOp">UxtOp</dfn>,</td></tr>
<tr><th id="77">77</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="22NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="22NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandCMP_SWAP_64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MBB">MBB</dfn>,</td></tr>
<tr><th id="80">80</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="24MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="24MBBI">MBBI</dfn>,</td></tr>
<tr><th id="81">81</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="25NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="25NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="82">82</th><td>  };</td></tr>
<tr><th id="83">83</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="(anonymousnamespace)::ARMExpandPseudo::ID" title='(anonymous namespace)::ARMExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::ARMExpandPseudo::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="84">84</th><td>}</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeARMExpandPseudoPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;ARM pseudo instruction expansion pass&quot;, &quot;arm-pseudo&quot;, &amp;ARMExpandPseudo::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;ARMExpandPseudo&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeARMExpandPseudoPassFlag; void llvm::initializeARMExpandPseudoPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeARMExpandPseudoPassFlag, initializeARMExpandPseudoPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>, <a class="macro" href="#30" title="&quot;arm-pseudo&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="macro" href="#36" title="&quot;ARM pseudo instruction expansion pass&quot;" data-ref="_M/ARM_EXPAND_PSEUDO_NAME">ARM_EXPAND_PSEUDO_NAME</a>, <b>false</b>,</td></tr>
<tr><th id="87">87</th><td>                <b>false</b>)</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">/// TransferImpOps - Transfer implicit operands on the pseudo instruction to</i></td></tr>
<tr><th id="90">90</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">/// the instructions created from the expansion.</i></td></tr>
<tr><th id="91">91</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-type='void (anonymous namespace)::ARMExpandPseudo::TransferImpOps(llvm::MachineInstr &amp; OldMI, llvm::MachineInstrBuilder &amp; UseMI, llvm::MachineInstrBuilder &amp; DefMI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="26OldMI">OldMI</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="27UseMI" title='UseMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="27UseMI">UseMI</dfn>,</td></tr>
<tr><th id="93">93</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="28DefMI" title='DefMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="28DefMI">DefMI</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="29Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="29Desc">Desc</dfn> = <a class="local col6 ref" href="#26OldMI" title='OldMI' data-ref="26OldMI">OldMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="95">95</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="30i" title='i' data-type='unsigned int' data-ref="30i">i</dfn> = <a class="local col9 ref" href="#29Desc" title='Desc' data-ref="29Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(), <dfn class="local col1 decl" id="31e" title='e' data-type='unsigned int' data-ref="31e">e</dfn> = <a class="local col6 ref" href="#26OldMI" title='OldMI' data-ref="26OldMI">OldMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="96">96</th><td>       <a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a> != <a class="local col1 ref" href="#31e" title='e' data-ref="31e">e</a>; ++<a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a>) {</td></tr>
<tr><th id="97">97</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="32MO">MO</dfn> = <a class="local col6 ref" href="#26OldMI" title='OldMI' data-ref="26OldMI">OldMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#30i" title='i' data-ref="30i">i</a>);</td></tr>
<tr><th id="98">98</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isReg() &amp;&amp; MO.getReg()) ? void (0) : __assert_fail (&quot;MO.isReg() &amp;&amp; MO.getReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 98, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="99">99</th><td>    <b>if</b> (<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="100">100</th><td>      <a class="local col7 ref" href="#27UseMI" title='UseMI' data-ref="27UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>);</td></tr>
<tr><th id="101">101</th><td>    <b>else</b></td></tr>
<tr><th id="102">102</th><td>      <a class="local col8 ref" href="#28DefMI" title='DefMI' data-ref="28DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#32MO" title='MO' data-ref="32MO">MO</a>);</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><b>namespace</b> {</td></tr>
<tr><th id="107">107</th><td>  <i  data-doc="(anonymousnamespace)::NEONRegSpacing">// Constants for register spacing in NEON load/store instructions.</i></td></tr>
<tr><th id="108">108</th><td><i  data-doc="(anonymousnamespace)::NEONRegSpacing">  // For quad-register load-lane and store-lane pseudo instructors, the</i></td></tr>
<tr><th id="109">109</th><td><i  data-doc="(anonymousnamespace)::NEONRegSpacing">  // spacing is initially assumed to be EvenDblSpc, and that is changed to</i></td></tr>
<tr><th id="110">110</th><td><i  data-doc="(anonymousnamespace)::NEONRegSpacing">  // OddDblSpc depending on the lane number operand.</i></td></tr>
<tr><th id="111">111</th><td>  <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</dfn> {</td></tr>
<tr><th id="112">112</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::NEONRegSpacing::SingleSpc" title='(anonymous namespace)::NEONRegSpacing::SingleSpc' data-type='0' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleSpc">SingleSpc</dfn>,</td></tr>
<tr><th id="113">113</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::NEONRegSpacing::SingleLowSpc" title='(anonymous namespace)::NEONRegSpacing::SingleLowSpc' data-type='1' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleLowSpc">SingleLowSpc</dfn> ,  <i  data-doc="(anonymousnamespace)::NEONRegSpacing::SingleLowSpc">// Single spacing, low registers, three and four vectors.</i></td></tr>
<tr><th id="114">114</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::NEONRegSpacing::SingleHighQSpc" title='(anonymous namespace)::NEONRegSpacing::SingleHighQSpc' data-type='2' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleHighQSpc">SingleHighQSpc</dfn>, <i  data-doc="(anonymousnamespace)::NEONRegSpacing::SingleHighQSpc">// Single spacing, high registers, four vectors.</i></td></tr>
<tr><th id="115">115</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::NEONRegSpacing::SingleHighTSpc" title='(anonymous namespace)::NEONRegSpacing::SingleHighTSpc' data-type='3' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleHighTSpc">SingleHighTSpc</dfn>, <i  data-doc="(anonymousnamespace)::NEONRegSpacing::SingleHighTSpc">// Single spacing, high registers, three vectors.</i></td></tr>
<tr><th id="116">116</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::NEONRegSpacing::EvenDblSpc" title='(anonymous namespace)::NEONRegSpacing::EvenDblSpc' data-type='4' data-ref="(anonymousnamespace)::NEONRegSpacing::EvenDblSpc">EvenDblSpc</dfn>,</td></tr>
<tr><th id="117">117</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::NEONRegSpacing::OddDblSpc" title='(anonymous namespace)::NEONRegSpacing::OddDblSpc' data-type='5' data-ref="(anonymousnamespace)::NEONRegSpacing::OddDblSpc">OddDblSpc</dfn></td></tr>
<tr><th id="118">118</th><td>  };</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry">// Entries for NEON load/store information table.  The table is sorted by</i></td></tr>
<tr><th id="121">121</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry">  // PseudoOpc for fast binary-search lookups.</i></td></tr>
<tr><th id="122">122</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</dfn> {</td></tr>
<tr><th id="123">123</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-type='uint16_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc">PseudoOpc</dfn>;</td></tr>
<tr><th id="124">124</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-type='uint16_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc">RealOpc</dfn>;</td></tr>
<tr><th id="125">125</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad">IsLoad</dfn>;</td></tr>
<tr><th id="126">126</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating">isUpdating</dfn>;</td></tr>
<tr><th id="127">127</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand">hasWritebackOperand</dfn>;</td></tr>
<tr><th id="128">128</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-type='uint8_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing">RegSpacing</dfn>; <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing">// One of type NEONRegSpacing</i></td></tr>
<tr><th id="129">129</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-type='uint8_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs">NumRegs</dfn>; <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::NumRegs">// D registers loaded or stored</i></td></tr>
<tr><th id="130">130</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::RegElts" title='(anonymous namespace)::NEONLdStTableEntry::RegElts' data-type='uint8_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegElts">RegElts</dfn>; <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::RegElts">// elements per D register; used for lane ops</i></td></tr>
<tr><th id="131">131</th><td>    <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">// FIXME: Temporary flag to denote whether the real instruction takes</i></td></tr>
<tr><th id="132">132</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // a single register (like the encoding) or all of the registers in</i></td></tr>
<tr><th id="133">133</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // the list (like the asm syntax and the isel DAG). When all definitions</i></td></tr>
<tr><th id="134">134</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // are converted to take only the single encoded register, this will</i></td></tr>
<tr><th id="135">135</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // go away.</i></td></tr>
<tr><th id="136">136</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">copyAllListRegs</dfn>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <i  data-doc="_ZNK12_GLOBAL__N_118NEONLdStTableEntryltERKS0_">// Comparison methods for binary search of the table.</i></td></tr>
<tr><th id="139">139</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118NEONLdStTableEntryltERKS0_" title='(anonymous namespace)::NEONLdStTableEntry::operator&lt;' data-type='bool (anonymous namespace)::NEONLdStTableEntry::operator&lt;(const (anonymous namespace)::NEONLdStTableEntry &amp; TE) const' data-ref="_ZNK12_GLOBAL__N_118NEONLdStTableEntryltERKS0_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> &amp;<dfn class="local col3 decl" id="33TE" title='TE' data-type='const (anonymous namespace)::NEONLdStTableEntry &amp;' data-ref="33TE">TE</dfn>) <em>const</em> {</td></tr>
<tr><th id="140">140</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc">PseudoOpc</a> &lt; <a class="local col3 ref" href="#33TE" title='TE' data-ref="33TE">TE</a>.<a class="tu member" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc">PseudoOpc</a>;</td></tr>
<tr><th id="141">141</th><td>    }</td></tr>
<tr><th id="142">142</th><td>    <b>friend</b> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1ltERKNS_18NEONLdStTableEntryEj" title='(anonymous namespace)::operator&lt;' data-type='bool (anonymous namespace)::operator&lt;(const (anonymous namespace)::NEONLdStTableEntry &amp; TE, unsigned int PseudoOpc)' data-ref="_ZN12_GLOBAL__N_1ltERKNS_18NEONLdStTableEntryEj"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> &amp;<dfn class="local col4 decl" id="34TE" title='TE' data-type='const (anonymous namespace)::NEONLdStTableEntry &amp;' data-ref="34TE">TE</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35PseudoOpc" title='PseudoOpc' data-type='unsigned int' data-ref="35PseudoOpc">PseudoOpc</dfn>) {</td></tr>
<tr><th id="143">143</th><td>      <b>return</b> <a class="local col4 ref" href="#34TE" title='TE' data-ref="34TE">TE</a>.<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc">PseudoOpc</a> &lt; <a class="local col5 ref" href="#35PseudoOpc" title='PseudoOpc' data-ref="35PseudoOpc">PseudoOpc</a>;</td></tr>
<tr><th id="144">144</th><td>    }</td></tr>
<tr><th id="145">145</th><td>    <b>friend</b> <em>bool</em> <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#157" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1ltEjRKNS_18NEONLdStTableEntryE" title='(anonymous namespace)::operator&lt;' data-type='bool (anonymous namespace)::operator&lt;(unsigned int PseudoOpc, const (anonymous namespace)::NEONLdStTableEntry &amp; TE)' data-ref="_ZN12_GLOBAL__N_1ltEjRKNS_18NEONLdStTableEntryE"><b>operator</b>&lt;</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="36PseudoOpc" title='PseudoOpc' data-type='unsigned int' data-ref="36PseudoOpc">PseudoOpc</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                                <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> &amp;<dfn class="local col7 decl" id="37TE" title='TE' data-type='const (anonymous namespace)::NEONLdStTableEntry &amp;' data-ref="37TE">TE</dfn>) {</td></tr>
<tr><th id="147">147</th><td>      <b>return</b> <a class="local col6 ref" href="#36PseudoOpc" title='PseudoOpc' data-ref="36PseudoOpc">PseudoOpc</a> &lt; <a class="local col7 ref" href="#37TE" title='TE' data-ref="37TE">TE</a>.<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc">PseudoOpc</a>;</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td>  };</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>static</em> <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> <dfn class="tu decl def" id="NEONLdStTable" title='NEONLdStTable' data-type='const (anonymous namespace)::NEONLdStTableEntry []' data-ref="NEONLdStTable">NEONLdStTable</dfn>[] = {</td></tr>
<tr><th id="153">153</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD1LNd16&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="154">154</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD1LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="155">155</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD1LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="156">156</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD1LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="157">157</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1LNq8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD1LNd8&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="158">158</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1LNq8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNd8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16QPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD1d16Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16Q</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="161">161</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16TPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD1d16T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16T</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="162">162</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32QPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD1d32Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32Q</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="163">163</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32TPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD1d32T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32T</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="164">164</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD1d64Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Q</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="165">165</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_fixed</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="166">166</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_register</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_register</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="167">167</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD1d64T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64T</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="168">168</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_fixed</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="169">169</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_register</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64Twb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_register</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="170">170</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8QPseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD1d8Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8Q</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="171">171</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8TPseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD1d8T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8T</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="172">172</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q16HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighQPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD1d16Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16Q</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighQSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="173">173</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q16HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighTPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD1d16T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16T</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighTSpc,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="174">174</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q16LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowQPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d16Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16Qwb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="175">175</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q16LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowTPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d16Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16Twb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="176">176</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q32HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighQPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD1d32Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32Q</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighQSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="177">177</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q32HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighTPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD1d32T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32T</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighTSpc,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="178">178</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q32LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowQPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d32Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32Qwb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="179">179</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q32LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowTPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d32Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32Twb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="180">180</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q64HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighQPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Q</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighQSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="181">181</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q64HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighTPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64T</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighTSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="182">182</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q64LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowQPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="183">183</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q64LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowTPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="184">184</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q8HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighQPseudo</span>,   ARM::<span class='error' title="no member named &apos;VLD1d8Q&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8Q</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighQSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="185">185</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q8HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighTPseudo</span>,   ARM::<span class='error' title="no member named &apos;VLD1d8T&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8T</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, SingleHighTSpc,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="186">186</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q8LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowQPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d8Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8Qwb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="187">187</th><td>{ ARM::<span class='error' title="no member named &apos;VLD1q8LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowTPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD1d8Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8Twb_fixed</span>,   <b>true</b>,  <b>true</b>, <b>true</b>, SingleLowSpc,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16EvenPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD2DUPd16x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16x2</span>,  <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>2</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="190">190</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16OddPseudo</span>,   ARM::<span class='error' title="no member named &apos;VLD2DUPd16x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16x2</span>,  <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>2</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="191">191</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32EvenPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD2DUPd32x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32x2</span>,  <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>2</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="192">192</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32OddPseudo</span>,   ARM::<span class='error' title="no member named &apos;VLD2DUPd32x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32x2</span>,  <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>2</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="193">193</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8EvenPseudo</span>,   ARM::<span class='error' title="no member named &apos;VLD2DUPd8x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8x2</span>,   <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>2</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="194">194</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8OddPseudo</span>,    ARM::<span class='error' title="no member named &apos;VLD2DUPd8x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8x2</span>,   <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>2</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD2LNd16&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="197">197</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD2LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="198">198</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD2LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="199">199</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD2LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="200">200</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD2LNd8&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="201">201</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD2LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="202">202</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD2LNq16&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="203">203</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD2LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="204">204</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD2LNq32&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="205">205</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD2LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD2q16&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="208">208</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_fixed</span>,   ARM::<span class='error' title="no member named &apos;VLD2q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16wb_fixed</span>, <b>true</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="209">209</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_register</span>,   ARM::<span class='error' title="no member named &apos;VLD2q16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16wb_register</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="210">210</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD2q32&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="211">211</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_fixed</span>,   ARM::<span class='error' title="no member named &apos;VLD2q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32wb_fixed</span>, <b>true</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="212">212</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_register</span>,   ARM::<span class='error' title="no member named &apos;VLD2q32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32wb_register</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="213">213</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8Pseudo</span>,        ARM::<span class='error' title="no member named &apos;VLD2q8&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8</span>,       <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="214">214</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_fixed</span>,    ARM::<span class='error' title="no member named &apos;VLD2q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8wb_fixed</span>, <b>true</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="215">215</th><td>{ ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_register</span>,    ARM::<span class='error' title="no member named &apos;VLD2q8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8wb_register</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="218">218</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3DUPd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="219">219</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="220">220</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3DUPd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="221">221</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD3DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>3</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="222">222</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD3DUPd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>3</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="223">223</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16EvenPseudo</span>, ARM::<span class='error' title="no member named &apos;VLD3DUPq16&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="224">224</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16OddPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD3DUPq16&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="225">225</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32EvenPseudo</span>, ARM::<span class='error' title="no member named &apos;VLD3DUPq32&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="226">226</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32OddPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD3DUPq32&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="227">227</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8EvenPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD3DUPq8&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="228">228</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8OddPseudo</span>,   ARM::<span class='error' title="no member named &apos;VLD3DUPq8&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3LNd16&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="231">231</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="232">232</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="233">233</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="234">234</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD3LNd8&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="235">235</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD3LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="236">236</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3LNq16&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="237">237</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="238">238</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3LNq32&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="239">239</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD3d16&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="242">242</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VLD3d16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="243">243</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD3d32&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="244">244</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VLD3d32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="245">245</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo</span>,        ARM::<span class='error' title="no member named &apos;VLD3d8&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8</span>,       <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="246">246</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VLD3d8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VLD3q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="249">249</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3q16&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="250">250</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="251">251</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VLD3q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="252">252</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD3q32&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="253">253</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD3q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="254">254</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8Pseudo_UPD</span>,     ARM::<span class='error' title="no member named &apos;VLD3q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="255">255</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD3q8&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="256">256</th><td>{ ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD3q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4DUPd16&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="259">259</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4DUPd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="260">260</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4DUPd32&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="261">261</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4DUPd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="262">262</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD4DUPd8&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>4</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="263">263</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD4DUPd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>4</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="264">264</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16EvenPseudo</span>, ARM::<span class='error' title="no member named &apos;VLD4DUPq16&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="265">265</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16OddPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD4DUPq16&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="266">266</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32EvenPseudo</span>, ARM::<span class='error' title="no member named &apos;VLD4DUPq32&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="267">267</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32OddPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD4DUPq32&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="268">268</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8EvenPseudo</span>,  ARM::<span class='error' title="no member named &apos;VLD4DUPq8&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="269">269</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8OddPseudo</span>,   ARM::<span class='error' title="no member named &apos;VLD4DUPq8&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4LNd16&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="272">272</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="273">273</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4LNd32&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="274">274</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="275">275</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD4LNd8&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8</span>,      <b>true</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="276">276</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD4LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="277">277</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4LNq16&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="278">278</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="279">279</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4LNq32&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32</span>,     <b>true</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="280">280</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD4d16&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="283">283</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VLD4d16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="284">284</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VLD4d32&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="285">285</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VLD4d32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="286">286</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo</span>,        ARM::<span class='error' title="no member named &apos;VLD4d8&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8</span>,       <b>true</b>,  <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="287">287</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VLD4d8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VLD4q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="290">290</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4q16&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="291">291</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="292">292</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VLD4q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="293">293</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VLD4q32&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32</span>,     <b>true</b>,  <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="294">294</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VLD4q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="295">295</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8Pseudo_UPD</span>,     ARM::<span class='error' title="no member named &apos;VLD4q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="296">296</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo</span>,      ARM::<span class='error' title="no member named &apos;VLD4q8&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8</span>,      <b>true</b>,  <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="297">297</th><td>{ ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VLD4q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8_UPD</span>, <b>true</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>{ ARM::<span class='error' title="no member named &apos;VST1LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST1LNd16&apos; in namespace &apos;llvm::ARM&apos;">VST1LNd16</span>,    <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="300">300</th><td>{ ARM::<span class='error' title="no member named &apos;VST1LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST1LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNd16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="301">301</th><td>{ ARM::<span class='error' title="no member named &apos;VST1LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST1LNd32&apos; in namespace &apos;llvm::ARM&apos;">VST1LNd32</span>,    <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="302">302</th><td>{ ARM::<span class='error' title="no member named &apos;VST1LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST1LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNd32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="303">303</th><td>{ ARM::<span class='error' title="no member named &apos;VST1LNq8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VST1LNd8&apos; in namespace &apos;llvm::ARM&apos;">VST1LNd8</span>,     <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="304">304</th><td>{ ARM::<span class='error' title="no member named &apos;VST1LNq8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VST1LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNd8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d16QPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST1d16Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d16Q</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="307">307</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d16TPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST1d16T&apos; in namespace &apos;llvm::ARM&apos;">VST1d16T</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="308">308</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d32QPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST1d32Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d32Q</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="309">309</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d32TPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST1d32T&apos; in namespace &apos;llvm::ARM&apos;">VST1d32T</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="310">310</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST1d64Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Q</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="311">311</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_fixed</span>,  ARM::<span class='error' title="no member named &apos;VST1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Qwb_fixed</span>, <b>false</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="312">312</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_register</span>, ARM::<span class='error' title="no member named &apos;VST1d64Qwb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Qwb_register</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="313">313</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST1d64T&apos; in namespace &apos;llvm::ARM&apos;">VST1d64T</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="314">314</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_fixed</span>,  ARM::<span class='error' title="no member named &apos;VST1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Twb_fixed</span>, <b>false</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="315">315</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_register</span>,  ARM::<span class='error' title="no member named &apos;VST1d64Twb_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Twb_register</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="316">316</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d8QPseudo</span>,       ARM::<span class='error' title="no member named &apos;VST1d8Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d8Q</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="317">317</th><td>{ ARM::<span class='error' title="no member named &apos;VST1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d8TPseudo</span>,       ARM::<span class='error' title="no member named &apos;VST1d8T&apos; in namespace &apos;llvm::ARM&apos;">VST1d8T</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="318">318</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q16HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q16HighQPseudo</span>,  ARM::<span class='error' title="no member named &apos;VST1d16Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d16Q</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighQSpc,   <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="319">319</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q16HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q16HighTPseudo</span>,  ARM::<span class='error' title="no member named &apos;VST1d16T&apos; in namespace &apos;llvm::ARM&apos;">VST1d16T</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighTSpc,   <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="320">320</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q16LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q16LowQPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d16Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d16Qwb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="321">321</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q16LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q16LowTPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d16Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d16Twb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="322">322</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q32HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q32HighQPseudo</span>,  ARM::<span class='error' title="no member named &apos;VST1d32Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d32Q</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighQSpc,   <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="323">323</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q32HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q32HighTPseudo</span>,  ARM::<span class='error' title="no member named &apos;VST1d32T&apos; in namespace &apos;llvm::ARM&apos;">VST1d32T</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighTSpc,   <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="324">324</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q32LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q32LowQPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d32Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d32Qwb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="325">325</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q32LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q32LowTPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d32Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d32Twb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="326">326</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q64HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q64HighQPseudo</span>,  ARM::<span class='error' title="no member named &apos;VST1d64Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Q</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighQSpc,   <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="327">327</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q64HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q64HighTPseudo</span>,  ARM::<span class='error' title="no member named &apos;VST1d64T&apos; in namespace &apos;llvm::ARM&apos;">VST1d64T</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighTSpc,   <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="328">328</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q64LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q64LowQPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Qwb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="329">329</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q64LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q64LowTPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Twb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="330">330</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q8HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q8HighQPseudo</span>,   ARM::<span class='error' title="no member named &apos;VST1d8Q&apos; in namespace &apos;llvm::ARM&apos;">VST1d8Q</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighQSpc,   <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="331">331</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q8HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q8HighTPseudo</span>,   ARM::<span class='error' title="no member named &apos;VST1d8T&apos; in namespace &apos;llvm::ARM&apos;">VST1d8T</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleHighTSpc,   <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="332">332</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q8LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q8LowQPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d8Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d8Qwb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="333">333</th><td>{ ARM::<span class='error' title="no member named &apos;VST1q8LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q8LowTPseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST1d8Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d8Twb_fixed</span>,  <b>false</b>, <b>true</b>, <b>true</b>, SingleLowSpc,   <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST2LNd16&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="336">336</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST2LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="337">337</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST2LNd32&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="338">338</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST2LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="339">339</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VST2LNd8&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="340">340</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VST2LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="341">341</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST2LNq16&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>2</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="342">342</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST2LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>2</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="343">343</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST2LNq32&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>2</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="344">344</th><td>{ ARM::<span class='error' title="no member named &apos;VST2LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST2LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>2</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q16Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VST2q16&apos; in namespace &apos;llvm::ARM&apos;">VST2q16</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="347">347</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_fixed</span>,   ARM::<span class='error' title="no member named &apos;VST2q16wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q16wb_fixed</span>, <b>false</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="348">348</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_register</span>,   ARM::<span class='error' title="no member named &apos;VST2q16wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q16wb_register</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="349">349</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q32Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VST2q32&apos; in namespace &apos;llvm::ARM&apos;">VST2q32</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="350">350</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_fixed</span>,   ARM::<span class='error' title="no member named &apos;VST2q32wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q32wb_fixed</span>, <b>false</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="351">351</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_register</span>,   ARM::<span class='error' title="no member named &apos;VST2q32wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q32wb_register</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="352">352</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q8Pseudo</span>,        ARM::<span class='error' title="no member named &apos;VST2q8&apos; in namespace &apos;llvm::ARM&apos;">VST2q8</span>,       <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="353">353</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_fixed</span>,    ARM::<span class='error' title="no member named &apos;VST2q8wb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q8wb_fixed</span>, <b>false</b>, <b>true</b>, <b>false</b>,  SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="354">354</th><td>{ ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_register</span>,    ARM::<span class='error' title="no member named &apos;VST2q8wb_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q8wb_register</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST3LNd16&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="357">357</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST3LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="358">358</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST3LNd32&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="359">359</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST3LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="360">360</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VST3LNd8&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="361">361</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VST3LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="362">362</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST3LNq16&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="363">363</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST3LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="364">364</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST3LNq32&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="365">365</th><td>{ ARM::<span class='error' title="no member named &apos;VST3LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST3LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>{ ARM::<span class='error' title="no member named &apos;VST3d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d16Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VST3d16&apos; in namespace &apos;llvm::ARM&apos;">VST3d16</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="368">368</th><td>{ ARM::<span class='error' title="no member named &apos;VST3d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d16Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST3d16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="369">369</th><td>{ ARM::<span class='error' title="no member named &apos;VST3d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d32Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VST3d32&apos; in namespace &apos;llvm::ARM&apos;">VST3d32</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="370">370</th><td>{ ARM::<span class='error' title="no member named &apos;VST3d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d32Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST3d32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="371">371</th><td>{ ARM::<span class='error' title="no member named &apos;VST3d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d8Pseudo</span>,        ARM::<span class='error' title="no member named &apos;VST3d8&apos; in namespace &apos;llvm::ARM&apos;">VST3d8</span>,       <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="372">372</th><td>{ ARM::<span class='error' title="no member named &apos;VST3d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d8Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VST3d8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VST3q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="375">375</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q16oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VST3q16&apos; in namespace &apos;llvm::ARM&apos;">VST3q16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="376">376</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST3q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="377">377</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VST3q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="378">378</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q32oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VST3q32&apos; in namespace &apos;llvm::ARM&apos;">VST3q32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="379">379</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST3q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="380">380</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8Pseudo_UPD</span>,     ARM::<span class='error' title="no member named &apos;VST3q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="381">381</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q8oddPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST3q8&apos; in namespace &apos;llvm::ARM&apos;">VST3q8</span>,      <b>false</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="382">382</th><td>{ ARM::<span class='error' title="no member named &apos;VST3q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8oddPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VST3q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST4LNd16&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="385">385</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST4LNd16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="386">386</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST4LNd32&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="387">387</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST4LNd32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="388">388</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8Pseudo</span>,      ARM::<span class='error' title="no member named &apos;VST4LNd8&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="389">389</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8Pseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VST4LNd8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="390">390</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST4LNq16&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="391">391</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST4LNq16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="392">392</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32Pseudo</span>,     ARM::<span class='error' title="no member named &apos;VST4LNq32&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, EvenDblSpc, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="393">393</th><td>{ ARM::<span class='error' title="no member named &apos;VST4LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32Pseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST4LNq32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>{ ARM::<span class='error' title="no member named &apos;VST4d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d16Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VST4d16&apos; in namespace &apos;llvm::ARM&apos;">VST4d16</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="396">396</th><td>{ ARM::<span class='error' title="no member named &apos;VST4d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d16Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST4d16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="397">397</th><td>{ ARM::<span class='error' title="no member named &apos;VST4d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d32Pseudo</span>,       ARM::<span class='error' title="no member named &apos;VST4d32&apos; in namespace &apos;llvm::ARM&apos;">VST4d32</span>,      <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="398">398</th><td>{ ARM::<span class='error' title="no member named &apos;VST4d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d32Pseudo_UPD</span>,   ARM::<span class='error' title="no member named &apos;VST4d32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="399">399</th><td>{ ARM::<span class='error' title="no member named &apos;VST4d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d8Pseudo</span>,        ARM::<span class='error' title="no member named &apos;VST4d8&apos; in namespace &apos;llvm::ARM&apos;">VST4d8</span>,       <b>false</b>, <b>false</b>, <b>false</b>, SingleSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="400">400</th><td>{ ARM::<span class='error' title="no member named &apos;VST4d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d8Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VST4d8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  SingleSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VST4q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="403">403</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q16oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VST4q16&apos; in namespace &apos;llvm::ARM&apos;">VST4q16</span>,     <b>false</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="404">404</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST4q16_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="405">405</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32Pseudo_UPD</span>,    ARM::<span class='error' title="no member named &apos;VST4q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="406">406</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q32oddPseudo</span>,     ARM::<span class='error' title="no member named &apos;VST4q32&apos; in namespace &apos;llvm::ARM&apos;">VST4q32</span>,     <b>false</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="407">407</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32oddPseudo_UPD</span>, ARM::<span class='error' title="no member named &apos;VST4q32_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="408">408</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8Pseudo_UPD</span>,     ARM::<span class='error' title="no member named &apos;VST4q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  EvenDblSpc, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="409">409</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q8oddPseudo</span>,      ARM::<span class='error' title="no member named &apos;VST4q8&apos; in namespace &apos;llvm::ARM&apos;">VST4q8</span>,      <b>false</b>, <b>false</b>, <b>false</b>, OddDblSpc,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="410">410</th><td>{ ARM::<span class='error' title="no member named &apos;VST4q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8oddPseudo_UPD</span>,  ARM::<span class='error' title="no member named &apos;VST4q8_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8_UPD</span>, <b>false</b>, <b>true</b>, <b>true</b>,  OddDblSpc,  <var>4</var>, <var>8</var> ,<b>true</b>}</td></tr>
<tr><th id="411">411</th><td>};</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><i class="doc" data-doc="_ZL14LookupNEONLdStj">/// LookupNEONLdSt - Search the NEONLdStTable for information about a NEON</i></td></tr>
<tr><th id="414">414</th><td><i class="doc" data-doc="_ZL14LookupNEONLdStj">/// load or store pseudo instruction.</i></td></tr>
<tr><th id="415">415</th><td><em>static</em> <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="tu decl def" id="_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-type='const (anonymous namespace)::NEONLdStTableEntry * LookupNEONLdSt(unsigned int Opcode)' data-ref="_ZL14LookupNEONLdStj">LookupNEONLdSt</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38Opcode" title='Opcode' data-type='unsigned int' data-ref="38Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="416">416</th><td><u>#<span data-ppcond="416">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="417">417</th><td>  <i>// Make sure the table is sorted.</i></td></tr>
<tr><th id="418">418</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/atomic_base.h.html#std::atomic" title='std::atomic' data-ref="std::atomic">atomic</a>&lt;<em>bool</em>&gt; <dfn class="local col9 decl" id="39TableChecked" title='TableChecked' data-type='std::atomic&lt;bool&gt;' data-ref="39TableChecked">TableChecked</dfn><a class="ref" href="../../../../../include/c++/7/atomic.html#_ZNSt6atomicIbEC1Eb" title='std::atomic&lt;bool&gt;::atomic' data-ref="_ZNSt6atomicIbEC1Eb">(</a><b>false</b>);</td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (!<a class="local col9 ref" href="#39TableChecked" title='TableChecked' data-ref="39TableChecked">TableChecked</a>.<a class="ref" href="../../../../../include/c++/7/atomic.html#_ZNKSt6atomicIbE4loadESt12memory_order" title='std::atomic&lt;bool&gt;::load' data-ref="_ZNKSt6atomicIbE4loadESt12memory_order">load</a>(<span class="namespace">std::</span><a class="enum" href="../../../../../include/c++/7/bits/atomic_base.h.html#std::memory_order::memory_order_relaxed" title='std::memory_order::memory_order_relaxed' data-ref="std::memory_order::memory_order_relaxed">memory_order_relaxed</a>)) {</td></tr>
<tr><th id="420">420</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (std::is_sorted(std::begin(NEONLdStTable), std::end(NEONLdStTable)) &amp;&amp; &quot;NEONLdStTable is not sorted!&quot;) ? void (0) : __assert_fail (&quot;std::is_sorted(std::begin(NEONLdStTable), std::end(NEONLdStTable)) &amp;&amp; \&quot;NEONLdStTable is not sorted!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 421, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(std::is_sorted(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(NEONLdStTable), <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(NEONLdStTable)) &amp;&amp;</td></tr>
<tr><th id="421">421</th><td>           <q>"NEONLdStTable is not sorted!"</q>);</td></tr>
<tr><th id="422">422</th><td>    <a class="local col9 ref" href="#39TableChecked" title='TableChecked' data-ref="39TableChecked">TableChecked</a>.<a class="ref" href="../../../../../include/c++/7/atomic.html#_ZNSt6atomicIbE5storeEbSt12memory_order" title='std::atomic&lt;bool&gt;::store' data-ref="_ZNSt6atomicIbE5storeEbSt12memory_order">store</a>(<b>true</b>, <span class="namespace">std::</span><a class="enum" href="../../../../../include/c++/7/bits/atomic_base.h.html#std::memory_order::memory_order_relaxed" title='std::memory_order::memory_order_relaxed' data-ref="std::memory_order::memory_order_relaxed">memory_order_relaxed</a>);</td></tr>
<tr><th id="423">423</th><td>  }</td></tr>
<tr><th id="424">424</th><td><u>#<span data-ppcond="416">endif</span></u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <em>auto</em> <dfn class="local col0 decl" id="40I" title='I' data-type='auto' data-ref="40I">I</dfn> = std::lower_bound(<span class='error' title="no matching function for call to &apos;begin&apos;">std</span>::begin(NEONLdStTable),</td></tr>
<tr><th id="427">427</th><td>                            <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(NEONLdStTable), Opcode);</td></tr>
<tr><th id="428">428</th><td>  <b>if</b> (I != <span class='error' title="no matching function for call to &apos;end&apos;">std</span>::end(NEONLdStTable) &amp;&amp; I-&gt;PseudoOpc == Opcode)</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> I;</td></tr>
<tr><th id="430">430</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="431">431</th><td>}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><i class="doc" data-doc="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">/// GetDSubRegs - Get 4 D subregisters of a Q, QQ, or QQQQ register,</i></td></tr>
<tr><th id="434">434</th><td><i class="doc" data-doc="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">/// corresponding to the specified register spacing.  Not all of the results</i></td></tr>
<tr><th id="435">435</th><td><i class="doc" data-doc="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">/// are necessarily valid, e.g., a Q register only has 2 D subregisters.</i></td></tr>
<tr><th id="436">436</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-type='void GetDSubRegs(unsigned int Reg, (anonymous namespace)::NEONRegSpacing RegSpc, const llvm::TargetRegisterInfo * TRI, unsigned int &amp; D0, unsigned int &amp; D1, unsigned int &amp; D2, unsigned int &amp; D3)' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="41Reg" title='Reg' data-type='unsigned int' data-ref="41Reg">Reg</dfn>, <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col2 decl" id="42RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="42RegSpc">RegSpc</dfn>,</td></tr>
<tr><th id="437">437</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="43TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="43TRI">TRI</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="44D0" title='D0' data-type='unsigned int &amp;' data-ref="44D0">D0</dfn>,</td></tr>
<tr><th id="438">438</th><td>                        <em>unsigned</em> &amp;<dfn class="local col5 decl" id="45D1" title='D1' data-type='unsigned int &amp;' data-ref="45D1">D1</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="46D2" title='D2' data-type='unsigned int &amp;' data-ref="46D2">D2</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="47D3" title='D3' data-type='unsigned int &amp;' data-ref="47D3">D3</dfn>) {</td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (<a class="local col2 ref" href="#42RegSpc" title='RegSpc' data-ref="42RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleSpc" title='(anonymous namespace)::NEONRegSpacing::SingleSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleSpc">SingleSpc</a> || <a class="local col2 ref" href="#42RegSpc" title='RegSpc' data-ref="42RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleLowSpc" title='(anonymous namespace)::NEONRegSpacing::SingleLowSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleLowSpc">SingleLowSpc</a>) {</td></tr>
<tr><th id="440">440</th><td>    D0 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>);</td></tr>
<tr><th id="441">441</th><td>    D1 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>);</td></tr>
<tr><th id="442">442</th><td>    D2 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>);</td></tr>
<tr><th id="443">443</th><td>    D3 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>);</td></tr>
<tr><th id="444">444</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#42RegSpc" title='RegSpc' data-ref="42RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleHighQSpc" title='(anonymous namespace)::NEONRegSpacing::SingleHighQSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleHighQSpc">SingleHighQSpc</a>) {</td></tr>
<tr><th id="445">445</th><td>    D0 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_4&apos; in namespace &apos;llvm::ARM&apos;">dsub_4</span>);</td></tr>
<tr><th id="446">446</th><td>    D1 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_5&apos; in namespace &apos;llvm::ARM&apos;">dsub_5</span>);</td></tr>
<tr><th id="447">447</th><td>    D2 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_6&apos; in namespace &apos;llvm::ARM&apos;">dsub_6</span>);</td></tr>
<tr><th id="448">448</th><td>    D3 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_7&apos; in namespace &apos;llvm::ARM&apos;">dsub_7</span>);</td></tr>
<tr><th id="449">449</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#42RegSpc" title='RegSpc' data-ref="42RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleHighTSpc" title='(anonymous namespace)::NEONRegSpacing::SingleHighTSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleHighTSpc">SingleHighTSpc</a>) {</td></tr>
<tr><th id="450">450</th><td>    D0 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>);</td></tr>
<tr><th id="451">451</th><td>    D1 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_4&apos; in namespace &apos;llvm::ARM&apos;">dsub_4</span>);</td></tr>
<tr><th id="452">452</th><td>    D2 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_5&apos; in namespace &apos;llvm::ARM&apos;">dsub_5</span>);</td></tr>
<tr><th id="453">453</th><td>    D3 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_6&apos; in namespace &apos;llvm::ARM&apos;">dsub_6</span>);</td></tr>
<tr><th id="454">454</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#42RegSpc" title='RegSpc' data-ref="42RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::EvenDblSpc" title='(anonymous namespace)::NEONRegSpacing::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::EvenDblSpc">EvenDblSpc</a>) {</td></tr>
<tr><th id="455">455</th><td>    D0 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>);</td></tr>
<tr><th id="456">456</th><td>    D1 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_2&apos; in namespace &apos;llvm::ARM&apos;">dsub_2</span>);</td></tr>
<tr><th id="457">457</th><td>    D2 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_4&apos; in namespace &apos;llvm::ARM&apos;">dsub_4</span>);</td></tr>
<tr><th id="458">458</th><td>    D3 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_6&apos; in namespace &apos;llvm::ARM&apos;">dsub_6</span>);</td></tr>
<tr><th id="459">459</th><td>  } <b>else</b> {</td></tr>
<tr><th id="460">460</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegSpc == OddDblSpc &amp;&amp; &quot;unknown register spacing&quot;) ? void (0) : __assert_fail (&quot;RegSpc == OddDblSpc &amp;&amp; \&quot;unknown register spacing\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 460, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#42RegSpc" title='RegSpc' data-ref="42RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::OddDblSpc" title='(anonymous namespace)::NEONRegSpacing::OddDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::OddDblSpc">OddDblSpc</a> &amp;&amp; <q>"unknown register spacing"</q>);</td></tr>
<tr><th id="461">461</th><td>    D0 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>);</td></tr>
<tr><th id="462">462</th><td>    D1 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_3&apos; in namespace &apos;llvm::ARM&apos;">dsub_3</span>);</td></tr>
<tr><th id="463">463</th><td>    D2 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_5&apos; in namespace &apos;llvm::ARM&apos;">dsub_5</span>);</td></tr>
<tr><th id="464">464</th><td>    D3 = TRI-&gt;getSubReg(Reg, ARM::<span class='error' title="no member named &apos;dsub_7&apos; in namespace &apos;llvm::ARM&apos;">dsub_7</span>);</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td>}</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// ExpandVLD - Translate VLD pseudo instructions with Q, QQ or QQQQ register</i></td></tr>
<tr><th id="469">469</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// operands to real VLD instructions with D register operands.</i></td></tr>
<tr><th id="470">470</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVLD' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVLD(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVLD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="48MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="48MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="471">471</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#48MBBI" title='MBBI' data-ref="48MBBI">MBBI</a>;</td></tr>
<tr><th id="472">472</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="50MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="50MBB">MBB</dfn> = *<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="473">473</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;Expanding: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expanding: "</q>; <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="local col1 decl" id="51TableEntry" title='TableEntry' data-type='const (anonymous namespace)::NEONLdStTableEntry *' data-ref="51TableEntry">TableEntry</dfn> = <a class="tu ref" href="#_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-use='c' data-ref="_ZL14LookupNEONLdStj">LookupNEONLdSt</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="476">476</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TableEntry &amp;&amp; TableEntry-&gt;IsLoad &amp;&amp; &quot;NEONLdStTable lookup failed&quot;) ? void (0) : __assert_fail (&quot;TableEntry &amp;&amp; TableEntry-&gt;IsLoad &amp;&amp; \&quot;NEONLdStTable lookup failed\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 476, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a> &amp;&amp; <a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad">IsLoad</a> &amp;&amp; <q>"NEONLdStTable lookup failed"</q>);</td></tr>
<tr><th id="477">477</th><td>  <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col2 decl" id="52RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="52RegSpc">RegSpc</dfn> = (<a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</a>)<a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing">RegSpacing</a>;</td></tr>
<tr><th id="478">478</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53NumRegs" title='NumRegs' data-type='unsigned int' data-ref="53NumRegs">NumRegs</dfn> = <a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs">NumRegs</a>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="54MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="54MIB">MIB</dfn> = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="481">481</th><td>                                    TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TableEntry-&gt;RealOpc));</td></tr>
<tr><th id="482">482</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55OpIdx" title='OpIdx' data-type='unsigned int' data-ref="55OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <em>bool</em> <dfn class="local col6 decl" id="56DstIsDead" title='DstIsDead' data-type='bool' data-ref="56DstIsDead">DstIsDead</dfn> = <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="485">485</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57DstReg" title='DstReg' data-type='unsigned int' data-ref="57DstReg">DstReg</dfn> = <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="486">486</th><td>  <b>if</b>(TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD2DUPd8x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8x2</span> ||</td></tr>
<tr><th id="487">487</th><td>     TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD2DUPd16x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16x2</span> ||</td></tr>
<tr><th id="488">488</th><td>     TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD2DUPd32x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32x2</span>) {</td></tr>
<tr><th id="489">489</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="58SubRegIndex">SubRegIndex</dfn>;</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::EvenDblSpc" title='(anonymous namespace)::NEONRegSpacing::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::EvenDblSpc">EvenDblSpc</a>) {</td></tr>
<tr><th id="491">491</th><td>      SubRegIndex = ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>;</td></tr>
<tr><th id="492">492</th><td>    } <b>else</b> {</td></tr>
<tr><th id="493">493</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegSpc == OddDblSpc &amp;&amp; &quot;Unexpected spacing!&quot;) ? void (0) : __assert_fail (&quot;RegSpc == OddDblSpc &amp;&amp; \&quot;Unexpected spacing!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 493, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::OddDblSpc" title='(anonymous namespace)::NEONRegSpacing::OddDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::OddDblSpc">OddDblSpc</a> &amp;&amp; <q>"Unexpected spacing!"</q>);</td></tr>
<tr><th id="494">494</th><td>      SubRegIndex = ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>;</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59SubReg" title='SubReg' data-type='unsigned int' data-ref="59SubReg">SubReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col7 ref" href="#57DstReg" title='DstReg' data-ref="57DstReg">DstReg</a>, <a class="local col8 ref" href="#58SubRegIndex" title='SubRegIndex' data-ref="58SubRegIndex">SubRegIndex</a>);</td></tr>
<tr><th id="497">497</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="60DstRegPair" title='DstRegPair' data-type='unsigned int' data-ref="60DstRegPair">DstRegPair</dfn> = TRI-&gt;getMatchingSuperReg(SubReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>,</td></tr>
<tr><th id="498">498</th><td>                                                   &amp;ARM::<span class='error' title="no member named &apos;DPairSpcRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPairSpcRegClass</span>);</td></tr>
<tr><th id="499">499</th><td>    <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#60DstRegPair" title='DstRegPair' data-ref="60DstRegPair">DstRegPair</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col6 ref" href="#56DstIsDead" title='DstIsDead' data-ref="56DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="500">500</th><td>  } <b>else</b> {</td></tr>
<tr><th id="501">501</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="61D0" title='D0' data-type='unsigned int' data-ref="61D0">D0</dfn>, <dfn class="local col2 decl" id="62D1" title='D1' data-type='unsigned int' data-ref="62D1">D1</dfn>, <dfn class="local col3 decl" id="63D2" title='D2' data-type='unsigned int' data-ref="63D2">D2</dfn>, <dfn class="local col4 decl" id="64D3" title='D3' data-type='unsigned int' data-ref="64D3">D3</dfn>;</td></tr>
<tr><th id="502">502</th><td>    <a class="tu ref" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="local col7 ref" href="#57DstReg" title='DstReg' data-ref="57DstReg">DstReg</a>, <a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>, <span class='refarg'><a class="local col1 ref" href="#61D0" title='D0' data-ref="61D0">D0</a></span>, <span class='refarg'><a class="local col2 ref" href="#62D1" title='D1' data-ref="62D1">D1</a></span>, <span class='refarg'><a class="local col3 ref" href="#63D2" title='D2' data-ref="63D2">D2</a></span>, <span class='refarg'><a class="local col4 ref" href="#64D3" title='D3' data-ref="64D3">D3</a></span>);</td></tr>
<tr><th id="503">503</th><td>    <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#61D0" title='D0' data-ref="61D0">D0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col6 ref" href="#56DstIsDead" title='DstIsDead' data-ref="56DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="504">504</th><td>    <b>if</b> (<a class="local col3 ref" href="#53NumRegs" title='NumRegs' data-ref="53NumRegs">NumRegs</a> &gt; <var>1</var> &amp;&amp; <a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="505">505</th><td>      <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#62D1" title='D1' data-ref="62D1">D1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col6 ref" href="#56DstIsDead" title='DstIsDead' data-ref="56DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<a class="local col3 ref" href="#53NumRegs" title='NumRegs' data-ref="53NumRegs">NumRegs</a> &gt; <var>2</var> &amp;&amp; <a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="507">507</th><td>      <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#63D2" title='D2' data-ref="63D2">D2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col6 ref" href="#56DstIsDead" title='DstIsDead' data-ref="56DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="508">508</th><td>    <b>if</b> (<a class="local col3 ref" href="#53NumRegs" title='NumRegs' data-ref="53NumRegs">NumRegs</a> &gt; <var>3</var> &amp;&amp; <a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="509">509</th><td>      <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#64D3" title='D3' data-ref="64D3">D3</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col6 ref" href="#56DstIsDead" title='DstIsDead' data-ref="56DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="510">510</th><td>  }</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (<a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating">isUpdating</a>)</td></tr>
<tr><th id="513">513</th><td>    <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <i>// Copy the addrmode6 operands.</i></td></tr>
<tr><th id="516">516</th><td>  <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="517">517</th><td>  <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <i>// Copy the am6offset operand.</i></td></tr>
<tr><th id="520">520</th><td>  <b>if</b> (<a class="local col1 ref" href="#51TableEntry" title='TableEntry' data-ref="51TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand">hasWritebackOperand</a>) {</td></tr>
<tr><th id="521">521</th><td>    <i>// TODO: The writing-back pseudo instructions we translate here are all</i></td></tr>
<tr><th id="522">522</th><td><i>    // defined to take am6offset nodes that are capable to represent both fixed</i></td></tr>
<tr><th id="523">523</th><td><i>    // and register forms. Some real instructions, however, do not rely on</i></td></tr>
<tr><th id="524">524</th><td><i>    // am6offset and have separate definitions for such forms. When this is the</i></td></tr>
<tr><th id="525">525</th><td><i>    // case, fixed forms do not take any offset nodes, so here we skip them for</i></td></tr>
<tr><th id="526">526</th><td><i>    // such instructions. Once all real and pseudo writing-back instructions are</i></td></tr>
<tr><th id="527">527</th><td><i>    // rewritten without use of am6offset nodes, this code will go away.</i></td></tr>
<tr><th id="528">528</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="65AM6Offset" title='AM6Offset' data-type='const llvm::MachineOperand &amp;' data-ref="65AM6Offset">AM6Offset</dfn> = <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++);</td></tr>
<tr><th id="529">529</th><td>    <b>if</b> (TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d8Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8Qwb_fixed</span> ||</td></tr>
<tr><th id="530">530</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d16Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16Qwb_fixed</span> ||</td></tr>
<tr><th id="531">531</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d32Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32Qwb_fixed</span> ||</td></tr>
<tr><th id="532">532</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Qwb_fixed</span> ||</td></tr>
<tr><th id="533">533</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d8Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8Twb_fixed</span> ||</td></tr>
<tr><th id="534">534</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d16Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16Twb_fixed</span> ||</td></tr>
<tr><th id="535">535</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d32Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32Twb_fixed</span> ||</td></tr>
<tr><th id="536">536</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VLD1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64Twb_fixed</span>) {</td></tr>
<tr><th id="537">537</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM6Offset.getReg() == 0 &amp;&amp; &quot;A fixed writing-back pseudo instruction provides an offset &quot; &quot;register!&quot;) ? void (0) : __assert_fail (&quot;AM6Offset.getReg() == 0 &amp;&amp; \&quot;A fixed writing-back pseudo instruction provides an offset \&quot; \&quot;register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 539, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#65AM6Offset" title='AM6Offset' data-ref="65AM6Offset">AM6Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="538">538</th><td>             <q>"A fixed writing-back pseudo instruction provides an offset "</q></td></tr>
<tr><th id="539">539</th><td>             <q>"register!"</q>);</td></tr>
<tr><th id="540">540</th><td>    } <b>else</b> {</td></tr>
<tr><th id="541">541</th><td>      <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#65AM6Offset" title='AM6Offset' data-ref="65AM6Offset">AM6Offset</a>);</td></tr>
<tr><th id="542">542</th><td>    }</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i>// For an instruction writing double-spaced subregs, the pseudo instruction</i></td></tr>
<tr><th id="546">546</th><td><i>  // has an extra operand that is a use of the super-register.  Record the</i></td></tr>
<tr><th id="547">547</th><td><i>  // operand index and skip over it.</i></td></tr>
<tr><th id="548">548</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66SrcOpIdx" title='SrcOpIdx' data-type='unsigned int' data-ref="66SrcOpIdx">SrcOpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="549">549</th><td>  <b>if</b>(TableEntry-&gt;RealOpc != ARM::<span class='error' title="no member named &apos;VLD2DUPd8x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd8x2</span> &amp;&amp;</td></tr>
<tr><th id="550">550</th><td>     TableEntry-&gt;RealOpc != ARM::<span class='error' title="no member named &apos;VLD2DUPd16x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd16x2</span> &amp;&amp;</td></tr>
<tr><th id="551">551</th><td>     TableEntry-&gt;RealOpc != ARM::<span class='error' title="no member named &apos;VLD2DUPd32x2&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPd32x2</span>) {</td></tr>
<tr><th id="552">552</th><td>    <b>if</b> (<a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::EvenDblSpc" title='(anonymous namespace)::NEONRegSpacing::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::EvenDblSpc">EvenDblSpc</a> || <a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::OddDblSpc" title='(anonymous namespace)::NEONRegSpacing::OddDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::OddDblSpc">OddDblSpc</a> ||</td></tr>
<tr><th id="553">553</th><td>        <a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleLowSpc" title='(anonymous namespace)::NEONRegSpacing::SingleLowSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleLowSpc">SingleLowSpc</a> || <a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleHighQSpc" title='(anonymous namespace)::NEONRegSpacing::SingleHighQSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleHighQSpc">SingleHighQSpc</a> ||</td></tr>
<tr><th id="554">554</th><td>        <a class="local col2 ref" href="#52RegSpc" title='RegSpc' data-ref="52RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleHighTSpc" title='(anonymous namespace)::NEONRegSpacing::SingleHighTSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleHighTSpc">SingleHighTSpc</a>)</td></tr>
<tr><th id="555">555</th><td>      <a class="local col6 ref" href="#66SrcOpIdx" title='SrcOpIdx' data-ref="66SrcOpIdx">SrcOpIdx</a> = <a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++;</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="559">559</th><td>  <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="560">560</th><td>  <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i>// Copy the super-register source operand used for double-spaced subregs over</i></td></tr>
<tr><th id="563">563</th><td><i>  // to the new instruction as an implicit operand.</i></td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (<a class="local col6 ref" href="#66SrcOpIdx" title='SrcOpIdx' data-ref="66SrcOpIdx">SrcOpIdx</a> != <var>0</var>) {</td></tr>
<tr><th id="565">565</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="67MO" title='MO' data-type='llvm::MachineOperand' data-ref="67MO">MO</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#66SrcOpIdx" title='SrcOpIdx' data-ref="66SrcOpIdx">SrcOpIdx</a>);</td></tr>
<tr><th id="566">566</th><td>    <a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>true</b>);</td></tr>
<tr><th id="567">567</th><td>    <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#67MO" title='MO' data-ref="67MO">MO</a>);</td></tr>
<tr><th id="568">568</th><td>  }</td></tr>
<tr><th id="569">569</th><td>  <i>// Add an implicit def for the super-register.</i></td></tr>
<tr><th id="570">570</th><td>  <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#57DstReg" title='DstReg' data-ref="57DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col6 ref" href="#56DstIsDead" title='DstIsDead' data-ref="56DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="571">571</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a></span>, <span class='refarg'><a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a></span>);</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="574">574</th><td>  <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>);</td></tr>
<tr><th id="575">575</th><td>  <a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="576">576</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;To:        &quot;; MIB.getInstr()-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"To:        "</q>; <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="577">577</th><td>}</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// ExpandVST - Translate VST pseudo instructions with Q, QQ or QQQQ register</i></td></tr>
<tr><th id="580">580</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// operands to real VST instructions with D register operands.</i></td></tr>
<tr><th id="581">581</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVST' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVST(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="68MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="68MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="582">582</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="69MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#68MBBI" title='MBBI' data-ref="68MBBI">MBBI</a>;</td></tr>
<tr><th id="583">583</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70MBB">MBB</dfn> = *<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="584">584</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;Expanding: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expanding: "</q>; <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="local col1 decl" id="71TableEntry" title='TableEntry' data-type='const (anonymous namespace)::NEONLdStTableEntry *' data-ref="71TableEntry">TableEntry</dfn> = <a class="tu ref" href="#_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-use='c' data-ref="_ZL14LookupNEONLdStj">LookupNEONLdSt</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="587">587</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TableEntry &amp;&amp; !TableEntry-&gt;IsLoad &amp;&amp; &quot;NEONLdStTable lookup failed&quot;) ? void (0) : __assert_fail (&quot;TableEntry &amp;&amp; !TableEntry-&gt;IsLoad &amp;&amp; \&quot;NEONLdStTable lookup failed\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 587, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a> &amp;&amp; !<a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad">IsLoad</a> &amp;&amp; <q>"NEONLdStTable lookup failed"</q>);</td></tr>
<tr><th id="588">588</th><td>  <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col2 decl" id="72RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="72RegSpc">RegSpc</dfn> = (<a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</a>)<a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing">RegSpacing</a>;</td></tr>
<tr><th id="589">589</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73NumRegs" title='NumRegs' data-type='unsigned int' data-ref="73NumRegs">NumRegs</dfn> = <a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs">NumRegs</a>;</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="74MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="74MIB">MIB</dfn> = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="592">592</th><td>                                    TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TableEntry-&gt;RealOpc));</td></tr>
<tr><th id="593">593</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75OpIdx" title='OpIdx' data-type='unsigned int' data-ref="75OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="594">594</th><td>  <b>if</b> (<a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating">isUpdating</a>)</td></tr>
<tr><th id="595">595</th><td>    <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <i>// Copy the addrmode6 operands.</i></td></tr>
<tr><th id="598">598</th><td>  <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="599">599</th><td>  <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <b>if</b> (<a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand">hasWritebackOperand</a>) {</td></tr>
<tr><th id="602">602</th><td>    <i>// TODO: The writing-back pseudo instructions we translate here are all</i></td></tr>
<tr><th id="603">603</th><td><i>    // defined to take am6offset nodes that are capable to represent both fixed</i></td></tr>
<tr><th id="604">604</th><td><i>    // and register forms. Some real instructions, however, do not rely on</i></td></tr>
<tr><th id="605">605</th><td><i>    // am6offset and have separate definitions for such forms. When this is the</i></td></tr>
<tr><th id="606">606</th><td><i>    // case, fixed forms do not take any offset nodes, so here we skip them for</i></td></tr>
<tr><th id="607">607</th><td><i>    // such instructions. Once all real and pseudo writing-back instructions are</i></td></tr>
<tr><th id="608">608</th><td><i>    // rewritten without use of am6offset nodes, this code will go away.</i></td></tr>
<tr><th id="609">609</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="76AM6Offset" title='AM6Offset' data-type='const llvm::MachineOperand &amp;' data-ref="76AM6Offset">AM6Offset</dfn> = <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>++);</td></tr>
<tr><th id="610">610</th><td>    <b>if</b> (TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d8Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d8Qwb_fixed</span> ||</td></tr>
<tr><th id="611">611</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d16Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d16Qwb_fixed</span> ||</td></tr>
<tr><th id="612">612</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d32Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d32Qwb_fixed</span> ||</td></tr>
<tr><th id="613">613</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d64Qwb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Qwb_fixed</span> ||</td></tr>
<tr><th id="614">614</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d8Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d8Twb_fixed</span> ||</td></tr>
<tr><th id="615">615</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d16Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d16Twb_fixed</span> ||</td></tr>
<tr><th id="616">616</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d32Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d32Twb_fixed</span> ||</td></tr>
<tr><th id="617">617</th><td>        TableEntry-&gt;RealOpc == ARM::<span class='error' title="no member named &apos;VST1d64Twb_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64Twb_fixed</span>) {</td></tr>
<tr><th id="618">618</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AM6Offset.getReg() == 0 &amp;&amp; &quot;A fixed writing-back pseudo instruction provides an offset &quot; &quot;register!&quot;) ? void (0) : __assert_fail (&quot;AM6Offset.getReg() == 0 &amp;&amp; \&quot;A fixed writing-back pseudo instruction provides an offset \&quot; \&quot;register!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 620, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#76AM6Offset" title='AM6Offset' data-ref="76AM6Offset">AM6Offset</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="619">619</th><td>             <q>"A fixed writing-back pseudo instruction provides an offset "</q></td></tr>
<tr><th id="620">620</th><td>             <q>"register!"</q>);</td></tr>
<tr><th id="621">621</th><td>    } <b>else</b> {</td></tr>
<tr><th id="622">622</th><td>      <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#76AM6Offset" title='AM6Offset' data-ref="76AM6Offset">AM6Offset</a>);</td></tr>
<tr><th id="623">623</th><td>    }</td></tr>
<tr><th id="624">624</th><td>  }</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <em>bool</em> <dfn class="local col7 decl" id="77SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="77SrcIsKill">SrcIsKill</dfn> = <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="627">627</th><td>  <em>bool</em> <dfn class="local col8 decl" id="78SrcIsUndef" title='SrcIsUndef' data-type='bool' data-ref="78SrcIsUndef">SrcIsUndef</dfn> = <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="628">628</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79SrcReg" title='SrcReg' data-type='unsigned int' data-ref="79SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>++).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="629">629</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="80D0" title='D0' data-type='unsigned int' data-ref="80D0">D0</dfn>, <dfn class="local col1 decl" id="81D1" title='D1' data-type='unsigned int' data-ref="81D1">D1</dfn>, <dfn class="local col2 decl" id="82D2" title='D2' data-type='unsigned int' data-ref="82D2">D2</dfn>, <dfn class="local col3 decl" id="83D3" title='D3' data-type='unsigned int' data-ref="83D3">D3</dfn>;</td></tr>
<tr><th id="630">630</th><td>  <a class="tu ref" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="local col9 ref" href="#79SrcReg" title='SrcReg' data-ref="79SrcReg">SrcReg</a>, <a class="local col2 ref" href="#72RegSpc" title='RegSpc' data-ref="72RegSpc">RegSpc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>, <span class='refarg'><a class="local col0 ref" href="#80D0" title='D0' data-ref="80D0">D0</a></span>, <span class='refarg'><a class="local col1 ref" href="#81D1" title='D1' data-ref="81D1">D1</a></span>, <span class='refarg'><a class="local col2 ref" href="#82D2" title='D2' data-ref="82D2">D2</a></span>, <span class='refarg'><a class="local col3 ref" href="#83D3" title='D3' data-ref="83D3">D3</a></span>);</td></tr>
<tr><th id="631">631</th><td>  <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#80D0" title='D0' data-ref="80D0">D0</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col8 ref" href="#78SrcIsUndef" title='SrcIsUndef' data-ref="78SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="632">632</th><td>  <b>if</b> (<a class="local col3 ref" href="#73NumRegs" title='NumRegs' data-ref="73NumRegs">NumRegs</a> &gt; <var>1</var> &amp;&amp; <a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="633">633</th><td>    <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#81D1" title='D1' data-ref="81D1">D1</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col8 ref" href="#78SrcIsUndef" title='SrcIsUndef' data-ref="78SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (<a class="local col3 ref" href="#73NumRegs" title='NumRegs' data-ref="73NumRegs">NumRegs</a> &gt; <var>2</var> &amp;&amp; <a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="635">635</th><td>    <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#82D2" title='D2' data-ref="82D2">D2</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col8 ref" href="#78SrcIsUndef" title='SrcIsUndef' data-ref="78SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="636">636</th><td>  <b>if</b> (<a class="local col3 ref" href="#73NumRegs" title='NumRegs' data-ref="73NumRegs">NumRegs</a> &gt; <var>3</var> &amp;&amp; <a class="local col1 ref" href="#71TableEntry" title='TableEntry' data-ref="71TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="637">637</th><td>    <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#83D3" title='D3' data-ref="83D3">D3</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col8 ref" href="#78SrcIsUndef" title='SrcIsUndef' data-ref="78SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="640">640</th><td>  <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="641">641</th><td>  <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpIdx" title='OpIdx' data-ref="75OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (<a class="local col7 ref" href="#77SrcIsKill" title='SrcIsKill' data-ref="77SrcIsKill">SrcIsKill</a> &amp;&amp; !<a class="local col8 ref" href="#78SrcIsUndef" title='SrcIsUndef' data-ref="78SrcIsUndef">SrcIsUndef</a>) <i>// Add an implicit kill for the super-reg.</i></td></tr>
<tr><th id="644">644</th><td>    <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledEjPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="local col9 ref" href="#79SrcReg" title='SrcReg' data-ref="79SrcReg">SrcReg</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="645">645</th><td>  <b>else</b> <b>if</b> (!<a class="local col8 ref" href="#78SrcIsUndef" title='SrcIsUndef' data-ref="78SrcIsUndef">SrcIsUndef</a>)</td></tr>
<tr><th id="646">646</th><td>    <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#79SrcReg" title='SrcReg' data-ref="79SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>); <i>// Add implicit uses for src reg.</i></td></tr>
<tr><th id="647">647</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a></span>, <span class='refarg'><a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a></span>);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="650">650</th><td>  <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>);</td></tr>
<tr><th id="651">651</th><td>  <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="652">652</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;To:        &quot;; MIB.getInstr()-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"To:        "</q>; <a class="local col4 ref" href="#74MIB" title='MIB' data-ref="74MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="653">653</th><td>}</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// ExpandLaneOp - Translate VLD*LN and VST*LN instructions with Q, QQ or QQQQ</i></td></tr>
<tr><th id="656">656</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// register operands to real instructions with D register operands.</i></td></tr>
<tr><th id="657">657</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandLaneOp' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandLaneOp(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandLaneOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="84MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="84MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="658">658</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="85MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#84MBBI" title='MBBI' data-ref="84MBBI">MBBI</a>;</td></tr>
<tr><th id="659">659</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="86MBB">MBB</dfn> = *<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="660">660</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;Expanding: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expanding: "</q>; <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="local col7 decl" id="87TableEntry" title='TableEntry' data-type='const (anonymous namespace)::NEONLdStTableEntry *' data-ref="87TableEntry">TableEntry</dfn> = <a class="tu ref" href="#_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-use='c' data-ref="_ZL14LookupNEONLdStj">LookupNEONLdSt</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="663">663</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TableEntry &amp;&amp; &quot;NEONLdStTable lookup failed&quot;) ? void (0) : __assert_fail (&quot;TableEntry &amp;&amp; \&quot;NEONLdStTable lookup failed\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 663, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a> &amp;&amp; <q>"NEONLdStTable lookup failed"</q>);</td></tr>
<tr><th id="664">664</th><td>  <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col8 decl" id="88RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="88RegSpc">RegSpc</dfn> = (<a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing">NEONRegSpacing</a>)<a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing">RegSpacing</a>;</td></tr>
<tr><th id="665">665</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="89NumRegs" title='NumRegs' data-type='unsigned int' data-ref="89NumRegs">NumRegs</dfn> = <a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs">NumRegs</a>;</td></tr>
<tr><th id="666">666</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90RegElts" title='RegElts' data-type='unsigned int' data-ref="90RegElts">RegElts</dfn> = <a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::RegElts" title='(anonymous namespace)::NEONLdStTableEntry::RegElts' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegElts">RegElts</a>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="91MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="91MIB">MIB</dfn> = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="669">669</th><td>                                    TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TableEntry-&gt;RealOpc));</td></tr>
<tr><th id="670">670</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92OpIdx" title='OpIdx' data-type='unsigned int' data-ref="92OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="671">671</th><td>  <i>// The lane operand is always the 3rd from last operand, before the 2</i></td></tr>
<tr><th id="672">672</th><td><i>  // predicate operands.</i></td></tr>
<tr><th id="673">673</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93Lane" title='Lane' data-type='unsigned int' data-ref="93Lane">Lane</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <i>// Adjust the lane and spacing as needed for Q registers.</i></td></tr>
<tr><th id="676">676</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegSpc != OddDblSpc &amp;&amp; &quot;unexpected register spacing for VLD/VST-lane&quot;) ? void (0) : __assert_fail (&quot;RegSpc != OddDblSpc &amp;&amp; \&quot;unexpected register spacing for VLD/VST-lane\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 676, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#88RegSpc" title='RegSpc' data-ref="88RegSpc">RegSpc</a> != <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::OddDblSpc" title='(anonymous namespace)::NEONRegSpacing::OddDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::OddDblSpc">OddDblSpc</a> &amp;&amp; <q>"unexpected register spacing for VLD/VST-lane"</q>);</td></tr>
<tr><th id="677">677</th><td>  <b>if</b> (<a class="local col8 ref" href="#88RegSpc" title='RegSpc' data-ref="88RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::EvenDblSpc" title='(anonymous namespace)::NEONRegSpacing::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::EvenDblSpc">EvenDblSpc</a> &amp;&amp; <a class="local col3 ref" href="#93Lane" title='Lane' data-ref="93Lane">Lane</a> &gt;= <a class="local col0 ref" href="#90RegElts" title='RegElts' data-ref="90RegElts">RegElts</a>) {</td></tr>
<tr><th id="678">678</th><td>    <a class="local col8 ref" href="#88RegSpc" title='RegSpc' data-ref="88RegSpc">RegSpc</a> = <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::OddDblSpc" title='(anonymous namespace)::NEONRegSpacing::OddDblSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::OddDblSpc">OddDblSpc</a>;</td></tr>
<tr><th id="679">679</th><td>    <a class="local col3 ref" href="#93Lane" title='Lane' data-ref="93Lane">Lane</a> -= <a class="local col0 ref" href="#90RegElts" title='RegElts' data-ref="90RegElts">RegElts</a>;</td></tr>
<tr><th id="680">680</th><td>  }</td></tr>
<tr><th id="681">681</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Lane &lt; RegElts &amp;&amp; &quot;out of range lane for VLD/VST-lane&quot;) ? void (0) : __assert_fail (&quot;Lane &lt; RegElts &amp;&amp; \&quot;out of range lane for VLD/VST-lane\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 681, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#93Lane" title='Lane' data-ref="93Lane">Lane</a> &lt; <a class="local col0 ref" href="#90RegElts" title='RegElts' data-ref="90RegElts">RegElts</a> &amp;&amp; <q>"out of range lane for VLD/VST-lane"</q>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94D0" title='D0' data-type='unsigned int' data-ref="94D0">D0</dfn> = <var>0</var>, <dfn class="local col5 decl" id="95D1" title='D1' data-type='unsigned int' data-ref="95D1">D1</dfn> = <var>0</var>, <dfn class="local col6 decl" id="96D2" title='D2' data-type='unsigned int' data-ref="96D2">D2</dfn> = <var>0</var>, <dfn class="local col7 decl" id="97D3" title='D3' data-type='unsigned int' data-ref="97D3">D3</dfn> = <var>0</var>;</td></tr>
<tr><th id="684">684</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98DstReg" title='DstReg' data-type='unsigned int' data-ref="98DstReg">DstReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="685">685</th><td>  <em>bool</em> <dfn class="local col9 decl" id="99DstIsDead" title='DstIsDead' data-type='bool' data-ref="99DstIsDead">DstIsDead</dfn> = <b>false</b>;</td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (<a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="687">687</th><td>    <a class="local col9 ref" href="#99DstIsDead" title='DstIsDead' data-ref="99DstIsDead">DstIsDead</a> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="688">688</th><td>    <a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="689">689</th><td>    <a class="tu ref" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>, <a class="local col8 ref" href="#88RegSpc" title='RegSpc' data-ref="88RegSpc">RegSpc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>, <span class='refarg'><a class="local col4 ref" href="#94D0" title='D0' data-ref="94D0">D0</a></span>, <span class='refarg'><a class="local col5 ref" href="#95D1" title='D1' data-ref="95D1">D1</a></span>, <span class='refarg'><a class="local col6 ref" href="#96D2" title='D2' data-ref="96D2">D2</a></span>, <span class='refarg'><a class="local col7 ref" href="#97D3" title='D3' data-ref="97D3">D3</a></span>);</td></tr>
<tr><th id="690">690</th><td>    <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#94D0" title='D0' data-ref="94D0">D0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col9 ref" href="#99DstIsDead" title='DstIsDead' data-ref="99DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="691">691</th><td>    <b>if</b> (<a class="local col9 ref" href="#89NumRegs" title='NumRegs' data-ref="89NumRegs">NumRegs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="692">692</th><td>      <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#95D1" title='D1' data-ref="95D1">D1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col9 ref" href="#99DstIsDead" title='DstIsDead' data-ref="99DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="693">693</th><td>    <b>if</b> (<a class="local col9 ref" href="#89NumRegs" title='NumRegs' data-ref="89NumRegs">NumRegs</a> &gt; <var>2</var>)</td></tr>
<tr><th id="694">694</th><td>      <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#96D2" title='D2' data-ref="96D2">D2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col9 ref" href="#99DstIsDead" title='DstIsDead' data-ref="99DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="695">695</th><td>    <b>if</b> (<a class="local col9 ref" href="#89NumRegs" title='NumRegs' data-ref="89NumRegs">NumRegs</a> &gt; <var>3</var>)</td></tr>
<tr><th id="696">696</th><td>      <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#97D3" title='D3' data-ref="97D3">D3</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col9 ref" href="#99DstIsDead" title='DstIsDead' data-ref="99DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="697">697</th><td>  }</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  <b>if</b> (<a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating">isUpdating</a>)</td></tr>
<tr><th id="700">700</th><td>    <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <i>// Copy the addrmode6 operands.</i></td></tr>
<tr><th id="703">703</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="704">704</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="705">705</th><td>  <i>// Copy the am6offset operand.</i></td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (<a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand">hasWritebackOperand</a>)</td></tr>
<tr><th id="707">707</th><td>    <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <i>// Grab the super-register source.</i></td></tr>
<tr><th id="710">710</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="100MO" title='MO' data-type='llvm::MachineOperand' data-ref="100MO">MO</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++);</td></tr>
<tr><th id="711">711</th><td>  <b>if</b> (!<a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad">IsLoad</a>)</td></tr>
<tr><th id="712">712</th><td>    <a class="tu ref" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#88RegSpc" title='RegSpc' data-ref="88RegSpc">RegSpc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>, <span class='refarg'><a class="local col4 ref" href="#94D0" title='D0' data-ref="94D0">D0</a></span>, <span class='refarg'><a class="local col5 ref" href="#95D1" title='D1' data-ref="95D1">D1</a></span>, <span class='refarg'><a class="local col6 ref" href="#96D2" title='D2' data-ref="96D2">D2</a></span>, <span class='refarg'><a class="local col7 ref" href="#97D3" title='D3' data-ref="97D3">D3</a></span>);</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <i>// Add the subregs as sources of the new instruction.</i></td></tr>
<tr><th id="715">715</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="101SrcFlags" title='SrcFlags' data-type='unsigned int' data-ref="101SrcFlags">SrcFlags</dfn> = (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) |</td></tr>
<tr><th id="716">716</th><td>                       <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="717">717</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#94D0" title='D0' data-ref="94D0">D0</a>, <a class="local col1 ref" href="#101SrcFlags" title='SrcFlags' data-ref="101SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="718">718</th><td>  <b>if</b> (<a class="local col9 ref" href="#89NumRegs" title='NumRegs' data-ref="89NumRegs">NumRegs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="719">719</th><td>    <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#95D1" title='D1' data-ref="95D1">D1</a>, <a class="local col1 ref" href="#101SrcFlags" title='SrcFlags' data-ref="101SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="720">720</th><td>  <b>if</b> (<a class="local col9 ref" href="#89NumRegs" title='NumRegs' data-ref="89NumRegs">NumRegs</a> &gt; <var>2</var>)</td></tr>
<tr><th id="721">721</th><td>    <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#96D2" title='D2' data-ref="96D2">D2</a>, <a class="local col1 ref" href="#101SrcFlags" title='SrcFlags' data-ref="101SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (<a class="local col9 ref" href="#89NumRegs" title='NumRegs' data-ref="89NumRegs">NumRegs</a> &gt; <var>3</var>)</td></tr>
<tr><th id="723">723</th><td>    <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#97D3" title='D3' data-ref="97D3">D3</a>, <a class="local col1 ref" href="#101SrcFlags" title='SrcFlags' data-ref="101SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td>  <i>// Add the lane number operand.</i></td></tr>
<tr><th id="726">726</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#93Lane" title='Lane' data-ref="93Lane">Lane</a>);</td></tr>
<tr><th id="727">727</th><td>  <a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a> += <var>1</var>;</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="730">730</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="731">731</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#92OpIdx" title='OpIdx' data-ref="92OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <i>// Copy the super-register source to be an implicit source.</i></td></tr>
<tr><th id="734">734</th><td>  <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>true</b>);</td></tr>
<tr><th id="735">735</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO">MO</a>);</td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (<a class="local col7 ref" href="#87TableEntry" title='TableEntry' data-ref="87TableEntry">TableEntry</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad">IsLoad</a>)</td></tr>
<tr><th id="737">737</th><td>    <i>// Add an implicit def for the super-register.</i></td></tr>
<tr><th id="738">738</th><td>    <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#98DstReg" title='DstReg' data-ref="98DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col9 ref" href="#99DstIsDead" title='DstIsDead' data-ref="99DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="739">739</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a></span>, <span class='refarg'><a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a></span>);</td></tr>
<tr><th id="740">740</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="741">741</th><td>  <a class="local col1 ref" href="#91MIB" title='MIB' data-ref="91MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>);</td></tr>
<tr><th id="742">742</th><td>  <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="743">743</th><td>}</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">/// ExpandVTBL - Translate VTBL and VTBX pseudo instructions with Q or QQ</i></td></tr>
<tr><th id="746">746</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">/// register operands to real instructions with D register operands.</i></td></tr>
<tr><th id="747">747</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVTBL(MachineBasicBlock::iterator &amp; MBBI, unsigned int Opc, bool IsExt)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col2 decl" id="102MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="102MBBI">MBBI</dfn>,</td></tr>
<tr><th id="748">748</th><td>                                 <em>unsigned</em> <dfn class="local col3 decl" id="103Opc" title='Opc' data-type='unsigned int' data-ref="103Opc">Opc</dfn>, <em>bool</em> <dfn class="local col4 decl" id="104IsExt" title='IsExt' data-type='bool' data-ref="104IsExt">IsExt</dfn>) {</td></tr>
<tr><th id="749">749</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="105MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#102MBBI" title='MBBI' data-ref="102MBBI">MBBI</a>;</td></tr>
<tr><th id="750">750</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="106MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="106MBB">MBB</dfn> = *<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="751">751</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;Expanding: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expanding: "</q>; <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="107MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="107MIB">MIB</dfn> = BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="754">754</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108OpIdx" title='OpIdx' data-type='unsigned int' data-ref="108OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <i>// Transfer the destination register operand.</i></td></tr>
<tr><th id="757">757</th><td>  <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpIdx" title='OpIdx' data-ref="108OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="758">758</th><td>  <b>if</b> (<a class="local col4 ref" href="#104IsExt" title='IsExt' data-ref="104IsExt">IsExt</a>) {</td></tr>
<tr><th id="759">759</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="109VdSrc" title='VdSrc' data-type='llvm::MachineOperand' data-ref="109VdSrc">VdSrc</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpIdx" title='OpIdx' data-ref="108OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="760">760</th><td>    <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#109VdSrc" title='VdSrc' data-ref="109VdSrc">VdSrc</a>);</td></tr>
<tr><th id="761">761</th><td>  }</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <em>bool</em> <dfn class="local col0 decl" id="110SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="110SrcIsKill">SrcIsKill</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpIdx" title='OpIdx' data-ref="108OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="764">764</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111SrcReg" title='SrcReg' data-type='unsigned int' data-ref="111SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpIdx" title='OpIdx' data-ref="108OpIdx">OpIdx</a>++).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="765">765</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="112D0" title='D0' data-type='unsigned int' data-ref="112D0">D0</dfn>, <dfn class="local col3 decl" id="113D1" title='D1' data-type='unsigned int' data-ref="113D1">D1</dfn>, <dfn class="local col4 decl" id="114D2" title='D2' data-type='unsigned int' data-ref="114D2">D2</dfn>, <dfn class="local col5 decl" id="115D3" title='D3' data-type='unsigned int' data-ref="115D3">D3</dfn>;</td></tr>
<tr><th id="766">766</th><td>  <a class="tu ref" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="local col1 ref" href="#111SrcReg" title='SrcReg' data-ref="111SrcReg">SrcReg</a>, <a class="tu enum" href="#(anonymousnamespace)::NEONRegSpacing::SingleSpc" title='(anonymous namespace)::NEONRegSpacing::SingleSpc' data-use='r' data-ref="(anonymousnamespace)::NEONRegSpacing::SingleSpc">SingleSpc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>, <span class='refarg'><a class="local col2 ref" href="#112D0" title='D0' data-ref="112D0">D0</a></span>, <span class='refarg'><a class="local col3 ref" href="#113D1" title='D1' data-ref="113D1">D1</a></span>, <span class='refarg'><a class="local col4 ref" href="#114D2" title='D2' data-ref="114D2">D2</a></span>, <span class='refarg'><a class="local col5 ref" href="#115D3" title='D3' data-ref="115D3">D3</a></span>);</td></tr>
<tr><th id="767">767</th><td>  <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#112D0" title='D0' data-ref="112D0">D0</a>);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <i>// Copy the other source register operand.</i></td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="116VmSrc" title='VmSrc' data-type='llvm::MachineOperand' data-ref="116VmSrc">VmSrc</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpIdx" title='OpIdx' data-ref="108OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="771">771</th><td>  <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#116VmSrc" title='VmSrc' data-ref="116VmSrc">VmSrc</a>);</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="774">774</th><td>  <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpIdx" title='OpIdx' data-ref="108OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="775">775</th><td>  <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpIdx" title='OpIdx' data-ref="108OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <i>// Add an implicit kill and use for the super-reg.</i></td></tr>
<tr><th id="778">778</th><td>  <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#111SrcReg" title='SrcReg' data-ref="111SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a> | <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#110SrcIsKill" title='SrcIsKill' data-ref="110SrcIsKill">SrcIsKill</a>));</td></tr>
<tr><th id="779">779</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a></span>, <span class='refarg'><a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a></span>);</td></tr>
<tr><th id="780">780</th><td>  <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="781">781</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;To:        &quot;; MIB.getInstr()-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"To:        "</q>; <a class="local col7 ref" href="#107MIB" title='MIB' data-ref="107MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="782">782</th><td>}</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE" title='IsAnAddressOperand' data-type='bool IsAnAddressOperand(const llvm::MachineOperand &amp; MO)' data-ref="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE">IsAnAddressOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="117MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="117MO">MO</dfn>) {</td></tr>
<tr><th id="785">785</th><td>  <i>// This check is overly conservative.  Unless we are certain that the machine</i></td></tr>
<tr><th id="786">786</th><td><i>  // operand is not a symbol reference, we return that it is a symbol reference.</i></td></tr>
<tr><th id="787">787</th><td><i>  // This is important as the load pair may not be split up Windows.</i></td></tr>
<tr><th id="788">788</th><td>  <b>switch</b> (<a class="local col7 ref" href="#117MO" title='MO' data-ref="117MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="789">789</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>:</td></tr>
<tr><th id="790">790</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="791">791</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_CImmediate" title='llvm::MachineOperand::MachineOperandType::MO_CImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_CImmediate">MO_CImmediate</a>:</td></tr>
<tr><th id="792">792</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_FPImmediate" title='llvm::MachineOperand::MachineOperandType::MO_FPImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_FPImmediate">MO_FPImmediate</a>:</td></tr>
<tr><th id="793">793</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="794">794</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="795">795</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="796">796</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_FrameIndex" title='llvm::MachineOperand::MachineOperandType::MO_FrameIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_FrameIndex">MO_FrameIndex</a>:</td></tr>
<tr><th id="797">797</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="798">798</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="799">799</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_TargetIndex" title='llvm::MachineOperand::MachineOperandType::MO_TargetIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_TargetIndex">MO_TargetIndex</a>:</td></tr>
<tr><th id="800">800</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="801">801</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="802">802</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="803">803</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="804">804</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="805">805</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_RegisterMask" title='llvm::MachineOperand::MachineOperandType::MO_RegisterMask' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterMask">MO_RegisterMask</a>:</td></tr>
<tr><th id="806">806</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut" title='llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut">MO_RegisterLiveOut</a>:</td></tr>
<tr><th id="807">807</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="808">808</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Metadata" title='llvm::MachineOperand::MachineOperandType::MO_Metadata' data-ref="llvm::MachineOperand::MachineOperandType::MO_Metadata">MO_Metadata</a>:</td></tr>
<tr><th id="809">809</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MCSymbol" title='llvm::MachineOperand::MachineOperandType::MO_MCSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_MCSymbol">MO_MCSymbol</a>:</td></tr>
<tr><th id="810">810</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="811">811</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_CFIIndex" title='llvm::MachineOperand::MachineOperandType::MO_CFIIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_CFIIndex">MO_CFIIndex</a>:</td></tr>
<tr><th id="812">812</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="813">813</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_IntrinsicID" title='llvm::MachineOperand::MachineOperandType::MO_IntrinsicID' data-ref="llvm::MachineOperand::MachineOperandType::MO_IntrinsicID">MO_IntrinsicID</a>:</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Predicate" title='llvm::MachineOperand::MachineOperandType::MO_Predicate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Predicate">MO_Predicate</a>:</td></tr>
<tr><th id="815">815</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;should not exist post-isel&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 815)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"should not exist post-isel"</q>);</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unhandled machine operand type&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 817)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled machine operand type"</q>);</td></tr>
<tr><th id="818">818</th><td>}</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="tu decl def" id="_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-type='llvm::MachineOperand makeImplicit(const llvm::MachineOperand &amp; MO)' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="118MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="118MO">MO</dfn>) {</td></tr>
<tr><th id="821">821</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="119NewMO" title='NewMO' data-type='llvm::MachineOperand' data-ref="119NewMO">NewMO</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>;</td></tr>
<tr><th id="822">822</th><td>  <a class="local col9 ref" href="#119NewMO" title='NewMO' data-ref="119NewMO">NewMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="823">823</th><td>  <b>return</b> <a class="local col9 ref" href="#119NewMO" title='NewMO' data-ref="119NewMO">NewMO</a>;</td></tr>
<tr><th id="824">824</th><td>}</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandMOV32BitImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="120MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="120MBB">MBB</dfn>,</td></tr>
<tr><th id="827">827</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col1 decl" id="121MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="121MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="828">828</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="122MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#121MBBI" title='MBBI' data-ref="121MBBI">MBBI</a>;</td></tr>
<tr><th id="829">829</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123Opcode" title='Opcode' data-type='unsigned int' data-ref="123Opcode">Opcode</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="830">830</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124PredReg" title='PredReg' data-type='unsigned int' data-ref="124PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="831">831</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col5 decl" id="125Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="125Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#124PredReg" title='PredReg' data-ref="124PredReg">PredReg</a></span>);</td></tr>
<tr><th id="832">832</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="126DstReg" title='DstReg' data-type='unsigned int' data-ref="126DstReg">DstReg</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="833">833</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127DstIsDead" title='DstIsDead' data-type='bool' data-ref="127DstIsDead">DstIsDead</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="834">834</th><td>  <em>bool</em> <dfn class="local col8 decl" id="128isCC" title='isCC' data-type='bool' data-ref="128isCC">isCC</dfn> = Opcode == ARM::<span class='error' title="no member named &apos;MOVCCi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi32imm</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2MOVCCi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCi32imm</span>;</td></tr>
<tr><th id="835">835</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="129MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="129MO">MO</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128isCC" title='isCC' data-ref="128isCC">isCC</a> ? <var>2</var> : <var>1</var>);</td></tr>
<tr><th id="836">836</th><td>  <em>bool</em> <dfn class="local col0 decl" id="130RequiresBundling" title='RequiresBundling' data-type='bool' data-ref="130RequiresBundling">RequiresBundling</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() &amp;&amp; <a class="tu ref" href="#_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE" title='IsAnAddressOperand' data-use='c' data-ref="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE">IsAnAddressOperand</a>(<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>);</td></tr>
<tr><th id="837">837</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col1 decl" id="131LO16" title='LO16' data-type='llvm::MachineInstrBuilder' data-ref="131LO16">LO16</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col2 decl" id="132HI16" title='HI16' data-type='llvm::MachineInstrBuilder' data-ref="132HI16">HI16</dfn>;</td></tr>
<tr><th id="838">838</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;Expanding: &quot;; MI.dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expanding: "</q>; <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <b>if</b> (!STI-&gt;hasV6T2Ops() &amp;&amp;</td></tr>
<tr><th id="841">841</th><td>      (Opcode == ARM::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVi32imm</span> || Opcode == ARM::<span class='error' title="no member named &apos;MOVCCi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi32imm</span>)) {</td></tr>
<tr><th id="842">842</th><td>    <i>// FIXME Windows CE supports older ARM CPUs</i></td></tr>
<tr><th id="843">843</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!STI-&gt;isTargetWindows() &amp;&amp; &quot;Windows on ARM requires ARMv7+&quot;) ? void (0) : __assert_fail (&quot;!STI-&gt;isTargetWindows() &amp;&amp; \&quot;Windows on ARM requires ARMv7+\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 843, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() &amp;&amp; <q>"Windows on ARM requires ARMv7+"</q>);</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>    <i>// Expand into a movi + orr.</i></td></tr>
<tr><th id="846">846</th><td>    LO16 = BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVi&apos; in namespace &apos;llvm::ARM&apos;">MOVi</span>), DstReg);</td></tr>
<tr><th id="847">847</th><td>    HI16 = BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;ORRri&apos; in namespace &apos;llvm::ARM&apos;">ORRri</span>))</td></tr>
<tr><th id="848">848</th><td>      .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))</td></tr>
<tr><th id="849">849</th><td>      .addReg(DstReg);</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm() &amp;&amp; &quot;MOVi32imm w/ non-immediate source operand!&quot;) ? void (0) : __assert_fail (&quot;MO.isImm() &amp;&amp; \&quot;MOVi32imm w/ non-immediate source operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 851, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"MOVi32imm w/ non-immediate source operand!"</q>);</td></tr>
<tr><th id="852">852</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="133ImmVal" title='ImmVal' data-type='unsigned int' data-ref="133ImmVal">ImmVal</dfn> = (<em>unsigned</em>)<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="853">853</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="134SOImmValV1" title='SOImmValV1' data-type='unsigned int' data-ref="134SOImmValV1">SOImmValV1</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" title='llvm::ARM_AM::getSOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj">getSOImmTwoPartFirst</a>(<a class="local col3 ref" href="#133ImmVal" title='ImmVal' data-ref="133ImmVal">ImmVal</a>);</td></tr>
<tr><th id="854">854</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="135SOImmValV2" title='SOImmValV2' data-type='unsigned int' data-ref="135SOImmValV2">SOImmValV2</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" title='llvm::ARM_AM::getSOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj">getSOImmTwoPartSecond</a>(<a class="local col3 ref" href="#133ImmVal" title='ImmVal' data-ref="133ImmVal">ImmVal</a>);</td></tr>
<tr><th id="855">855</th><td>    <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#134SOImmValV1" title='SOImmValV1' data-ref="134SOImmValV1">SOImmValV1</a>);</td></tr>
<tr><th id="856">856</th><td>    <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#135SOImmValV2" title='SOImmValV2' data-ref="135SOImmValV2">SOImmValV2</a>);</td></tr>
<tr><th id="857">857</th><td>    <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>);</td></tr>
<tr><th id="858">858</th><td>    <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>);</td></tr>
<tr><th id="859">859</th><td>    <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#125Pred" title='Pred' data-ref="125Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#124PredReg" title='PredReg' data-ref="124PredReg">PredReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="860">860</th><td>    <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#125Pred" title='Pred' data-ref="125Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#124PredReg" title='PredReg' data-ref="124PredReg">PredReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="861">861</th><td>    <b>if</b> (<a class="local col8 ref" href="#128isCC" title='isCC' data-ref="128isCC">isCC</a>)</td></tr>
<tr><th id="862">862</th><td>      <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="863">863</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a></span>, <span class='refarg'><a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a></span>);</td></tr>
<tr><th id="864">864</th><td>    <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="865">865</th><td>    <b>return</b>;</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136LO16Opc" title='LO16Opc' data-type='unsigned int' data-ref="136LO16Opc">LO16Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="869">869</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137HI16Opc" title='HI16Opc' data-type='unsigned int' data-ref="137HI16Opc">HI16Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="870">870</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span> || Opcode == ARM::<span class='error' title="no member named &apos;t2MOVCCi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCi32imm</span>) {</td></tr>
<tr><th id="871">871</th><td>    LO16Opc = ARM::<span class='error' title="no member named &apos;t2MOVi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16</span>;</td></tr>
<tr><th id="872">872</th><td>    HI16Opc = ARM::<span class='error' title="no member named &apos;t2MOVTi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVTi16</span>;</td></tr>
<tr><th id="873">873</th><td>  } <b>else</b> {</td></tr>
<tr><th id="874">874</th><td>    LO16Opc = ARM::<span class='error' title="no member named &apos;MOVi16&apos; in namespace &apos;llvm::ARM&apos;">MOVi16</span>;</td></tr>
<tr><th id="875">875</th><td>    HI16Opc = ARM::<span class='error' title="no member named &apos;MOVTi16&apos; in namespace &apos;llvm::ARM&apos;">MOVTi16</span>;</td></tr>
<tr><th id="876">876</th><td>  }</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>  LO16 = BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(LO16Opc), DstReg);</td></tr>
<tr><th id="879">879</th><td>  HI16 = BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(HI16Opc))</td></tr>
<tr><th id="880">880</th><td>    .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))</td></tr>
<tr><th id="881">881</th><td>    .addReg(DstReg);</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <b>switch</b> (<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="884">884</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>: {</td></tr>
<tr><th id="885">885</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="138Imm" title='Imm' data-type='unsigned int' data-ref="138Imm">Imm</dfn> = <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="886">886</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="139Lo16" title='Lo16' data-type='unsigned int' data-ref="139Lo16">Lo16</dfn> = <a class="local col8 ref" href="#138Imm" title='Imm' data-ref="138Imm">Imm</a> &amp; <var>0xffff</var>;</td></tr>
<tr><th id="887">887</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="140Hi16" title='Hi16' data-type='unsigned int' data-ref="140Hi16">Hi16</dfn> = (<a class="local col8 ref" href="#138Imm" title='Imm' data-ref="138Imm">Imm</a> &gt;&gt; <var>16</var>) &amp; <var>0xffff</var>;</td></tr>
<tr><th id="888">888</th><td>    <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#139Lo16" title='Lo16' data-ref="139Lo16">Lo16</a>);</td></tr>
<tr><th id="889">889</th><td>    <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#140Hi16" title='Hi16' data-ref="140Hi16">Hi16</a>);</td></tr>
<tr><th id="890">890</th><td>    <b>break</b>;</td></tr>
<tr><th id="891">891</th><td>  }</td></tr>
<tr><th id="892">892</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>: {</td></tr>
<tr><th id="893">893</th><td>    <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="141ES" title='ES' data-type='const char *' data-ref="141ES">ES</dfn> = <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="894">894</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="142TF" title='TF' data-type='unsigned int' data-ref="142TF">TF</dfn> = <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>();</td></tr>
<tr><th id="895">895</th><td>    <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<a class="local col1 ref" href="#141ES" title='ES' data-ref="141ES">ES</a>, <a class="local col2 ref" href="#142TF" title='TF' data-ref="142TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_LO16" title='llvm::ARMII::TOF::MO_LO16' data-ref="llvm::ARMII::TOF::MO_LO16">MO_LO16</a>);</td></tr>
<tr><th id="896">896</th><td>    <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<a class="local col1 ref" href="#141ES" title='ES' data-ref="141ES">ES</a>, <a class="local col2 ref" href="#142TF" title='TF' data-ref="142TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_HI16" title='llvm::ARMII::TOF::MO_HI16' data-ref="llvm::ARMII::TOF::MO_HI16">MO_HI16</a>);</td></tr>
<tr><th id="897">897</th><td>    <b>break</b>;</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td>  <b>default</b>: {</td></tr>
<tr><th id="900">900</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="143GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="143GV">GV</dfn> = <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="901">901</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="144TF" title='TF' data-type='unsigned int' data-ref="144TF">TF</dfn> = <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>();</td></tr>
<tr><th id="902">902</th><td>    <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col3 ref" href="#143GV" title='GV' data-ref="143GV">GV</a>, <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col4 ref" href="#144TF" title='TF' data-ref="144TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_LO16" title='llvm::ARMII::TOF::MO_LO16' data-ref="llvm::ARMII::TOF::MO_LO16">MO_LO16</a>);</td></tr>
<tr><th id="903">903</th><td>    <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col3 ref" href="#143GV" title='GV' data-ref="143GV">GV</a>, <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col4 ref" href="#144TF" title='TF' data-ref="144TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_HI16" title='llvm::ARMII::TOF::MO_HI16' data-ref="llvm::ARMII::TOF::MO_HI16">MO_HI16</a>);</td></tr>
<tr><th id="904">904</th><td>    <b>break</b>;</td></tr>
<tr><th id="905">905</th><td>  }</td></tr>
<tr><th id="906">906</th><td>  }</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>);</td></tr>
<tr><th id="909">909</th><td>  <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>);</td></tr>
<tr><th id="910">910</th><td>  <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#125Pred" title='Pred' data-ref="125Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#124PredReg" title='PredReg' data-ref="124PredReg">PredReg</a>);</td></tr>
<tr><th id="911">911</th><td>  <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#125Pred" title='Pred' data-ref="125Pred">Pred</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#124PredReg" title='PredReg' data-ref="124PredReg">PredReg</a>);</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <b>if</b> (<a class="local col0 ref" href="#130RequiresBundling" title='RequiresBundling' data-ref="130RequiresBundling">RequiresBundling</a>)</td></tr>
<tr><th id="914">914</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_">finalizeBundle</a>(<span class='refarg'><a class="local col0 ref" href="#120MBB" title='MBB' data-ref="120MBB">MBB</a></span>, <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col1 ref" href="#121MBBI" title='MBBI' data-ref="121MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td>  <b>if</b> (<a class="local col8 ref" href="#128isCC" title='isCC' data-ref="128isCC">isCC</a>)</td></tr>
<tr><th id="917">917</th><td>    <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="918">918</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a></span>, <span class='refarg'><a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a></span>);</td></tr>
<tr><th id="919">919</th><td>  <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="920">920</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;To:        &quot;; LO16.getInstr()-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"To:        "</q>; <a class="local col1 ref" href="#131LO16" title='LO16' data-ref="131LO16">LO16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="921">921</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;And:       &quot;; HI16.getInstr()-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"And:       "</q>; <a class="local col2 ref" href="#132HI16" title='HI16' data-ref="132HI16">HI16</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="922">922</th><td>}</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">/// Expand a CMP_SWAP pseudo-inst to an ldrex/strex loop as simply as</i></td></tr>
<tr><th id="925">925</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">/// possible. This only gets used at -O0 so we don't care about efficiency of</i></td></tr>
<tr><th id="926">926</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">/// the generated code.</i></td></tr>
<tr><th id="927">927</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int LdrexOp, unsigned int StrexOp, unsigned int UxtOp, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="145MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="145MBB">MBB</dfn>,</td></tr>
<tr><th id="928">928</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="146MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="146MBBI">MBBI</dfn>,</td></tr>
<tr><th id="929">929</th><td>                                     <em>unsigned</em> <dfn class="local col7 decl" id="147LdrexOp" title='LdrexOp' data-type='unsigned int' data-ref="147LdrexOp">LdrexOp</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="148StrexOp" title='StrexOp' data-type='unsigned int' data-ref="148StrexOp">StrexOp</dfn>,</td></tr>
<tr><th id="930">930</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="149UxtOp" title='UxtOp' data-type='unsigned int' data-ref="149UxtOp">UxtOp</dfn>,</td></tr>
<tr><th id="931">931</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="150NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="150NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="932">932</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151IsThumb" title='IsThumb' data-type='bool' data-ref="151IsThumb">IsThumb</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="933">933</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="152MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="152MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#146MBBI" title='MBBI' data-ref="146MBBI">MBBI</a>;</td></tr>
<tr><th id="934">934</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="153DL" title='DL' data-type='llvm::DebugLoc' data-ref="153DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="935">935</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="154Dest" title='Dest' data-type='const llvm::MachineOperand &amp;' data-ref="154Dest">Dest</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="936">936</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="155TempReg" title='TempReg' data-type='unsigned int' data-ref="155TempReg">TempReg</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="937">937</th><td>  <i>// Duplicating undef operands into 2 instructions does not guarantee the same</i></td></tr>
<tr><th id="938">938</th><td><i>  // value on both; However undef should be replaced by xzr anyway.</i></td></tr>
<tr><th id="939">939</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.getOperand(2).isUndef() &amp;&amp; &quot;cannot handle undef&quot;) ? void (0) : __assert_fail (&quot;!MI.getOperand(2).isUndef() &amp;&amp; \&quot;cannot handle undef\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 939, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <q>"cannot handle undef"</q>);</td></tr>
<tr><th id="940">940</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156AddrReg" title='AddrReg' data-type='unsigned int' data-ref="156AddrReg">AddrReg</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="941">941</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157DesiredReg" title='DesiredReg' data-type='unsigned int' data-ref="157DesiredReg">DesiredReg</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="942">942</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158NewReg" title='NewReg' data-type='unsigned int' data-ref="158NewReg">NewReg</dfn> = <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="159MF" title='MF' data-type='llvm::MachineFunction *' data-ref="159MF">MF</dfn> = <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="945">945</th><td>  <em>auto</em> <dfn class="local col0 decl" id="160LoadCmpBB" title='LoadCmpBB' data-type='llvm::MachineBasicBlock *' data-ref="160LoadCmpBB">LoadCmpBB</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="946">946</th><td>  <em>auto</em> <dfn class="local col1 decl" id="161StoreBB" title='StoreBB' data-type='llvm::MachineBasicBlock *' data-ref="161StoreBB">StoreBB</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="947">947</th><td>  <em>auto</em> <dfn class="local col2 decl" id="162DoneBB" title='DoneBB' data-type='llvm::MachineBasicBlock *' data-ref="162DoneBB">DoneBB</dfn> = <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>  <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="950">950</th><td>  <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a>);</td></tr>
<tr><th id="951">951</th><td>  <a class="local col9 ref" href="#159MF" title='MF' data-ref="159MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col2 ref" href="#162DoneBB" title='DoneBB' data-ref="162DoneBB">DoneBB</a>);</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <b>if</b> (<a class="local col9 ref" href="#149UxtOp" title='UxtOp' data-ref="149UxtOp">UxtOp</a>) {</td></tr>
<tr><th id="954">954</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="163MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="163MIB">MIB</dfn> =</td></tr>
<tr><th id="955">955</th><td>        BuildMI(MBB, MBBI, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(UxtOp), DesiredReg)</td></tr>
<tr><th id="956">956</th><td>            .addReg(DesiredReg, RegState::Kill);</td></tr>
<tr><th id="957">957</th><td>    <b>if</b> (!<a class="local col1 ref" href="#151IsThumb" title='IsThumb' data-ref="151IsThumb">IsThumb</a>)</td></tr>
<tr><th id="958">958</th><td>      <a class="local col3 ref" href="#163MIB" title='MIB' data-ref="163MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="959">959</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="960">960</th><td>  }</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <i>// .Lloadcmp:</i></td></tr>
<tr><th id="963">963</th><td><i>  //     ldrex rDest, [rAddr]</i></td></tr>
<tr><th id="964">964</th><td><i>  //     cmp rDest, rDesired</i></td></tr>
<tr><th id="965">965</th><td><i>  //     bne .Ldone</i></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col4 decl" id="164MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="164MIB">MIB</dfn>;</td></tr>
<tr><th id="968">968</th><td>  MIB = BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(LdrexOp), Dest.getReg());</td></tr>
<tr><th id="969">969</th><td>  <a class="local col4 ref" href="#164MIB" title='MIB' data-ref="164MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#156AddrReg" title='AddrReg' data-ref="156AddrReg">AddrReg</a>);</td></tr>
<tr><th id="970">970</th><td>  <b>if</b> (LdrexOp == ARM::<span class='error' title="no member named &apos;t2LDREX&apos; in namespace &apos;llvm::ARM&apos;">t2LDREX</span>)</td></tr>
<tr><th id="971">971</th><td>    <a class="local col4 ref" href="#164MIB" title='MIB' data-ref="164MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// a 32-bit Thumb ldrex (only) allows an offset.</i></td></tr>
<tr><th id="972">972</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="165CMPrr" title='CMPrr' data-type='unsigned int' data-ref="165CMPrr">CMPrr</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;tCMPhir&apos; in namespace &apos;llvm::ARM&apos;">tCMPhir</span> : ARM::<span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span>;</td></tr>
<tr><th id="975">975</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(CMPrr))</td></tr>
<tr><th id="976">976</th><td>      .addReg(Dest.getReg(), getKillRegState(Dest.isDead()))</td></tr>
<tr><th id="977">977</th><td>      .addReg(DesiredReg)</td></tr>
<tr><th id="978">978</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="979">979</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="166Bcc" title='Bcc' data-type='unsigned int' data-ref="166Bcc">Bcc</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;tBcc&apos; in namespace &apos;llvm::ARM&apos;">tBcc</span> : ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="980">980</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Bcc))</td></tr>
<tr><th id="981">981</th><td>      .addMBB(DoneBB)</td></tr>
<tr><th id="982">982</th><td>      .addImm(ARMCC::NE)</td></tr>
<tr><th id="983">983</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Kill);</td></tr>
<tr><th id="984">984</th><td>  <a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#162DoneBB" title='DoneBB' data-ref="162DoneBB">DoneBB</a>);</td></tr>
<tr><th id="985">985</th><td>  <a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a>);</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <i>// .Lstore:</i></td></tr>
<tr><th id="988">988</th><td><i>  //     strex rTempReg, rNew, [rAddr]</i></td></tr>
<tr><th id="989">989</th><td><i>  //     cmp rTempReg, #0</i></td></tr>
<tr><th id="990">990</th><td><i>  //     bne .Lloadcmp</i></td></tr>
<tr><th id="991">991</th><td>  MIB = BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(StrexOp), TempReg)</td></tr>
<tr><th id="992">992</th><td>    .addReg(NewReg)</td></tr>
<tr><th id="993">993</th><td>    .addReg(AddrReg);</td></tr>
<tr><th id="994">994</th><td>  <b>if</b> (StrexOp == ARM::<span class='error' title="no member named &apos;t2STREX&apos; in namespace &apos;llvm::ARM&apos;">t2STREX</span>)</td></tr>
<tr><th id="995">995</th><td>    <a class="local col4 ref" href="#164MIB" title='MIB' data-ref="164MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// a 32-bit Thumb strex (only) allows an offset.</i></td></tr>
<tr><th id="996">996</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167CMPri" title='CMPri' data-type='unsigned int' data-ref="167CMPri">CMPri</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span> : ARM::<span class='error' title="no member named &apos;CMPri&apos; in namespace &apos;llvm::ARM&apos;">CMPri</span>;</td></tr>
<tr><th id="999">999</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(CMPri))</td></tr>
<tr><th id="1000">1000</th><td>      .addReg(TempReg, RegState::Kill)</td></tr>
<tr><th id="1001">1001</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1002">1002</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1003">1003</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Bcc))</td></tr>
<tr><th id="1004">1004</th><td>      .addMBB(LoadCmpBB)</td></tr>
<tr><th id="1005">1005</th><td>      .addImm(ARMCC::NE)</td></tr>
<tr><th id="1006">1006</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Kill);</td></tr>
<tr><th id="1007">1007</th><td>  <a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1008">1008</th><td>  <a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#162DoneBB" title='DoneBB' data-ref="162DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td>  <a class="local col2 ref" href="#162DoneBB" title='DoneBB' data-ref="162DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col2 ref" href="#162DoneBB" title='DoneBB' data-ref="162DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>, <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1011">1011</th><td>  <a class="local col2 ref" href="#162DoneBB" title='DoneBB' data-ref="162DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(&amp;<a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>);</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>  <a class="local col0 ref" href="#150NextMBBI" title='NextMBBI' data-ref="150NextMBBI">NextMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col5 ref" href="#145MBB" title='MBB' data-ref="145MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1016">1016</th><td>  <a class="local col2 ref" href="#152MI" title='MI' data-ref="152MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <i>// Recompute livein lists.</i></td></tr>
<tr><th id="1019">1019</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col8 decl" id="168LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="168LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="1020">1020</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#168LiveRegs" title='LiveRegs' data-ref="168LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#162DoneBB" title='DoneBB' data-ref="162DoneBB">DoneBB</a></span>);</td></tr>
<tr><th id="1021">1021</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#168LiveRegs" title='LiveRegs' data-ref="168LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1022">1022</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#168LiveRegs" title='LiveRegs' data-ref="168LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1023">1023</th><td>  <i>// Do an extra pass around the loop to get loop carried registers right.</i></td></tr>
<tr><th id="1024">1024</th><td>  <a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1025">1025</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#168LiveRegs" title='LiveRegs' data-ref="168LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#161StoreBB" title='StoreBB' data-ref="161StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1026">1026</th><td>  <a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1027">1027</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col8 ref" href="#168LiveRegs" title='LiveRegs' data-ref="168LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col0 ref" href="#160LoadCmpBB" title='LoadCmpBB' data-ref="160LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1030">1030</th><td>}</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><i class="doc" data-doc="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">/// ARM's ldrexd/strexd take a consecutive register pair (represented as a</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc" data-doc="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">/// single GPRPair register), Thumb's take two separate registers so we need to</i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc" data-doc="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">/// extract the subregs from the pair.</i></td></tr>
<tr><th id="1035">1035</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" title='addExclusiveRegPair' data-type='void addExclusiveRegPair(llvm::MachineInstrBuilder &amp; MIB, llvm::MachineOperand &amp; Reg, unsigned int Flags, bool IsThumb, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">addExclusiveRegPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="169MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="169MIB">MIB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="170Reg" title='Reg' data-type='llvm::MachineOperand &amp;' data-ref="170Reg">Reg</dfn>,</td></tr>
<tr><th id="1036">1036</th><td>                                <em>unsigned</em> <dfn class="local col1 decl" id="171Flags" title='Flags' data-type='unsigned int' data-ref="171Flags">Flags</dfn>, <em>bool</em> <dfn class="local col2 decl" id="172IsThumb" title='IsThumb' data-type='bool' data-ref="172IsThumb">IsThumb</dfn>,</td></tr>
<tr><th id="1037">1037</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="173TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="173TRI">TRI</dfn>) {</td></tr>
<tr><th id="1038">1038</th><td>  <b>if</b> (<a class="local col2 ref" href="#172IsThumb" title='IsThumb' data-ref="172IsThumb">IsThumb</a>) {</td></tr>
<tr><th id="1039">1039</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="174RegLo" title='RegLo' data-type='unsigned int' data-ref="174RegLo">RegLo</dfn> = TRI-&gt;getSubReg(Reg.getReg(), ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>);</td></tr>
<tr><th id="1040">1040</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="175RegHi" title='RegHi' data-type='unsigned int' data-ref="175RegHi">RegHi</dfn> = TRI-&gt;getSubReg(Reg.getReg(), ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>);</td></tr>
<tr><th id="1041">1041</th><td>    <a class="local col9 ref" href="#169MIB" title='MIB' data-ref="169MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#174RegLo" title='RegLo' data-ref="174RegLo">RegLo</a>, <a class="local col1 ref" href="#171Flags" title='Flags' data-ref="171Flags">Flags</a>);</td></tr>
<tr><th id="1042">1042</th><td>    <a class="local col9 ref" href="#169MIB" title='MIB' data-ref="169MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#175RegHi" title='RegHi' data-ref="175RegHi">RegHi</a>, <a class="local col1 ref" href="#171Flags" title='Flags' data-ref="171Flags">Flags</a>);</td></tr>
<tr><th id="1043">1043</th><td>  } <b>else</b></td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col9 ref" href="#169MIB" title='MIB' data-ref="169MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#170Reg" title='Reg' data-ref="170Reg">Reg</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#171Flags" title='Flags' data-ref="171Flags">Flags</a>);</td></tr>
<tr><th id="1045">1045</th><td>}</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">/// Expand a 64-bit CMP_SWAP to an ldrexd/strexd loop.</i></td></tr>
<tr><th id="1048">1048</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandCMP_SWAP_64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="176MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="176MBB">MBB</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="177MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="177MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1050">1050</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="178NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="178NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="1051">1051</th><td>  <em>bool</em> <dfn class="local col9 decl" id="179IsThumb" title='IsThumb' data-type='bool' data-ref="179IsThumb">IsThumb</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="1052">1052</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="180MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="180MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#177MBBI" title='MBBI' data-ref="177MBBI">MBBI</a>;</td></tr>
<tr><th id="1053">1053</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="181DL" title='DL' data-type='llvm::DebugLoc' data-ref="181DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1054">1054</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="182Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="182Dest">Dest</dfn> = <a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1055">1055</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183TempReg" title='TempReg' data-type='unsigned int' data-ref="183TempReg">TempReg</dfn> = <a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1056">1056</th><td>  <i>// Duplicating undef operands into 2 instructions does not guarantee the same</i></td></tr>
<tr><th id="1057">1057</th><td><i>  // value on both; However undef should be replaced by xzr anyway.</i></td></tr>
<tr><th id="1058">1058</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI.getOperand(2).isUndef() &amp;&amp; &quot;cannot handle undef&quot;) ? void (0) : __assert_fail (&quot;!MI.getOperand(2).isUndef() &amp;&amp; \&quot;cannot handle undef\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 1058, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <q>"cannot handle undef"</q>);</td></tr>
<tr><th id="1059">1059</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184AddrReg" title='AddrReg' data-type='unsigned int' data-ref="184AddrReg">AddrReg</dfn> = <a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1060">1060</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="185DesiredReg" title='DesiredReg' data-type='unsigned int' data-ref="185DesiredReg">DesiredReg</dfn> = <a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1061">1061</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="186New" title='New' data-type='llvm::MachineOperand' data-ref="186New">New</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="1062">1062</th><td>  <a class="local col6 ref" href="#186New" title='New' data-ref="186New">New</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="187DestLo" title='DestLo' data-type='unsigned int' data-ref="187DestLo">DestLo</dfn> = TRI-&gt;getSubReg(Dest.getReg(), ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>);</td></tr>
<tr><th id="1065">1065</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="188DestHi" title='DestHi' data-type='unsigned int' data-ref="188DestHi">DestHi</dfn> = TRI-&gt;getSubReg(Dest.getReg(), ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>);</td></tr>
<tr><th id="1066">1066</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="189DesiredLo" title='DesiredLo' data-type='unsigned int' data-ref="189DesiredLo">DesiredLo</dfn> = TRI-&gt;getSubReg(DesiredReg, ARM::<span class='error' title="no member named &apos;gsub_0&apos; in namespace &apos;llvm::ARM&apos;">gsub_0</span>);</td></tr>
<tr><th id="1067">1067</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="190DesiredHi" title='DesiredHi' data-type='unsigned int' data-ref="190DesiredHi">DesiredHi</dfn> = TRI-&gt;getSubReg(DesiredReg, ARM::<span class='error' title="no member named &apos;gsub_1&apos; in namespace &apos;llvm::ARM&apos;">gsub_1</span>);</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="191MF" title='MF' data-type='llvm::MachineFunction *' data-ref="191MF">MF</dfn> = <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1070">1070</th><td>  <em>auto</em> <dfn class="local col2 decl" id="192LoadCmpBB" title='LoadCmpBB' data-type='llvm::MachineBasicBlock *' data-ref="192LoadCmpBB">LoadCmpBB</dfn> = <a class="local col1 ref" href="#191MF" title='MF' data-ref="191MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1071">1071</th><td>  <em>auto</em> <dfn class="local col3 decl" id="193StoreBB" title='StoreBB' data-type='llvm::MachineBasicBlock *' data-ref="193StoreBB">StoreBB</dfn> = <a class="local col1 ref" href="#191MF" title='MF' data-ref="191MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1072">1072</th><td>  <em>auto</em> <dfn class="local col4 decl" id="194DoneBB" title='DoneBB' data-type='llvm::MachineBasicBlock *' data-ref="194DoneBB">DoneBB</dfn> = <a class="local col1 ref" href="#191MF" title='MF' data-ref="191MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <a class="local col1 ref" href="#191MF" title='MF' data-ref="191MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1075">1075</th><td>  <a class="local col1 ref" href="#191MF" title='MF' data-ref="191MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a>);</td></tr>
<tr><th id="1076">1076</th><td>  <a class="local col1 ref" href="#191MF" title='MF' data-ref="191MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col4 ref" href="#194DoneBB" title='DoneBB' data-ref="194DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>  <i>// .Lloadcmp:</i></td></tr>
<tr><th id="1079">1079</th><td><i>  //     ldrexd rDestLo, rDestHi, [rAddr]</i></td></tr>
<tr><th id="1080">1080</th><td><i>  //     cmp rDestLo, rDesiredLo</i></td></tr>
<tr><th id="1081">1081</th><td><i>  //     sbcs dead rTempReg, rDestHi, rDesiredHi</i></td></tr>
<tr><th id="1082">1082</th><td><i>  //     bne .Ldone</i></td></tr>
<tr><th id="1083">1083</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195LDREXD" title='LDREXD' data-type='unsigned int' data-ref="195LDREXD">LDREXD</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;t2LDREXD&apos; in namespace &apos;llvm::ARM&apos;">t2LDREXD</span> : ARM::<span class='error' title="no member named &apos;LDREXD&apos; in namespace &apos;llvm::ARM&apos;">LDREXD</span>;</td></tr>
<tr><th id="1084">1084</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col6 decl" id="196MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="196MIB">MIB</dfn>;</td></tr>
<tr><th id="1085">1085</th><td>  MIB = BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(LDREXD));</td></tr>
<tr><th id="1086">1086</th><td>  <a class="tu ref" href="#_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" title='addExclusiveRegPair' data-use='c' data-ref="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">addExclusiveRegPair</a>(<span class='refarg'><a class="local col6 ref" href="#196MIB" title='MIB' data-ref="196MIB">MIB</a></span>, <span class='refarg'><a class="local col2 ref" href="#182Dest" title='Dest' data-ref="182Dest">Dest</a></span>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a>, <a class="local col9 ref" href="#179IsThumb" title='IsThumb' data-ref="179IsThumb">IsThumb</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>);</td></tr>
<tr><th id="1087">1087</th><td>  MIB.addReg(AddrReg).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="197CMPrr" title='CMPrr' data-type='unsigned int' data-ref="197CMPrr">CMPrr</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;tCMPhir&apos; in namespace &apos;llvm::ARM&apos;">tCMPhir</span> : ARM::<span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span>;</td></tr>
<tr><th id="1090">1090</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(CMPrr))</td></tr>
<tr><th id="1091">1091</th><td>      .addReg(DestLo, getKillRegState(Dest.isDead()))</td></tr>
<tr><th id="1092">1092</th><td>      .addReg(DesiredLo)</td></tr>
<tr><th id="1093">1093</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(CMPrr))</td></tr>
<tr><th id="1096">1096</th><td>      .addReg(DestHi, getKillRegState(Dest.isDead()))</td></tr>
<tr><th id="1097">1097</th><td>      .addReg(DesiredHi)</td></tr>
<tr><th id="1098">1098</th><td>      .addImm(ARMCC::EQ).addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Kill);</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="198Bcc" title='Bcc' data-type='unsigned int' data-ref="198Bcc">Bcc</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;tBcc&apos; in namespace &apos;llvm::ARM&apos;">tBcc</span> : ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="1101">1101</th><td>  BuildMI(LoadCmpBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Bcc))</td></tr>
<tr><th id="1102">1102</th><td>      .addMBB(DoneBB)</td></tr>
<tr><th id="1103">1103</th><td>      .addImm(ARMCC::NE)</td></tr>
<tr><th id="1104">1104</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Kill);</td></tr>
<tr><th id="1105">1105</th><td>  <a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#194DoneBB" title='DoneBB' data-ref="194DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1106">1106</th><td>  <a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a>);</td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td>  <i>// .Lstore:</i></td></tr>
<tr><th id="1109">1109</th><td><i>  //     strexd rTempReg, rNewLo, rNewHi, [rAddr]</i></td></tr>
<tr><th id="1110">1110</th><td><i>  //     cmp rTempReg, #0</i></td></tr>
<tr><th id="1111">1111</th><td><i>  //     bne .Lloadcmp</i></td></tr>
<tr><th id="1112">1112</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="199STREXD" title='STREXD' data-type='unsigned int' data-ref="199STREXD">STREXD</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;t2STREXD&apos; in namespace &apos;llvm::ARM&apos;">t2STREXD</span> : ARM::<span class='error' title="no member named &apos;STREXD&apos; in namespace &apos;llvm::ARM&apos;">STREXD</span>;</td></tr>
<tr><th id="1113">1113</th><td>  MIB = BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(STREXD), TempReg);</td></tr>
<tr><th id="1114">1114</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200Flags" title='Flags' data-type='unsigned int' data-ref="200Flags">Flags</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#186New" title='New' data-ref="186New">New</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>());</td></tr>
<tr><th id="1115">1115</th><td>  <a class="tu ref" href="#_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" title='addExclusiveRegPair' data-use='c' data-ref="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">addExclusiveRegPair</a>(<span class='refarg'><a class="local col6 ref" href="#196MIB" title='MIB' data-ref="196MIB">MIB</a></span>, <span class='refarg'><a class="local col6 ref" href="#186New" title='New' data-ref="186New">New</a></span>, <a class="local col0 ref" href="#200Flags" title='Flags' data-ref="200Flags">Flags</a>, <a class="local col9 ref" href="#179IsThumb" title='IsThumb' data-ref="179IsThumb">IsThumb</a>, <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI">TRI</a>);</td></tr>
<tr><th id="1116">1116</th><td>  MIB.addReg(AddrReg).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="201CMPri" title='CMPri' data-type='unsigned int' data-ref="201CMPri">CMPri</dfn> = IsThumb ? ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span> : ARM::<span class='error' title="no member named &apos;CMPri&apos; in namespace &apos;llvm::ARM&apos;">CMPri</span>;</td></tr>
<tr><th id="1119">1119</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(CMPri))</td></tr>
<tr><th id="1120">1120</th><td>      .addReg(TempReg, RegState::Kill)</td></tr>
<tr><th id="1121">1121</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1122">1122</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1123">1123</th><td>  BuildMI(StoreBB, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Bcc))</td></tr>
<tr><th id="1124">1124</th><td>      .addMBB(LoadCmpBB)</td></tr>
<tr><th id="1125">1125</th><td>      .addImm(ARMCC::NE)</td></tr>
<tr><th id="1126">1126</th><td>      .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Kill);</td></tr>
<tr><th id="1127">1127</th><td>  <a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1128">1128</th><td>  <a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#194DoneBB" title='DoneBB' data-ref="194DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td>  <a class="local col4 ref" href="#194DoneBB" title='DoneBB' data-ref="194DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col4 ref" href="#194DoneBB" title='DoneBB' data-ref="194DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>, <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1131">1131</th><td>  <a class="local col4 ref" href="#194DoneBB" title='DoneBB' data-ref="194DoneBB">DoneBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(&amp;<a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>);</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>  <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>  <a class="local col8 ref" href="#178NextMBBI" title='NextMBBI' data-ref="178NextMBBI">NextMBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col6 ref" href="#176MBB" title='MBB' data-ref="176MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1136">1136</th><td>  <a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>  <i>// Recompute livein lists.</i></td></tr>
<tr><th id="1139">1139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col2 decl" id="202LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="202LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="1140">1140</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#202LiveRegs" title='LiveRegs' data-ref="202LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#194DoneBB" title='DoneBB' data-ref="194DoneBB">DoneBB</a></span>);</td></tr>
<tr><th id="1141">1141</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#202LiveRegs" title='LiveRegs' data-ref="202LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1142">1142</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#202LiveRegs" title='LiveRegs' data-ref="202LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1143">1143</th><td>  <i>// Do an extra pass around the loop to get loop carried registers right.</i></td></tr>
<tr><th id="1144">1144</th><td>  <a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1145">1145</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#202LiveRegs" title='LiveRegs' data-ref="202LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#193StoreBB" title='StoreBB' data-ref="193StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1146">1146</th><td>  <a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1147">1147</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#202LiveRegs" title='LiveRegs' data-ref="202LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#192LoadCmpBB" title='LoadCmpBB' data-ref="192LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1150">1150</th><td>}</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandMI' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="203MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="203MBB">MBB</dfn>,</td></tr>
<tr><th id="1154">1154</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="204MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="204MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1155">1155</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col5 decl" id="205NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="205NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="1156">1156</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="206MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="206MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#204MBBI" title='MBBI' data-ref="204MBBI">MBBI</a>;</td></tr>
<tr><th id="1157">1157</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207Opcode" title='Opcode' data-type='unsigned int' data-ref="207Opcode">Opcode</dfn> = <a class="local col6 ref" href="#206MI" title='MI' data-ref="206MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1158">1158</th><td>  <b>switch</b> (<a class="local col7 ref" href="#207Opcode" title='Opcode' data-ref="207Opcode">Opcode</a>) {</td></tr>
<tr><th id="1159">1159</th><td>    <b>default</b>:</td></tr>
<tr><th id="1160">1160</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;TCRETURNdi&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNdi</span>:</td></tr>
<tr><th id="1163">1163</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;TCRETURNri&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNri</span>: {</td></tr>
<tr><th id="1164">1164</th><td>      MachineBasicBlock::iterator MBBI = MBB.getLastNonDebugInstr();</td></tr>
<tr><th id="1165">1165</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBBI-&gt;isReturn() &amp;&amp; &quot;Can only insert epilog into returning blocks&quot;) ? void (0) : __assert_fail (&quot;MBBI-&gt;isReturn() &amp;&amp; \&quot;Can only insert epilog into returning blocks\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 1166, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MBBI-&gt;isReturn() &amp;&amp;</td></tr>
<tr><th id="1166">1166</th><td>             <q>"Can only insert epilog into returning blocks"</q>);</td></tr>
<tr><th id="1167">1167</th><td>      <em>unsigned</em> RetOpcode = MBBI-&gt;getOpcode();</td></tr>
<tr><th id="1168">1168</th><td>      DebugLoc dl = MBBI-&gt;getDebugLoc();</td></tr>
<tr><th id="1169">1169</th><td>      <em>const</em> ARMBaseInstrInfo &amp;TII = *<span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::ARMBaseInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> ARMBaseInstrInfo *&gt;(</td></tr>
<tr><th id="1170">1170</th><td>          MBB.getParent()-&gt;getSubtarget().getInstrInfo());</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>      <i>// Tail call return: adjust the stack pointer and jump to callee.</i></td></tr>
<tr><th id="1173">1173</th><td>      MBBI = MBB.getLastNonDebugInstr();</td></tr>
<tr><th id="1174">1174</th><td>      MachineOperand &amp;JumpTarget = MBBI-&gt;getOperand(<var>0</var>);</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>      <i>// Jump to label or value in register.</i></td></tr>
<tr><th id="1177">1177</th><td>      <b>if</b> (RetOpcode == ARM::<span class='error' title="no member named &apos;TCRETURNdi&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNdi</span>) {</td></tr>
<tr><th id="1178">1178</th><td>        <em>unsigned</em> TCOpcode =</td></tr>
<tr><th id="1179">1179</th><td>            STI-&gt;isThumb()</td></tr>
<tr><th id="1180">1180</th><td>                ? (STI-&gt;isTargetMachO() ? ARM::<span class='error' title="no member named &apos;tTAILJMPd&apos; in namespace &apos;llvm::ARM&apos;">tTAILJMPd</span> : ARM::<span class='error' title="no member named &apos;tTAILJMPdND&apos; in namespace &apos;llvm::ARM&apos;">tTAILJMPdND</span>)</td></tr>
<tr><th id="1181">1181</th><td>                : ARM::<span class='error' title="no member named &apos;TAILJMPd&apos; in namespace &apos;llvm::ARM&apos;">TAILJMPd</span>;</td></tr>
<tr><th id="1182">1182</th><td>        MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(TCOpcode));</td></tr>
<tr><th id="1183">1183</th><td>        <b>if</b> (JumpTarget.isGlobal())</td></tr>
<tr><th id="1184">1184</th><td>          MIB.addGlobalAddress(JumpTarget.getGlobal(), JumpTarget.getOffset(),</td></tr>
<tr><th id="1185">1185</th><td>                               JumpTarget.getTargetFlags());</td></tr>
<tr><th id="1186">1186</th><td>        <b>else</b> {</td></tr>
<tr><th id="1187">1187</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (JumpTarget.isSymbol()) ? void (0) : __assert_fail (&quot;JumpTarget.isSymbol()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 1187, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(JumpTarget.isSymbol());</td></tr>
<tr><th id="1188">1188</th><td>          MIB.addExternalSymbol(JumpTarget.getSymbolName(),</td></tr>
<tr><th id="1189">1189</th><td>                                JumpTarget.getTargetFlags());</td></tr>
<tr><th id="1190">1190</th><td>        }</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td>        <i>// Add the default predicate in Thumb mode.</i></td></tr>
<tr><th id="1193">1193</th><td>        <b>if</b> (STI-&gt;isThumb())</td></tr>
<tr><th id="1194">1194</th><td>          MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1195">1195</th><td>      } <b>else</b> <b>if</b> (RetOpcode == ARM::<span class='error' title="no member named &apos;TCRETURNri&apos; in namespace &apos;llvm::ARM&apos;">TCRETURNri</span>) {</td></tr>
<tr><th id="1196">1196</th><td>        <em>unsigned</em> Opcode =</td></tr>
<tr><th id="1197">1197</th><td>          STI-&gt;isThumb() ? ARM::<span class='error' title="no member named &apos;tTAILJMPr&apos; in namespace &apos;llvm::ARM&apos;">tTAILJMPr</span></td></tr>
<tr><th id="1198">1198</th><td>                         : (STI-&gt;hasV4TOps() ? ARM::<span class='error' title="no member named &apos;TAILJMPr&apos; in namespace &apos;llvm::ARM&apos;">TAILJMPr</span> : ARM::<span class='error' title="no member named &apos;TAILJMPr4&apos; in namespace &apos;llvm::ARM&apos;">TAILJMPr4</span>);</td></tr>
<tr><th id="1199">1199</th><td>        BuildMI(MBB, MBBI, dl,</td></tr>
<tr><th id="1200">1200</th><td>                TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opcode))</td></tr>
<tr><th id="1201">1201</th><td>            .addReg(JumpTarget.getReg(), RegState::Kill);</td></tr>
<tr><th id="1202">1202</th><td>      }</td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td>      <em>auto</em> NewMI = std::prev(MBBI);</td></tr>
<tr><th id="1205">1205</th><td>      <b>for</b> (<em>unsigned</em> i = <var>1</var>, e = MBBI-&gt;getNumOperands(); i != e; ++i)</td></tr>
<tr><th id="1206">1206</th><td>        NewMI-&gt;addOperand(MBBI-&gt;getOperand(i));</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>      <i>// Delete the pseudo instruction TCRETURN.</i></td></tr>
<tr><th id="1209">1209</th><td>      MBB.erase(MBBI);</td></tr>
<tr><th id="1210">1210</th><td>      MBBI = NewMI;</td></tr>
<tr><th id="1211">1211</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1212">1212</th><td>    }</td></tr>
<tr><th id="1213">1213</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVScc&apos; in namespace &apos;llvm::ARM&apos;">VMOVScc</span>:</td></tr>
<tr><th id="1214">1214</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VMOVDcc&apos; in namespace &apos;llvm::ARM&apos;">VMOVDcc</span>: {</td></tr>
<tr><th id="1215">1215</th><td>      <em>unsigned</em> newOpc = Opcode == ARM::<span class='error' title="no member named &apos;VMOVScc&apos; in namespace &apos;llvm::ARM&apos;">VMOVScc</span> ? ARM::<span class='error' title="no member named &apos;VMOVS&apos; in namespace &apos;llvm::ARM&apos;">VMOVS</span> : ARM::<span class='error' title="no member named &apos;VMOVD&apos; in namespace &apos;llvm::ARM&apos;">VMOVD</span>;</td></tr>
<tr><th id="1216">1216</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(newOpc),</td></tr>
<tr><th id="1217">1217</th><td>              MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="1218">1218</th><td>          .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1219">1219</th><td>          .addImm(MI.getOperand(<var>3</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1220">1220</th><td>          .add(MI.getOperand(<var>4</var>))</td></tr>
<tr><th id="1221">1221</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1224">1224</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1225">1225</th><td>    }</td></tr>
<tr><th id="1226">1226</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCr</span>:</td></tr>
<tr><th id="1227">1227</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">MOVCCr</span>: {</td></tr>
<tr><th id="1228">1228</th><td>      <em>unsigned</em> Opc = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2MOVr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVr</span> : ARM::<span class='error' title="no member named &apos;MOVr&apos; in namespace &apos;llvm::ARM&apos;">MOVr</span>;</td></tr>
<tr><th id="1229">1229</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc),</td></tr>
<tr><th id="1230">1230</th><td>              MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="1231">1231</th><td>          .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1232">1232</th><td>          .addImm(MI.getOperand(<var>3</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1233">1233</th><td>          .add(MI.getOperand(<var>4</var>))</td></tr>
<tr><th id="1234">1234</th><td>          .add(condCodeOp()) <i>// 's' bit</i></td></tr>
<tr><th id="1235">1235</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1238">1238</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1239">1239</th><td>    }</td></tr>
<tr><th id="1240">1240</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVCCsi&apos; in namespace &apos;llvm::ARM&apos;">MOVCCsi</span>: {</td></tr>
<tr><th id="1241">1241</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>),</td></tr>
<tr><th id="1242">1242</th><td>              (MI.getOperand(<var>1</var>).getReg()))</td></tr>
<tr><th id="1243">1243</th><td>          .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1244">1244</th><td>          .addImm(MI.getOperand(<var>3</var>).getImm())</td></tr>
<tr><th id="1245">1245</th><td>          .addImm(MI.getOperand(<var>4</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1246">1246</th><td>          .add(MI.getOperand(<var>5</var>))</td></tr>
<tr><th id="1247">1247</th><td>          .add(condCodeOp()) <i>// 's' bit</i></td></tr>
<tr><th id="1248">1248</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1251">1251</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1252">1252</th><td>    }</td></tr>
<tr><th id="1253">1253</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVCCsr&apos; in namespace &apos;llvm::ARM&apos;">MOVCCsr</span>: {</td></tr>
<tr><th id="1254">1254</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVsr&apos; in namespace &apos;llvm::ARM&apos;">MOVsr</span>),</td></tr>
<tr><th id="1255">1255</th><td>              (MI.getOperand(<var>1</var>).getReg()))</td></tr>
<tr><th id="1256">1256</th><td>          .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1257">1257</th><td>          .add(MI.getOperand(<var>3</var>))</td></tr>
<tr><th id="1258">1258</th><td>          .addImm(MI.getOperand(<var>4</var>).getImm())</td></tr>
<tr><th id="1259">1259</th><td>          .addImm(MI.getOperand(<var>5</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1260">1260</th><td>          .add(MI.getOperand(<var>6</var>))</td></tr>
<tr><th id="1261">1261</th><td>          .add(condCodeOp()) <i>// 's' bit</i></td></tr>
<tr><th id="1262">1262</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1263">1263</th><td></td></tr>
<tr><th id="1264">1264</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1265">1265</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1266">1266</th><td>    }</td></tr>
<tr><th id="1267">1267</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCi16</span>:</td></tr>
<tr><th id="1268">1268</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVCCi16&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi16</span>: {</td></tr>
<tr><th id="1269">1269</th><td>      <em>unsigned</em> NewOpc = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2MOVi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16</span> : ARM::<span class='error' title="no member named &apos;MOVi16&apos; in namespace &apos;llvm::ARM&apos;">MOVi16</span>;</td></tr>
<tr><th id="1270">1270</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc),</td></tr>
<tr><th id="1271">1271</th><td>              MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="1272">1272</th><td>          .addImm(MI.getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="1273">1273</th><td>          .addImm(MI.getOperand(<var>3</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1274">1274</th><td>          .add(MI.getOperand(<var>4</var>))</td></tr>
<tr><th id="1275">1275</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1276">1276</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1277">1277</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1278">1278</th><td>    }</td></tr>
<tr><th id="1279">1279</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCi&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCi</span>:</td></tr>
<tr><th id="1280">1280</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVCCi&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi</span>: {</td></tr>
<tr><th id="1281">1281</th><td>      <em>unsigned</em> Opc = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2MOVi&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi</span> : ARM::<span class='error' title="no member named &apos;MOVi&apos; in namespace &apos;llvm::ARM&apos;">MOVi</span>;</td></tr>
<tr><th id="1282">1282</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc),</td></tr>
<tr><th id="1283">1283</th><td>              MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="1284">1284</th><td>          .addImm(MI.getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="1285">1285</th><td>          .addImm(MI.getOperand(<var>3</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1286">1286</th><td>          .add(MI.getOperand(<var>4</var>))</td></tr>
<tr><th id="1287">1287</th><td>          .add(condCodeOp()) <i>// 's' bit</i></td></tr>
<tr><th id="1288">1288</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1291">1291</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1292">1292</th><td>    }</td></tr>
<tr><th id="1293">1293</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MVNCCi&apos; in namespace &apos;llvm::ARM&apos;">t2MVNCCi</span>:</td></tr>
<tr><th id="1294">1294</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MVNCCi&apos; in namespace &apos;llvm::ARM&apos;">MVNCCi</span>: {</td></tr>
<tr><th id="1295">1295</th><td>      <em>unsigned</em> Opc = AFI-&gt;isThumbFunction() ? ARM::<span class='error' title="no member named &apos;t2MVNi&apos; in namespace &apos;llvm::ARM&apos;">t2MVNi</span> : ARM::<span class='error' title="no member named &apos;MVNi&apos; in namespace &apos;llvm::ARM&apos;">MVNi</span>;</td></tr>
<tr><th id="1296">1296</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc),</td></tr>
<tr><th id="1297">1297</th><td>              MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="1298">1298</th><td>          .addImm(MI.getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="1299">1299</th><td>          .addImm(MI.getOperand(<var>3</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1300">1300</th><td>          .add(MI.getOperand(<var>4</var>))</td></tr>
<tr><th id="1301">1301</th><td>          .add(condCodeOp()) <i>// 's' bit</i></td></tr>
<tr><th id="1302">1302</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1305">1305</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1306">1306</th><td>    }</td></tr>
<tr><th id="1307">1307</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCClsl&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCClsl</span>:</td></tr>
<tr><th id="1308">1308</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCClsr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCClsr</span>:</td></tr>
<tr><th id="1309">1309</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCasr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCasr</span>:</td></tr>
<tr><th id="1310">1310</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCror&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCror</span>: {</td></tr>
<tr><th id="1311">1311</th><td>      <em>unsigned</em> NewOpc;</td></tr>
<tr><th id="1312">1312</th><td>      <b>switch</b> (Opcode) {</td></tr>
<tr><th id="1313">1313</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCClsl&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCClsl</span>: NewOpc = ARM::<span class='error' title="no member named &apos;t2LSLri&apos; in namespace &apos;llvm::ARM&apos;">t2LSLri</span>; <b>break</b>;</td></tr>
<tr><th id="1314">1314</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCClsr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCClsr</span>: NewOpc = ARM::<span class='error' title="no member named &apos;t2LSRri&apos; in namespace &apos;llvm::ARM&apos;">t2LSRri</span>; <b>break</b>;</td></tr>
<tr><th id="1315">1315</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCasr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCasr</span>: NewOpc = ARM::<span class='error' title="no member named &apos;t2ASRri&apos; in namespace &apos;llvm::ARM&apos;">t2ASRri</span>; <b>break</b>;</td></tr>
<tr><th id="1316">1316</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCror&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCror</span>: NewOpc = ARM::<span class='error' title="no member named &apos;t2RORri&apos; in namespace &apos;llvm::ARM&apos;">t2RORri</span>; <b>break</b>;</td></tr>
<tr><th id="1317">1317</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;unexpeced conditional move&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 1317)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpeced conditional move"</q>);</td></tr>
<tr><th id="1318">1318</th><td>      }</td></tr>
<tr><th id="1319">1319</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc),</td></tr>
<tr><th id="1320">1320</th><td>              MI.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="1321">1321</th><td>          .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1322">1322</th><td>          .addImm(MI.getOperand(<var>3</var>).getImm())</td></tr>
<tr><th id="1323">1323</th><td>          .addImm(MI.getOperand(<var>4</var>).getImm()) <i>// 'pred'</i></td></tr>
<tr><th id="1324">1324</th><td>          .add(MI.getOperand(<var>5</var>))</td></tr>
<tr><th id="1325">1325</th><td>          .add(condCodeOp()) <i>// 's' bit</i></td></tr>
<tr><th id="1326">1326</th><td>          .add(makeImplicit(MI.getOperand(<var>1</var>)));</td></tr>
<tr><th id="1327">1327</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1328">1328</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1329">1329</th><td>    }</td></tr>
<tr><th id="1330">1330</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;Int_eh_sjlj_dispatchsetup&apos; in namespace &apos;llvm::ARM&apos;">Int_eh_sjlj_dispatchsetup</span>: {</td></tr>
<tr><th id="1331">1331</th><td>      MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</td></tr>
<tr><th id="1332">1332</th><td>      <em>const</em> ARMBaseInstrInfo *AII =</td></tr>
<tr><th id="1333">1333</th><td>        <b>static_cast</b>&lt;<em>const</em> ARMBaseInstrInfo*&gt;(TII);</td></tr>
<tr><th id="1334">1334</th><td>      <em>const</em> ARMBaseRegisterInfo &amp;RI = AII-&gt;getRegisterInfo();</td></tr>
<tr><th id="1335">1335</th><td>      <i>// For functions using a base pointer, we rematerialize it (via the frame</i></td></tr>
<tr><th id="1336">1336</th><td><i>      // pointer) here since eh.sjlj.setjmp and eh.sjlj.longjmp don't do it</i></td></tr>
<tr><th id="1337">1337</th><td><i>      // for us. Otherwise, expand to nothing.</i></td></tr>
<tr><th id="1338">1338</th><td>      <b>if</b> (RI.hasBasePointer(MF)) {</td></tr>
<tr><th id="1339">1339</th><td>        int32_t NumBytes = AFI-&gt;getFramePtrSpillOffset();</td></tr>
<tr><th id="1340">1340</th><td>        <em>unsigned</em> FramePtr = RI.getFrameRegister(MF);</td></tr>
<tr><th id="1341">1341</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF.getSubtarget().getFrameLowering()-&gt;hasFP(MF) &amp;&amp; &quot;base pointer without frame pointer?&quot;) ? void (0) : __assert_fail (&quot;MF.getSubtarget().getFrameLowering()-&gt;hasFP(MF) &amp;&amp; \&quot;base pointer without frame pointer?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 1342, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MF.getSubtarget().getFrameLowering()-&gt;hasFP(MF) &amp;&amp;</td></tr>
<tr><th id="1342">1342</th><td>               <q>"base pointer without frame pointer?"</q>);</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>        <b>if</b> (AFI-&gt;isThumb2Function()) {</td></tr>
<tr><th id="1345">1345</th><td>          emitT2RegPlusImmediate(MBB, MBBI, MI.getDebugLoc(), ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>,</td></tr>
<tr><th id="1346">1346</th><td>                                 FramePtr, -NumBytes, ARMCC::AL, <var>0</var>, *TII);</td></tr>
<tr><th id="1347">1347</th><td>        } <b>else</b> <b>if</b> (AFI-&gt;isThumbFunction()) {</td></tr>
<tr><th id="1348">1348</th><td>          emitThumbRegPlusImmediate(MBB, MBBI, MI.getDebugLoc(), ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>,</td></tr>
<tr><th id="1349">1349</th><td>                                    FramePtr, -NumBytes, *TII, RI);</td></tr>
<tr><th id="1350">1350</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1351">1351</th><td>          emitARMRegPlusImmediate(MBB, MBBI, MI.getDebugLoc(), ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>,</td></tr>
<tr><th id="1352">1352</th><td>                                  FramePtr, -NumBytes, ARMCC::AL, <var>0</var>,</td></tr>
<tr><th id="1353">1353</th><td>                                  *TII);</td></tr>
<tr><th id="1354">1354</th><td>        }</td></tr>
<tr><th id="1355">1355</th><td>        <i>// If there's dynamic realignment, adjust for it.</i></td></tr>
<tr><th id="1356">1356</th><td>        <b>if</b> (RI.<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::ARMBaseRegisterInfo&apos;">needsStackRealignment</span>(MF)) {</td></tr>
<tr><th id="1357">1357</th><td>          MachineFrameInfo &amp;MFI = MF.getFrameInfo();</td></tr>
<tr><th id="1358">1358</th><td>          <em>unsigned</em> MaxAlign = MFI.getMaxAlignment();</td></tr>
<tr><th id="1359">1359</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!AFI-&gt;isThumb1OnlyFunction()) ? void (0) : __assert_fail (&quot;!AFI-&gt;isThumb1OnlyFunction()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 1359, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (!AFI-&gt;isThumb1OnlyFunction());</td></tr>
<tr><th id="1360">1360</th><td>          <i>// Emit bic r6, r6, MaxAlign</i></td></tr>
<tr><th id="1361">1361</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MaxAlign &lt;= 256 &amp;&amp; &quot;The BIC instruction cannot encode &quot; &quot;immediates larger than 256 with all lower &quot; &quot;bits set.&quot;) ? void (0) : __assert_fail (&quot;MaxAlign &lt;= 256 &amp;&amp; \&quot;The BIC instruction cannot encode \&quot; \&quot;immediates larger than 256 with all lower \&quot; \&quot;bits set.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp&quot;, 1363, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MaxAlign &lt;= <var>256</var> &amp;&amp; <q>"The BIC instruction cannot encode "</q></td></tr>
<tr><th id="1362">1362</th><td>                                    <q>"immediates larger than 256 with all lower "</q></td></tr>
<tr><th id="1363">1363</th><td>                                    <q>"bits set."</q>);</td></tr>
<tr><th id="1364">1364</th><td>          <em>unsigned</em> bicOpc = AFI-&gt;isThumbFunction() ?</td></tr>
<tr><th id="1365">1365</th><td>            ARM::<span class='error' title="no member named &apos;t2BICri&apos; in namespace &apos;llvm::ARM&apos;">t2BICri</span> : ARM::<span class='error' title="no member named &apos;BICri&apos; in namespace &apos;llvm::ARM&apos;">BICri</span>;</td></tr>
<tr><th id="1366">1366</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(bicOpc), ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>)</td></tr>
<tr><th id="1367">1367</th><td>              .addReg(ARM::<span class='error' title="no member named &apos;R6&apos; in namespace &apos;llvm::ARM&apos;">R6</span>, RegState::Kill)</td></tr>
<tr><th id="1368">1368</th><td>              .addImm(MaxAlign - <var>1</var>)</td></tr>
<tr><th id="1369">1369</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1370">1370</th><td>              .add(condCodeOp());</td></tr>
<tr><th id="1371">1371</th><td>        }</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td>      }</td></tr>
<tr><th id="1374">1374</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1375">1375</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1376">1376</th><td>    }</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVsrl_flag&apos; in namespace &apos;llvm::ARM&apos;">MOVsrl_flag</span>:</td></tr>
<tr><th id="1379">1379</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVsra_flag&apos; in namespace &apos;llvm::ARM&apos;">MOVsra_flag</span>: {</td></tr>
<tr><th id="1380">1380</th><td>      <i>// These are just fancy MOVs instructions.</i></td></tr>
<tr><th id="1381">1381</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>),</td></tr>
<tr><th id="1382">1382</th><td>              MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1383">1383</th><td>          .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1384">1384</th><td>          .addImm(ARM_AM::getSORegOpc(</td></tr>
<tr><th id="1385">1385</th><td>              (Opcode == ARM::<span class='error' title="no member named &apos;MOVsrl_flag&apos; in namespace &apos;llvm::ARM&apos;">MOVsrl_flag</span> ? ARM_AM::lsr : ARM_AM::asr), <var>1</var>))</td></tr>
<tr><th id="1386">1386</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1387">1387</th><td>          .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Define);</td></tr>
<tr><th id="1388">1388</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1389">1389</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1390">1390</th><td>    }</td></tr>
<tr><th id="1391">1391</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;RRX&apos; in namespace &apos;llvm::ARM&apos;">RRX</span>: {</td></tr>
<tr><th id="1392">1392</th><td>      <i>// This encodes as "MOVs Rd, Rm, rrx</i></td></tr>
<tr><th id="1393">1393</th><td>      MachineInstrBuilder MIB =</td></tr>
<tr><th id="1394">1394</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>),</td></tr>
<tr><th id="1395">1395</th><td>                  MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="1396">1396</th><td>              .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1397">1397</th><td>              .addImm(ARM_AM::getSORegOpc(ARM_AM::rrx, <var>0</var>))</td></tr>
<tr><th id="1398">1398</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="1399">1399</th><td>              .add(condCodeOp());</td></tr>
<tr><th id="1400">1400</th><td>      TransferImpOps(MI, MIB, MIB);</td></tr>
<tr><th id="1401">1401</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1402">1402</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1403">1403</th><td>    }</td></tr>
<tr><th id="1404">1404</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;tTPsoft&apos; in namespace &apos;llvm::ARM&apos;">tTPsoft</span>:</td></tr>
<tr><th id="1405">1405</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;TPsoft&apos; in namespace &apos;llvm::ARM&apos;">TPsoft</span>: {</td></tr>
<tr><th id="1406">1406</th><td>      <em>const</em> <em>bool</em> Thumb = Opcode == ARM::<span class='error' title="no member named &apos;tTPsoft&apos; in namespace &apos;llvm::ARM&apos;">tTPsoft</span>;</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>      MachineInstrBuilder MIB;</td></tr>
<tr><th id="1409">1409</th><td>      <b>if</b> (STI-&gt;genLongCalls()) {</td></tr>
<tr><th id="1410">1410</th><td>        MachineFunction *MF = MBB.getParent();</td></tr>
<tr><th id="1411">1411</th><td>        MachineConstantPool *MCP = MF-&gt;getConstantPool();</td></tr>
<tr><th id="1412">1412</th><td>        <em>unsigned</em> PCLabelID = AFI-&gt;createPICLabelUId();</td></tr>
<tr><th id="1413">1413</th><td>        MachineConstantPoolValue *CPV =</td></tr>
<tr><th id="1414">1414</th><td>            ARMConstantPoolSymbol::Create(MF-&gt;getFunction().getContext(),</td></tr>
<tr><th id="1415">1415</th><td>                                          <q>"__aeabi_read_tp"</q>, PCLabelID, <var>0</var>);</td></tr>
<tr><th id="1416">1416</th><td>        <em>unsigned</em> Reg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1417">1417</th><td>        MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="1418">1418</th><td>                      TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Thumb ? ARM::<span class='error' title="no member named &apos;tLDRpci&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci</span> : ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>), Reg)</td></tr>
<tr><th id="1419">1419</th><td>                  .addConstantPoolIndex(MCP-&gt;getConstantPoolIndex(CPV, <var>4</var>));</td></tr>
<tr><th id="1420">1420</th><td>        <b>if</b> (!Thumb)</td></tr>
<tr><th id="1421">1421</th><td>          MIB.addImm(<var>0</var>);</td></tr>
<tr><th id="1422">1422</th><td>        MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>        MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="1425">1425</th><td>                      TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Thumb ? ARM::<span class='error' title="no member named &apos;tBLXr&apos; in namespace &apos;llvm::ARM&apos;">tBLXr</span> : ARM::<span class='error' title="no member named &apos;BLX&apos; in namespace &apos;llvm::ARM&apos;">BLX</span>));</td></tr>
<tr><th id="1426">1426</th><td>        <b>if</b> (Thumb)</td></tr>
<tr><th id="1427">1427</th><td>          MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1428">1428</th><td>        MIB.addReg(Reg, RegState::Kill);</td></tr>
<tr><th id="1429">1429</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1430">1430</th><td>        MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="1431">1431</th><td>                      TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Thumb ? ARM::<span class='error' title="no member named &apos;tBL&apos; in namespace &apos;llvm::ARM&apos;">tBL</span> : ARM::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::ARM&apos;">BL</span>));</td></tr>
<tr><th id="1432">1432</th><td>        <b>if</b> (Thumb)</td></tr>
<tr><th id="1433">1433</th><td>          MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1434">1434</th><td>        MIB.addExternalSymbol(<q>"__aeabi_read_tp"</q>, <var>0</var>);</td></tr>
<tr><th id="1435">1435</th><td>      }</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>      MIB.cloneMemRefs(MI);</td></tr>
<tr><th id="1438">1438</th><td>      TransferImpOps(MI, MIB, MIB);</td></tr>
<tr><th id="1439">1439</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1440">1440</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1441">1441</th><td>    }</td></tr>
<tr><th id="1442">1442</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci_pic</span>:</td></tr>
<tr><th id="1443">1443</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci_pic</span>: {</td></tr>
<tr><th id="1444">1444</th><td>      <em>unsigned</em> NewLdOpc = (Opcode == ARM::<span class='error' title="no member named &apos;tLDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci_pic</span>)</td></tr>
<tr><th id="1445">1445</th><td>        ? ARM::<span class='error' title="no member named &apos;tLDRpci&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci</span> : ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span>;</td></tr>
<tr><th id="1446">1446</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1447">1447</th><td>      <em>bool</em> DstIsDead = MI.getOperand(<var>0</var>).isDead();</td></tr>
<tr><th id="1448">1448</th><td>      MachineInstrBuilder MIB1 =</td></tr>
<tr><th id="1449">1449</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewLdOpc), DstReg)</td></tr>
<tr><th id="1450">1450</th><td>              .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1451">1451</th><td>              .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1452">1452</th><td>      MIB1.cloneMemRefs(MI);</td></tr>
<tr><th id="1453">1453</th><td>      MachineInstrBuilder MIB2 =</td></tr>
<tr><th id="1454">1454</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tPICADD&apos; in namespace &apos;llvm::ARM&apos;">tPICADD</span>))</td></tr>
<tr><th id="1455">1455</th><td>              .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))</td></tr>
<tr><th id="1456">1456</th><td>              .addReg(DstReg)</td></tr>
<tr><th id="1457">1457</th><td>              .add(MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1458">1458</th><td>      TransferImpOps(MI, MIB1, MIB2);</td></tr>
<tr><th id="1459">1459</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1460">1460</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1461">1461</th><td>    }</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_abs</span>:</td></tr>
<tr><th id="1464">1464</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel</span>:</td></tr>
<tr><th id="1465">1465</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel_ldr</span>:</td></tr>
<tr><th id="1466">1466</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_abs</span>:</td></tr>
<tr><th id="1467">1467</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_pcrel</span>: {</td></tr>
<tr><th id="1468">1468</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1469">1469</th><td>      <em>bool</em> DstIsDead = MI.getOperand(<var>0</var>).isDead();</td></tr>
<tr><th id="1470">1470</th><td>      <em>const</em> MachineOperand &amp;MO1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="1471">1471</th><td>      <em>auto</em> Flags = MO1.getTargetFlags();</td></tr>
<tr><th id="1472">1472</th><td>      <em>const</em> GlobalValue *GV = MO1.getGlobal();</td></tr>
<tr><th id="1473">1473</th><td>      <em>bool</em> IsARM =</td></tr>
<tr><th id="1474">1474</th><td>          Opcode != ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_pcrel</span> &amp;&amp; Opcode != ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_abs</span>;</td></tr>
<tr><th id="1475">1475</th><td>      <em>bool</em> IsPIC =</td></tr>
<tr><th id="1476">1476</th><td>          Opcode != ARM::<span class='error' title="no member named &apos;LDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_abs</span> &amp;&amp; Opcode != ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_abs</span>;</td></tr>
<tr><th id="1477">1477</th><td>      <em>unsigned</em> LDRLITOpc = IsARM ? ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span> : ARM::<span class='error' title="no member named &apos;tLDRpci&apos; in namespace &apos;llvm::ARM&apos;">tLDRpci</span>;</td></tr>
<tr><th id="1478">1478</th><td>      <em>unsigned</em> PICAddOpc =</td></tr>
<tr><th id="1479">1479</th><td>          IsARM</td></tr>
<tr><th id="1480">1480</th><td>              ? (Opcode == ARM::<span class='error' title="no member named &apos;LDRLIT_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">LDRLIT_ga_pcrel_ldr</span> ? ARM::<span class='error' title="no member named &apos;PICLDR&apos; in namespace &apos;llvm::ARM&apos;">PICLDR</span> : ARM::<span class='error' title="no member named &apos;PICADD&apos; in namespace &apos;llvm::ARM&apos;">PICADD</span>)</td></tr>
<tr><th id="1481">1481</th><td>              : ARM::<span class='error' title="no member named &apos;tPICADD&apos; in namespace &apos;llvm::ARM&apos;">tPICADD</span>;</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>      <i>// We need a new const-pool entry to load from.</i></td></tr>
<tr><th id="1484">1484</th><td>      MachineConstantPool *MCP = MBB.getParent()-&gt;getConstantPool();</td></tr>
<tr><th id="1485">1485</th><td>      <em>unsigned</em> ARMPCLabelIndex = <var>0</var>;</td></tr>
<tr><th id="1486">1486</th><td>      MachineConstantPoolValue *CPV;</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>      <b>if</b> (IsPIC) {</td></tr>
<tr><th id="1489">1489</th><td>        <em>unsigned</em> PCAdj = IsARM ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="1490">1490</th><td>        <em>auto</em> Modifier = (Flags &amp; ARMII::MO_GOT)</td></tr>
<tr><th id="1491">1491</th><td>                            ? ARMCP::GOT_PREL</td></tr>
<tr><th id="1492">1492</th><td>                            : ARMCP::no_modifier;</td></tr>
<tr><th id="1493">1493</th><td>        ARMPCLabelIndex = AFI-&gt;createPICLabelUId();</td></tr>
<tr><th id="1494">1494</th><td>        CPV = ARMConstantPoolConstant::Create(</td></tr>
<tr><th id="1495">1495</th><td>            GV, ARMPCLabelIndex, ARMCP::CPValue, PCAdj, Modifier,</td></tr>
<tr><th id="1496">1496</th><td>            <i>/*AddCurrentAddr*/</i> Modifier == ARMCP::GOT_PREL);</td></tr>
<tr><th id="1497">1497</th><td>      } <b>else</b></td></tr>
<tr><th id="1498">1498</th><td>        CPV = ARMConstantPoolConstant::Create(GV, ARMCP::no_modifier);</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td>      MachineInstrBuilder MIB =</td></tr>
<tr><th id="1501">1501</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(LDRLITOpc), DstReg)</td></tr>
<tr><th id="1502">1502</th><td>            .addConstantPoolIndex(MCP-&gt;getConstantPoolIndex(CPV, <var>4</var>));</td></tr>
<tr><th id="1503">1503</th><td>      <b>if</b> (IsARM)</td></tr>
<tr><th id="1504">1504</th><td>        MIB.addImm(<var>0</var>);</td></tr>
<tr><th id="1505">1505</th><td>      MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>      <b>if</b> (IsPIC) {</td></tr>
<tr><th id="1508">1508</th><td>        MachineInstrBuilder MIB =</td></tr>
<tr><th id="1509">1509</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(PICAddOpc))</td></tr>
<tr><th id="1510">1510</th><td>            .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))</td></tr>
<tr><th id="1511">1511</th><td>            .addReg(DstReg)</td></tr>
<tr><th id="1512">1512</th><td>            .addImm(ARMPCLabelIndex);</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>        <b>if</b> (IsARM)</td></tr>
<tr><th id="1515">1515</th><td>          MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1516">1516</th><td>      }</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1519">1519</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1520">1520</th><td>    }</td></tr>
<tr><th id="1521">1521</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel</span>:</td></tr>
<tr><th id="1522">1522</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel_ldr</span>:</td></tr>
<tr><th id="1523">1523</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOV_ga_pcrel</span>: {</td></tr>
<tr><th id="1524">1524</th><td>      <i>// Expand into movw + movw. Also "add pc" / ldr [pc] in PIC mode.</i></td></tr>
<tr><th id="1525">1525</th><td>      <em>unsigned</em> LabelId = AFI-&gt;createPICLabelUId();</td></tr>
<tr><th id="1526">1526</th><td>      <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1527">1527</th><td>      <em>bool</em> DstIsDead = MI.getOperand(<var>0</var>).isDead();</td></tr>
<tr><th id="1528">1528</th><td>      <em>const</em> MachineOperand &amp;MO1 = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="1529">1529</th><td>      <em>const</em> GlobalValue *GV = MO1.getGlobal();</td></tr>
<tr><th id="1530">1530</th><td>      <em>unsigned</em> TF = MO1.getTargetFlags();</td></tr>
<tr><th id="1531">1531</th><td>      <em>bool</em> isARM = Opcode != ARM::<span class='error' title="no member named &apos;t2MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOV_ga_pcrel</span>;</td></tr>
<tr><th id="1532">1532</th><td>      <em>unsigned</em> LO16Opc = isARM ? ARM::<span class='error' title="no member named &apos;MOVi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOVi16_ga_pcrel</span> : ARM::<span class='error' title="no member named &apos;t2MOVi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16_ga_pcrel</span>;</td></tr>
<tr><th id="1533">1533</th><td>      <em>unsigned</em> HI16Opc = isARM ? ARM::<span class='error' title="no member named &apos;MOVTi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOVTi16_ga_pcrel</span> :ARM::<span class='error' title="no member named &apos;t2MOVTi16_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOVTi16_ga_pcrel</span>;</td></tr>
<tr><th id="1534">1534</th><td>      <em>unsigned</em> LO16TF = TF | ARMII::MO_LO16;</td></tr>
<tr><th id="1535">1535</th><td>      <em>unsigned</em> HI16TF = TF | ARMII::MO_HI16;</td></tr>
<tr><th id="1536">1536</th><td>      <em>unsigned</em> PICAddOpc = isARM</td></tr>
<tr><th id="1537">1537</th><td>        ? (Opcode == ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel_ldr</span> ? ARM::<span class='error' title="no member named &apos;PICLDR&apos; in namespace &apos;llvm::ARM&apos;">PICLDR</span> : ARM::<span class='error' title="no member named &apos;PICADD&apos; in namespace &apos;llvm::ARM&apos;">PICADD</span>)</td></tr>
<tr><th id="1538">1538</th><td>        : ARM::<span class='error' title="no member named &apos;tPICADD&apos; in namespace &apos;llvm::ARM&apos;">tPICADD</span>;</td></tr>
<tr><th id="1539">1539</th><td>      MachineInstrBuilder MIB1 = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="1540">1540</th><td>                                         TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(LO16Opc), DstReg)</td></tr>
<tr><th id="1541">1541</th><td>        .addGlobalAddress(GV, MO1.getOffset(), TF | LO16TF)</td></tr>
<tr><th id="1542">1542</th><td>        .addImm(LabelId);</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>      BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(HI16Opc), DstReg)</td></tr>
<tr><th id="1545">1545</th><td>        .addReg(DstReg)</td></tr>
<tr><th id="1546">1546</th><td>        .addGlobalAddress(GV, MO1.getOffset(), TF | HI16TF)</td></tr>
<tr><th id="1547">1547</th><td>        .addImm(LabelId);</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>      MachineInstrBuilder MIB3 = BuildMI(MBB, MBBI, MI.getDebugLoc(),</td></tr>
<tr><th id="1550">1550</th><td>                                         TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(PICAddOpc))</td></tr>
<tr><th id="1551">1551</th><td>        .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))</td></tr>
<tr><th id="1552">1552</th><td>        .addReg(DstReg).addImm(LabelId);</td></tr>
<tr><th id="1553">1553</th><td>      <b>if</b> (isARM) {</td></tr>
<tr><th id="1554">1554</th><td>        MIB3.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="1555">1555</th><td>        <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel_ldr&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel_ldr</span>)</td></tr>
<tr><th id="1556">1556</th><td>          MIB3.cloneMemRefs(MI);</td></tr>
<tr><th id="1557">1557</th><td>      }</td></tr>
<tr><th id="1558">1558</th><td>      TransferImpOps(MI, MIB1, MIB3);</td></tr>
<tr><th id="1559">1559</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1560">1560</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1561">1561</th><td>    }</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVi32imm</span>:</td></tr>
<tr><th id="1564">1564</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;MOVCCi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi32imm</span>:</td></tr>
<tr><th id="1565">1565</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span>:</td></tr>
<tr><th id="1566">1566</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVCCi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCi32imm</span>:</td></tr>
<tr><th id="1567">1567</th><td>      ExpandMOV32BitImm(MBB, MBBI);</td></tr>
<tr><th id="1568">1568</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;SUBS_PC_LR&apos; in namespace &apos;llvm::ARM&apos;">SUBS_PC_LR</span>: {</td></tr>
<tr><th id="1571">1571</th><td>      MachineInstrBuilder MIB =</td></tr>
<tr><th id="1572">1572</th><td>          BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;SUBri&apos; in namespace &apos;llvm::ARM&apos;">SUBri</span>), ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>)</td></tr>
<tr><th id="1573">1573</th><td>              .addReg(ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)</td></tr>
<tr><th id="1574">1574</th><td>              .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1575">1575</th><td>              .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1576">1576</th><td>              .add(MI.getOperand(<var>2</var>))</td></tr>
<tr><th id="1577">1577</th><td>              .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Undef);</td></tr>
<tr><th id="1578">1578</th><td>      TransferImpOps(MI, MIB, MIB);</td></tr>
<tr><th id="1579">1579</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1580">1580</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1581">1581</th><td>    }</td></tr>
<tr><th id="1582">1582</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLDMQIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMQIA</span>: {</td></tr>
<tr><th id="1583">1583</th><td>      <em>unsigned</em> NewOpc = ARM::<span class='error' title="no member named &apos;VLDMDIA&apos; in namespace &apos;llvm::ARM&apos;">VLDMDIA</span>;</td></tr>
<tr><th id="1584">1584</th><td>      MachineInstrBuilder MIB =</td></tr>
<tr><th id="1585">1585</th><td>        BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1586">1586</th><td>      <em>unsigned</em> OpIdx = <var>0</var>;</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td>      <i>// Grab the Q register destination.</i></td></tr>
<tr><th id="1589">1589</th><td>      <em>bool</em> DstIsDead = MI.getOperand(OpIdx).isDead();</td></tr>
<tr><th id="1590">1590</th><td>      <em>unsigned</em> DstReg = MI.getOperand(OpIdx++).getReg();</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>      <i>// Copy the source register.</i></td></tr>
<tr><th id="1593">1593</th><td>      MIB.add(MI.getOperand(OpIdx++));</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td>      <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="1596">1596</th><td>      MIB.add(MI.getOperand(OpIdx++));</td></tr>
<tr><th id="1597">1597</th><td>      MIB.add(MI.getOperand(OpIdx++));</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>      <i>// Add the destination operands (D subregs).</i></td></tr>
<tr><th id="1600">1600</th><td>      <em>unsigned</em> D0 = TRI-&gt;getSubReg(DstReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>);</td></tr>
<tr><th id="1601">1601</th><td>      <em>unsigned</em> D1 = TRI-&gt;getSubReg(DstReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>);</td></tr>
<tr><th id="1602">1602</th><td>      MIB.addReg(D0, RegState::Define | getDeadRegState(DstIsDead))</td></tr>
<tr><th id="1603">1603</th><td>        .addReg(D1, RegState::Define | getDeadRegState(DstIsDead));</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>      <i>// Add an implicit def for the super-register.</i></td></tr>
<tr><th id="1606">1606</th><td>      MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));</td></tr>
<tr><th id="1607">1607</th><td>      TransferImpOps(MI, MIB, MIB);</td></tr>
<tr><th id="1608">1608</th><td>      MIB.cloneMemRefs(MI);</td></tr>
<tr><th id="1609">1609</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1610">1610</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1611">1611</th><td>    }</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VSTMQIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMQIA</span>: {</td></tr>
<tr><th id="1614">1614</th><td>      <em>unsigned</em> NewOpc = ARM::<span class='error' title="no member named &apos;VSTMDIA&apos; in namespace &apos;llvm::ARM&apos;">VSTMDIA</span>;</td></tr>
<tr><th id="1615">1615</th><td>      MachineInstrBuilder MIB =</td></tr>
<tr><th id="1616">1616</th><td>        BuildMI(MBB, MBBI, MI.getDebugLoc(), TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="1617">1617</th><td>      <em>unsigned</em> OpIdx = <var>0</var>;</td></tr>
<tr><th id="1618">1618</th><td></td></tr>
<tr><th id="1619">1619</th><td>      <i>// Grab the Q register source.</i></td></tr>
<tr><th id="1620">1620</th><td>      <em>bool</em> SrcIsKill = MI.getOperand(OpIdx).isKill();</td></tr>
<tr><th id="1621">1621</th><td>      <em>unsigned</em> SrcReg = MI.getOperand(OpIdx++).getReg();</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td>      <i>// Copy the destination register.</i></td></tr>
<tr><th id="1624">1624</th><td>      MachineOperand Dst(MI.getOperand(OpIdx++));</td></tr>
<tr><th id="1625">1625</th><td>      MIB.add(Dst);</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>      <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="1628">1628</th><td>      MIB.add(MI.getOperand(OpIdx++));</td></tr>
<tr><th id="1629">1629</th><td>      MIB.add(MI.getOperand(OpIdx++));</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td>      <i>// Add the source operands (D subregs).</i></td></tr>
<tr><th id="1632">1632</th><td>      <em>unsigned</em> D0 = TRI-&gt;getSubReg(SrcReg, ARM::<span class='error' title="no member named &apos;dsub_0&apos; in namespace &apos;llvm::ARM&apos;">dsub_0</span>);</td></tr>
<tr><th id="1633">1633</th><td>      <em>unsigned</em> D1 = TRI-&gt;getSubReg(SrcReg, ARM::<span class='error' title="no member named &apos;dsub_1&apos; in namespace &apos;llvm::ARM&apos;">dsub_1</span>);</td></tr>
<tr><th id="1634">1634</th><td>      MIB.addReg(D0, SrcIsKill ? RegState::Kill : <var>0</var>)</td></tr>
<tr><th id="1635">1635</th><td>         .addReg(D1, SrcIsKill ? RegState::Kill : <var>0</var>);</td></tr>
<tr><th id="1636">1636</th><td></td></tr>
<tr><th id="1637">1637</th><td>      <b>if</b> (SrcIsKill)      <i>// Add an implicit kill for the Q register.</i></td></tr>
<tr><th id="1638">1638</th><td>        MIB-&gt;addRegisterKilled(SrcReg, TRI, <b>true</b>);</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td>      TransferImpOps(MI, MIB, MIB);</td></tr>
<tr><th id="1641">1641</th><td>      MIB.cloneMemRefs(MI);</td></tr>
<tr><th id="1642">1642</th><td>      MI.eraseFromParent();</td></tr>
<tr><th id="1643">1643</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1644">1644</th><td>    }</td></tr>
<tr><th id="1645">1645</th><td></td></tr>
<tr><th id="1646">1646</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8Pseudo</span>:</td></tr>
<tr><th id="1647">1647</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16Pseudo</span>:</td></tr>
<tr><th id="1648">1648</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32Pseudo</span>:</td></tr>
<tr><th id="1649">1649</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_fixed</span>:</td></tr>
<tr><th id="1650">1650</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_fixed</span>:</td></tr>
<tr><th id="1651">1651</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_fixed</span>:</td></tr>
<tr><th id="1652">1652</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q8PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q8PseudoWB_register</span>:</td></tr>
<tr><th id="1653">1653</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q16PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q16PseudoWB_register</span>:</td></tr>
<tr><th id="1654">1654</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2q32PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD2q32PseudoWB_register</span>:</td></tr>
<tr><th id="1655">1655</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo</span>:</td></tr>
<tr><th id="1656">1656</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo</span>:</td></tr>
<tr><th id="1657">1657</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo</span>:</td></tr>
<tr><th id="1658">1658</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8TPseudo</span>:</td></tr>
<tr><th id="1659">1659</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16TPseudo</span>:</td></tr>
<tr><th id="1660">1660</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32TPseudo</span>:</td></tr>
<tr><th id="1661">1661</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudo</span>:</td></tr>
<tr><th id="1662">1662</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_fixed</span>:</td></tr>
<tr><th id="1663">1663</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64TPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64TPseudoWB_register</span>:</td></tr>
<tr><th id="1664">1664</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d8Pseudo_UPD</span>:</td></tr>
<tr><th id="1665">1665</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d16Pseudo_UPD</span>:</td></tr>
<tr><th id="1666">1666</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3d32Pseudo_UPD</span>:</td></tr>
<tr><th id="1667">1667</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8Pseudo_UPD</span>:</td></tr>
<tr><th id="1668">1668</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16Pseudo_UPD</span>:</td></tr>
<tr><th id="1669">1669</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32Pseudo_UPD</span>:</td></tr>
<tr><th id="1670">1670</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo</span>:</td></tr>
<tr><th id="1671">1671</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo</span>:</td></tr>
<tr><th id="1672">1672</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo</span>:</td></tr>
<tr><th id="1673">1673</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q8oddPseudo_UPD</span>:</td></tr>
<tr><th id="1674">1674</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q16oddPseudo_UPD</span>:</td></tr>
<tr><th id="1675">1675</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3q32oddPseudo_UPD</span>:</td></tr>
<tr><th id="1676">1676</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo</span>:</td></tr>
<tr><th id="1677">1677</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo</span>:</td></tr>
<tr><th id="1678">1678</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo</span>:</td></tr>
<tr><th id="1679">1679</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d8QPseudo</span>:</td></tr>
<tr><th id="1680">1680</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d16QPseudo</span>:</td></tr>
<tr><th id="1681">1681</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d32QPseudo</span>:</td></tr>
<tr><th id="1682">1682</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudo</span>:</td></tr>
<tr><th id="1683">1683</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_fixed</span>:</td></tr>
<tr><th id="1684">1684</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1d64QPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VLD1d64QPseudoWB_register</span>:</td></tr>
<tr><th id="1685">1685</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighQPseudo</span>:</td></tr>
<tr><th id="1686">1686</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1687">1687</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8HighTPseudo</span>:</td></tr>
<tr><th id="1688">1688</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q8LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q8LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1689">1689</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighQPseudo</span>:</td></tr>
<tr><th id="1690">1690</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1691">1691</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16HighTPseudo</span>:</td></tr>
<tr><th id="1692">1692</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q16LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q16LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1693">1693</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighQPseudo</span>:</td></tr>
<tr><th id="1694">1694</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1695">1695</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32HighTPseudo</span>:</td></tr>
<tr><th id="1696">1696</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q32LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q32LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1697">1697</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighQPseudo</span>:</td></tr>
<tr><th id="1698">1698</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1699">1699</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64HighTPseudo</span>:</td></tr>
<tr><th id="1700">1700</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1q64LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1q64LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1701">1701</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d8Pseudo_UPD</span>:</td></tr>
<tr><th id="1702">1702</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d16Pseudo_UPD</span>:</td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4d32Pseudo_UPD</span>:</td></tr>
<tr><th id="1704">1704</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8Pseudo_UPD</span>:</td></tr>
<tr><th id="1705">1705</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16Pseudo_UPD</span>:</td></tr>
<tr><th id="1706">1706</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32Pseudo_UPD</span>:</td></tr>
<tr><th id="1707">1707</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo</span>:</td></tr>
<tr><th id="1708">1708</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo</span>:</td></tr>
<tr><th id="1709">1709</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo</span>:</td></tr>
<tr><th id="1710">1710</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q8oddPseudo_UPD</span>:</td></tr>
<tr><th id="1711">1711</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q16oddPseudo_UPD</span>:</td></tr>
<tr><th id="1712">1712</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4q32oddPseudo_UPD</span>:</td></tr>
<tr><th id="1713">1713</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8Pseudo</span>:</td></tr>
<tr><th id="1714">1714</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16Pseudo</span>:</td></tr>
<tr><th id="1715">1715</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32Pseudo</span>:</td></tr>
<tr><th id="1716">1716</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1717">1717</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1718">1718</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1719">1719</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo</span>:</td></tr>
<tr><th id="1720">1720</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo</span>:</td></tr>
<tr><th id="1721">1721</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo</span>:</td></tr>
<tr><th id="1722">1722</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1723">1723</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1724">1724</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1725">1725</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8EvenPseudo</span>:</td></tr>
<tr><th id="1726">1726</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq8OddPseudo</span>:</td></tr>
<tr><th id="1727">1727</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16EvenPseudo</span>:</td></tr>
<tr><th id="1728">1728</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq16OddPseudo</span>:</td></tr>
<tr><th id="1729">1729</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32EvenPseudo</span>:</td></tr>
<tr><th id="1730">1730</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2DUPq32OddPseudo</span>:</td></tr>
<tr><th id="1731">1731</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8EvenPseudo</span>:</td></tr>
<tr><th id="1732">1732</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq8OddPseudo</span>:</td></tr>
<tr><th id="1733">1733</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16EvenPseudo</span>:</td></tr>
<tr><th id="1734">1734</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq16OddPseudo</span>:</td></tr>
<tr><th id="1735">1735</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32EvenPseudo</span>:</td></tr>
<tr><th id="1736">1736</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3DUPq32OddPseudo</span>:</td></tr>
<tr><th id="1737">1737</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq8EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8EvenPseudo</span>:</td></tr>
<tr><th id="1738">1738</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq8OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq8OddPseudo</span>:</td></tr>
<tr><th id="1739">1739</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq16EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16EvenPseudo</span>:</td></tr>
<tr><th id="1740">1740</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq16OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq16OddPseudo</span>:</td></tr>
<tr><th id="1741">1741</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq32EvenPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32EvenPseudo</span>:</td></tr>
<tr><th id="1742">1742</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4DUPq32OddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4DUPq32OddPseudo</span>:</td></tr>
<tr><th id="1743">1743</th><td>      ExpandVLD(MBBI);</td></tr>
<tr><th id="1744">1744</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q8Pseudo</span>:</td></tr>
<tr><th id="1747">1747</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q16Pseudo</span>:</td></tr>
<tr><th id="1748">1748</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2q32Pseudo</span>:</td></tr>
<tr><th id="1749">1749</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_fixed</span>:</td></tr>
<tr><th id="1750">1750</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_fixed</span>:</td></tr>
<tr><th id="1751">1751</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_fixed</span>:</td></tr>
<tr><th id="1752">1752</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q8PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q8PseudoWB_register</span>:</td></tr>
<tr><th id="1753">1753</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q16PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q16PseudoWB_register</span>:</td></tr>
<tr><th id="1754">1754</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2q32PseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST2q32PseudoWB_register</span>:</td></tr>
<tr><th id="1755">1755</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d8Pseudo</span>:</td></tr>
<tr><th id="1756">1756</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d16Pseudo</span>:</td></tr>
<tr><th id="1757">1757</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3d32Pseudo</span>:</td></tr>
<tr><th id="1758">1758</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d8TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d8TPseudo</span>:</td></tr>
<tr><th id="1759">1759</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d16TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d16TPseudo</span>:</td></tr>
<tr><th id="1760">1760</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d32TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d32TPseudo</span>:</td></tr>
<tr><th id="1761">1761</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64TPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudo</span>:</td></tr>
<tr><th id="1762">1762</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d8Pseudo_UPD</span>:</td></tr>
<tr><th id="1763">1763</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d16Pseudo_UPD</span>:</td></tr>
<tr><th id="1764">1764</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3d32Pseudo_UPD</span>:</td></tr>
<tr><th id="1765">1765</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_fixed</span>:</td></tr>
<tr><th id="1766">1766</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64TPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64TPseudoWB_register</span>:</td></tr>
<tr><th id="1767">1767</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8Pseudo_UPD</span>:</td></tr>
<tr><th id="1768">1768</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16Pseudo_UPD</span>:</td></tr>
<tr><th id="1769">1769</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32Pseudo_UPD</span>:</td></tr>
<tr><th id="1770">1770</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q8oddPseudo</span>:</td></tr>
<tr><th id="1771">1771</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q16oddPseudo</span>:</td></tr>
<tr><th id="1772">1772</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3q32oddPseudo</span>:</td></tr>
<tr><th id="1773">1773</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q8oddPseudo_UPD</span>:</td></tr>
<tr><th id="1774">1774</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q16oddPseudo_UPD</span>:</td></tr>
<tr><th id="1775">1775</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3q32oddPseudo_UPD</span>:</td></tr>
<tr><th id="1776">1776</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4d8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d8Pseudo</span>:</td></tr>
<tr><th id="1777">1777</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4d16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d16Pseudo</span>:</td></tr>
<tr><th id="1778">1778</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4d32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4d32Pseudo</span>:</td></tr>
<tr><th id="1779">1779</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d8QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d8QPseudo</span>:</td></tr>
<tr><th id="1780">1780</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d16QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d16QPseudo</span>:</td></tr>
<tr><th id="1781">1781</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d32QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d32QPseudo</span>:</td></tr>
<tr><th id="1782">1782</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64QPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudo</span>:</td></tr>
<tr><th id="1783">1783</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4d8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d8Pseudo_UPD</span>:</td></tr>
<tr><th id="1784">1784</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4d16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d16Pseudo_UPD</span>:</td></tr>
<tr><th id="1785">1785</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4d32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4d32Pseudo_UPD</span>:</td></tr>
<tr><th id="1786">1786</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_fixed&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_fixed</span>:</td></tr>
<tr><th id="1787">1787</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1d64QPseudoWB_register&apos; in namespace &apos;llvm::ARM&apos;">VST1d64QPseudoWB_register</span>:</td></tr>
<tr><th id="1788">1788</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q8HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q8HighQPseudo</span>:</td></tr>
<tr><th id="1789">1789</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q8LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q8LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1790">1790</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q8HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q8HighTPseudo</span>:</td></tr>
<tr><th id="1791">1791</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q8LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q8LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1792">1792</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q16HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q16HighQPseudo</span>:</td></tr>
<tr><th id="1793">1793</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q16LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q16LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1794">1794</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q16HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q16HighTPseudo</span>:</td></tr>
<tr><th id="1795">1795</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q16LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q16LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1796">1796</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q32HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q32HighQPseudo</span>:</td></tr>
<tr><th id="1797">1797</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q32LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q32LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1798">1798</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q32HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q32HighTPseudo</span>:</td></tr>
<tr><th id="1799">1799</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q32LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q32LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1800">1800</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q64HighQPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q64HighQPseudo</span>:</td></tr>
<tr><th id="1801">1801</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q64LowQPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q64LowQPseudo_UPD</span>:</td></tr>
<tr><th id="1802">1802</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q64HighTPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1q64HighTPseudo</span>:</td></tr>
<tr><th id="1803">1803</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1q64LowTPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1q64LowTPseudo_UPD</span>:</td></tr>
<tr><th id="1804">1804</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8Pseudo_UPD</span>:</td></tr>
<tr><th id="1805">1805</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16Pseudo_UPD</span>:</td></tr>
<tr><th id="1806">1806</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32Pseudo_UPD</span>:</td></tr>
<tr><th id="1807">1807</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q8oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q8oddPseudo</span>:</td></tr>
<tr><th id="1808">1808</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q16oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q16oddPseudo</span>:</td></tr>
<tr><th id="1809">1809</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q32oddPseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4q32oddPseudo</span>:</td></tr>
<tr><th id="1810">1810</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q8oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q8oddPseudo_UPD</span>:</td></tr>
<tr><th id="1811">1811</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q16oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q16oddPseudo_UPD</span>:</td></tr>
<tr><th id="1812">1812</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4q32oddPseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4q32oddPseudo_UPD</span>:</td></tr>
<tr><th id="1813">1813</th><td>      ExpandVST(MBBI);</td></tr>
<tr><th id="1814">1814</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1815">1815</th><td></td></tr>
<tr><th id="1816">1816</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq8Pseudo</span>:</td></tr>
<tr><th id="1817">1817</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq16Pseudo</span>:</td></tr>
<tr><th id="1818">1818</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq32Pseudo</span>:</td></tr>
<tr><th id="1819">1819</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq8Pseudo_UPD</span>:</td></tr>
<tr><th id="1820">1820</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1821">1821</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD1LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD1LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1822">1822</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo</span>:</td></tr>
<tr><th id="1823">1823</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo</span>:</td></tr>
<tr><th id="1824">1824</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo</span>:</td></tr>
<tr><th id="1825">1825</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo</span>:</td></tr>
<tr><th id="1826">1826</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo</span>:</td></tr>
<tr><th id="1827">1827</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1828">1828</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1829">1829</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1830">1830</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1831">1831</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD2LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD2LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1832">1832</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8Pseudo</span>:</td></tr>
<tr><th id="1833">1833</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16Pseudo</span>:</td></tr>
<tr><th id="1834">1834</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32Pseudo</span>:</td></tr>
<tr><th id="1835">1835</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16Pseudo</span>:</td></tr>
<tr><th id="1836">1836</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32Pseudo</span>:</td></tr>
<tr><th id="1837">1837</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1838">1838</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1839">1839</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1840">1840</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1841">1841</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD3LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD3LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1842">1842</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo</span>:</td></tr>
<tr><th id="1843">1843</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo</span>:</td></tr>
<tr><th id="1844">1844</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo</span>:</td></tr>
<tr><th id="1845">1845</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo</span>:</td></tr>
<tr><th id="1846">1846</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo</span>:</td></tr>
<tr><th id="1847">1847</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1848">1848</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1849">1849</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1850">1850</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1851">1851</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VLD4LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VLD4LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1852">1852</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1LNq8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq8Pseudo</span>:</td></tr>
<tr><th id="1853">1853</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq16Pseudo</span>:</td></tr>
<tr><th id="1854">1854</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq32Pseudo</span>:</td></tr>
<tr><th id="1855">1855</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1LNq8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq8Pseudo_UPD</span>:</td></tr>
<tr><th id="1856">1856</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1857">1857</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST1LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST1LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1858">1858</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8Pseudo</span>:</td></tr>
<tr><th id="1859">1859</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16Pseudo</span>:</td></tr>
<tr><th id="1860">1860</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32Pseudo</span>:</td></tr>
<tr><th id="1861">1861</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16Pseudo</span>:</td></tr>
<tr><th id="1862">1862</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32Pseudo</span>:</td></tr>
<tr><th id="1863">1863</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1864">1864</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1865">1865</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1866">1866</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1867">1867</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST2LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST2LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1868">1868</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8Pseudo</span>:</td></tr>
<tr><th id="1869">1869</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16Pseudo</span>:</td></tr>
<tr><th id="1870">1870</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32Pseudo</span>:</td></tr>
<tr><th id="1871">1871</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16Pseudo</span>:</td></tr>
<tr><th id="1872">1872</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32Pseudo</span>:</td></tr>
<tr><th id="1873">1873</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1874">1874</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1875">1875</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1876">1876</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1877">1877</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST3LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST3LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1878">1878</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNd8Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8Pseudo</span>:</td></tr>
<tr><th id="1879">1879</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNd16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16Pseudo</span>:</td></tr>
<tr><th id="1880">1880</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNd32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32Pseudo</span>:</td></tr>
<tr><th id="1881">1881</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNq16Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16Pseudo</span>:</td></tr>
<tr><th id="1882">1882</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNq32Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32Pseudo</span>:</td></tr>
<tr><th id="1883">1883</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNd8Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd8Pseudo_UPD</span>:</td></tr>
<tr><th id="1884">1884</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNd16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd16Pseudo_UPD</span>:</td></tr>
<tr><th id="1885">1885</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNd32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNd32Pseudo_UPD</span>:</td></tr>
<tr><th id="1886">1886</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNq16Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq16Pseudo_UPD</span>:</td></tr>
<tr><th id="1887">1887</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VST4LNq32Pseudo_UPD&apos; in namespace &apos;llvm::ARM&apos;">VST4LNq32Pseudo_UPD</span>:</td></tr>
<tr><th id="1888">1888</th><td>      ExpandLaneOp(MBBI);</td></tr>
<tr><th id="1889">1889</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VTBL3Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VTBL3Pseudo</span>: ExpandVTBL(MBBI, ARM::<span class='error' title="no member named &apos;VTBL3&apos; in namespace &apos;llvm::ARM&apos;">VTBL3</span>, <b>false</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1892">1892</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VTBL4Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VTBL4Pseudo</span>: ExpandVTBL(MBBI, ARM::<span class='error' title="no member named &apos;VTBL4&apos; in namespace &apos;llvm::ARM&apos;">VTBL4</span>, <b>false</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1893">1893</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VTBX3Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VTBX3Pseudo</span>: ExpandVTBL(MBBI, ARM::<span class='error' title="no member named &apos;VTBX3&apos; in namespace &apos;llvm::ARM&apos;">VTBX3</span>, <b>true</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1894">1894</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;VTBX4Pseudo&apos; in namespace &apos;llvm::ARM&apos;">VTBX4Pseudo</span>: ExpandVTBL(MBBI, ARM::<span class='error' title="no member named &apos;VTBX4&apos; in namespace &apos;llvm::ARM&apos;">VTBX4</span>, <b>true</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;CMP_SWAP_8&apos; in namespace &apos;llvm::ARM&apos;">CMP_SWAP_8</span>:</td></tr>
<tr><th id="1897">1897</th><td>      <b>if</b> (STI-&gt;isThumb())</td></tr>
<tr><th id="1898">1898</th><td>        <b>return</b> ExpandCMP_SWAP(MBB, MBBI, ARM::<span class='error' title="no member named &apos;t2LDREXB&apos; in namespace &apos;llvm::ARM&apos;">t2LDREXB</span>, ARM::<span class='error' title="no member named &apos;t2STREXB&apos; in namespace &apos;llvm::ARM&apos;">t2STREXB</span>,</td></tr>
<tr><th id="1899">1899</th><td>                              ARM::<span class='error' title="no member named &apos;tUXTB&apos; in namespace &apos;llvm::ARM&apos;">tUXTB</span>, NextMBBI);</td></tr>
<tr><th id="1900">1900</th><td>      <b>else</b></td></tr>
<tr><th id="1901">1901</th><td>        <b>return</b> ExpandCMP_SWAP(MBB, MBBI, ARM::<span class='error' title="no member named &apos;LDREXB&apos; in namespace &apos;llvm::ARM&apos;">LDREXB</span>, ARM::<span class='error' title="no member named &apos;STREXB&apos; in namespace &apos;llvm::ARM&apos;">STREXB</span>,</td></tr>
<tr><th id="1902">1902</th><td>                              ARM::<span class='error' title="no member named &apos;UXTB&apos; in namespace &apos;llvm::ARM&apos;">UXTB</span>, NextMBBI);</td></tr>
<tr><th id="1903">1903</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;CMP_SWAP_16&apos; in namespace &apos;llvm::ARM&apos;">CMP_SWAP_16</span>:</td></tr>
<tr><th id="1904">1904</th><td>      <b>if</b> (STI-&gt;isThumb())</td></tr>
<tr><th id="1905">1905</th><td>        <b>return</b> ExpandCMP_SWAP(MBB, MBBI, ARM::<span class='error' title="no member named &apos;t2LDREXH&apos; in namespace &apos;llvm::ARM&apos;">t2LDREXH</span>, ARM::<span class='error' title="no member named &apos;t2STREXH&apos; in namespace &apos;llvm::ARM&apos;">t2STREXH</span>,</td></tr>
<tr><th id="1906">1906</th><td>                              ARM::<span class='error' title="no member named &apos;tUXTH&apos; in namespace &apos;llvm::ARM&apos;">tUXTH</span>, NextMBBI);</td></tr>
<tr><th id="1907">1907</th><td>      <b>else</b></td></tr>
<tr><th id="1908">1908</th><td>        <b>return</b> ExpandCMP_SWAP(MBB, MBBI, ARM::<span class='error' title="no member named &apos;LDREXH&apos; in namespace &apos;llvm::ARM&apos;">LDREXH</span>, ARM::<span class='error' title="no member named &apos;STREXH&apos; in namespace &apos;llvm::ARM&apos;">STREXH</span>,</td></tr>
<tr><th id="1909">1909</th><td>                              ARM::<span class='error' title="no member named &apos;UXTH&apos; in namespace &apos;llvm::ARM&apos;">UXTH</span>, NextMBBI);</td></tr>
<tr><th id="1910">1910</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;CMP_SWAP_32&apos; in namespace &apos;llvm::ARM&apos;">CMP_SWAP_32</span>:</td></tr>
<tr><th id="1911">1911</th><td>      <b>if</b> (STI-&gt;isThumb())</td></tr>
<tr><th id="1912">1912</th><td>        <b>return</b> ExpandCMP_SWAP(MBB, MBBI, ARM::<span class='error' title="no member named &apos;t2LDREX&apos; in namespace &apos;llvm::ARM&apos;">t2LDREX</span>, ARM::<span class='error' title="no member named &apos;t2STREX&apos; in namespace &apos;llvm::ARM&apos;">t2STREX</span>, <var>0</var>,</td></tr>
<tr><th id="1913">1913</th><td>                              NextMBBI);</td></tr>
<tr><th id="1914">1914</th><td>      <b>else</b></td></tr>
<tr><th id="1915">1915</th><td>        <b>return</b> ExpandCMP_SWAP(MBB, MBBI, ARM::<span class='error' title="no member named &apos;LDREX&apos; in namespace &apos;llvm::ARM&apos;">LDREX</span>, ARM::<span class='error' title="no member named &apos;STREX&apos; in namespace &apos;llvm::ARM&apos;">STREX</span>, <var>0</var>, NextMBBI);</td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td>    <b>case</b> ARM::<span class='error' title="no member named &apos;CMP_SWAP_64&apos; in namespace &apos;llvm::ARM&apos;">CMP_SWAP_64</span>:</td></tr>
<tr><th id="1918">1918</th><td>      <b>return</b> ExpandCMP_SWAP_64(MBB, MBBI, NextMBBI);</td></tr>
<tr><th id="1919">1919</th><td>  }</td></tr>
<tr><th id="1920">1920</th><td>}</td></tr>
<tr><th id="1921">1921</th><td></td></tr>
<tr><th id="1922">1922</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMBB' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE">ExpandMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="208MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="208MBB">MBB</dfn>) {</td></tr>
<tr><th id="1923">1923</th><td>  <em>bool</em> <dfn class="local col9 decl" id="209Modified" title='Modified' data-type='bool' data-ref="209Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="210MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="210MBBI">MBBI</dfn> = <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col1 decl" id="211E" title='E' data-type='MachineBasicBlock::iterator' data-ref="211E">E</dfn> = <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1926">1926</th><td>  <b>while</b> (<a class="local col0 ref" href="#210MBBI" title='MBBI' data-ref="210MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#211E" title='E' data-ref="211E">E</a>) {</td></tr>
<tr><th id="1927">1927</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="212NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator' data-ref="212NMBBI">NMBBI</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210MBBI" title='MBBI' data-ref="210MBBI">MBBI</a>);</td></tr>
<tr><th id="1928">1928</th><td>    <a class="local col9 ref" href="#209Modified" title='Modified' data-ref="209Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandMI' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#210MBBI" title='MBBI' data-ref="210MBBI">MBBI</a>, <span class='refarg'><a class="local col2 ref" href="#212NMBBI" title='NMBBI' data-ref="212NMBBI">NMBBI</a></span>);</td></tr>
<tr><th id="1929">1929</th><td>    <a class="local col0 ref" href="#210MBBI" title='MBBI' data-ref="210MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#212NMBBI" title='NMBBI' data-ref="212NMBBI">NMBBI</a>;</td></tr>
<tr><th id="1930">1930</th><td>  }</td></tr>
<tr><th id="1931">1931</th><td></td></tr>
<tr><th id="1932">1932</th><td>  <b>return</b> <a class="local col9 ref" href="#209Modified" title='Modified' data-ref="209Modified">Modified</a>;</td></tr>
<tr><th id="1933">1933</th><td>}</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
<tr><th id="1935">1935</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="213MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="213MF">MF</dfn>) {</td></tr>
<tr><th id="1936">1936</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='w' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI">STI</a> = &amp;<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::ARMSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="1937">1937</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='w' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1938">1938</th><td>  TRI <span class='error' title="assigning to &apos;const llvm::TargetRegisterInfo *&apos; from incompatible type &apos;const llvm::ARMBaseRegisterInfo *&apos;">=</span> STI-&gt;getRegisterInfo();</td></tr>
<tr><th id="1939">1939</th><td>  <a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='w' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI">AFI</a> = <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;********** ARM EXPAND PSEUDO INSTRUCTIONS **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** ARM EXPAND PSEUDO INSTRUCTIONS **********\n"</q></td></tr>
<tr><th id="1942">1942</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td>  <em>bool</em> <dfn class="local col4 decl" id="214Modified" title='Modified' data-type='bool' data-ref="214Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1945">1945</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="215MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="215MBB">MBB</dfn> : <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>)</td></tr>
<tr><th id="1946">1946</th><td>    <a class="local col4 ref" href="#214Modified" title='Modified' data-ref="214Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMBB' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE">ExpandMBB</a>(<span class='refarg'><a class="local col5 ref" href="#215MBB" title='MBB' data-ref="215MBB">MBB</a></span>);</td></tr>
<tr><th id="1947">1947</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyARMPseudo" title='VerifyARMPseudo' data-use='m' data-ref="VerifyARMPseudo">VerifyARMPseudo</a>)</td></tr>
<tr><th id="1948">1948</th><td>    <a class="local col3 ref" href="#213MF" title='MF' data-ref="213MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After expanding ARM pseudo instructions."</q>);</td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;arm-pseudo&quot;)) { dbgs() &lt;&lt; &quot;***************************************************\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***************************************************\n"</q>);</td></tr>
<tr><th id="1951">1951</th><td>  <b>return</b> <a class="local col4 ref" href="#214Modified" title='Modified' data-ref="214Modified">Modified</a>;</td></tr>
<tr><th id="1952">1952</th><td>}</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td><i class="doc">/// createARMExpandPseudoPass - returns an instance of the pseudo instruction</i></td></tr>
<tr><th id="1955">1955</th><td><i class="doc">/// expansion pass.</i></td></tr>
<tr><th id="1956">1956</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createARMExpandPseudoPassEv" title='llvm::createARMExpandPseudoPass' data-ref="_ZN4llvm25createARMExpandPseudoPassEv">createARMExpandPseudoPass</dfn>() {</td></tr>
<tr><th id="1957">1957</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo">ARMExpandPseudo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev" title='(anonymous namespace)::ARMExpandPseudo::ARMExpandPseudo' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev">(</a>);</td></tr>
<tr><th id="1958">1958</th><td>}</td></tr>
<tr><th id="1959">1959</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
