vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_1/sim/design_1_rst_ps7_0_50M_1.vhd" \
"../../../bd/design_1/ipshared/67da/hdl/sonar_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/67da/hdl/sonar_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_sonar_0_0/sim/design_1_sonar_0_0.vhd" \
"../../../bd/design_1/ip/design_1_vio_0_1/sim/design_1_vio_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
