#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 22 13:46:00 2020
# Process ID: 17964
# Current directory: C:/Users/HP/SpoC_15_11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18136 C:\Users\HP\SpoC_15_11\SpoC_15_11.xpr
# Log file: C:/Users/HP/SpoC_15_11/vivado.log
# Journal file: C:/Users/HP/SpoC_15_11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/SpoC_15_11/SpoC_15_11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 869.383 ; gain = 133.402
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 923.738 ; gain = 37.457
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #9 Key ID #5 Word #1 at 3215000 ps FAILS T_T --------
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: CA3483A6 Actual: 729EF083
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3235 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run all
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #9 Key ID #5 Word #1 at 3215000 ps FAILS T_T --------
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: CA3483A6 Actual: 729EF083
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3235 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run all
run all
run all
run all
open_project C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SpoC_Enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SpoC_Enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpoC_Enc
INFO: [VRFC 10-311] analyzing module Proc_tag
INFO: [VRFC 10-311] analyzing module Proc_pt
INFO: [VRFC 10-311] analyzing module Proc_AD
INFO: [VRFC 10-311] analyzing module ModifyPT
INFO: [VRFC 10-311] analyzing module ModifyAD
INFO: [VRFC 10-311] analyzing module Initialisation
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-311] analyzing module Step_function
INFO: [VRFC 10-311] analyzing module SSb
INFO: [VRFC 10-311] analyzing module SSb_once
INFO: [VRFC 10-311] analyzing module ASc
INFO: [VRFC 10-311] analyzing module MSb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd1d6f94ced7486289565083363dd36e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SpoC_Enc_behav xil_defaultlib.SpoC_Enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:108]
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:120]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:67]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:69]
WARNING: [VRFC 10-597] element index 127 into Ciphertext is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:93]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SpoC_Enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SpoC_Enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpoC_Enc
INFO: [VRFC 10-311] analyzing module Proc_tag
INFO: [VRFC 10-311] analyzing module Proc_pt
INFO: [VRFC 10-311] analyzing module Proc_AD
INFO: [VRFC 10-311] analyzing module ModifyPT
INFO: [VRFC 10-311] analyzing module ModifyAD
INFO: [VRFC 10-311] analyzing module Initialisation
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-311] analyzing module Step_function
INFO: [VRFC 10-311] analyzing module SSb
INFO: [VRFC 10-311] analyzing module SSb_once
INFO: [VRFC 10-311] analyzing module ASc
INFO: [VRFC 10-311] analyzing module MSb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd1d6f94ced7486289565083363dd36e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SpoC_Enc_behav xil_defaultlib.SpoC_Enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:108]
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:120]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:67]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Initialisation
Compiling module xil_defaultlib.SSb_once
Compiling module xil_defaultlib.SSb_default
Compiling module xil_defaultlib.ASc
Compiling module xil_defaultlib.MSb
Compiling module xil_defaultlib.Step_function
Compiling module xil_defaultlib.Pi_default
Compiling module xil_defaultlib.ModifyAD
Compiling module xil_defaultlib.Proc_AD_default
Compiling module xil_defaultlib.Proc_pt_default
Compiling module xil_defaultlib.Proc_tag
Compiling module xil_defaultlib.SpoC_Enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot SpoC_Enc_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim/xsim.dir/SpoC_Enc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 13:59:26 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 988.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SpoC_Enc_behav -key {Behavioral:sim_1:Functional:SpoC_Enc} -tclbatch {SpoC_Enc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SpoC_Enc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SpoC_Enc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 997.055 ; gain = 8.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SpoC_Enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SpoC_Enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpoC_Enc
INFO: [VRFC 10-311] analyzing module Proc_tag
INFO: [VRFC 10-311] analyzing module Proc_pt
INFO: [VRFC 10-311] analyzing module Proc_AD
INFO: [VRFC 10-311] analyzing module ModifyPT
INFO: [VRFC 10-311] analyzing module ModifyAD
INFO: [VRFC 10-311] analyzing module Initialisation
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-311] analyzing module Step_function
INFO: [VRFC 10-311] analyzing module SSb
INFO: [VRFC 10-311] analyzing module SSb_once
INFO: [VRFC 10-311] analyzing module ASc
INFO: [VRFC 10-311] analyzing module MSb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd1d6f94ced7486289565083363dd36e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SpoC_Enc_behav xil_defaultlib.SpoC_Enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:108]
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:120]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:67]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Initialisation
Compiling module xil_defaultlib.SSb_once
Compiling module xil_defaultlib.SSb_default
Compiling module xil_defaultlib.ASc
Compiling module xil_defaultlib.MSb
Compiling module xil_defaultlib.Step_function
Compiling module xil_defaultlib.Pi_default
Compiling module xil_defaultlib.ModifyAD
Compiling module xil_defaultlib.Proc_AD_default
Compiling module xil_defaultlib.Proc_pt
Compiling module xil_defaultlib.Proc_tag
Compiling module xil_defaultlib.SpoC_Enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot SpoC_Enc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SpoC_Enc_behav -key {Behavioral:sim_1:Functional:SpoC_Enc} -tclbatch {SpoC_Enc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SpoC_Enc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SpoC_Enc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_project SpoC_15_11
current_sim simulation_1
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/state}} 
current_project SpoC_128_16_11
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SpoC_Enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SpoC_Enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpoC_Enc
INFO: [VRFC 10-311] analyzing module Proc_tag
INFO: [VRFC 10-311] analyzing module Proc_pt
INFO: [VRFC 10-311] analyzing module Proc_AD
INFO: [VRFC 10-311] analyzing module ModifyPT
INFO: [VRFC 10-311] analyzing module ModifyAD
INFO: [VRFC 10-311] analyzing module Initialisation
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-311] analyzing module Step_function
INFO: [VRFC 10-311] analyzing module SSb
INFO: [VRFC 10-311] analyzing module SSb_once
INFO: [VRFC 10-311] analyzing module ASc
INFO: [VRFC 10-311] analyzing module MSb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd1d6f94ced7486289565083363dd36e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SpoC_Enc_behav xil_defaultlib.SpoC_Enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:120]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:67]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Initialisation
Compiling module xil_defaultlib.SSb_once
Compiling module xil_defaultlib.SSb_default
Compiling module xil_defaultlib.ASc
Compiling module xil_defaultlib.MSb
Compiling module xil_defaultlib.Step_function
Compiling module xil_defaultlib.Pi_default
Compiling module xil_defaultlib.ModifyAD
Compiling module xil_defaultlib.Proc_AD
Compiling module xil_defaultlib.Proc_pt
Compiling module xil_defaultlib.Proc_tag
Compiling module xil_defaultlib.SpoC_Enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot SpoC_Enc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SpoC_Enc_behav -key {Behavioral:sim_1:Functional:SpoC_Enc} -tclbatch {SpoC_Enc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SpoC_Enc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SpoC_Enc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SpoC_Enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SpoC_Enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpoC_Enc
INFO: [VRFC 10-311] analyzing module Proc_tag
INFO: [VRFC 10-311] analyzing module Proc_pt
INFO: [VRFC 10-311] analyzing module Proc_AD
INFO: [VRFC 10-311] analyzing module ModifyPT
INFO: [VRFC 10-311] analyzing module ModifyAD
INFO: [VRFC 10-311] analyzing module Initialisation
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-311] analyzing module Step_function
INFO: [VRFC 10-311] analyzing module SSb
INFO: [VRFC 10-311] analyzing module SSb_once
INFO: [VRFC 10-311] analyzing module ASc
INFO: [VRFC 10-311] analyzing module MSb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd1d6f94ced7486289565083363dd36e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SpoC_Enc_behav xil_defaultlib.SpoC_Enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 127 into AD is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:120]
WARNING: [VRFC 10-597] element index 127 into Message is out of bounds [C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.srcs/sources_1/new/SpoC_Enc.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Initialisation
Compiling module xil_defaultlib.SSb_once
Compiling module xil_defaultlib.SSb_default
Compiling module xil_defaultlib.ASc
Compiling module xil_defaultlib.MSb
Compiling module xil_defaultlib.Step_function
Compiling module xil_defaultlib.Pi_default
Compiling module xil_defaultlib.ModifyAD
Compiling module xil_defaultlib.Proc_AD
Compiling module xil_defaultlib.Proc_pt
Compiling module xil_defaultlib.Proc_tag
Compiling module xil_defaultlib.SpoC_Enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot SpoC_Enc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_128_16_11/SpoC_128_16_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SpoC_Enc_behav -key {Behavioral:sim_1:Functional:SpoC_Enc} -tclbatch {SpoC_Enc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SpoC_Enc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SpoC_Enc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1018.246 ; gain = 0.000
current_project SpoC_15_11
current_project SpoC_128_16_11
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/SpoC_Enc/e2/State}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_project SpoC_15_11
current_project SpoC_128_16_11
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/SpoC_Enc/e2/a2/Sout}} {{/SpoC_Enc/e2/a2/S1}} 
current_project SpoC_15_11
current_sim simulation_1
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/ctrl_word}} 
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/ctrl_code}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #9 Key ID #5 Word #1 at 3215000 ps FAILS T_T --------
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: CA3483A6 Actual: 729EF083
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3235 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/bdi_partial_reg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #9 Key ID #5 Word #1 at 3215000 ps FAILS T_T --------
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: CA3483A6 Actual: 729EF083
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3235 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/ctrl_inst/bdi_size}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #9 Key ID #5 Word #1 at 3215000 ps FAILS T_T --------
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: CA3483A6 Actual: 729EF083
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3235 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/ctrl_inst/store_bdi_partial}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #9 Key ID #5 Word #1 at 3215000 ps FAILS T_T --------
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: CA3483A6 Actual: 729EF083
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3235 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
current_project SpoC_128_16_11
current_sim simulation_5
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ps
current_project SpoC_15_11
current_sim simulation_1
current_wave_config {LWC_TB_behav.wcfg}
LWC_TB_behav.wcfg
add_wave {{/LWC_TB/uut/Inst_Cipher/data_path_inst/cum_size}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #9 Key ID #5 Word #1 at 3215000 ps FAILS T_T --------
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: CA3483A6 Actual: 729EF083
Time: 3215 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3235 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
save_wave_config {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/CryptoCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CryptoCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/SliSCP_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLiSCP_step
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/After 19-5-2020/spoc/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/After 19-5-2020/spoc/Controller.v" Line 3. Module Controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.nist_lwapi_pkg
Compiling package xil_defaultlib.design_pkg
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=8)...]
Compiling architecture behavioral of entity xil_defaultlib.KEY_PISO [key_piso_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_PISO [data_piso_default]
Compiling architecture stepdowncountld of entity xil_defaultlib.StepDownCountLd [\StepDownCountLd(n=16,step=4)\]
Compiling architecture preprocessor of entity xil_defaultlib.PreProcessor [preprocessor_default]
Compiling module xil_defaultlib.d_ff(WIDTH=3)
Compiling module xil_defaultlib.d_ff(WIDTH=64)
Compiling module xil_defaultlib.d_ff(WIDTH=8)
Compiling module xil_defaultlib.SB
Compiling module xil_defaultlib.SLiSCP_step
Compiling module xil_defaultlib.d_ff(WIDTH=5)
Compiling module xil_defaultlib.d_ff(WIDTH=128)
Compiling module xil_defaultlib.d_ff(WIDTH=256)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.CryptoCore
Compiling architecture behavioral of entity xil_defaultlib.DATA_SIPO [data_sipo_default]
Compiling architecture postprocessor of entity xil_defaultlib.PostProcessor [postprocessor_default]
Compiling architecture structure of entity xil_defaultlib.fwft_fifo [\fwft_fifo(g_w=32,g_log2depth=2)...]
Compiling architecture structure of entity xil_defaultlib.LWC [lwc_default]
Compiling architecture behavior of entity xil_defaultlib.lwc_tb
Built simulation snapshot LWC_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim/xsim.dir/LWC_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 15:43:41 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.508 ; gain = 0.000
run all
Error: ---------Started verifying message number 10 at 4735000 ps
Time: 4735 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.508 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Started verifying message number 10 at 4735000 ps
Time: 4735 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.508 ; gain = 0.000
current_project SpoC_128_16_11
current_sim simulation_5
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/SpoC_Enc/e3/S_last}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ps
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/SpoC_Enc/e3/a2/\genblk1[0].SH /Sout}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ps
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/SpoC_Enc/e3/a2/\genblk1[17].SH /Sout}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ps
current_project SpoC_15_11
current_sim simulation_6
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1031.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 11 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #39 Msg ID #11 Key ID #6 Word #1 at 205000 ps FAILS T_T --------
Time: 205 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 52000007 Actual: 43000008
Time: 205 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 225 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 11 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 11 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Data line #40 Msg ID #11 Key ID #6 Word #1 at 3225000 ps FAILS T_T --------
Time: 3225 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: Expected: 30F5100B Actual: F0BF0EA7
Time: 3225 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: FAIL (1): SIMULATION FINISHED || Input/Output files :: T_Tpdi.txt/sdi.txt/do.txt
Time: 3245 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LWC_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj LWC_TB_vlog.prj"
"xvhdl --incr --relax -prj LWC_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8011d628f49748699c249b2adf9f0345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LWC_TB_behav xil_defaultlib.LWC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/SpoC_15_11/SpoC_15_11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LWC_TB_behav -key {Behavioral:sim_1:Functional:LWC_TB} -tclbatch {LWC_TB.tcl} -view {C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/HP/SpoC_15_11/LWC_TB_behav.wcfg
source LWC_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LWC_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: ---------Started verifying message number 9 at 60000 ps
Time: 60 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
Error: ---------Started verifying message number 10 at 4735000 ps
Time: 4735 ns  Iteration: 0  Process: /LWC_TB/tb_verifydata  File: C:/After 19-5-2020/spoc/LWC_TB.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
save_wave_config {C:/Users/HP/SpoC_128_16_11/SpoC_Enc_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/HP/SpoC_128_16_11/SpoC_Enc_behav.wcfg
set_property xsim.view C:/Users/HP/SpoC_128_16_11/SpoC_Enc_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 22 17:08:04 2020...
