
Avr32_Driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003506  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001e  00800060  00003506  0000359a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  0080007e  0080007e  000035b8  2**0
                  ALLOC
  3 .stab         000047b8  00000000  00000000  000035b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000247f  00000000  00000000  00007d70  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000a1ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000a32f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000a49f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000c0e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000cfd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000dd80  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000dee0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000e16d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000e93b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a4 0c 	jmp	0x1948	; 0x1948 <__vector_1>
       8:	0c 94 d7 0c 	jmp	0x19ae	; 0x19ae <__vector_2>
       c:	0c 94 0a 0d 	jmp	0x1a14	; 0x1a14 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 80 12 	jmp	0x2500	; 0x2500 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e0       	ldi	r30, 0x06	; 6
      68:	f5 e3       	ldi	r31, 0x35	; 53
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 37       	cpi	r26, 0x7E	; 126
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ae e7       	ldi	r26, 0x7E	; 126
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 38       	cpi	r26, 0x87	; 135
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 83 19 	call	0x3306	; 0x3306 <main>
      8a:	0c 94 81 1a 	jmp	0x3502	; 0x3502 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 4a 1a 	jmp	0x3494	; 0x3494 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 66 1a 	jmp	0x34cc	; 0x34cc <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 56 1a 	jmp	0x34ac	; 0x34ac <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 72 1a 	jmp	0x34e4	; 0x34e4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 56 1a 	jmp	0x34ac	; 0x34ac <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 72 1a 	jmp	0x34e4	; 0x34e4 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 4a 1a 	jmp	0x3494	; 0x3494 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 66 1a 	jmp	0x34cc	; 0x34cc <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 56 1a 	jmp	0x34ac	; 0x34ac <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 72 1a 	jmp	0x34e4	; 0x34e4 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 56 1a 	jmp	0x34ac	; 0x34ac <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 72 1a 	jmp	0x34e4	; 0x34e4 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 56 1a 	jmp	0x34ac	; 0x34ac <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 72 1a 	jmp	0x34e4	; 0x34e4 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 5a 1a 	jmp	0x34b4	; 0x34b4 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 76 1a 	jmp	0x34ec	; 0x34ec <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_vidInit>:
#include "UART_priv.h"
#include "UART_config.h"
/************************************************************************************/


void UART_vidInit(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62

	#if(UART_SYNC_ASYNC_SELECT == UART_ASYNCMODE)

		CLR_BIT(UCSRC_REG, UCSRB_UMSEL);
     b4e:	a0 e4       	ldi	r26, 0x40	; 64
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	e0 e4       	ldi	r30, 0x40	; 64
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	8f 7b       	andi	r24, 0xBF	; 191
     b5a:	8c 93       	st	X, r24

		#if(UART_SPEED_MODE == UART_NORMAL_SPEED)
			CLR_BIT(UCSRA_REG, UCSRA_U2X);
     b5c:	ab e2       	ldi	r26, 0x2B	; 43
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	eb e2       	ldi	r30, 0x2B	; 43
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	8d 7f       	andi	r24, 0xFD	; 253
     b68:	8c 93       	st	X, r24
			SET_BIT(UCSRC_REG, UCSRB_UMSEL);
	#endif


	#if(UART_MPCM_OPERATION == UART_SINGLE_MODE)
			CLR_BIT(UCSRA_REG, UCSRA_MPCM);
     b6a:	ab e2       	ldi	r26, 0x2B	; 43
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	eb e2       	ldi	r30, 0x2B	; 43
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	8e 7f       	andi	r24, 0xFE	; 254
     b76:	8c 93       	st	X, r24
			SET_BIT(UCSRA_REG, UCSRA_MPCM);
	#endif


	// Receiver Enable
	SET_BIT(UCSRA_REG, UCSRB_RXEN);
     b78:	ab e2       	ldi	r26, 0x2B	; 43
     b7a:	b0 e0       	ldi	r27, 0x00	; 0
     b7c:	eb e2       	ldi	r30, 0x2B	; 43
     b7e:	f0 e0       	ldi	r31, 0x00	; 0
     b80:	80 81       	ld	r24, Z
     b82:	80 61       	ori	r24, 0x10	; 16
     b84:	8c 93       	st	X, r24

	// Transmitter Enable
	SET_BIT(UCSRA_REG, UCSRB_TXEN);
     b86:	ab e2       	ldi	r26, 0x2B	; 43
     b88:	b0 e0       	ldi	r27, 0x00	; 0
     b8a:	eb e2       	ldi	r30, 0x2B	; 43
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	88 60       	ori	r24, 0x08	; 8
     b92:	8c 93       	st	X, r24
		SET_BIT(UCSRC_REG, UCSRC_UCSZ1);
		SET_BIT(UCSRB_REG, UCSRB_UCSZ2);

	#elif(UART_DATA_BIT == UART_DATA_8bit)

		SET_BIT(UCSRC_REG, UCSRC_UCSZ0);
     b94:	a0 e4       	ldi	r26, 0x40	; 64
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	e0 e4       	ldi	r30, 0x40	; 64
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	82 60       	ori	r24, 0x02	; 2
     ba0:	8c 93       	st	X, r24
		SET_BIT(UCSRC_REG, UCSRC_UCSZ1);
     ba2:	a0 e4       	ldi	r26, 0x40	; 64
     ba4:	b0 e0       	ldi	r27, 0x00	; 0
     ba6:	e0 e4       	ldi	r30, 0x40	; 64
     ba8:	f0 e0       	ldi	r31, 0x00	; 0
     baa:	80 81       	ld	r24, Z
     bac:	84 60       	ori	r24, 0x04	; 4
     bae:	8c 93       	st	X, r24
		CLR_BIT(UCSRB_REG, UCSRB_UCSZ2);
     bb0:	aa e2       	ldi	r26, 0x2A	; 42
     bb2:	b0 e0       	ldi	r27, 0x00	; 0
     bb4:	ea e2       	ldi	r30, 0x2A	; 42
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	80 81       	ld	r24, Z
     bba:	8b 7f       	andi	r24, 0xFB	; 251
     bbc:	8c 93       	st	X, r24


	/********************* Setting No Stop Bits *********************/
	#if(UART_STOP_BIT == UART_STOP_1bit)

		CLR_BIT(UCSRA_REG, UCSRC_USBS);
     bbe:	ab e2       	ldi	r26, 0x2B	; 43
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	eb e2       	ldi	r30, 0x2B	; 43
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	87 7f       	andi	r24, 0xF7	; 247
     bca:	8c 93       	st	X, r24
		CLR_BIT(UCSRC_REG, UCSRC_UPM0);
		SET_BIT(UCSRC_REG, UCSRC_UPM1);

	#elif(UART_PARITY_MODE == UART_PARITY_ODD)

		SET_BIT(UCSRC_REG, UCSRC_UPM0);
     bcc:	a0 e4       	ldi	r26, 0x40	; 64
     bce:	b0 e0       	ldi	r27, 0x00	; 0
     bd0:	e0 e4       	ldi	r30, 0x40	; 64
     bd2:	f0 e0       	ldi	r31, 0x00	; 0
     bd4:	80 81       	ld	r24, Z
     bd6:	80 61       	ori	r24, 0x10	; 16
     bd8:	8c 93       	st	X, r24
		SET_BIT(UCSRC_REG, UCSRC_UPM1);
     bda:	a0 e4       	ldi	r26, 0x40	; 64
     bdc:	b0 e0       	ldi	r27, 0x00	; 0
     bde:	e0 e4       	ldi	r30, 0x40	; 64
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	80 81       	ld	r24, Z
     be4:	80 62       	ori	r24, 0x20	; 32
     be6:	8c 93       	st	X, r24

	#endif
	/**************************************************************/

	/********************** Setting  Baud Rate **********************/
	UART_setBaudRate(9600);
     be8:	80 e8       	ldi	r24, 0x80	; 128
     bea:	95 e2       	ldi	r25, 0x25	; 37
     bec:	0e 94 99 06 	call	0xd32	; 0xd32 <UART_setBaudRate>
	/***************************************************************/


}
     bf0:	cf 91       	pop	r28
     bf2:	df 91       	pop	r29
     bf4:	08 95       	ret

00000bf6 <UART_enuSendChar>:


ErrorStatus_t UART_enuSendChar(uint8_t copy_u8Data){
     bf6:	df 93       	push	r29
     bf8:	cf 93       	push	r28
     bfa:	00 d0       	rcall	.+0      	; 0xbfc <UART_enuSendChar+0x6>
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
     c02:	19 82       	std	Y+1, r1	; 0x01


	// Wait until transmit buffer is empty
	while(GET_BIT(UCSRA_REG, UCSRA_UDE) == 0);
     c04:	eb e2       	ldi	r30, 0x2B	; 43
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	80 81       	ld	r24, Z
     c0a:	82 95       	swap	r24
     c0c:	86 95       	lsr	r24
     c0e:	87 70       	andi	r24, 0x07	; 7
     c10:	88 2f       	mov	r24, r24
     c12:	90 e0       	ldi	r25, 0x00	; 0
     c14:	81 70       	andi	r24, 0x01	; 1
     c16:	90 70       	andi	r25, 0x00	; 0
     c18:	00 97       	sbiw	r24, 0x00	; 0
     c1a:	a1 f3       	breq	.-24     	; 0xc04 <UART_enuSendChar+0xe>

	UDR_REG = copy_u8Data;
     c1c:	ec e2       	ldi	r30, 0x2C	; 44
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	8a 81       	ldd	r24, Y+2	; 0x02
     c22:	80 83       	st	Z, r24


	Local_enuErrrorState = ERROR_STATUS_OK;
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
     c28:	89 81       	ldd	r24, Y+1	; 0x01
}
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	cf 91       	pop	r28
     c30:	df 91       	pop	r29
     c32:	08 95       	ret

00000c34 <UART_enuSendString>:


ErrorStatus_t UART_enuSendString(uint8_t* copy_pu8Data){
     c34:	df 93       	push	r29
     c36:	cf 93       	push	r28
     c38:	00 d0       	rcall	.+0      	; 0xc3a <UART_enuSendString+0x6>
     c3a:	00 d0       	rcall	.+0      	; 0xc3c <UART_enuSendString+0x8>
     c3c:	cd b7       	in	r28, 0x3d	; 61
     c3e:	de b7       	in	r29, 0x3e	; 62
     c40:	9b 83       	std	Y+3, r25	; 0x03
     c42:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
     c44:	19 82       	std	Y+1, r1	; 0x01

	if(copy_pu8Data == NULL){
     c46:	8a 81       	ldd	r24, Y+2	; 0x02
     c48:	9b 81       	ldd	r25, Y+3	; 0x03
     c4a:	00 97       	sbiw	r24, 0x00	; 0
     c4c:	69 f4       	brne	.+26     	; 0xc68 <UART_enuSendString+0x34>
		return Local_enuErrrorState;
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
     c50:	8c 83       	std	Y+4, r24	; 0x04
     c52:	16 c0       	rjmp	.+44     	; 0xc80 <UART_enuSendString+0x4c>
	}

	else{

		while(*copy_pu8Data != '\0'){
			UART_enuSendChar(*copy_pu8Data);
     c54:	ea 81       	ldd	r30, Y+2	; 0x02
     c56:	fb 81       	ldd	r31, Y+3	; 0x03
     c58:	80 81       	ld	r24, Z
     c5a:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <UART_enuSendChar>
			copy_pu8Data++;
     c5e:	8a 81       	ldd	r24, Y+2	; 0x02
     c60:	9b 81       	ldd	r25, Y+3	; 0x03
     c62:	01 96       	adiw	r24, 0x01	; 1
     c64:	9b 83       	std	Y+3, r25	; 0x03
     c66:	8a 83       	std	Y+2, r24	; 0x02
		return Local_enuErrrorState;
	}

	else{

		while(*copy_pu8Data != '\0'){
     c68:	ea 81       	ldd	r30, Y+2	; 0x02
     c6a:	fb 81       	ldd	r31, Y+3	; 0x03
     c6c:	80 81       	ld	r24, Z
     c6e:	88 23       	and	r24, r24
     c70:	89 f7       	brne	.-30     	; 0xc54 <UART_enuSendString+0x20>
			UART_enuSendChar(*copy_pu8Data);
			copy_pu8Data++;
		}
		UART_enuSendChar('\0');
     c72:	80 e0       	ldi	r24, 0x00	; 0
     c74:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <UART_enuSendChar>
	}

	Local_enuErrrorState = ERROR_STATUS_OK;
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
     c7c:	89 81       	ldd	r24, Y+1	; 0x01
     c7e:	8c 83       	std	Y+4, r24	; 0x04
     c80:	8c 81       	ldd	r24, Y+4	; 0x04
}
     c82:	0f 90       	pop	r0
     c84:	0f 90       	pop	r0
     c86:	0f 90       	pop	r0
     c88:	0f 90       	pop	r0
     c8a:	cf 91       	pop	r28
     c8c:	df 91       	pop	r29
     c8e:	08 95       	ret

00000c90 <UART_enuRecieveChar>:

ErrorStatus_t UART_enuRecieveChar(uint8_t* copy_pu8Data){
     c90:	df 93       	push	r29
     c92:	cf 93       	push	r28
     c94:	00 d0       	rcall	.+0      	; 0xc96 <UART_enuRecieveChar+0x6>
     c96:	00 d0       	rcall	.+0      	; 0xc98 <UART_enuRecieveChar+0x8>
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62
     c9c:	9b 83       	std	Y+3, r25	; 0x03
     c9e:	8a 83       	std	Y+2, r24	; 0x02


	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
     ca0:	19 82       	std	Y+1, r1	; 0x01

	if(copy_pu8Data == NULL){
     ca2:	8a 81       	ldd	r24, Y+2	; 0x02
     ca4:	9b 81       	ldd	r25, Y+3	; 0x03
     ca6:	00 97       	sbiw	r24, 0x00	; 0
     ca8:	19 f4       	brne	.+6      	; 0xcb0 <UART_enuRecieveChar+0x20>
		return Local_enuErrrorState;
     caa:	89 81       	ldd	r24, Y+1	; 0x01
     cac:	8c 83       	std	Y+4, r24	; 0x04
     cae:	0f c0       	rjmp	.+30     	; 0xcce <UART_enuRecieveChar+0x3e>
	}

	else{

		// Receive Complete
		while(GET_BIT(UCSRA_REG, UCSRA_RXC) == 0);
     cb0:	eb e2       	ldi	r30, 0x2B	; 43
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
     cb6:	88 23       	and	r24, r24
     cb8:	dc f7       	brge	.-10     	; 0xcb0 <UART_enuRecieveChar+0x20>

		*copy_pu8Data = UDR_REG;
     cba:	ec e2       	ldi	r30, 0x2C	; 44
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	ea 81       	ldd	r30, Y+2	; 0x02
     cc2:	fb 81       	ldd	r31, Y+3	; 0x03
     cc4:	80 83       	st	Z, r24
	}

	Local_enuErrrorState = ERROR_STATUS_OK;
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
     cca:	89 81       	ldd	r24, Y+1	; 0x01
     ccc:	8c 83       	std	Y+4, r24	; 0x04
     cce:	8c 81       	ldd	r24, Y+4	; 0x04
}
     cd0:	0f 90       	pop	r0
     cd2:	0f 90       	pop	r0
     cd4:	0f 90       	pop	r0
     cd6:	0f 90       	pop	r0
     cd8:	cf 91       	pop	r28
     cda:	df 91       	pop	r29
     cdc:	08 95       	ret

00000cde <UART_enuRecieveString>:



ErrorStatus_t UART_enuRecieveString(uint8_t* copy_pu8Data){
     cde:	df 93       	push	r29
     ce0:	cf 93       	push	r28
     ce2:	00 d0       	rcall	.+0      	; 0xce4 <UART_enuRecieveString+0x6>
     ce4:	00 d0       	rcall	.+0      	; 0xce6 <UART_enuRecieveString+0x8>
     ce6:	cd b7       	in	r28, 0x3d	; 61
     ce8:	de b7       	in	r29, 0x3e	; 62
     cea:	9b 83       	std	Y+3, r25	; 0x03
     cec:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
     cee:	19 82       	std	Y+1, r1	; 0x01

	if(copy_pu8Data == NULL){
     cf0:	8a 81       	ldd	r24, Y+2	; 0x02
     cf2:	9b 81       	ldd	r25, Y+3	; 0x03
     cf4:	00 97       	sbiw	r24, 0x00	; 0
     cf6:	61 f4       	brne	.+24     	; 0xd10 <UART_enuRecieveString+0x32>
		return Local_enuErrrorState;
     cf8:	89 81       	ldd	r24, Y+1	; 0x01
     cfa:	8c 83       	std	Y+4, r24	; 0x04
     cfc:	12 c0       	rjmp	.+36     	; 0xd22 <UART_enuRecieveString+0x44>
	}

	else{
		while(*copy_pu8Data != '\0'){
			UART_enuRecieveChar(copy_pu8Data);
     cfe:	8a 81       	ldd	r24, Y+2	; 0x02
     d00:	9b 81       	ldd	r25, Y+3	; 0x03
     d02:	0e 94 48 06 	call	0xc90	; 0xc90 <UART_enuRecieveChar>
			copy_pu8Data+=1;
     d06:	8a 81       	ldd	r24, Y+2	; 0x02
     d08:	9b 81       	ldd	r25, Y+3	; 0x03
     d0a:	01 96       	adiw	r24, 0x01	; 1
     d0c:	9b 83       	std	Y+3, r25	; 0x03
     d0e:	8a 83       	std	Y+2, r24	; 0x02
	if(copy_pu8Data == NULL){
		return Local_enuErrrorState;
	}

	else{
		while(*copy_pu8Data != '\0'){
     d10:	ea 81       	ldd	r30, Y+2	; 0x02
     d12:	fb 81       	ldd	r31, Y+3	; 0x03
     d14:	80 81       	ld	r24, Z
     d16:	88 23       	and	r24, r24
     d18:	91 f7       	brne	.-28     	; 0xcfe <UART_enuRecieveString+0x20>
			copy_pu8Data+=1;
		}
	}


	Local_enuErrrorState = ERROR_STATUS_OK;
     d1a:	81 e0       	ldi	r24, 0x01	; 1
     d1c:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
     d1e:	89 81       	ldd	r24, Y+1	; 0x01
     d20:	8c 83       	std	Y+4, r24	; 0x04
     d22:	8c 81       	ldd	r24, Y+4	; 0x04
}
     d24:	0f 90       	pop	r0
     d26:	0f 90       	pop	r0
     d28:	0f 90       	pop	r0
     d2a:	0f 90       	pop	r0
     d2c:	cf 91       	pop	r28
     d2e:	df 91       	pop	r29
     d30:	08 95       	ret

00000d32 <UART_setBaudRate>:


//!
static void UART_setBaudRate(uint16 copy_u8UART_BaudRate){
     d32:	df 93       	push	r29
     d34:	cf 93       	push	r28
     d36:	00 d0       	rcall	.+0      	; 0xd38 <UART_setBaudRate+0x6>
     d38:	0f 92       	push	r0
     d3a:	cd b7       	in	r28, 0x3d	; 61
     d3c:	de b7       	in	r29, 0x3e	; 62
     d3e:	9b 83       	std	Y+3, r25	; 0x03
     d40:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t copy_u8Temp = 0;
     d42:	19 82       	std	Y+1, r1	; 0x01

	#if(UART_SYNC_ASYNC_SELECT == UART_ASYNCMODE)
		#if(UART_SPEED_MODE == UART_NORMAL_SPEED)

		copy_u8Temp = ((UART_MC_OSC_FREQ/(uint8_t)(16*copy_u8UART_BaudRate))-1);
     d44:	8a 81       	ldd	r24, Y+2	; 0x02
     d46:	9b 81       	ldd	r25, Y+3	; 0x03
     d48:	82 95       	swap	r24
     d4a:	92 95       	swap	r25
     d4c:	90 7f       	andi	r25, 0xF0	; 240
     d4e:	98 27       	eor	r25, r24
     d50:	80 7f       	andi	r24, 0xF0	; 240
     d52:	98 27       	eor	r25, r24
     d54:	28 2f       	mov	r18, r24
     d56:	30 e0       	ldi	r19, 0x00	; 0
     d58:	40 e0       	ldi	r20, 0x00	; 0
     d5a:	50 e0       	ldi	r21, 0x00	; 0
     d5c:	80 e0       	ldi	r24, 0x00	; 0
     d5e:	94 e2       	ldi	r25, 0x24	; 36
     d60:	a4 ef       	ldi	r26, 0xF4	; 244
     d62:	b0 e0       	ldi	r27, 0x00	; 0
     d64:	bc 01       	movw	r22, r24
     d66:	cd 01       	movw	r24, r26
     d68:	0e 94 0d 1a 	call	0x341a	; 0x341a <__divmodsi4>
     d6c:	da 01       	movw	r26, r20
     d6e:	c9 01       	movw	r24, r18
     d70:	81 50       	subi	r24, 0x01	; 1
     d72:	89 83       	std	Y+1, r24	; 0x01

		UBRRL_REG |= copy_u8Temp;
     d74:	aa e2       	ldi	r26, 0x2A	; 42
     d76:	b0 e0       	ldi	r27, 0x00	; 0
     d78:	ea e2       	ldi	r30, 0x2A	; 42
     d7a:	f0 e0       	ldi	r31, 0x00	; 0
     d7c:	90 81       	ld	r25, Z
     d7e:	89 81       	ldd	r24, Y+1	; 0x01
     d80:	89 2b       	or	r24, r25
     d82:	8c 93       	st	X, r24
		UBRRH_REG |= (copy_u8Temp>>8);
     d84:	a0 e4       	ldi	r26, 0x40	; 64
     d86:	b0 e0       	ldi	r27, 0x00	; 0
     d88:	e0 e4       	ldi	r30, 0x40	; 64
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	80 81       	ld	r24, Z
     d8e:	28 2f       	mov	r18, r24
     d90:	89 81       	ldd	r24, Y+1	; 0x01
     d92:	88 2f       	mov	r24, r24
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	89 2f       	mov	r24, r25
     d98:	99 0f       	add	r25, r25
     d9a:	99 0b       	sbc	r25, r25
     d9c:	82 2b       	or	r24, r18
     d9e:	8c 93       	st	X, r24
	#elif(UART_SYNC_ASYNC_SELECT == UART_SYNCMODE)
		copy_u8Temp = ((UART_MC_OSC_FREQ/(uint8_t)(2*copy_u8UART_BaudRate))-1);
		UBRRL_REG |= copy_u8Temp;
		UBRRH_REG |= (copy_u8Temp>>8);
	#endif
}
     da0:	0f 90       	pop	r0
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	cf 91       	pop	r28
     da8:	df 91       	pop	r29
     daa:	08 95       	ret

00000dac <TWI_enuInit>:
#include "TWI_interface.h"
#include "TWI_config.h"
#include "TWI_priv.h"
/**************************************************************************/

void TWI_enuInit(void){
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62


	#if(TWI_MODE_M_or_S == TWI_MASTER_MODE)
		// Set Value for Bit Rate            (should only be when we working with master)
		TWBR_REG = TWBR_VALUE;
     db4:	e0 e2       	ldi	r30, 0x20	; 32
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	8c e0       	ldi	r24, 0x0C	; 12
     dba:	80 83       	st	Z, r24
	#endif


	// Enable TWI Interrupt
	GIE_enuEnable();
     dbc:	0e 94 58 09 	call	0x12b0	; 0x12b0 <GIE_enuEnable>
	SET_BIT(TWCR_REG, TWCR_TWIE);
     dc0:	a6 e5       	ldi	r26, 0x56	; 86
     dc2:	b0 e0       	ldi	r27, 0x00	; 0
     dc4:	e6 e5       	ldi	r30, 0x56	; 86
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	80 81       	ld	r24, Z
     dca:	81 60       	ori	r24, 0x01	; 1
     dcc:	8c 93       	st	X, r24


	// Enable TWI Peripheral
	SET_BIT(TWCR_REG, TWCR_TWEN);
     dce:	a6 e5       	ldi	r26, 0x56	; 86
     dd0:	b0 e0       	ldi	r27, 0x00	; 0
     dd2:	e6 e5       	ldi	r30, 0x56	; 86
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	84 60       	ori	r24, 0x04	; 4
     dda:	8c 93       	st	X, r24


	#if(TWI_ACK_CONFIG == TWI_ACK_ENABLE)
		SET_BIT(TWCR_REG, TWCR_TWEA);
     ddc:	a6 e5       	ldi	r26, 0x56	; 86
     dde:	b0 e0       	ldi	r27, 0x00	; 0
     de0:	e6 e5       	ldi	r30, 0x56	; 86
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	80 64       	ori	r24, 0x40	; 64
     de8:	8c 93       	st	X, r24
	#endif



	#if(TWI_GCE_CONFIG == TWI_GCE_ENABLE)
		SET_BIT(TWAR_REG, TWAR_TWGCE);
     dea:	a2 e2       	ldi	r26, 0x22	; 34
     dec:	b0 e0       	ldi	r27, 0x00	; 0
     dee:	e2 e2       	ldi	r30, 0x22	; 34
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
     df4:	81 60       	ori	r24, 0x01	; 1
     df6:	8c 93       	st	X, r24

	#endif


   // Set Address for MC
   TWAR_REG = (TWAR_REG&0x01)  | TWI_SET_ADDR;
     df8:	a2 e2       	ldi	r26, 0x22	; 34
     dfa:	b0 e0       	ldi	r27, 0x00	; 0
     dfc:	e2 e2       	ldi	r30, 0x22	; 34
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	81 70       	andi	r24, 0x01	; 1
     e04:	88 60       	ori	r24, 0x08	; 8
     e06:	8c 93       	st	X, r24
}
     e08:	cf 91       	pop	r28
     e0a:	df 91       	pop	r29
     e0c:	08 95       	ret

00000e0e <TWI_enuStartCondition>:



TWIStatus_t TWI_enuStartCondition(void){
     e0e:	df 93       	push	r29
     e10:	cf 93       	push	r28
     e12:	0f 92       	push	r0
     e14:	cd b7       	in	r28, 0x3d	; 61
     e16:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
     e18:	19 82       	std	Y+1, r1	; 0x01

	// Start condition
	SET_BIT(TWCR_REG, TWCR_TWSTA);
     e1a:	a6 e5       	ldi	r26, 0x56	; 86
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	e6 e5       	ldi	r30, 0x56	; 86
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	80 62       	ori	r24, 0x20	; 32
     e26:	8c 93       	st	X, r24


	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
     e28:	a6 e5       	ldi	r26, 0x56	; 86
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	e6 e5       	ldi	r30, 0x56	; 86
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	80 68       	ori	r24, 0x80	; 128
     e34:	8c 93       	st	X, r24


	// Wait for TWINT Flag set. This indicates that the START condition has been transmitted.
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
     e36:	e6 e5       	ldi	r30, 0x56	; 86
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	80 81       	ld	r24, Z
     e3c:	88 23       	and	r24, r24
     e3e:	dc f7       	brge	.-10     	; 0xe36 <TWI_enuStartCondition+0x28>
	 *
	 * 0xF8
	 * */


	if( (TWSR_REG &0xF8) == TWI_START_SUCCESS_CODE){
     e40:	e1 e2       	ldi	r30, 0x21	; 33
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	88 2f       	mov	r24, r24
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	88 7f       	andi	r24, 0xF8	; 248
     e4c:	90 70       	andi	r25, 0x00	; 0
     e4e:	88 30       	cpi	r24, 0x08	; 8
     e50:	91 05       	cpc	r25, r1
     e52:	11 f4       	brne	.+4      	; 0xe58 <TWI_enuStartCondition+0x4a>

		Local_enu_ErrorState = TWI_STATUS_OK;
     e54:	81 e0       	ldi	r24, 0x01	; 1
     e56:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
     e58:	89 81       	ldd	r24, Y+1	; 0x01
}
     e5a:	0f 90       	pop	r0
     e5c:	cf 91       	pop	r28
     e5e:	df 91       	pop	r29
     e60:	08 95       	ret

00000e62 <TWI_enuRepeatStartCondition>:

TWIStatus_t TWI_enuRepeatStartCondition(void){
     e62:	df 93       	push	r29
     e64:	cf 93       	push	r28
     e66:	0f 92       	push	r0
     e68:	cd b7       	in	r28, 0x3d	; 61
     e6a:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
     e6c:	19 82       	std	Y+1, r1	; 0x01

	// Start condition
	SET_BIT(TWCR_REG, TWCR_TWSTA);
     e6e:	a6 e5       	ldi	r26, 0x56	; 86
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	e6 e5       	ldi	r30, 0x56	; 86
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	80 62       	ori	r24, 0x20	; 32
     e7a:	8c 93       	st	X, r24


	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
     e7c:	a6 e5       	ldi	r26, 0x56	; 86
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	e6 e5       	ldi	r30, 0x56	; 86
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	80 68       	ori	r24, 0x80	; 128
     e88:	8c 93       	st	X, r24


	// Wait for TWINT Flag set. This indicates that the START condition has been transmitted.
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
     e8a:	e6 e5       	ldi	r30, 0x56	; 86
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	88 23       	and	r24, r24
     e92:	dc f7       	brge	.-10     	; 0xe8a <TWI_enuRepeatStartCondition+0x28>
	 *
	 * 0xF8
	 * */


	if( (TWSR_REG &0xF8) == TWI_RSTART_SUCCESS_CODE){
     e94:	e1 e2       	ldi	r30, 0x21	; 33
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	80 81       	ld	r24, Z
     e9a:	88 2f       	mov	r24, r24
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	88 7f       	andi	r24, 0xF8	; 248
     ea0:	90 70       	andi	r25, 0x00	; 0
     ea2:	80 31       	cpi	r24, 0x10	; 16
     ea4:	91 05       	cpc	r25, r1
     ea6:	11 f4       	brne	.+4      	; 0xeac <TWI_enuRepeatStartCondition+0x4a>
		Local_enu_ErrorState = TWI_STATUS_OK;
     ea8:	81 e0       	ldi	r24, 0x01	; 1
     eaa:	89 83       	std	Y+1, r24	; 0x01

	}

	return Local_enu_ErrorState;
     eac:	89 81       	ldd	r24, Y+1	; 0x01
}
     eae:	0f 90       	pop	r0
     eb0:	cf 91       	pop	r28
     eb2:	df 91       	pop	r29
     eb4:	08 95       	ret

00000eb6 <TWI_enuStopCondition>:


//! since there no status code why not doing macro like function
// IDEAS for feature development
TWIStatus_t TWI_enuStopCondition(void){
     eb6:	df 93       	push	r29
     eb8:	cf 93       	push	r28
     eba:	0f 92       	push	r0
     ebc:	cd b7       	in	r28, 0x3d	; 61
     ebe:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
     ec0:	19 82       	std	Y+1, r1	; 0x01


	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
     ec2:	a6 e5       	ldi	r26, 0x56	; 86
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	e6 e5       	ldi	r30, 0x56	; 86
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	80 68       	ori	r24, 0x80	; 128
     ece:	8c 93       	st	X, r24

	// Stop Condition
	SET_BIT(TWCR_REG, TWCR_TWSTO);
     ed0:	a6 e5       	ldi	r26, 0x56	; 86
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	e6 e5       	ldi	r30, 0x56	; 86
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	80 61       	ori	r24, 0x10	; 16
     edc:	8c 93       	st	X, r24

	// Wait for TWINT Flag set. This indicates that the START condition has been transmitted.
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
     ede:	e6 e5       	ldi	r30, 0x56	; 86
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	80 81       	ld	r24, Z
     ee4:	88 23       	and	r24, r24
     ee6:	dc f7       	brge	.-10     	; 0xede <TWI_enuStopCondition+0x28>




	Local_enu_ErrorState = TWI_STATUS_OK;
     ee8:	81 e0       	ldi	r24, 0x01	; 1
     eea:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
     eec:	89 81       	ldd	r24, Y+1	; 0x01
}
     eee:	0f 90       	pop	r0
     ef0:	cf 91       	pop	r28
     ef2:	df 91       	pop	r29
     ef4:	08 95       	ret

00000ef6 <TWI_enuSetSlaveOperation>:


TWIStatus_t TWI_enuSetSlaveOperation(
		uint8_t copy_u8SlaveAddress, uint8_t copy_u8Operation){
     ef6:	df 93       	push	r29
     ef8:	cf 93       	push	r28
     efa:	00 d0       	rcall	.+0      	; 0xefc <TWI_enuSetSlaveOperation+0x6>
     efc:	0f 92       	push	r0
     efe:	cd b7       	in	r28, 0x3d	; 61
     f00:	de b7       	in	r29, 0x3e	; 62
     f02:	8a 83       	std	Y+2, r24	; 0x02
     f04:	6b 83       	std	Y+3, r22	; 0x03

	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
     f06:	19 82       	std	Y+1, r1	; 0x01


	TWDR_REG = (copy_u8SlaveAddress<<1) | (copy_u8Operation);
     f08:	e3 e2       	ldi	r30, 0x23	; 35
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	8a 81       	ldd	r24, Y+2	; 0x02
     f0e:	88 2f       	mov	r24, r24
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	88 0f       	add	r24, r24
     f14:	99 1f       	adc	r25, r25
     f16:	98 2f       	mov	r25, r24
     f18:	8b 81       	ldd	r24, Y+3	; 0x03
     f1a:	89 2b       	or	r24, r25
     f1c:	80 83       	st	Z, r24

	// Since we should have already send START condition
	// we have to clear TWSTA
	CLR_BIT(TWCR_REG, TWCR_TWSTA);
     f1e:	a6 e5       	ldi	r26, 0x56	; 86
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	e6 e5       	ldi	r30, 0x56	; 86
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	80 81       	ld	r24, Z
     f28:	8f 7d       	andi	r24, 0xDF	; 223
     f2a:	8c 93       	st	X, r24


	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
     f2c:	a6 e5       	ldi	r26, 0x56	; 86
     f2e:	b0 e0       	ldi	r27, 0x00	; 0
     f30:	e6 e5       	ldi	r30, 0x56	; 86
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	80 81       	ld	r24, Z
     f36:	80 68       	ori	r24, 0x80	; 128
     f38:	8c 93       	st	X, r24

	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
     f3a:	e6 e5       	ldi	r30, 0x56	; 86
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	88 23       	and	r24, r24
     f42:	dc f7       	brge	.-10     	; 0xf3a <TWI_enuSetSlaveOperation+0x44>


    // Check for operation success based on requested operation
    if(copy_u8Operation == TWI_SLA_WR_ACK_TSUCCESS_CODE ){
     f44:	8b 81       	ldd	r24, Y+3	; 0x03
     f46:	88 31       	cpi	r24, 0x18	; 24
     f48:	19 f4       	brne	.+6      	; 0xf50 <TWI_enuSetSlaveOperation+0x5a>
        Local_enu_ErrorState = TWI_STATUS_OK;
     f4a:	81 e0       	ldi	r24, 0x01	; 1
     f4c:	89 83       	std	Y+1, r24	; 0x01
     f4e:	05 c0       	rjmp	.+10     	; 0xf5a <TWI_enuSetSlaveOperation+0x64>

    } else if(copy_u8Operation == TWI_SLA_RD_ACK_TSUCCESS_CODE ){
     f50:	8b 81       	ldd	r24, Y+3	; 0x03
     f52:	80 34       	cpi	r24, 0x40	; 64
     f54:	11 f4       	brne	.+4      	; 0xf5a <TWI_enuSetSlaveOperation+0x64>
        Local_enu_ErrorState = TWI_STATUS_OK;
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	89 83       	std	Y+1, r24	; 0x01

    }


	return Local_enu_ErrorState;
     f5a:	89 81       	ldd	r24, Y+1	; 0x01
}
     f5c:	0f 90       	pop	r0
     f5e:	0f 90       	pop	r0
     f60:	0f 90       	pop	r0
     f62:	cf 91       	pop	r28
     f64:	df 91       	pop	r29
     f66:	08 95       	ret

00000f68 <TWI_enuWriteData>:


TWIStatus_t	TWI_enuWriteData(uint8_t copy_u8Data){
     f68:	df 93       	push	r29
     f6a:	cf 93       	push	r28
     f6c:	00 d0       	rcall	.+0      	; 0xf6e <TWI_enuWriteData+0x6>
     f6e:	0f 92       	push	r0
     f70:	cd b7       	in	r28, 0x3d	; 61
     f72:	de b7       	in	r29, 0x3e	; 62
     f74:	8a 83       	std	Y+2, r24	; 0x02
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
     f76:	19 82       	std	Y+1, r1	; 0x01

	TWDR_REG = copy_u8Data;
     f78:	e3 e2       	ldi	r30, 0x23	; 35
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	8a 81       	ldd	r24, Y+2	; 0x02
     f7e:	80 83       	st	Z, r24

	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
     f80:	a6 e5       	ldi	r26, 0x56	; 86
     f82:	b0 e0       	ldi	r27, 0x00	; 0
     f84:	e6 e5       	ldi	r30, 0x56	; 86
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	80 68       	ori	r24, 0x80	; 128
     f8c:	8c 93       	st	X, r24

	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
     f8e:	e6 e5       	ldi	r30, 0x56	; 86
     f90:	f0 e0       	ldi	r31, 0x00	; 0
     f92:	80 81       	ld	r24, Z
     f94:	88 23       	and	r24, r24
     f96:	dc f7       	brge	.-10     	; 0xf8e <TWI_enuWriteData+0x26>



	// 0x28 -(master) data byte has been transmitted ack has been received
	// 0xB8	- (slave) data byte has been transmitted ack has been received
	if( ((TWSR_REG & 0xF8) != TWI_M_TSUCCESS_CODE_withACK) || ((TWSR_REG & 0xF8) != TWI_S_TSUCCESS_CODE_withACK) ){
     f98:	e1 e2       	ldi	r30, 0x21	; 33
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	80 81       	ld	r24, Z
     f9e:	88 2f       	mov	r24, r24
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	88 7f       	andi	r24, 0xF8	; 248
     fa4:	90 70       	andi	r25, 0x00	; 0
     fa6:	88 32       	cpi	r24, 0x28	; 40
     fa8:	91 05       	cpc	r25, r1
     faa:	51 f4       	brne	.+20     	; 0xfc0 <TWI_enuWriteData+0x58>
     fac:	e1 e2       	ldi	r30, 0x21	; 33
     fae:	f0 e0       	ldi	r31, 0x00	; 0
     fb0:	80 81       	ld	r24, Z
     fb2:	88 2f       	mov	r24, r24
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	88 7f       	andi	r24, 0xF8	; 248
     fb8:	90 70       	andi	r25, 0x00	; 0
     fba:	88 3b       	cpi	r24, 0xB8	; 184
     fbc:	91 05       	cpc	r25, r1
     fbe:	19 f0       	breq	.+6      	; 0xfc6 <TWI_enuWriteData+0x5e>
		return Local_enu_ErrorState;
     fc0:	89 81       	ldd	r24, Y+1	; 0x01
     fc2:	8b 83       	std	Y+3, r24	; 0x03
     fc4:	1b c0       	rjmp	.+54     	; 0xffc <TWI_enuWriteData+0x94>
	}


	if( (TWSR_REG & 0xF8) == TWI_M_TSUCCESS_CODE_withACK ){
     fc6:	e1 e2       	ldi	r30, 0x21	; 33
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	88 2f       	mov	r24, r24
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	88 7f       	andi	r24, 0xF8	; 248
     fd2:	90 70       	andi	r25, 0x00	; 0
     fd4:	88 32       	cpi	r24, 0x28	; 40
     fd6:	91 05       	cpc	r25, r1
     fd8:	19 f4       	brne	.+6      	; 0xfe0 <TWI_enuWriteData+0x78>
		Local_enu_ErrorState = TWI_STATUS_OK;
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	89 83       	std	Y+1, r24	; 0x01
     fde:	0c c0       	rjmp	.+24     	; 0xff8 <TWI_enuWriteData+0x90>
	}

	else if((TWSR_REG & 0xF8) == TWI_S_TSUCCESS_CODE_withACK){
     fe0:	e1 e2       	ldi	r30, 0x21	; 33
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	88 2f       	mov	r24, r24
     fe8:	90 e0       	ldi	r25, 0x00	; 0
     fea:	88 7f       	andi	r24, 0xF8	; 248
     fec:	90 70       	andi	r25, 0x00	; 0
     fee:	88 3b       	cpi	r24, 0xB8	; 184
     ff0:	91 05       	cpc	r25, r1
     ff2:	11 f4       	brne	.+4      	; 0xff8 <TWI_enuWriteData+0x90>
		Local_enu_ErrorState = TWI_STATUS_OK;
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
     ff8:	89 81       	ldd	r24, Y+1	; 0x01
     ffa:	8b 83       	std	Y+3, r24	; 0x03
     ffc:	8b 81       	ldd	r24, Y+3	; 0x03
}
     ffe:	0f 90       	pop	r0
    1000:	0f 90       	pop	r0
    1002:	0f 90       	pop	r0
    1004:	cf 91       	pop	r28
    1006:	df 91       	pop	r29
    1008:	08 95       	ret

0000100a <TWI_enuReadData>:



TWIStatus_t	TWI_enuReadData(uint8_t  *copy_pu8Data){
    100a:	df 93       	push	r29
    100c:	cf 93       	push	r28
    100e:	00 d0       	rcall	.+0      	; 0x1010 <TWI_enuReadData+0x6>
    1010:	0f 92       	push	r0
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	9b 83       	std	Y+3, r25	; 0x03
    1018:	8a 83       	std	Y+2, r24	; 0x02
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    101a:	19 82       	std	Y+1, r1	; 0x01

	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
    101c:	a6 e5       	ldi	r26, 0x56	; 86
    101e:	b0 e0       	ldi	r27, 0x00	; 0
    1020:	e6 e5       	ldi	r30, 0x56	; 86
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	80 81       	ld	r24, Z
    1026:	80 68       	ori	r24, 0x80	; 128
    1028:	8c 93       	st	X, r24

	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    102a:	e6 e5       	ldi	r30, 0x56	; 86
    102c:	f0 e0       	ldi	r31, 0x00	; 0
    102e:	80 81       	ld	r24, Z
    1030:	88 23       	and	r24, r24
    1032:	dc f7       	brge	.-10     	; 0x102a <TWI_enuReadData+0x20>
	// 0x88 - (slave)  data has been received not ack has been returned

	#if(TWI_ACK_CONFIG == TWI_ACK_ENABLE)

		// Master Receive
		if( ((TWSR_REG & 0xF8) == TWI_M_RSUCCESS_CODE_withAck) ){
    1034:	e1 e2       	ldi	r30, 0x21	; 33
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	88 2f       	mov	r24, r24
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	88 7f       	andi	r24, 0xF8	; 248
    1040:	90 70       	andi	r25, 0x00	; 0
    1042:	80 35       	cpi	r24, 0x50	; 80
    1044:	91 05       	cpc	r25, r1
    1046:	19 f4       	brne	.+6      	; 0x104e <TWI_enuReadData+0x44>
			Local_enu_ErrorState = TWI_STATUS_OK;
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	89 83       	std	Y+1, r24	; 0x01
    104c:	0c c0       	rjmp	.+24     	; 0x1066 <TWI_enuReadData+0x5c>

		}

		// Slave Receive
		else if(((TWSR_REG & 0xF8) == TWI_S_RSUCCESS_CODE_withACK)){
    104e:	e1 e2       	ldi	r30, 0x21	; 33
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	88 2f       	mov	r24, r24
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	88 7f       	andi	r24, 0xF8	; 248
    105a:	90 70       	andi	r25, 0x00	; 0
    105c:	80 38       	cpi	r24, 0x80	; 128
    105e:	91 05       	cpc	r25, r1
    1060:	11 f4       	brne	.+4      	; 0x1066 <TWI_enuReadData+0x5c>
			Local_enu_ErrorState = TWI_STATUS_OK;
    1062:	81 e0       	ldi	r24, 0x01	; 1
    1064:	89 83       	std	Y+1, r24	; 0x01
			Local_enu_ErrorState = TWI_STATUS_OK;
		}
	#endif

	// Read data from TWDR Register
	*copy_pu8Data = TWDR_REG;
    1066:	e3 e2       	ldi	r30, 0x23	; 35
    1068:	f0 e0       	ldi	r31, 0x00	; 0
    106a:	80 81       	ld	r24, Z
    106c:	ea 81       	ldd	r30, Y+2	; 0x02
    106e:	fb 81       	ldd	r31, Y+3	; 0x03
    1070:	80 83       	st	Z, r24

	return Local_enu_ErrorState;
    1072:	89 81       	ldd	r24, Y+1	; 0x01
}
    1074:	0f 90       	pop	r0
    1076:	0f 90       	pop	r0
    1078:	0f 90       	pop	r0
    107a:	cf 91       	pop	r28
    107c:	df 91       	pop	r29
    107e:	08 95       	ret

00001080 <TWI_enuCheckMyAddress>:


ErrorStatus_t TWI_enuCheckMyAddress(void){
    1080:	df 93       	push	r29
    1082:	cf 93       	push	r28
    1084:	0f 92       	push	r0
    1086:	cd b7       	in	r28, 0x3d	; 61
    1088:	de b7       	in	r29, 0x3e	; 62
	TWIStatus_t	  Local_enu_ErrorState = TWI_STATUS_FAILURE;
    108a:	19 82       	std	Y+1, r1	; 0x01


	// Clearing the TWINT flag is part of initiating an operation on the TWI.
	SET_BIT(TWCR_REG, TWCR_TWINT);
    108c:	a6 e5       	ldi	r26, 0x56	; 86
    108e:	b0 e0       	ldi	r27, 0x00	; 0
    1090:	e6 e5       	ldi	r30, 0x56	; 86
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	80 81       	ld	r24, Z
    1096:	80 68       	ori	r24, 0x80	; 128
    1098:	8c 93       	st	X, r24

	// Wait for TWINT Flag is set. Waiting for current operation to be done
	while(!(GET_BIT(TWCR_REG, TWCR_TWINT)));
    109a:	e6 e5       	ldi	r30, 0x56	; 86
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	80 81       	ld	r24, Z
    10a0:	88 23       	and	r24, r24
    10a2:	dc f7       	brge	.-10     	; 0x109a <TWI_enuCheckMyAddress+0x1a>


	// 0x60 - SLA+W has been received, ACK has been returned
	// 0xA8 - SLA+R has been received, ACK has been returned

	if((TWSR_REG & 0xF8) == TWI_SLA_WR_ACK_RSUCCESS_CODE){
    10a4:	e1 e2       	ldi	r30, 0x21	; 33
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	88 2f       	mov	r24, r24
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	88 7f       	andi	r24, 0xF8	; 248
    10b0:	90 70       	andi	r25, 0x00	; 0
    10b2:	80 36       	cpi	r24, 0x60	; 96
    10b4:	91 05       	cpc	r25, r1
    10b6:	19 f4       	brne	.+6      	; 0x10be <TWI_enuCheckMyAddress+0x3e>
		Local_enu_ErrorState = TWI_STATUS_OK;
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	89 83       	std	Y+1, r24	; 0x01
    10bc:	0c c0       	rjmp	.+24     	; 0x10d6 <TWI_enuCheckMyAddress+0x56>
	}


	else if((TWSR_REG & 0xF8) == TWI_SLA_RD_ACK_RSUCCESS_CODE){
    10be:	e1 e2       	ldi	r30, 0x21	; 33
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	80 81       	ld	r24, Z
    10c4:	88 2f       	mov	r24, r24
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	88 7f       	andi	r24, 0xF8	; 248
    10ca:	90 70       	andi	r25, 0x00	; 0
    10cc:	88 3a       	cpi	r24, 0xA8	; 168
    10ce:	91 05       	cpc	r25, r1
    10d0:	11 f4       	brne	.+4      	; 0x10d6 <TWI_enuCheckMyAddress+0x56>
		Local_enu_ErrorState = TWI_STATUS_OK;
    10d2:	81 e0       	ldi	r24, 0x01	; 1
    10d4:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    10d6:	89 81       	ldd	r24, Y+1	; 0x01
}
    10d8:	0f 90       	pop	r0
    10da:	cf 91       	pop	r28
    10dc:	df 91       	pop	r29
    10de:	08 95       	ret

000010e0 <SPI_vidInit>:
#include "SPI_priv.h"
/************************************************************************************/



void SPI_vidInit(void){
    10e0:	df 93       	push	r29
    10e2:	cf 93       	push	r28
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62

		SET_BIT(SPCR_REG, SPCR_MSTR);

	#elif(SPI_MODE == SPI_SLAVE_MODE)

		DIO_enuSetPinDirection(SPI_MISO_PORT, SPI_MISO_PIN, DIO_u8OUTPUT);
    10e8:	81 e0       	ldi	r24, 0x01	; 1
    10ea:	66 e0       	ldi	r22, 0x06	; 6
    10ec:	41 e0       	ldi	r20, 0x01	; 1
    10ee:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
		DIO_enuSetPinDirection(SPI_MOSI_PORT, SPI_MOSI_PIN, DIO_u8INPUT);
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	65 e0       	ldi	r22, 0x05	; 5
    10f6:	40 e0       	ldi	r20, 0x00	; 0
    10f8:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>

		DIO_enuSetPinDirection(SPI_SCK_PORT, SPI_SCK_PIN, DIO_u8INPUT);
    10fc:	81 e0       	ldi	r24, 0x01	; 1
    10fe:	67 e0       	ldi	r22, 0x07	; 7
    1100:	40 e0       	ldi	r20, 0x00	; 0
    1102:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
		DIO_enuSetPinDirection(SPI_SS_PORT, SPI_SS_PIN, DIO_u8INPUT);
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	64 e0       	ldi	r22, 0x04	; 4
    110a:	40 e0       	ldi	r20, 0x00	; 0
    110c:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>

		CLR_BIT(SPCR_REG, SPCR_MSTR);
    1110:	ad e2       	ldi	r26, 0x2D	; 45
    1112:	b0 e0       	ldi	r27, 0x00	; 0
    1114:	ed e2       	ldi	r30, 0x2D	; 45
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	8f 7e       	andi	r24, 0xEF	; 239
    111c:	8c 93       	st	X, r24

	//! Data order
	#if(SPI_DORD == SPI_DORD_MSB)
		SET_BIT(SPCR_REG, SPCR_DORD);
	#elif(SPI_DORD == SPI_DORD_LSB)
		CLR_BIT(SPCR_REG, SPCR_DORD);
    111e:	ad e2       	ldi	r26, 0x2D	; 45
    1120:	b0 e0       	ldi	r27, 0x00	; 0
    1122:	ed e2       	ldi	r30, 0x2D	; 45
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	8f 7d       	andi	r24, 0xDF	; 223
    112a:	8c 93       	st	X, r24


	//! Clock Polarity
	#if(SPI_CPOL == SPI_LRising_TFalling)
		// SCK is high when idle
		CLR_BIT(SPCR_REG, SPCR_CPOL);
    112c:	ad e2       	ldi	r26, 0x2D	; 45
    112e:	b0 e0       	ldi	r27, 0x00	; 0
    1130:	ed e2       	ldi	r30, 0x2D	; 45
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	80 81       	ld	r24, Z
    1136:	87 7f       	andi	r24, 0xF7	; 247
    1138:	8c 93       	st	X, r24
		CLR_BIT(SPCR_REG, SPCR_SPR0 );
		CLR_BIT(SPCR_REG, SPCR_SPR1 );
		CLR_BIT(SPSR_REG, SPSR_SPI2x);

	#elif(SPI_PRES_SELECT == SPI_PRES_16)
		SET_BIT(SPCR_REG, SPCR_SPR0 );
    113a:	ad e2       	ldi	r26, 0x2D	; 45
    113c:	b0 e0       	ldi	r27, 0x00	; 0
    113e:	ed e2       	ldi	r30, 0x2D	; 45
    1140:	f0 e0       	ldi	r31, 0x00	; 0
    1142:	80 81       	ld	r24, Z
    1144:	81 60       	ori	r24, 0x01	; 1
    1146:	8c 93       	st	X, r24
		CLR_BIT(SPCR_REG, SPCR_SPR1 );
    1148:	ad e2       	ldi	r26, 0x2D	; 45
    114a:	b0 e0       	ldi	r27, 0x00	; 0
    114c:	ed e2       	ldi	r30, 0x2D	; 45
    114e:	f0 e0       	ldi	r31, 0x00	; 0
    1150:	80 81       	ld	r24, Z
    1152:	8d 7f       	andi	r24, 0xFD	; 253
    1154:	8c 93       	st	X, r24
		CLR_BIT(SPSR_REG, SPSR_SPI2x);
    1156:	ae e2       	ldi	r26, 0x2E	; 46
    1158:	b0 e0       	ldi	r27, 0x00	; 0
    115a:	ee e2       	ldi	r30, 0x2E	; 46
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	80 81       	ld	r24, Z
    1160:	8e 7f       	andi	r24, 0xFE	; 254
    1162:	8c 93       	st	X, r24

	#endif


	/*	Enable SPI	*/
	SET_BIT(SPCR_REG, SPCR_SPE);
    1164:	ad e2       	ldi	r26, 0x2D	; 45
    1166:	b0 e0       	ldi	r27, 0x00	; 0
    1168:	ed e2       	ldi	r30, 0x2D	; 45
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	80 64       	ori	r24, 0x40	; 64
    1170:	8c 93       	st	X, r24
}
    1172:	cf 91       	pop	r28
    1174:	df 91       	pop	r29
    1176:	08 95       	ret

00001178 <SPI_enuMasterTransmit_Char>:



ErrorStatus_t SPI_enuMasterTransmit_Char(uint8_t copy_u8Data){
    1178:	df 93       	push	r29
    117a:	cf 93       	push	r28
    117c:	00 d0       	rcall	.+0      	; 0x117e <SPI_enuMasterTransmit_Char+0x6>
    117e:	cd b7       	in	r28, 0x3d	; 61
    1180:	de b7       	in	r29, 0x3e	; 62
    1182:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1184:	19 82       	std	Y+1, r1	; 0x01


	SPDR_REG = copy_u8Data;
    1186:	ef e2       	ldi	r30, 0x2F	; 47
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	8a 81       	ldd	r24, Y+2	; 0x02
    118c:	80 83       	st	Z, r24

	/*! Wait for transmission complete */
	while(!GET_BIT(SPSR_REG, SPSR_SPIF));
    118e:	ee e2       	ldi	r30, 0x2E	; 46
    1190:	f0 e0       	ldi	r31, 0x00	; 0
    1192:	80 81       	ld	r24, Z
    1194:	88 23       	and	r24, r24
    1196:	dc f7       	brge	.-10     	; 0x118e <SPI_enuMasterTransmit_Char+0x16>


	Local_enu_ErrorState = ERROR_STATUS_OK;
    1198:	81 e0       	ldi	r24, 0x01	; 1
    119a:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
    119c:	89 81       	ldd	r24, Y+1	; 0x01
}
    119e:	0f 90       	pop	r0
    11a0:	0f 90       	pop	r0
    11a2:	cf 91       	pop	r28
    11a4:	df 91       	pop	r29
    11a6:	08 95       	ret

000011a8 <SPI_enuMasterTransmit_String>:



ErrorStatus_t SPI_enuMasterTransmit_String(uint8_t* copy_pu8Data){
    11a8:	df 93       	push	r29
    11aa:	cf 93       	push	r28
    11ac:	00 d0       	rcall	.+0      	; 0x11ae <SPI_enuMasterTransmit_String+0x6>
    11ae:	00 d0       	rcall	.+0      	; 0x11b0 <SPI_enuMasterTransmit_String+0x8>
    11b0:	cd b7       	in	r28, 0x3d	; 61
    11b2:	de b7       	in	r29, 0x3e	; 62
    11b4:	9b 83       	std	Y+3, r25	; 0x03
    11b6:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    11b8:	19 82       	std	Y+1, r1	; 0x01


	if(copy_pu8Data == NULL){
    11ba:	8a 81       	ldd	r24, Y+2	; 0x02
    11bc:	9b 81       	ldd	r25, Y+3	; 0x03
    11be:	00 97       	sbiw	r24, 0x00	; 0
    11c0:	19 f4       	brne	.+6      	; 0x11c8 <SPI_enuMasterTransmit_String+0x20>
		return Local_enu_ErrorState;
    11c2:	89 81       	ldd	r24, Y+1	; 0x01
    11c4:	8c 83       	std	Y+4, r24	; 0x04
    11c6:	13 c0       	rjmp	.+38     	; 0x11ee <SPI_enuMasterTransmit_String+0x46>

	}else{

		do{
			SPI_enuMasterTransmit_Char(*copy_pu8Data);
    11c8:	ea 81       	ldd	r30, Y+2	; 0x02
    11ca:	fb 81       	ldd	r31, Y+3	; 0x03
    11cc:	80 81       	ld	r24, Z
    11ce:	0e 94 bc 08 	call	0x1178	; 0x1178 <SPI_enuMasterTransmit_Char>
			copy_pu8Data++;
    11d2:	8a 81       	ldd	r24, Y+2	; 0x02
    11d4:	9b 81       	ldd	r25, Y+3	; 0x03
    11d6:	01 96       	adiw	r24, 0x01	; 1
    11d8:	9b 83       	std	Y+3, r25	; 0x03
    11da:	8a 83       	std	Y+2, r24	; 0x02
		}while(*copy_pu8Data != '\0');
    11dc:	ea 81       	ldd	r30, Y+2	; 0x02
    11de:	fb 81       	ldd	r31, Y+3	; 0x03
    11e0:	80 81       	ld	r24, Z
    11e2:	88 23       	and	r24, r24
    11e4:	89 f7       	brne	.-30     	; 0x11c8 <SPI_enuMasterTransmit_String+0x20>
	}

	Local_enu_ErrorState = ERROR_STATUS_OK;
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
    11ea:	89 81       	ldd	r24, Y+1	; 0x01
    11ec:	8c 83       	std	Y+4, r24	; 0x04
    11ee:	8c 81       	ldd	r24, Y+4	; 0x04
}
    11f0:	0f 90       	pop	r0
    11f2:	0f 90       	pop	r0
    11f4:	0f 90       	pop	r0
    11f6:	0f 90       	pop	r0
    11f8:	cf 91       	pop	r28
    11fa:	df 91       	pop	r29
    11fc:	08 95       	ret

000011fe <SPI_enuSlaveReceive_Char>:



ErrorStatus_t SPI_enuSlaveReceive_Char(uint8_t* copy_pu8Data){
    11fe:	df 93       	push	r29
    1200:	cf 93       	push	r28
    1202:	00 d0       	rcall	.+0      	; 0x1204 <SPI_enuSlaveReceive_Char+0x6>
    1204:	0f 92       	push	r0
    1206:	cd b7       	in	r28, 0x3d	; 61
    1208:	de b7       	in	r29, 0x3e	; 62
    120a:	9b 83       	std	Y+3, r25	; 0x03
    120c:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    120e:	19 82       	std	Y+1, r1	; 0x01


	/* Wait for successful reception of data from master */
	while(!GET_BIT(SPSR_REG, SPSR_SPIF));
    1210:	ee e2       	ldi	r30, 0x2E	; 46
    1212:	f0 e0       	ldi	r31, 0x00	; 0
    1214:	80 81       	ld	r24, Z
    1216:	88 23       	and	r24, r24
    1218:	dc f7       	brge	.-10     	; 0x1210 <SPI_enuSlaveReceive_Char+0x12>

	*copy_pu8Data = SPDR_REG;
    121a:	ef e2       	ldi	r30, 0x2F	; 47
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	80 81       	ld	r24, Z
    1220:	ea 81       	ldd	r30, Y+2	; 0x02
    1222:	fb 81       	ldd	r31, Y+3	; 0x03
    1224:	80 83       	st	Z, r24


	Local_enu_ErrorState = ERROR_STATUS_OK;
    1226:	81 e0       	ldi	r24, 0x01	; 1
    1228:	89 83       	std	Y+1, r24	; 0x01
	return Local_enu_ErrorState;
    122a:	89 81       	ldd	r24, Y+1	; 0x01
}
    122c:	0f 90       	pop	r0
    122e:	0f 90       	pop	r0
    1230:	0f 90       	pop	r0
    1232:	cf 91       	pop	r28
    1234:	df 91       	pop	r29
    1236:	08 95       	ret

00001238 <SPI_enuSlaveReceive_String>:



ErrorStatus_t SPI_enuSlaveReceive_String(uint8_t* copy_pu8Data){
    1238:	df 93       	push	r29
    123a:	cf 93       	push	r28
    123c:	cd b7       	in	r28, 0x3d	; 61
    123e:	de b7       	in	r29, 0x3e	; 62
    1240:	27 97       	sbiw	r28, 0x07	; 7
    1242:	0f b6       	in	r0, 0x3f	; 63
    1244:	f8 94       	cli
    1246:	de bf       	out	0x3e, r29	; 62
    1248:	0f be       	out	0x3f, r0	; 63
    124a:	cd bf       	out	0x3d, r28	; 61
    124c:	9d 83       	std	Y+5, r25	; 0x05
    124e:	8c 83       	std	Y+4, r24	; 0x04

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1250:	1b 82       	std	Y+3, r1	; 0x03


	if(copy_pu8Data == NULL){
    1252:	8c 81       	ldd	r24, Y+4	; 0x04
    1254:	9d 81       	ldd	r25, Y+5	; 0x05
    1256:	00 97       	sbiw	r24, 0x00	; 0
    1258:	19 f4       	brne	.+6      	; 0x1260 <SPI_enuSlaveReceive_String+0x28>
		return Local_enu_ErrorState;
    125a:	8b 81       	ldd	r24, Y+3	; 0x03
    125c:	8e 83       	std	Y+6, r24	; 0x06
    125e:	1e c0       	rjmp	.+60     	; 0x129c <SPI_enuSlaveReceive_String+0x64>
	}else{

		// Intiate head of buffer similar to linked-list idea
		uint8_t *Local_u8Temp = copy_pu8Data;
    1260:	8c 81       	ldd	r24, Y+4	; 0x04
    1262:	9d 81       	ldd	r25, Y+5	; 0x05
    1264:	9a 83       	std	Y+2, r25	; 0x02
    1266:	89 83       	std	Y+1, r24	; 0x01

		do{
			SPI_enuSlaveReceive_Char(Local_u8Temp);
    1268:	89 81       	ldd	r24, Y+1	; 0x01
    126a:	9a 81       	ldd	r25, Y+2	; 0x02
    126c:	0e 94 ff 08 	call	0x11fe	; 0x11fe <SPI_enuSlaveReceive_Char>


		}while(*(Local_u8Temp++) != '\0');
    1270:	e9 81       	ldd	r30, Y+1	; 0x01
    1272:	fa 81       	ldd	r31, Y+2	; 0x02
    1274:	80 81       	ld	r24, Z
    1276:	8f 83       	std	Y+7, r24	; 0x07
    1278:	8f 81       	ldd	r24, Y+7	; 0x07
    127a:	88 23       	and	r24, r24
    127c:	11 f0       	breq	.+4      	; 0x1282 <SPI_enuSlaveReceive_String+0x4a>
    127e:	81 e0       	ldi	r24, 0x01	; 1
    1280:	8f 83       	std	Y+7, r24	; 0x07
    1282:	8f 81       	ldd	r24, Y+7	; 0x07
    1284:	29 81       	ldd	r18, Y+1	; 0x01
    1286:	3a 81       	ldd	r19, Y+2	; 0x02
    1288:	2f 5f       	subi	r18, 0xFF	; 255
    128a:	3f 4f       	sbci	r19, 0xFF	; 255
    128c:	3a 83       	std	Y+2, r19	; 0x02
    128e:	29 83       	std	Y+1, r18	; 0x01
    1290:	88 23       	and	r24, r24
    1292:	51 f7       	brne	.-44     	; 0x1268 <SPI_enuSlaveReceive_String+0x30>
	}


	Local_enu_ErrorState = ERROR_STATUS_OK;
    1294:	81 e0       	ldi	r24, 0x01	; 1
    1296:	8b 83       	std	Y+3, r24	; 0x03
	return Local_enu_ErrorState;
    1298:	8b 81       	ldd	r24, Y+3	; 0x03
    129a:	8e 83       	std	Y+6, r24	; 0x06
    129c:	8e 81       	ldd	r24, Y+6	; 0x06
}
    129e:	27 96       	adiw	r28, 0x07	; 7
    12a0:	0f b6       	in	r0, 0x3f	; 63
    12a2:	f8 94       	cli
    12a4:	de bf       	out	0x3e, r29	; 62
    12a6:	0f be       	out	0x3f, r0	; 63
    12a8:	cd bf       	out	0x3d, r28	; 61
    12aa:	cf 91       	pop	r28
    12ac:	df 91       	pop	r29
    12ae:	08 95       	ret

000012b0 <GIE_enuEnable>:
#include "GIE_priv.h"
/**********************************************************/

//ErrorStatus_t GIE_enuInit(void);

ErrorStatus_t GIE_enuEnable(void){
    12b0:	df 93       	push	r29
    12b2:	cf 93       	push	r28
    12b4:	0f 92       	push	r0
    12b6:	cd b7       	in	r28, 0x3d	; 61
    12b8:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    12ba:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_OFF ){
    12bc:	ef e5       	ldi	r30, 0x5F	; 95
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	88 23       	and	r24, r24
    12c4:	4c f0       	brlt	.+18     	; 0x12d8 <GIE_enuEnable+0x28>

		SREG |= (1 << I_BIT);
    12c6:	af e5       	ldi	r26, 0x5F	; 95
    12c8:	b0 e0       	ldi	r27, 0x00	; 0
    12ca:	ef e5       	ldi	r30, 0x5F	; 95
    12cc:	f0 e0       	ldi	r31, 0x00	; 0
    12ce:	80 81       	ld	r24, Z
    12d0:	80 68       	ori	r24, 0x80	; 128
    12d2:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    12d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    12da:	0f 90       	pop	r0
    12dc:	cf 91       	pop	r28
    12de:	df 91       	pop	r29
    12e0:	08 95       	ret

000012e2 <GIE_enuDisable>:


ErrorStatus_t GIE_enuDisable(void){
    12e2:	df 93       	push	r29
    12e4:	cf 93       	push	r28
    12e6:	0f 92       	push	r0
    12e8:	cd b7       	in	r28, 0x3d	; 61
    12ea:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    12ec:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_ON){
    12ee:	ef e5       	ldi	r30, 0x5F	; 95
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	88 23       	and	r24, r24
    12f6:	4c f4       	brge	.+18     	; 0x130a <GIE_enuDisable+0x28>

		SREG &= ~(1 << I_BIT);
    12f8:	af e5       	ldi	r26, 0x5F	; 95
    12fa:	b0 e0       	ldi	r27, 0x00	; 0
    12fc:	ef e5       	ldi	r30, 0x5F	; 95
    12fe:	f0 e0       	ldi	r31, 0x00	; 0
    1300:	80 81       	ld	r24, Z
    1302:	8f 77       	andi	r24, 0x7F	; 127
    1304:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
    1306:	81 e0       	ldi	r24, 0x01	; 1
    1308:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
    130a:	89 81       	ldd	r24, Y+1	; 0x01
}
    130c:	0f 90       	pop	r0
    130e:	cf 91       	pop	r28
    1310:	df 91       	pop	r29
    1312:	08 95       	ret

00001314 <EXTI_enuInit>:

static void (*EXTI_pfunISRFun[NUM_INT])(void) = {NULL, NULL, NULL};



ErrorStatus_t EXTI_enuInit(EXTI* Copy_pu8GroupConfig){
    1314:	df 93       	push	r29
    1316:	cf 93       	push	r28
    1318:	cd b7       	in	r28, 0x3d	; 61
    131a:	de b7       	in	r29, 0x3e	; 62
    131c:	2a 97       	sbiw	r28, 0x0a	; 10
    131e:	0f b6       	in	r0, 0x3f	; 63
    1320:	f8 94       	cli
    1322:	de bf       	out	0x3e, r29	; 62
    1324:	0f be       	out	0x3f, r0	; 63
    1326:	cd bf       	out	0x3d, r28	; 61
    1328:	9b 83       	std	Y+3, r25	; 0x03
    132a:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    132c:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8GroupConfig == NULL){
    132e:	8a 81       	ldd	r24, Y+2	; 0x02
    1330:	9b 81       	ldd	r25, Y+3	; 0x03
    1332:	00 97       	sbiw	r24, 0x00	; 0
    1334:	19 f4       	brne	.+6      	; 0x133c <EXTI_enuInit+0x28>

		return Local_enuErrorStatus;
    1336:	29 81       	ldd	r18, Y+1	; 0x01
    1338:	2a 87       	std	Y+10, r18	; 0x0a
    133a:	36 c1       	rjmp	.+620    	; 0x15a8 <EXTI_enuInit+0x294>

	else{


		/**************** INT0 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_0].Int_State == EXTI_ENABLED){
    133c:	ea 81       	ldd	r30, Y+2	; 0x02
    133e:	fb 81       	ldd	r31, Y+3	; 0x03
    1340:	80 81       	ld	r24, Z
    1342:	81 30       	cpi	r24, 0x01	; 1
    1344:	09 f0       	breq	.+2      	; 0x1348 <EXTI_enuInit+0x34>
    1346:	64 c0       	rjmp	.+200    	; 0x1410 <EXTI_enuInit+0xfc>

			SET_BIT(GICR, INT0_switch);
    1348:	ab e5       	ldi	r26, 0x5B	; 91
    134a:	b0 e0       	ldi	r27, 0x00	; 0
    134c:	eb e5       	ldi	r30, 0x5B	; 91
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	80 81       	ld	r24, Z
    1352:	80 64       	ori	r24, 0x40	; 64
    1354:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT_NO_0].Sence_Level){
    1356:	ea 81       	ldd	r30, Y+2	; 0x02
    1358:	fb 81       	ldd	r31, Y+3	; 0x03
    135a:	81 81       	ldd	r24, Z+1	; 0x01
    135c:	28 2f       	mov	r18, r24
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	39 87       	std	Y+9, r19	; 0x09
    1362:	28 87       	std	Y+8, r18	; 0x08
    1364:	88 85       	ldd	r24, Y+8	; 0x08
    1366:	99 85       	ldd	r25, Y+9	; 0x09
    1368:	81 30       	cpi	r24, 0x01	; 1
    136a:	91 05       	cpc	r25, r1
    136c:	21 f1       	breq	.+72     	; 0x13b6 <EXTI_enuInit+0xa2>
    136e:	28 85       	ldd	r18, Y+8	; 0x08
    1370:	39 85       	ldd	r19, Y+9	; 0x09
    1372:	22 30       	cpi	r18, 0x02	; 2
    1374:	31 05       	cpc	r19, r1
    1376:	2c f4       	brge	.+10     	; 0x1382 <EXTI_enuInit+0x6e>
    1378:	88 85       	ldd	r24, Y+8	; 0x08
    137a:	99 85       	ldd	r25, Y+9	; 0x09
    137c:	00 97       	sbiw	r24, 0x00	; 0
    137e:	61 f0       	breq	.+24     	; 0x1398 <EXTI_enuInit+0x84>
    1380:	53 c0       	rjmp	.+166    	; 0x1428 <EXTI_enuInit+0x114>
    1382:	28 85       	ldd	r18, Y+8	; 0x08
    1384:	39 85       	ldd	r19, Y+9	; 0x09
    1386:	22 30       	cpi	r18, 0x02	; 2
    1388:	31 05       	cpc	r19, r1
    138a:	21 f1       	breq	.+72     	; 0x13d4 <EXTI_enuInit+0xc0>
    138c:	88 85       	ldd	r24, Y+8	; 0x08
    138e:	99 85       	ldd	r25, Y+9	; 0x09
    1390:	83 30       	cpi	r24, 0x03	; 3
    1392:	91 05       	cpc	r25, r1
    1394:	71 f1       	breq	.+92     	; 0x13f2 <EXTI_enuInit+0xde>
    1396:	48 c0       	rjmp	.+144    	; 0x1428 <EXTI_enuInit+0x114>


				case EXTI_LOW_LEVEL:

					CLR_BIT(MCUCR, ISC00);
    1398:	a5 e5       	ldi	r26, 0x55	; 85
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	e5 e5       	ldi	r30, 0x55	; 85
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	8e 7f       	andi	r24, 0xFE	; 254
    13a4:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC01);
    13a6:	a5 e5       	ldi	r26, 0x55	; 85
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e5 e5       	ldi	r30, 0x55	; 85
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	8d 7f       	andi	r24, 0xFD	; 253
    13b2:	8c 93       	st	X, r24
    13b4:	39 c0       	rjmp	.+114    	; 0x1428 <EXTI_enuInit+0x114>

					break;

				case EXTI_ANY_lOGICALCHANGE:

					SET_BIT(MCUCR, ISC00);
    13b6:	a5 e5       	ldi	r26, 0x55	; 85
    13b8:	b0 e0       	ldi	r27, 0x00	; 0
    13ba:	e5 e5       	ldi	r30, 0x55	; 85
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	80 81       	ld	r24, Z
    13c0:	81 60       	ori	r24, 0x01	; 1
    13c2:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC01);
    13c4:	a5 e5       	ldi	r26, 0x55	; 85
    13c6:	b0 e0       	ldi	r27, 0x00	; 0
    13c8:	e5 e5       	ldi	r30, 0x55	; 85
    13ca:	f0 e0       	ldi	r31, 0x00	; 0
    13cc:	80 81       	ld	r24, Z
    13ce:	8d 7f       	andi	r24, 0xFD	; 253
    13d0:	8c 93       	st	X, r24
    13d2:	2a c0       	rjmp	.+84     	; 0x1428 <EXTI_enuInit+0x114>
					break;


				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCR, ISC00);
    13d4:	a5 e5       	ldi	r26, 0x55	; 85
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e5 e5       	ldi	r30, 0x55	; 85
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	8e 7f       	andi	r24, 0xFE	; 254
    13e0:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC01);
    13e2:	a5 e5       	ldi	r26, 0x55	; 85
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	e5 e5       	ldi	r30, 0x55	; 85
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	82 60       	ori	r24, 0x02	; 2
    13ee:	8c 93       	st	X, r24
    13f0:	1b c0       	rjmp	.+54     	; 0x1428 <EXTI_enuInit+0x114>

					break;

				case EXTI_RISING_EDGE:

					SET_BIT(MCUCR, ISC00);
    13f2:	a5 e5       	ldi	r26, 0x55	; 85
    13f4:	b0 e0       	ldi	r27, 0x00	; 0
    13f6:	e5 e5       	ldi	r30, 0x55	; 85
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	80 81       	ld	r24, Z
    13fc:	81 60       	ori	r24, 0x01	; 1
    13fe:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC01);
    1400:	a5 e5       	ldi	r26, 0x55	; 85
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	e5 e5       	ldi	r30, 0x55	; 85
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	80 81       	ld	r24, Z
    140a:	82 60       	ori	r24, 0x02	; 2
    140c:	8c 93       	st	X, r24
    140e:	0c c0       	rjmp	.+24     	; 0x1428 <EXTI_enuInit+0x114>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_0].Int_State == EXTI_DISABLED){
    1410:	ea 81       	ldd	r30, Y+2	; 0x02
    1412:	fb 81       	ldd	r31, Y+3	; 0x03
    1414:	80 81       	ld	r24, Z
    1416:	88 23       	and	r24, r24
    1418:	39 f4       	brne	.+14     	; 0x1428 <EXTI_enuInit+0x114>

			CLR_BIT(GICR, INT0_switch);
    141a:	ab e5       	ldi	r26, 0x5B	; 91
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	eb e5       	ldi	r30, 0x5B	; 91
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	8f 7b       	andi	r24, 0xBF	; 191
    1426:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT1 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_1].Int_State == EXTI_ENABLED){
    1428:	8a 81       	ldd	r24, Y+2	; 0x02
    142a:	9b 81       	ldd	r25, Y+3	; 0x03
    142c:	fc 01       	movw	r30, r24
    142e:	32 96       	adiw	r30, 0x02	; 2
    1430:	80 81       	ld	r24, Z
    1432:	81 30       	cpi	r24, 0x01	; 1
    1434:	09 f0       	breq	.+2      	; 0x1438 <EXTI_enuInit+0x124>
    1436:	66 c0       	rjmp	.+204    	; 0x1504 <EXTI_enuInit+0x1f0>

			SET_BIT(GICR, INT1_switch);
    1438:	ab e5       	ldi	r26, 0x5B	; 91
    143a:	b0 e0       	ldi	r27, 0x00	; 0
    143c:	eb e5       	ldi	r30, 0x5B	; 91
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	80 68       	ori	r24, 0x80	; 128
    1444:	8c 93       	st	X, r24


			switch(Copy_pu8GroupConfig[INT_NO_1].Sence_Level){
    1446:	8a 81       	ldd	r24, Y+2	; 0x02
    1448:	9b 81       	ldd	r25, Y+3	; 0x03
    144a:	fc 01       	movw	r30, r24
    144c:	32 96       	adiw	r30, 0x02	; 2
    144e:	81 81       	ldd	r24, Z+1	; 0x01
    1450:	28 2f       	mov	r18, r24
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	3f 83       	std	Y+7, r19	; 0x07
    1456:	2e 83       	std	Y+6, r18	; 0x06
    1458:	8e 81       	ldd	r24, Y+6	; 0x06
    145a:	9f 81       	ldd	r25, Y+7	; 0x07
    145c:	81 30       	cpi	r24, 0x01	; 1
    145e:	91 05       	cpc	r25, r1
    1460:	21 f1       	breq	.+72     	; 0x14aa <EXTI_enuInit+0x196>
    1462:	2e 81       	ldd	r18, Y+6	; 0x06
    1464:	3f 81       	ldd	r19, Y+7	; 0x07
    1466:	22 30       	cpi	r18, 0x02	; 2
    1468:	31 05       	cpc	r19, r1
    146a:	2c f4       	brge	.+10     	; 0x1476 <EXTI_enuInit+0x162>
    146c:	8e 81       	ldd	r24, Y+6	; 0x06
    146e:	9f 81       	ldd	r25, Y+7	; 0x07
    1470:	00 97       	sbiw	r24, 0x00	; 0
    1472:	61 f0       	breq	.+24     	; 0x148c <EXTI_enuInit+0x178>
    1474:	55 c0       	rjmp	.+170    	; 0x1520 <EXTI_enuInit+0x20c>
    1476:	2e 81       	ldd	r18, Y+6	; 0x06
    1478:	3f 81       	ldd	r19, Y+7	; 0x07
    147a:	22 30       	cpi	r18, 0x02	; 2
    147c:	31 05       	cpc	r19, r1
    147e:	21 f1       	breq	.+72     	; 0x14c8 <EXTI_enuInit+0x1b4>
    1480:	8e 81       	ldd	r24, Y+6	; 0x06
    1482:	9f 81       	ldd	r25, Y+7	; 0x07
    1484:	83 30       	cpi	r24, 0x03	; 3
    1486:	91 05       	cpc	r25, r1
    1488:	71 f1       	breq	.+92     	; 0x14e6 <EXTI_enuInit+0x1d2>
    148a:	4a c0       	rjmp	.+148    	; 0x1520 <EXTI_enuInit+0x20c>

				case EXTI_LOW_LEVEL:

					CLR_BIT(MCUCR, ISC10);
    148c:	a5 e5       	ldi	r26, 0x55	; 85
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	e5 e5       	ldi	r30, 0x55	; 85
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	80 81       	ld	r24, Z
    1496:	8b 7f       	andi	r24, 0xFB	; 251
    1498:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC11);
    149a:	a5 e5       	ldi	r26, 0x55	; 85
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	e5 e5       	ldi	r30, 0x55	; 85
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	87 7f       	andi	r24, 0xF7	; 247
    14a6:	8c 93       	st	X, r24
    14a8:	3b c0       	rjmp	.+118    	; 0x1520 <EXTI_enuInit+0x20c>
					break;


				case EXTI_ANY_lOGICALCHANGE:

					SET_BIT(MCUCR, ISC10);
    14aa:	a5 e5       	ldi	r26, 0x55	; 85
    14ac:	b0 e0       	ldi	r27, 0x00	; 0
    14ae:	e5 e5       	ldi	r30, 0x55	; 85
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
    14b4:	84 60       	ori	r24, 0x04	; 4
    14b6:	8c 93       	st	X, r24
					CLR_BIT(MCUCR, ISC11);
    14b8:	a5 e5       	ldi	r26, 0x55	; 85
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	e5 e5       	ldi	r30, 0x55	; 85
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	80 81       	ld	r24, Z
    14c2:	87 7f       	andi	r24, 0xF7	; 247
    14c4:	8c 93       	st	X, r24
    14c6:	2c c0       	rjmp	.+88     	; 0x1520 <EXTI_enuInit+0x20c>
					break;


				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCR, ISC10);
    14c8:	a5 e5       	ldi	r26, 0x55	; 85
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	e5 e5       	ldi	r30, 0x55	; 85
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	8b 7f       	andi	r24, 0xFB	; 251
    14d4:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC11);
    14d6:	a5 e5       	ldi	r26, 0x55	; 85
    14d8:	b0 e0       	ldi	r27, 0x00	; 0
    14da:	e5 e5       	ldi	r30, 0x55	; 85
    14dc:	f0 e0       	ldi	r31, 0x00	; 0
    14de:	80 81       	ld	r24, Z
    14e0:	88 60       	ori	r24, 0x08	; 8
    14e2:	8c 93       	st	X, r24
    14e4:	1d c0       	rjmp	.+58     	; 0x1520 <EXTI_enuInit+0x20c>
					break;

				case EXTI_RISING_EDGE:


					SET_BIT(MCUCR, ISC10);
    14e6:	a5 e5       	ldi	r26, 0x55	; 85
    14e8:	b0 e0       	ldi	r27, 0x00	; 0
    14ea:	e5 e5       	ldi	r30, 0x55	; 85
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	80 81       	ld	r24, Z
    14f0:	84 60       	ori	r24, 0x04	; 4
    14f2:	8c 93       	st	X, r24
					SET_BIT(MCUCR, ISC11);
    14f4:	a5 e5       	ldi	r26, 0x55	; 85
    14f6:	b0 e0       	ldi	r27, 0x00	; 0
    14f8:	e5 e5       	ldi	r30, 0x55	; 85
    14fa:	f0 e0       	ldi	r31, 0x00	; 0
    14fc:	80 81       	ld	r24, Z
    14fe:	88 60       	ori	r24, 0x08	; 8
    1500:	8c 93       	st	X, r24
    1502:	0e c0       	rjmp	.+28     	; 0x1520 <EXTI_enuInit+0x20c>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_1].Int_State == EXTI_DISABLED){
    1504:	8a 81       	ldd	r24, Y+2	; 0x02
    1506:	9b 81       	ldd	r25, Y+3	; 0x03
    1508:	fc 01       	movw	r30, r24
    150a:	32 96       	adiw	r30, 0x02	; 2
    150c:	80 81       	ld	r24, Z
    150e:	88 23       	and	r24, r24
    1510:	39 f4       	brne	.+14     	; 0x1520 <EXTI_enuInit+0x20c>

			CLR_BIT(GICR, INT1_switch);
    1512:	ab e5       	ldi	r26, 0x5B	; 91
    1514:	b0 e0       	ldi	r27, 0x00	; 0
    1516:	eb e5       	ldi	r30, 0x5B	; 91
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	80 81       	ld	r24, Z
    151c:	8f 77       	andi	r24, 0x7F	; 127
    151e:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT2 Configuration ****************/
		if(Copy_pu8GroupConfig[INT_NO_2].Int_State == EXTI_ENABLED){
    1520:	8a 81       	ldd	r24, Y+2	; 0x02
    1522:	9b 81       	ldd	r25, Y+3	; 0x03
    1524:	fc 01       	movw	r30, r24
    1526:	34 96       	adiw	r30, 0x04	; 4
    1528:	80 81       	ld	r24, Z
    152a:	81 30       	cpi	r24, 0x01	; 1
    152c:	59 f5       	brne	.+86     	; 0x1584 <EXTI_enuInit+0x270>

			SET_BIT(GICR, INT2_switch);
    152e:	ab e5       	ldi	r26, 0x5B	; 91
    1530:	b0 e0       	ldi	r27, 0x00	; 0
    1532:	eb e5       	ldi	r30, 0x5B	; 91
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	80 81       	ld	r24, Z
    1538:	80 62       	ori	r24, 0x20	; 32
    153a:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT_NO_2].Sence_Level){
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	9b 81       	ldd	r25, Y+3	; 0x03
    1540:	fc 01       	movw	r30, r24
    1542:	34 96       	adiw	r30, 0x04	; 4
    1544:	81 81       	ldd	r24, Z+1	; 0x01
    1546:	28 2f       	mov	r18, r24
    1548:	30 e0       	ldi	r19, 0x00	; 0
    154a:	3d 83       	std	Y+5, r19	; 0x05
    154c:	2c 83       	std	Y+4, r18	; 0x04
    154e:	8c 81       	ldd	r24, Y+4	; 0x04
    1550:	9d 81       	ldd	r25, Y+5	; 0x05
    1552:	82 30       	cpi	r24, 0x02	; 2
    1554:	91 05       	cpc	r25, r1
    1556:	31 f0       	breq	.+12     	; 0x1564 <EXTI_enuInit+0x250>
    1558:	2c 81       	ldd	r18, Y+4	; 0x04
    155a:	3d 81       	ldd	r19, Y+5	; 0x05
    155c:	23 30       	cpi	r18, 0x03	; 3
    155e:	31 05       	cpc	r19, r1
    1560:	49 f0       	breq	.+18     	; 0x1574 <EXTI_enuInit+0x260>
    1562:	1e c0       	rjmp	.+60     	; 0x15a0 <EXTI_enuInit+0x28c>

				case EXTI_FALLING_EDGE:

					CLR_BIT(MCUCSR, ISC2);
    1564:	a4 e5       	ldi	r26, 0x54	; 84
    1566:	b0 e0       	ldi	r27, 0x00	; 0
    1568:	e4 e5       	ldi	r30, 0x54	; 84
    156a:	f0 e0       	ldi	r31, 0x00	; 0
    156c:	80 81       	ld	r24, Z
    156e:	8f 7b       	andi	r24, 0xBF	; 191
    1570:	8c 93       	st	X, r24
    1572:	16 c0       	rjmp	.+44     	; 0x15a0 <EXTI_enuInit+0x28c>
					break;

				case EXTI_RISING_EDGE:

					SET_BIT(MCUCSR, ISC2);
    1574:	a4 e5       	ldi	r26, 0x54	; 84
    1576:	b0 e0       	ldi	r27, 0x00	; 0
    1578:	e4 e5       	ldi	r30, 0x54	; 84
    157a:	f0 e0       	ldi	r31, 0x00	; 0
    157c:	80 81       	ld	r24, Z
    157e:	80 64       	ori	r24, 0x40	; 64
    1580:	8c 93       	st	X, r24
    1582:	0e c0       	rjmp	.+28     	; 0x15a0 <EXTI_enuInit+0x28c>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT_NO_2].Int_State == EXTI_DISABLED){
    1584:	8a 81       	ldd	r24, Y+2	; 0x02
    1586:	9b 81       	ldd	r25, Y+3	; 0x03
    1588:	fc 01       	movw	r30, r24
    158a:	34 96       	adiw	r30, 0x04	; 4
    158c:	80 81       	ld	r24, Z
    158e:	88 23       	and	r24, r24
    1590:	39 f4       	brne	.+14     	; 0x15a0 <EXTI_enuInit+0x28c>

			CLR_BIT(GICR, INT2_switch);
    1592:	ab e5       	ldi	r26, 0x5B	; 91
    1594:	b0 e0       	ldi	r27, 0x00	; 0
    1596:	eb e5       	ldi	r30, 0x5B	; 91
    1598:	f0 e0       	ldi	r31, 0x00	; 0
    159a:	80 81       	ld	r24, Z
    159c:	8f 7d       	andi	r24, 0xDF	; 223
    159e:	8c 93       	st	X, r24





		Local_enuErrorStatus = ERROR_STATUS_OK;
    15a0:	81 e0       	ldi	r24, 0x01	; 1
    15a2:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
    15a4:	39 81       	ldd	r19, Y+1	; 0x01
    15a6:	3a 87       	std	Y+10, r19	; 0x0a
    15a8:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    15aa:	2a 96       	adiw	r28, 0x0a	; 10
    15ac:	0f b6       	in	r0, 0x3f	; 63
    15ae:	f8 94       	cli
    15b0:	de bf       	out	0x3e, r29	; 62
    15b2:	0f be       	out	0x3f, r0	; 63
    15b4:	cd bf       	out	0x3d, r28	; 61
    15b6:	cf 91       	pop	r28
    15b8:	df 91       	pop	r29
    15ba:	08 95       	ret

000015bc <EXTI_enuEnableInterrupt>:

ErrorStatus_t EXTI_enuEnableInterrupt(uint8_t Copy_u8IntNumber){
    15bc:	df 93       	push	r29
    15be:	cf 93       	push	r28
    15c0:	00 d0       	rcall	.+0      	; 0x15c2 <EXTI_enuEnableInterrupt+0x6>
    15c2:	00 d0       	rcall	.+0      	; 0x15c4 <EXTI_enuEnableInterrupt+0x8>
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    15ca:	19 82       	std	Y+1, r1	; 0x01


		switch(Copy_u8IntNumber){
    15cc:	8a 81       	ldd	r24, Y+2	; 0x02
    15ce:	28 2f       	mov	r18, r24
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	3c 83       	std	Y+4, r19	; 0x04
    15d4:	2b 83       	std	Y+3, r18	; 0x03
    15d6:	8b 81       	ldd	r24, Y+3	; 0x03
    15d8:	9c 81       	ldd	r25, Y+4	; 0x04
    15da:	81 30       	cpi	r24, 0x01	; 1
    15dc:	91 05       	cpc	r25, r1
    15de:	89 f0       	breq	.+34     	; 0x1602 <EXTI_enuEnableInterrupt+0x46>
    15e0:	2b 81       	ldd	r18, Y+3	; 0x03
    15e2:	3c 81       	ldd	r19, Y+4	; 0x04
    15e4:	22 30       	cpi	r18, 0x02	; 2
    15e6:	31 05       	cpc	r19, r1
    15e8:	a1 f0       	breq	.+40     	; 0x1612 <EXTI_enuEnableInterrupt+0x56>
    15ea:	8b 81       	ldd	r24, Y+3	; 0x03
    15ec:	9c 81       	ldd	r25, Y+4	; 0x04
    15ee:	00 97       	sbiw	r24, 0x00	; 0
    15f0:	b9 f4       	brne	.+46     	; 0x1620 <EXTI_enuEnableInterrupt+0x64>
			case INT_NO_0:

				SET_BIT(GICR, INT0_switch);
    15f2:	ab e5       	ldi	r26, 0x5B	; 91
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	eb e5       	ldi	r30, 0x5B	; 91
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	80 64       	ori	r24, 0x40	; 64
    15fe:	8c 93       	st	X, r24
    1600:	0f c0       	rjmp	.+30     	; 0x1620 <EXTI_enuEnableInterrupt+0x64>
				break;

			case INT_NO_1:

				SET_BIT(GICR, INT1_switch);
    1602:	ab e5       	ldi	r26, 0x5B	; 91
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	eb e5       	ldi	r30, 0x5B	; 91
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	80 68       	ori	r24, 0x80	; 128
    160e:	8c 93       	st	X, r24
    1610:	07 c0       	rjmp	.+14     	; 0x1620 <EXTI_enuEnableInterrupt+0x64>
				break;

			case INT_NO_2:

				SET_BIT(GICR, INT2_switch);
    1612:	ab e5       	ldi	r26, 0x5B	; 91
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	eb e5       	ldi	r30, 0x5B	; 91
    1618:	f0 e0       	ldi	r31, 0x00	; 0
    161a:	80 81       	ld	r24, Z
    161c:	80 62       	ori	r24, 0x20	; 32
    161e:	8c 93       	st	X, r24
		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
    1620:	81 e0       	ldi	r24, 0x01	; 1
    1622:	89 83       	std	Y+1, r24	; 0x01


	return Local_enuErrorStatus;
    1624:	89 81       	ldd	r24, Y+1	; 0x01
}
    1626:	0f 90       	pop	r0
    1628:	0f 90       	pop	r0
    162a:	0f 90       	pop	r0
    162c:	0f 90       	pop	r0
    162e:	cf 91       	pop	r28
    1630:	df 91       	pop	r29
    1632:	08 95       	ret

00001634 <EXTI_enuDisableInterrupt>:

ErrorStatus_t EXTI_enuDisableInterrupt(uint8_t Copy_u8IntNumber){
    1634:	df 93       	push	r29
    1636:	cf 93       	push	r28
    1638:	00 d0       	rcall	.+0      	; 0x163a <EXTI_enuDisableInterrupt+0x6>
    163a:	00 d0       	rcall	.+0      	; 0x163c <EXTI_enuDisableInterrupt+0x8>
    163c:	0f 92       	push	r0
    163e:	cd b7       	in	r28, 0x3d	; 61
    1640:	de b7       	in	r29, 0x3e	; 62
    1642:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    1644:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8IntNumber > INT_NO_2){
    1646:	8a 81       	ldd	r24, Y+2	; 0x02
    1648:	83 30       	cpi	r24, 0x03	; 3
    164a:	18 f0       	brcs	.+6      	; 0x1652 <EXTI_enuDisableInterrupt+0x1e>
		return Local_enuErrorStatus;
    164c:	29 81       	ldd	r18, Y+1	; 0x01
    164e:	2d 83       	std	Y+5, r18	; 0x05
    1650:	2e c0       	rjmp	.+92     	; 0x16ae <EXTI_enuDisableInterrupt+0x7a>
	}

	else{

		switch(Copy_u8IntNumber){
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	28 2f       	mov	r18, r24
    1656:	30 e0       	ldi	r19, 0x00	; 0
    1658:	3c 83       	std	Y+4, r19	; 0x04
    165a:	2b 83       	std	Y+3, r18	; 0x03
    165c:	8b 81       	ldd	r24, Y+3	; 0x03
    165e:	9c 81       	ldd	r25, Y+4	; 0x04
    1660:	81 30       	cpi	r24, 0x01	; 1
    1662:	91 05       	cpc	r25, r1
    1664:	89 f0       	breq	.+34     	; 0x1688 <EXTI_enuDisableInterrupt+0x54>
    1666:	2b 81       	ldd	r18, Y+3	; 0x03
    1668:	3c 81       	ldd	r19, Y+4	; 0x04
    166a:	22 30       	cpi	r18, 0x02	; 2
    166c:	31 05       	cpc	r19, r1
    166e:	a1 f0       	breq	.+40     	; 0x1698 <EXTI_enuDisableInterrupt+0x64>
    1670:	8b 81       	ldd	r24, Y+3	; 0x03
    1672:	9c 81       	ldd	r25, Y+4	; 0x04
    1674:	00 97       	sbiw	r24, 0x00	; 0
    1676:	b9 f4       	brne	.+46     	; 0x16a6 <EXTI_enuDisableInterrupt+0x72>
		case INT_NO_0:

			
			GICR &= ~(1<<INT0_switch);
    1678:	ab e5       	ldi	r26, 0x5B	; 91
    167a:	b0 e0       	ldi	r27, 0x00	; 0
    167c:	eb e5       	ldi	r30, 0x5B	; 91
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	8f 7b       	andi	r24, 0xBF	; 191
    1684:	8c 93       	st	X, r24
    1686:	0f c0       	rjmp	.+30     	; 0x16a6 <EXTI_enuDisableInterrupt+0x72>
			break;

		case INT_NO_1:

			GICR &= ~(1<<INT1_switch);
    1688:	ab e5       	ldi	r26, 0x5B	; 91
    168a:	b0 e0       	ldi	r27, 0x00	; 0
    168c:	eb e5       	ldi	r30, 0x5B	; 91
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	80 81       	ld	r24, Z
    1692:	8f 77       	andi	r24, 0x7F	; 127
    1694:	8c 93       	st	X, r24
    1696:	07 c0       	rjmp	.+14     	; 0x16a6 <EXTI_enuDisableInterrupt+0x72>
			break;

		case INT_NO_2:

			GICR &= ~(1<<INT2_switch);
    1698:	ab e5       	ldi	r26, 0x5B	; 91
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	eb e5       	ldi	r30, 0x5B	; 91
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	8f 7d       	andi	r24, 0xDF	; 223
    16a4:	8c 93       	st	X, r24
		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
    16aa:	99 81       	ldd	r25, Y+1	; 0x01
    16ac:	9d 83       	std	Y+5, r25	; 0x05
    16ae:	8d 81       	ldd	r24, Y+5	; 0x05
}
    16b0:	0f 90       	pop	r0
    16b2:	0f 90       	pop	r0
    16b4:	0f 90       	pop	r0
    16b6:	0f 90       	pop	r0
    16b8:	0f 90       	pop	r0
    16ba:	cf 91       	pop	r28
    16bc:	df 91       	pop	r29
    16be:	08 95       	ret

000016c0 <EXTI_enuSetSenseLevel>:


ErrorStatus_t EXTI_enuSetSenseLevel(uint8_t Copy_u8IntNumber,  uint8_t Copy_u8SenseLevel){
    16c0:	df 93       	push	r29
    16c2:	cf 93       	push	r28
    16c4:	cd b7       	in	r28, 0x3d	; 61
    16c6:	de b7       	in	r29, 0x3e	; 62
    16c8:	2c 97       	sbiw	r28, 0x0c	; 12
    16ca:	0f b6       	in	r0, 0x3f	; 63
    16cc:	f8 94       	cli
    16ce:	de bf       	out	0x3e, r29	; 62
    16d0:	0f be       	out	0x3f, r0	; 63
    16d2:	cd bf       	out	0x3d, r28	; 61
    16d4:	8a 83       	std	Y+2, r24	; 0x02
    16d6:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    16d8:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_u8IntNumber > INT_NO_2) || Copy_u8SenseLevel > EXTI_RISING_EDGE){
    16da:	8a 81       	ldd	r24, Y+2	; 0x02
    16dc:	83 30       	cpi	r24, 0x03	; 3
    16de:	18 f4       	brcc	.+6      	; 0x16e6 <EXTI_enuSetSenseLevel+0x26>
    16e0:	8b 81       	ldd	r24, Y+3	; 0x03
    16e2:	84 30       	cpi	r24, 0x04	; 4
    16e4:	18 f0       	brcs	.+6      	; 0x16ec <EXTI_enuSetSenseLevel+0x2c>

		return Local_enuErrorStatus;
    16e6:	29 81       	ldd	r18, Y+1	; 0x01
    16e8:	2c 87       	std	Y+12, r18	; 0x0c
    16ea:	ef c0       	rjmp	.+478    	; 0x18ca <EXTI_enuSetSenseLevel+0x20a>
	}

	else{

		switch(Copy_u8IntNumber){
    16ec:	8a 81       	ldd	r24, Y+2	; 0x02
    16ee:	28 2f       	mov	r18, r24
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	3b 87       	std	Y+11, r19	; 0x0b
    16f4:	2a 87       	std	Y+10, r18	; 0x0a
    16f6:	8a 85       	ldd	r24, Y+10	; 0x0a
    16f8:	9b 85       	ldd	r25, Y+11	; 0x0b
    16fa:	81 30       	cpi	r24, 0x01	; 1
    16fc:	91 05       	cpc	r25, r1
    16fe:	09 f4       	brne	.+2      	; 0x1702 <EXTI_enuSetSenseLevel+0x42>
    1700:	66 c0       	rjmp	.+204    	; 0x17ce <EXTI_enuSetSenseLevel+0x10e>
    1702:	2a 85       	ldd	r18, Y+10	; 0x0a
    1704:	3b 85       	ldd	r19, Y+11	; 0x0b
    1706:	22 30       	cpi	r18, 0x02	; 2
    1708:	31 05       	cpc	r19, r1
    170a:	09 f4       	brne	.+2      	; 0x170e <EXTI_enuSetSenseLevel+0x4e>
    170c:	bb c0       	rjmp	.+374    	; 0x1884 <EXTI_enuSetSenseLevel+0x1c4>
    170e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1710:	9b 85       	ldd	r25, Y+11	; 0x0b
    1712:	00 97       	sbiw	r24, 0x00	; 0
    1714:	09 f0       	breq	.+2      	; 0x1718 <EXTI_enuSetSenseLevel+0x58>
    1716:	d5 c0       	rjmp	.+426    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>
		case INT_NO_0:

			/**************** INT0 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    1718:	8b 81       	ldd	r24, Y+3	; 0x03
    171a:	28 2f       	mov	r18, r24
    171c:	30 e0       	ldi	r19, 0x00	; 0
    171e:	39 87       	std	Y+9, r19	; 0x09
    1720:	28 87       	std	Y+8, r18	; 0x08
    1722:	88 85       	ldd	r24, Y+8	; 0x08
    1724:	99 85       	ldd	r25, Y+9	; 0x09
    1726:	81 30       	cpi	r24, 0x01	; 1
    1728:	91 05       	cpc	r25, r1
    172a:	a9 f0       	breq	.+42     	; 0x1756 <EXTI_enuSetSenseLevel+0x96>
    172c:	28 85       	ldd	r18, Y+8	; 0x08
    172e:	39 85       	ldd	r19, Y+9	; 0x09
    1730:	22 30       	cpi	r18, 0x02	; 2
    1732:	31 05       	cpc	r19, r1
    1734:	2c f4       	brge	.+10     	; 0x1740 <EXTI_enuSetSenseLevel+0x80>
    1736:	88 85       	ldd	r24, Y+8	; 0x08
    1738:	99 85       	ldd	r25, Y+9	; 0x09
    173a:	00 97       	sbiw	r24, 0x00	; 0
    173c:	d9 f0       	breq	.+54     	; 0x1774 <EXTI_enuSetSenseLevel+0xb4>
    173e:	c1 c0       	rjmp	.+386    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>
    1740:	28 85       	ldd	r18, Y+8	; 0x08
    1742:	39 85       	ldd	r19, Y+9	; 0x09
    1744:	22 30       	cpi	r18, 0x02	; 2
    1746:	31 05       	cpc	r19, r1
    1748:	21 f1       	breq	.+72     	; 0x1792 <EXTI_enuSetSenseLevel+0xd2>
    174a:	88 85       	ldd	r24, Y+8	; 0x08
    174c:	99 85       	ldd	r25, Y+9	; 0x09
    174e:	83 30       	cpi	r24, 0x03	; 3
    1750:	91 05       	cpc	r25, r1
    1752:	71 f1       	breq	.+92     	; 0x17b0 <EXTI_enuSetSenseLevel+0xf0>
    1754:	b6 c0       	rjmp	.+364    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>
				case EXTI_ANY_lOGICALCHANGE:

					MCUCR |=  (1 << ISC00);
    1756:	a5 e5       	ldi	r26, 0x55	; 85
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	e5 e5       	ldi	r30, 0x55	; 85
    175c:	f0 e0       	ldi	r31, 0x00	; 0
    175e:	80 81       	ld	r24, Z
    1760:	81 60       	ori	r24, 0x01	; 1
    1762:	8c 93       	st	X, r24
					MCUCR &= ~(1 << ISC01);
    1764:	a5 e5       	ldi	r26, 0x55	; 85
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	e5 e5       	ldi	r30, 0x55	; 85
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	80 81       	ld	r24, Z
    176e:	8d 7f       	andi	r24, 0xFD	; 253
    1770:	8c 93       	st	X, r24
    1772:	a7 c0       	rjmp	.+334    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_LOW_LEVEL:

					MCUCR &= ~(1 << ISC00);
    1774:	a5 e5       	ldi	r26, 0x55	; 85
    1776:	b0 e0       	ldi	r27, 0x00	; 0
    1778:	e5 e5       	ldi	r30, 0x55	; 85
    177a:	f0 e0       	ldi	r31, 0x00	; 0
    177c:	80 81       	ld	r24, Z
    177e:	8e 7f       	andi	r24, 0xFE	; 254
    1780:	8c 93       	st	X, r24
					MCUCR &= ~(1 << ISC01);
    1782:	a5 e5       	ldi	r26, 0x55	; 85
    1784:	b0 e0       	ldi	r27, 0x00	; 0
    1786:	e5 e5       	ldi	r30, 0x55	; 85
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	80 81       	ld	r24, Z
    178c:	8d 7f       	andi	r24, 0xFD	; 253
    178e:	8c 93       	st	X, r24
    1790:	98 c0       	rjmp	.+304    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_FALLING_EDGE:

					MCUCR &= ~(1 << ISC00);
    1792:	a5 e5       	ldi	r26, 0x55	; 85
    1794:	b0 e0       	ldi	r27, 0x00	; 0
    1796:	e5 e5       	ldi	r30, 0x55	; 85
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	80 81       	ld	r24, Z
    179c:	8e 7f       	andi	r24, 0xFE	; 254
    179e:	8c 93       	st	X, r24
					MCUCR |=  (1 << ISC01);
    17a0:	a5 e5       	ldi	r26, 0x55	; 85
    17a2:	b0 e0       	ldi	r27, 0x00	; 0
    17a4:	e5 e5       	ldi	r30, 0x55	; 85
    17a6:	f0 e0       	ldi	r31, 0x00	; 0
    17a8:	80 81       	ld	r24, Z
    17aa:	82 60       	ori	r24, 0x02	; 2
    17ac:	8c 93       	st	X, r24
    17ae:	89 c0       	rjmp	.+274    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_RISING_EDGE:

					MCUCR |=  (1 << ISC00);
    17b0:	a5 e5       	ldi	r26, 0x55	; 85
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	e5 e5       	ldi	r30, 0x55	; 85
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	81 60       	ori	r24, 0x01	; 1
    17bc:	8c 93       	st	X, r24
					MCUCR |=  (1 << ISC01);
    17be:	a5 e5       	ldi	r26, 0x55	; 85
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	e5 e5       	ldi	r30, 0x55	; 85
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	80 81       	ld	r24, Z
    17c8:	82 60       	ori	r24, 0x02	; 2
    17ca:	8c 93       	st	X, r24
    17cc:	7a c0       	rjmp	.+244    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>
			/**************************************************/

		case INT_NO_1:

			/**************** 1 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    17ce:	8b 81       	ldd	r24, Y+3	; 0x03
    17d0:	28 2f       	mov	r18, r24
    17d2:	30 e0       	ldi	r19, 0x00	; 0
    17d4:	3f 83       	std	Y+7, r19	; 0x07
    17d6:	2e 83       	std	Y+6, r18	; 0x06
    17d8:	8e 81       	ldd	r24, Y+6	; 0x06
    17da:	9f 81       	ldd	r25, Y+7	; 0x07
    17dc:	81 30       	cpi	r24, 0x01	; 1
    17de:	91 05       	cpc	r25, r1
    17e0:	a9 f0       	breq	.+42     	; 0x180c <EXTI_enuSetSenseLevel+0x14c>
    17e2:	2e 81       	ldd	r18, Y+6	; 0x06
    17e4:	3f 81       	ldd	r19, Y+7	; 0x07
    17e6:	22 30       	cpi	r18, 0x02	; 2
    17e8:	31 05       	cpc	r19, r1
    17ea:	2c f4       	brge	.+10     	; 0x17f6 <EXTI_enuSetSenseLevel+0x136>
    17ec:	8e 81       	ldd	r24, Y+6	; 0x06
    17ee:	9f 81       	ldd	r25, Y+7	; 0x07
    17f0:	00 97       	sbiw	r24, 0x00	; 0
    17f2:	d9 f0       	breq	.+54     	; 0x182a <EXTI_enuSetSenseLevel+0x16a>
    17f4:	66 c0       	rjmp	.+204    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>
    17f6:	2e 81       	ldd	r18, Y+6	; 0x06
    17f8:	3f 81       	ldd	r19, Y+7	; 0x07
    17fa:	22 30       	cpi	r18, 0x02	; 2
    17fc:	31 05       	cpc	r19, r1
    17fe:	21 f1       	breq	.+72     	; 0x1848 <EXTI_enuSetSenseLevel+0x188>
    1800:	8e 81       	ldd	r24, Y+6	; 0x06
    1802:	9f 81       	ldd	r25, Y+7	; 0x07
    1804:	83 30       	cpi	r24, 0x03	; 3
    1806:	91 05       	cpc	r25, r1
    1808:	71 f1       	breq	.+92     	; 0x1866 <EXTI_enuSetSenseLevel+0x1a6>
    180a:	5b c0       	rjmp	.+182    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>
			case EXTI_ANY_lOGICALCHANGE:

				MCUCR |=   (1 << ISC10);
    180c:	a5 e5       	ldi	r26, 0x55	; 85
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e5 e5       	ldi	r30, 0x55	; 85
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	84 60       	ori	r24, 0x04	; 4
    1818:	8c 93       	st	X, r24
				MCUCR &=  ~(1 << ISC11);
    181a:	a5 e5       	ldi	r26, 0x55	; 85
    181c:	b0 e0       	ldi	r27, 0x00	; 0
    181e:	e5 e5       	ldi	r30, 0x55	; 85
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	87 7f       	andi	r24, 0xF7	; 247
    1826:	8c 93       	st	X, r24
    1828:	4c c0       	rjmp	.+152    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_LOW_LEVEL:

				MCUCR &=  ~(1 << ISC10);
    182a:	a5 e5       	ldi	r26, 0x55	; 85
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	e5 e5       	ldi	r30, 0x55	; 85
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	80 81       	ld	r24, Z
    1834:	8b 7f       	andi	r24, 0xFB	; 251
    1836:	8c 93       	st	X, r24
				MCUCR &=  ~(1 << ISC11);
    1838:	a5 e5       	ldi	r26, 0x55	; 85
    183a:	b0 e0       	ldi	r27, 0x00	; 0
    183c:	e5 e5       	ldi	r30, 0x55	; 85
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	80 81       	ld	r24, Z
    1842:	87 7f       	andi	r24, 0xF7	; 247
    1844:	8c 93       	st	X, r24
    1846:	3d c0       	rjmp	.+122    	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_FALLING_EDGE:

				MCUCR &=  ~(1 << ISC10);
    1848:	a5 e5       	ldi	r26, 0x55	; 85
    184a:	b0 e0       	ldi	r27, 0x00	; 0
    184c:	e5 e5       	ldi	r30, 0x55	; 85
    184e:	f0 e0       	ldi	r31, 0x00	; 0
    1850:	80 81       	ld	r24, Z
    1852:	8b 7f       	andi	r24, 0xFB	; 251
    1854:	8c 93       	st	X, r24
				MCUCR |=   (1 << ISC11);
    1856:	a5 e5       	ldi	r26, 0x55	; 85
    1858:	b0 e0       	ldi	r27, 0x00	; 0
    185a:	e5 e5       	ldi	r30, 0x55	; 85
    185c:	f0 e0       	ldi	r31, 0x00	; 0
    185e:	80 81       	ld	r24, Z
    1860:	88 60       	ori	r24, 0x08	; 8
    1862:	8c 93       	st	X, r24
    1864:	2e c0       	rjmp	.+92     	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

				break;

			case EXTI_RISING_EDGE:

				MCUCR |=  (1 << ISC10);
    1866:	a5 e5       	ldi	r26, 0x55	; 85
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	e5 e5       	ldi	r30, 0x55	; 85
    186c:	f0 e0       	ldi	r31, 0x00	; 0
    186e:	80 81       	ld	r24, Z
    1870:	84 60       	ori	r24, 0x04	; 4
    1872:	8c 93       	st	X, r24
				MCUCR |=  (1 << ISC11);
    1874:	a5 e5       	ldi	r26, 0x55	; 85
    1876:	b0 e0       	ldi	r27, 0x00	; 0
    1878:	e5 e5       	ldi	r30, 0x55	; 85
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	80 81       	ld	r24, Z
    187e:	88 60       	ori	r24, 0x08	; 8
    1880:	8c 93       	st	X, r24
    1882:	1f c0       	rjmp	.+62     	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>


		case INT_NO_2:

			/**************** INT2 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    1884:	8b 81       	ldd	r24, Y+3	; 0x03
    1886:	28 2f       	mov	r18, r24
    1888:	30 e0       	ldi	r19, 0x00	; 0
    188a:	3d 83       	std	Y+5, r19	; 0x05
    188c:	2c 83       	std	Y+4, r18	; 0x04
    188e:	8c 81       	ldd	r24, Y+4	; 0x04
    1890:	9d 81       	ldd	r25, Y+5	; 0x05
    1892:	82 30       	cpi	r24, 0x02	; 2
    1894:	91 05       	cpc	r25, r1
    1896:	31 f0       	breq	.+12     	; 0x18a4 <EXTI_enuSetSenseLevel+0x1e4>
    1898:	2c 81       	ldd	r18, Y+4	; 0x04
    189a:	3d 81       	ldd	r19, Y+5	; 0x05
    189c:	23 30       	cpi	r18, 0x03	; 3
    189e:	31 05       	cpc	r19, r1
    18a0:	49 f0       	breq	.+18     	; 0x18b4 <EXTI_enuSetSenseLevel+0x1f4>
    18a2:	0f c0       	rjmp	.+30     	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

				case EXTI_FALLING_EDGE:
					MCUCSR &= ~(1 << ISC2);
    18a4:	a4 e5       	ldi	r26, 0x54	; 84
    18a6:	b0 e0       	ldi	r27, 0x00	; 0
    18a8:	e4 e5       	ldi	r30, 0x54	; 84
    18aa:	f0 e0       	ldi	r31, 0x00	; 0
    18ac:	80 81       	ld	r24, Z
    18ae:	8f 7b       	andi	r24, 0xBF	; 191
    18b0:	8c 93       	st	X, r24
    18b2:	07 c0       	rjmp	.+14     	; 0x18c2 <EXTI_enuSetSenseLevel+0x202>

					break;

				case EXTI_RISING_EDGE:

					MCUCSR |= (1 << ISC2);
    18b4:	a4 e5       	ldi	r26, 0x54	; 84
    18b6:	b0 e0       	ldi	r27, 0x00	; 0
    18b8:	e4 e5       	ldi	r30, 0x54	; 84
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	80 81       	ld	r24, Z
    18be:	80 64       	ori	r24, 0x40	; 64
    18c0:	8c 93       	st	X, r24

			/**************************************************/
		}


		Local_enuErrorStatus = ERROR_STATUS_OK;
    18c2:	81 e0       	ldi	r24, 0x01	; 1
    18c4:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorStatus;
    18c6:	39 81       	ldd	r19, Y+1	; 0x01
    18c8:	3c 87       	std	Y+12, r19	; 0x0c
    18ca:	8c 85       	ldd	r24, Y+12	; 0x0c
}
    18cc:	2c 96       	adiw	r28, 0x0c	; 12
    18ce:	0f b6       	in	r0, 0x3f	; 63
    18d0:	f8 94       	cli
    18d2:	de bf       	out	0x3e, r29	; 62
    18d4:	0f be       	out	0x3f, r0	; 63
    18d6:	cd bf       	out	0x3d, r28	; 61
    18d8:	cf 91       	pop	r28
    18da:	df 91       	pop	r29
    18dc:	08 95       	ret

000018de <EXTI_enuSetCallBack>:


ErrorStatus_t EXTI_enuSetCallBack( void (*Copy_pfunAppFun)(void), uint8_t Copy_u8IntNumber){
    18de:	df 93       	push	r29
    18e0:	cf 93       	push	r28
    18e2:	00 d0       	rcall	.+0      	; 0x18e4 <EXTI_enuSetCallBack+0x6>
    18e4:	00 d0       	rcall	.+0      	; 0x18e6 <EXTI_enuSetCallBack+0x8>
    18e6:	0f 92       	push	r0
    18e8:	cd b7       	in	r28, 0x3d	; 61
    18ea:	de b7       	in	r29, 0x3e	; 62
    18ec:	9b 83       	std	Y+3, r25	; 0x03
    18ee:	8a 83       	std	Y+2, r24	; 0x02
    18f0:	6c 83       	std	Y+4, r22	; 0x04

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    18f2:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_pfunAppFun == NULL ) ){
    18f4:	8a 81       	ldd	r24, Y+2	; 0x02
    18f6:	9b 81       	ldd	r25, Y+3	; 0x03
    18f8:	00 97       	sbiw	r24, 0x00	; 0
    18fa:	29 f4       	brne	.+10     	; 0x1906 <EXTI_enuSetCallBack+0x28>


		Local_enuErrorStatus = ERROR_STATUS_NULL_POINTER;
    18fc:	83 e0       	ldi	r24, 0x03	; 3
    18fe:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    1900:	89 81       	ldd	r24, Y+1	; 0x01
    1902:	8d 83       	std	Y+5, r24	; 0x05
    1904:	18 c0       	rjmp	.+48     	; 0x1936 <EXTI_enuSetCallBack+0x58>
	}

	else if(Copy_u8IntNumber > INT_NO_2){
    1906:	8c 81       	ldd	r24, Y+4	; 0x04
    1908:	83 30       	cpi	r24, 0x03	; 3
    190a:	28 f0       	brcs	.+10     	; 0x1916 <EXTI_enuSetCallBack+0x38>

		Local_enuErrorStatus = ERROR_OUT_OF_RANGE;
    190c:	84 e0       	ldi	r24, 0x04	; 4
    190e:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    1910:	89 81       	ldd	r24, Y+1	; 0x01
    1912:	8d 83       	std	Y+5, r24	; 0x05
    1914:	10 c0       	rjmp	.+32     	; 0x1936 <EXTI_enuSetCallBack+0x58>
	}

	else{
		EXTI_pfunISRFun[Copy_u8IntNumber] = Copy_pfunAppFun;
    1916:	8c 81       	ldd	r24, Y+4	; 0x04
    1918:	88 2f       	mov	r24, r24
    191a:	90 e0       	ldi	r25, 0x00	; 0
    191c:	88 0f       	add	r24, r24
    191e:	99 1f       	adc	r25, r25
    1920:	fc 01       	movw	r30, r24
    1922:	e2 58       	subi	r30, 0x82	; 130
    1924:	ff 4f       	sbci	r31, 0xFF	; 255
    1926:	8a 81       	ldd	r24, Y+2	; 0x02
    1928:	9b 81       	ldd	r25, Y+3	; 0x03
    192a:	91 83       	std	Z+1, r25	; 0x01
    192c:	80 83       	st	Z, r24
	}


	Local_enuErrorStatus = ERROR_STATUS_OK;
    192e:	81 e0       	ldi	r24, 0x01	; 1
    1930:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorStatus;
    1932:	89 81       	ldd	r24, Y+1	; 0x01
    1934:	8d 83       	std	Y+5, r24	; 0x05
    1936:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1938:	0f 90       	pop	r0
    193a:	0f 90       	pop	r0
    193c:	0f 90       	pop	r0
    193e:	0f 90       	pop	r0
    1940:	0f 90       	pop	r0
    1942:	cf 91       	pop	r28
    1944:	df 91       	pop	r29
    1946:	08 95       	ret

00001948 <__vector_1>:


ISR(INT0_vect){
    1948:	1f 92       	push	r1
    194a:	0f 92       	push	r0
    194c:	0f b6       	in	r0, 0x3f	; 63
    194e:	0f 92       	push	r0
    1950:	11 24       	eor	r1, r1
    1952:	2f 93       	push	r18
    1954:	3f 93       	push	r19
    1956:	4f 93       	push	r20
    1958:	5f 93       	push	r21
    195a:	6f 93       	push	r22
    195c:	7f 93       	push	r23
    195e:	8f 93       	push	r24
    1960:	9f 93       	push	r25
    1962:	af 93       	push	r26
    1964:	bf 93       	push	r27
    1966:	ef 93       	push	r30
    1968:	ff 93       	push	r31
    196a:	df 93       	push	r29
    196c:	cf 93       	push	r28
    196e:	cd b7       	in	r28, 0x3d	; 61
    1970:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_0] != NULL){
    1972:	80 91 7e 00 	lds	r24, 0x007E
    1976:	90 91 7f 00 	lds	r25, 0x007F
    197a:	00 97       	sbiw	r24, 0x00	; 0
    197c:	29 f0       	breq	.+10     	; 0x1988 <__vector_1+0x40>
			EXTI_pfunISRFun[INT_NO_0]();
    197e:	e0 91 7e 00 	lds	r30, 0x007E
    1982:	f0 91 7f 00 	lds	r31, 0x007F
    1986:	09 95       	icall
		}
}
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	ff 91       	pop	r31
    198e:	ef 91       	pop	r30
    1990:	bf 91       	pop	r27
    1992:	af 91       	pop	r26
    1994:	9f 91       	pop	r25
    1996:	8f 91       	pop	r24
    1998:	7f 91       	pop	r23
    199a:	6f 91       	pop	r22
    199c:	5f 91       	pop	r21
    199e:	4f 91       	pop	r20
    19a0:	3f 91       	pop	r19
    19a2:	2f 91       	pop	r18
    19a4:	0f 90       	pop	r0
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	0f 90       	pop	r0
    19aa:	1f 90       	pop	r1
    19ac:	18 95       	reti

000019ae <__vector_2>:




ISR(INT1_vect){
    19ae:	1f 92       	push	r1
    19b0:	0f 92       	push	r0
    19b2:	0f b6       	in	r0, 0x3f	; 63
    19b4:	0f 92       	push	r0
    19b6:	11 24       	eor	r1, r1
    19b8:	2f 93       	push	r18
    19ba:	3f 93       	push	r19
    19bc:	4f 93       	push	r20
    19be:	5f 93       	push	r21
    19c0:	6f 93       	push	r22
    19c2:	7f 93       	push	r23
    19c4:	8f 93       	push	r24
    19c6:	9f 93       	push	r25
    19c8:	af 93       	push	r26
    19ca:	bf 93       	push	r27
    19cc:	ef 93       	push	r30
    19ce:	ff 93       	push	r31
    19d0:	df 93       	push	r29
    19d2:	cf 93       	push	r28
    19d4:	cd b7       	in	r28, 0x3d	; 61
    19d6:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_1] != NULL){
    19d8:	80 91 80 00 	lds	r24, 0x0080
    19dc:	90 91 81 00 	lds	r25, 0x0081
    19e0:	00 97       	sbiw	r24, 0x00	; 0
    19e2:	29 f0       	breq	.+10     	; 0x19ee <__vector_2+0x40>
			EXTI_pfunISRFun[INT_NO_1]();
    19e4:	e0 91 80 00 	lds	r30, 0x0080
    19e8:	f0 91 81 00 	lds	r31, 0x0081
    19ec:	09 95       	icall
		}
}
    19ee:	cf 91       	pop	r28
    19f0:	df 91       	pop	r29
    19f2:	ff 91       	pop	r31
    19f4:	ef 91       	pop	r30
    19f6:	bf 91       	pop	r27
    19f8:	af 91       	pop	r26
    19fa:	9f 91       	pop	r25
    19fc:	8f 91       	pop	r24
    19fe:	7f 91       	pop	r23
    1a00:	6f 91       	pop	r22
    1a02:	5f 91       	pop	r21
    1a04:	4f 91       	pop	r20
    1a06:	3f 91       	pop	r19
    1a08:	2f 91       	pop	r18
    1a0a:	0f 90       	pop	r0
    1a0c:	0f be       	out	0x3f, r0	; 63
    1a0e:	0f 90       	pop	r0
    1a10:	1f 90       	pop	r1
    1a12:	18 95       	reti

00001a14 <__vector_3>:



ISR(INT2_vect){
    1a14:	1f 92       	push	r1
    1a16:	0f 92       	push	r0
    1a18:	0f b6       	in	r0, 0x3f	; 63
    1a1a:	0f 92       	push	r0
    1a1c:	11 24       	eor	r1, r1
    1a1e:	2f 93       	push	r18
    1a20:	3f 93       	push	r19
    1a22:	4f 93       	push	r20
    1a24:	5f 93       	push	r21
    1a26:	6f 93       	push	r22
    1a28:	7f 93       	push	r23
    1a2a:	8f 93       	push	r24
    1a2c:	9f 93       	push	r25
    1a2e:	af 93       	push	r26
    1a30:	bf 93       	push	r27
    1a32:	ef 93       	push	r30
    1a34:	ff 93       	push	r31
    1a36:	df 93       	push	r29
    1a38:	cf 93       	push	r28
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT_NO_2] != NULL){
    1a3e:	80 91 82 00 	lds	r24, 0x0082
    1a42:	90 91 83 00 	lds	r25, 0x0083
    1a46:	00 97       	sbiw	r24, 0x00	; 0
    1a48:	29 f0       	breq	.+10     	; 0x1a54 <__vector_3+0x40>
			EXTI_pfunISRFun[INT_NO_2]();
    1a4a:	e0 91 82 00 	lds	r30, 0x0082
    1a4e:	f0 91 83 00 	lds	r31, 0x0083
    1a52:	09 95       	icall
		}
}
    1a54:	cf 91       	pop	r28
    1a56:	df 91       	pop	r29
    1a58:	ff 91       	pop	r31
    1a5a:	ef 91       	pop	r30
    1a5c:	bf 91       	pop	r27
    1a5e:	af 91       	pop	r26
    1a60:	9f 91       	pop	r25
    1a62:	8f 91       	pop	r24
    1a64:	7f 91       	pop	r23
    1a66:	6f 91       	pop	r22
    1a68:	5f 91       	pop	r21
    1a6a:	4f 91       	pop	r20
    1a6c:	3f 91       	pop	r19
    1a6e:	2f 91       	pop	r18
    1a70:	0f 90       	pop	r0
    1a72:	0f be       	out	0x3f, r0	; 63
    1a74:	0f 90       	pop	r0
    1a76:	1f 90       	pop	r1
    1a78:	18 95       	reti

00001a7a <DIO_enuInit>:



///********************************** Module intialization **********************************/
ErrorStatus_t DIO_enuInit(void)
{
    1a7a:	df 93       	push	r29
    1a7c:	cf 93       	push	r28
    1a7e:	0f 92       	push	r0
    1a80:	cd b7       	in	r28, 0x3d	; 61
    1a82:	de b7       	in	r29, 0x3e	; 62
    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1a84:	19 82       	std	Y+1, r1	; 0x01

	/***************** Group A *****************/
	DDRA = CONC(DIO_u8PA0_DIR, DIO_u8PA1_DIR,
    1a86:	ea e3       	ldi	r30, 0x3A	; 58
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 ef       	ldi	r24, 0xF0	; 240
    1a8c:	80 83       	st	Z, r24
				DIO_u8PA2_DIR, DIO_u8PA3_DIR,
				DIO_u8PA4_DIR, DIO_u8PA5_DIR,
				DIO_u8PA6_DIR, DIO_u8PA7_DIR);

	PORTA = CONC(DIO_u8PA0_VALUE, DIO_u8PA1_VALUE,
    1a8e:	eb e3       	ldi	r30, 0x3B	; 59
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	83 ec       	ldi	r24, 0xC3	; 195
    1a94:	80 83       	st	Z, r24
				DIO_u8PA6_VALUE, DIO_u8PA7_VALUE);
	/******************************************/


	/***************** Group B *****************/
	DDRB = CONC(DIO_u8PB0_DIR, DIO_u8PB1_DIR,
    1a96:	e7 e3       	ldi	r30, 0x37	; 55
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	80 ef       	ldi	r24, 0xF0	; 240
    1a9c:	80 83       	st	Z, r24
				DIO_u8PB2_DIR, DIO_u8PB3_DIR,
				DIO_u8PB4_DIR, DIO_u8PB5_DIR,
				DIO_u8PB6_DIR, DIO_u8PB7_DIR);

	PORTB = CONC(DIO_u8PB0_VALUE, DIO_u8PB1_VALUE,
    1a9e:	e8 e3       	ldi	r30, 0x38	; 56
    1aa0:	f0 e0       	ldi	r31, 0x00	; 0
    1aa2:	83 ec       	ldi	r24, 0xC3	; 195
    1aa4:	80 83       	st	Z, r24
				DIO_u8PB6_VALUE, DIO_u8PB7_VALUE);
	/******************************************/


	/***************** Group C *****************/
	DDRC = CONC(DIO_u8PC0_DIR, DIO_u8PC1_DIR,
    1aa6:	e4 e3       	ldi	r30, 0x34	; 52
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	80 ef       	ldi	r24, 0xF0	; 240
    1aac:	80 83       	st	Z, r24
				DIO_u8PC2_DIR, DIO_u8PC3_DIR,
				DIO_u8PC4_DIR, DIO_u8PC5_DIR,
				DIO_u8PC6_DIR, DIO_u8PC7_DIR);

	PORTC = CONC(DIO_u8PC0_VALUE, DIO_u8PC1_VALUE,
    1aae:	e5 e3       	ldi	r30, 0x35	; 53
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	83 ec       	ldi	r24, 0xC3	; 195
    1ab4:	80 83       	st	Z, r24
				DIO_u8PC6_VALUE, DIO_u8PC7_VALUE);
	/******************************************/


	/***************** Group D *****************/
	DDRD = CONC(DIO_u8PD0_DIR, DIO_u8PD1_DIR,
    1ab6:	e1 e3       	ldi	r30, 0x31	; 49
    1ab8:	f0 e0       	ldi	r31, 0x00	; 0
    1aba:	80 ef       	ldi	r24, 0xF0	; 240
    1abc:	80 83       	st	Z, r24
				DIO_u8PD2_DIR, DIO_u8PD3_DIR,
				DIO_u8PD4_DIR, DIO_u8PD5_DIR,
				DIO_u8PD6_DIR, DIO_u8PD7_DIR);

	PORTD = CONC(DIO_u8PD0_VALUE, DIO_u8PD1_VALUE,
    1abe:	e2 e3       	ldi	r30, 0x32	; 50
    1ac0:	f0 e0       	ldi	r31, 0x00	; 0
    1ac2:	83 ec       	ldi	r24, 0xC3	; 195
    1ac4:	80 83       	st	Z, r24
	/******************************************/
	
	//! (Now we either check if values are set or not ) 


    return Local_enu_ErrorState;
    1ac6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ac8:	0f 90       	pop	r0
    1aca:	cf 91       	pop	r28
    1acc:	df 91       	pop	r29
    1ace:	08 95       	ret

00001ad0 <DIO_enuSetPinDirection>:
///********************************** Control Pin by Pin **********************************/
// 1. set pin as output or output
ErrorStatus_t DIO_enuSetPinDirection(
	uint8_t Copy_u8PortID,
	uint8_t Copy_u8PinID,
	uint8_t Copy_u8Direction){
    1ad0:	df 93       	push	r29
    1ad2:	cf 93       	push	r28
    1ad4:	cd b7       	in	r28, 0x3d	; 61
    1ad6:	de b7       	in	r29, 0x3e	; 62
    1ad8:	27 97       	sbiw	r28, 0x07	; 7
    1ada:	0f b6       	in	r0, 0x3f	; 63
    1adc:	f8 94       	cli
    1ade:	de bf       	out	0x3e, r29	; 62
    1ae0:	0f be       	out	0x3f, r0	; 63
    1ae2:	cd bf       	out	0x3d, r28	; 61
    1ae4:	8a 83       	std	Y+2, r24	; 0x02
    1ae6:	6b 83       	std	Y+3, r22	; 0x03
    1ae8:	4c 83       	std	Y+4, r20	; 0x04

	
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1aea:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Direction <= DIO_u8OUTPUT){
    1aec:	8a 81       	ldd	r24, Y+2	; 0x02
    1aee:	84 30       	cpi	r24, 0x04	; 4
    1af0:	08 f0       	brcs	.+2      	; 0x1af4 <DIO_enuSetPinDirection+0x24>
    1af2:	de c0       	rjmp	.+444    	; 0x1cb0 <DIO_enuSetPinDirection+0x1e0>
    1af4:	8b 81       	ldd	r24, Y+3	; 0x03
    1af6:	88 30       	cpi	r24, 0x08	; 8
    1af8:	08 f0       	brcs	.+2      	; 0x1afc <DIO_enuSetPinDirection+0x2c>
    1afa:	da c0       	rjmp	.+436    	; 0x1cb0 <DIO_enuSetPinDirection+0x1e0>
    1afc:	8c 81       	ldd	r24, Y+4	; 0x04
    1afe:	82 30       	cpi	r24, 0x02	; 2
    1b00:	08 f0       	brcs	.+2      	; 0x1b04 <DIO_enuSetPinDirection+0x34>
    1b02:	d6 c0       	rjmp	.+428    	; 0x1cb0 <DIO_enuSetPinDirection+0x1e0>

		switch(Copy_u8PortID){
    1b04:	8a 81       	ldd	r24, Y+2	; 0x02
    1b06:	28 2f       	mov	r18, r24
    1b08:	30 e0       	ldi	r19, 0x00	; 0
    1b0a:	3f 83       	std	Y+7, r19	; 0x07
    1b0c:	2e 83       	std	Y+6, r18	; 0x06
    1b0e:	8e 81       	ldd	r24, Y+6	; 0x06
    1b10:	9f 81       	ldd	r25, Y+7	; 0x07
    1b12:	81 30       	cpi	r24, 0x01	; 1
    1b14:	91 05       	cpc	r25, r1
    1b16:	09 f4       	brne	.+2      	; 0x1b1a <DIO_enuSetPinDirection+0x4a>
    1b18:	43 c0       	rjmp	.+134    	; 0x1ba0 <DIO_enuSetPinDirection+0xd0>
    1b1a:	2e 81       	ldd	r18, Y+6	; 0x06
    1b1c:	3f 81       	ldd	r19, Y+7	; 0x07
    1b1e:	22 30       	cpi	r18, 0x02	; 2
    1b20:	31 05       	cpc	r19, r1
    1b22:	2c f4       	brge	.+10     	; 0x1b2e <DIO_enuSetPinDirection+0x5e>
    1b24:	8e 81       	ldd	r24, Y+6	; 0x06
    1b26:	9f 81       	ldd	r25, Y+7	; 0x07
    1b28:	00 97       	sbiw	r24, 0x00	; 0
    1b2a:	71 f0       	breq	.+28     	; 0x1b48 <DIO_enuSetPinDirection+0x78>
    1b2c:	bc c0       	rjmp	.+376    	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>
    1b2e:	2e 81       	ldd	r18, Y+6	; 0x06
    1b30:	3f 81       	ldd	r19, Y+7	; 0x07
    1b32:	22 30       	cpi	r18, 0x02	; 2
    1b34:	31 05       	cpc	r19, r1
    1b36:	09 f4       	brne	.+2      	; 0x1b3a <DIO_enuSetPinDirection+0x6a>
    1b38:	5f c0       	rjmp	.+190    	; 0x1bf8 <DIO_enuSetPinDirection+0x128>
    1b3a:	8e 81       	ldd	r24, Y+6	; 0x06
    1b3c:	9f 81       	ldd	r25, Y+7	; 0x07
    1b3e:	83 30       	cpi	r24, 0x03	; 3
    1b40:	91 05       	cpc	r25, r1
    1b42:	09 f4       	brne	.+2      	; 0x1b46 <DIO_enuSetPinDirection+0x76>
    1b44:	85 c0       	rjmp	.+266    	; 0x1c50 <DIO_enuSetPinDirection+0x180>
    1b46:	af c0       	rjmp	.+350    	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>
			case DIO_u8PortA:
				
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1b48:	8c 81       	ldd	r24, Y+4	; 0x04
    1b4a:	81 30       	cpi	r24, 0x01	; 1
    1b4c:	a1 f4       	brne	.+40     	; 0x1b76 <DIO_enuSetPinDirection+0xa6>
					SET_BIT(DDRA, Copy_u8PinID);
    1b4e:	aa e3       	ldi	r26, 0x3A	; 58
    1b50:	b0 e0       	ldi	r27, 0x00	; 0
    1b52:	ea e3       	ldi	r30, 0x3A	; 58
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	80 81       	ld	r24, Z
    1b58:	48 2f       	mov	r20, r24
    1b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5c:	28 2f       	mov	r18, r24
    1b5e:	30 e0       	ldi	r19, 0x00	; 0
    1b60:	81 e0       	ldi	r24, 0x01	; 1
    1b62:	90 e0       	ldi	r25, 0x00	; 0
    1b64:	02 2e       	mov	r0, r18
    1b66:	02 c0       	rjmp	.+4      	; 0x1b6c <DIO_enuSetPinDirection+0x9c>
    1b68:	88 0f       	add	r24, r24
    1b6a:	99 1f       	adc	r25, r25
    1b6c:	0a 94       	dec	r0
    1b6e:	e2 f7       	brpl	.-8      	; 0x1b68 <DIO_enuSetPinDirection+0x98>
    1b70:	84 2b       	or	r24, r20
    1b72:	8c 93       	st	X, r24
    1b74:	98 c0       	rjmp	.+304    	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRA, Copy_u8PinID);
    1b76:	aa e3       	ldi	r26, 0x3A	; 58
    1b78:	b0 e0       	ldi	r27, 0x00	; 0
    1b7a:	ea e3       	ldi	r30, 0x3A	; 58
    1b7c:	f0 e0       	ldi	r31, 0x00	; 0
    1b7e:	80 81       	ld	r24, Z
    1b80:	48 2f       	mov	r20, r24
    1b82:	8b 81       	ldd	r24, Y+3	; 0x03
    1b84:	28 2f       	mov	r18, r24
    1b86:	30 e0       	ldi	r19, 0x00	; 0
    1b88:	81 e0       	ldi	r24, 0x01	; 1
    1b8a:	90 e0       	ldi	r25, 0x00	; 0
    1b8c:	02 2e       	mov	r0, r18
    1b8e:	02 c0       	rjmp	.+4      	; 0x1b94 <DIO_enuSetPinDirection+0xc4>
    1b90:	88 0f       	add	r24, r24
    1b92:	99 1f       	adc	r25, r25
    1b94:	0a 94       	dec	r0
    1b96:	e2 f7       	brpl	.-8      	; 0x1b90 <DIO_enuSetPinDirection+0xc0>
    1b98:	80 95       	com	r24
    1b9a:	84 23       	and	r24, r20
    1b9c:	8c 93       	st	X, r24
    1b9e:	83 c0       	rjmp	.+262    	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortB:
			
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1ba0:	8c 81       	ldd	r24, Y+4	; 0x04
    1ba2:	81 30       	cpi	r24, 0x01	; 1
    1ba4:	a1 f4       	brne	.+40     	; 0x1bce <DIO_enuSetPinDirection+0xfe>
					SET_BIT(DDRB, Copy_u8PinID);
    1ba6:	a7 e3       	ldi	r26, 0x37	; 55
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	e7 e3       	ldi	r30, 0x37	; 55
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	48 2f       	mov	r20, r24
    1bb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb4:	28 2f       	mov	r18, r24
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	81 e0       	ldi	r24, 0x01	; 1
    1bba:	90 e0       	ldi	r25, 0x00	; 0
    1bbc:	02 2e       	mov	r0, r18
    1bbe:	02 c0       	rjmp	.+4      	; 0x1bc4 <DIO_enuSetPinDirection+0xf4>
    1bc0:	88 0f       	add	r24, r24
    1bc2:	99 1f       	adc	r25, r25
    1bc4:	0a 94       	dec	r0
    1bc6:	e2 f7       	brpl	.-8      	; 0x1bc0 <DIO_enuSetPinDirection+0xf0>
    1bc8:	84 2b       	or	r24, r20
    1bca:	8c 93       	st	X, r24
    1bcc:	6c c0       	rjmp	.+216    	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRB, Copy_u8PinID);
    1bce:	a7 e3       	ldi	r26, 0x37	; 55
    1bd0:	b0 e0       	ldi	r27, 0x00	; 0
    1bd2:	e7 e3       	ldi	r30, 0x37	; 55
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	48 2f       	mov	r20, r24
    1bda:	8b 81       	ldd	r24, Y+3	; 0x03
    1bdc:	28 2f       	mov	r18, r24
    1bde:	30 e0       	ldi	r19, 0x00	; 0
    1be0:	81 e0       	ldi	r24, 0x01	; 1
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	02 2e       	mov	r0, r18
    1be6:	02 c0       	rjmp	.+4      	; 0x1bec <DIO_enuSetPinDirection+0x11c>
    1be8:	88 0f       	add	r24, r24
    1bea:	99 1f       	adc	r25, r25
    1bec:	0a 94       	dec	r0
    1bee:	e2 f7       	brpl	.-8      	; 0x1be8 <DIO_enuSetPinDirection+0x118>
    1bf0:	80 95       	com	r24
    1bf2:	84 23       	and	r24, r20
    1bf4:	8c 93       	st	X, r24
    1bf6:	57 c0       	rjmp	.+174    	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortC:

				if(Copy_u8Direction == DIO_u8OUTPUT){
    1bf8:	8c 81       	ldd	r24, Y+4	; 0x04
    1bfa:	81 30       	cpi	r24, 0x01	; 1
    1bfc:	a1 f4       	brne	.+40     	; 0x1c26 <DIO_enuSetPinDirection+0x156>
					SET_BIT(DDRC, Copy_u8PinID);
    1bfe:	a4 e3       	ldi	r26, 0x34	; 52
    1c00:	b0 e0       	ldi	r27, 0x00	; 0
    1c02:	e4 e3       	ldi	r30, 0x34	; 52
    1c04:	f0 e0       	ldi	r31, 0x00	; 0
    1c06:	80 81       	ld	r24, Z
    1c08:	48 2f       	mov	r20, r24
    1c0a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c0c:	28 2f       	mov	r18, r24
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	81 e0       	ldi	r24, 0x01	; 1
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	02 2e       	mov	r0, r18
    1c16:	02 c0       	rjmp	.+4      	; 0x1c1c <DIO_enuSetPinDirection+0x14c>
    1c18:	88 0f       	add	r24, r24
    1c1a:	99 1f       	adc	r25, r25
    1c1c:	0a 94       	dec	r0
    1c1e:	e2 f7       	brpl	.-8      	; 0x1c18 <DIO_enuSetPinDirection+0x148>
    1c20:	84 2b       	or	r24, r20
    1c22:	8c 93       	st	X, r24
    1c24:	40 c0       	rjmp	.+128    	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRC, Copy_u8PinID);
    1c26:	a4 e3       	ldi	r26, 0x34	; 52
    1c28:	b0 e0       	ldi	r27, 0x00	; 0
    1c2a:	e4 e3       	ldi	r30, 0x34	; 52
    1c2c:	f0 e0       	ldi	r31, 0x00	; 0
    1c2e:	80 81       	ld	r24, Z
    1c30:	48 2f       	mov	r20, r24
    1c32:	8b 81       	ldd	r24, Y+3	; 0x03
    1c34:	28 2f       	mov	r18, r24
    1c36:	30 e0       	ldi	r19, 0x00	; 0
    1c38:	81 e0       	ldi	r24, 0x01	; 1
    1c3a:	90 e0       	ldi	r25, 0x00	; 0
    1c3c:	02 2e       	mov	r0, r18
    1c3e:	02 c0       	rjmp	.+4      	; 0x1c44 <DIO_enuSetPinDirection+0x174>
    1c40:	88 0f       	add	r24, r24
    1c42:	99 1f       	adc	r25, r25
    1c44:	0a 94       	dec	r0
    1c46:	e2 f7       	brpl	.-8      	; 0x1c40 <DIO_enuSetPinDirection+0x170>
    1c48:	80 95       	com	r24
    1c4a:	84 23       	and	r24, r20
    1c4c:	8c 93       	st	X, r24
    1c4e:	2b c0       	rjmp	.+86     	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortD:
		
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1c50:	8c 81       	ldd	r24, Y+4	; 0x04
    1c52:	81 30       	cpi	r24, 0x01	; 1
    1c54:	a1 f4       	brne	.+40     	; 0x1c7e <DIO_enuSetPinDirection+0x1ae>
					SET_BIT(DDRD, Copy_u8PinID);
    1c56:	a1 e3       	ldi	r26, 0x31	; 49
    1c58:	b0 e0       	ldi	r27, 0x00	; 0
    1c5a:	e1 e3       	ldi	r30, 0x31	; 49
    1c5c:	f0 e0       	ldi	r31, 0x00	; 0
    1c5e:	80 81       	ld	r24, Z
    1c60:	48 2f       	mov	r20, r24
    1c62:	8b 81       	ldd	r24, Y+3	; 0x03
    1c64:	28 2f       	mov	r18, r24
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	81 e0       	ldi	r24, 0x01	; 1
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	02 2e       	mov	r0, r18
    1c6e:	02 c0       	rjmp	.+4      	; 0x1c74 <DIO_enuSetPinDirection+0x1a4>
    1c70:	88 0f       	add	r24, r24
    1c72:	99 1f       	adc	r25, r25
    1c74:	0a 94       	dec	r0
    1c76:	e2 f7       	brpl	.-8      	; 0x1c70 <DIO_enuSetPinDirection+0x1a0>
    1c78:	84 2b       	or	r24, r20
    1c7a:	8c 93       	st	X, r24
    1c7c:	14 c0       	rjmp	.+40     	; 0x1ca6 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRD, Copy_u8PinID);
    1c7e:	a1 e3       	ldi	r26, 0x31	; 49
    1c80:	b0 e0       	ldi	r27, 0x00	; 0
    1c82:	e1 e3       	ldi	r30, 0x31	; 49
    1c84:	f0 e0       	ldi	r31, 0x00	; 0
    1c86:	80 81       	ld	r24, Z
    1c88:	48 2f       	mov	r20, r24
    1c8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c8c:	28 2f       	mov	r18, r24
    1c8e:	30 e0       	ldi	r19, 0x00	; 0
    1c90:	81 e0       	ldi	r24, 0x01	; 1
    1c92:	90 e0       	ldi	r25, 0x00	; 0
    1c94:	02 2e       	mov	r0, r18
    1c96:	02 c0       	rjmp	.+4      	; 0x1c9c <DIO_enuSetPinDirection+0x1cc>
    1c98:	88 0f       	add	r24, r24
    1c9a:	99 1f       	adc	r25, r25
    1c9c:	0a 94       	dec	r0
    1c9e:	e2 f7       	brpl	.-8      	; 0x1c98 <DIO_enuSetPinDirection+0x1c8>
    1ca0:	80 95       	com	r24
    1ca2:	84 23       	and	r24, r20
    1ca4:	8c 93       	st	X, r24
				}

		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    1ca6:	81 e0       	ldi	r24, 0x01	; 1
    1ca8:	89 83       	std	Y+1, r24	; 0x01
	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
	}
	
	return Local_enu_ErrorState;
    1caa:	99 81       	ldd	r25, Y+1	; 0x01
    1cac:	9d 83       	std	Y+5, r25	; 0x05
    1cae:	02 c0       	rjmp	.+4      	; 0x1cb4 <DIO_enuSetPinDirection+0x1e4>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
    1cb0:	29 81       	ldd	r18, Y+1	; 0x01
    1cb2:	2d 83       	std	Y+5, r18	; 0x05
    1cb4:	8d 81       	ldd	r24, Y+5	; 0x05
	}
	
	return Local_enu_ErrorState;
   }
    1cb6:	27 96       	adiw	r28, 0x07	; 7
    1cb8:	0f b6       	in	r0, 0x3f	; 63
    1cba:	f8 94       	cli
    1cbc:	de bf       	out	0x3e, r29	; 62
    1cbe:	0f be       	out	0x3f, r0	; 63
    1cc0:	cd bf       	out	0x3d, r28	; 61
    1cc2:	cf 91       	pop	r28
    1cc4:	df 91       	pop	r29
    1cc6:	08 95       	ret

00001cc8 <DIO_enuSetPinValue>:

// 2. set value for pin as high or low 
ErrorStatus_t DIO_enuSetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t Copy_u8Value){
    1cc8:	df 93       	push	r29
    1cca:	cf 93       	push	r28
    1ccc:	cd b7       	in	r28, 0x3d	; 61
    1cce:	de b7       	in	r29, 0x3e	; 62
    1cd0:	27 97       	sbiw	r28, 0x07	; 7
    1cd2:	0f b6       	in	r0, 0x3f	; 63
    1cd4:	f8 94       	cli
    1cd6:	de bf       	out	0x3e, r29	; 62
    1cd8:	0f be       	out	0x3f, r0	; 63
    1cda:	cd bf       	out	0x3d, r28	; 61
    1cdc:	8a 83       	std	Y+2, r24	; 0x02
    1cde:	6b 83       	std	Y+3, r22	; 0x03
    1ce0:	4c 83       	std	Y+4, r20	; 0x04


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1ce2:	19 82       	std	Y+1, r1	; 0x01


	// DIO_u8PULLUP - 1
	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Value <= DIO_u8PULLUP){
    1ce4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce6:	84 30       	cpi	r24, 0x04	; 4
    1ce8:	08 f0       	brcs	.+2      	; 0x1cec <DIO_enuSetPinValue+0x24>
    1cea:	de c0       	rjmp	.+444    	; 0x1ea8 <DIO_enuSetPinValue+0x1e0>
    1cec:	8b 81       	ldd	r24, Y+3	; 0x03
    1cee:	88 30       	cpi	r24, 0x08	; 8
    1cf0:	08 f0       	brcs	.+2      	; 0x1cf4 <DIO_enuSetPinValue+0x2c>
    1cf2:	da c0       	rjmp	.+436    	; 0x1ea8 <DIO_enuSetPinValue+0x1e0>
    1cf4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cf6:	82 30       	cpi	r24, 0x02	; 2
    1cf8:	08 f0       	brcs	.+2      	; 0x1cfc <DIO_enuSetPinValue+0x34>
    1cfa:	d6 c0       	rjmp	.+428    	; 0x1ea8 <DIO_enuSetPinValue+0x1e0>
		
		switch (Copy_u8PortID){
    1cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	3f 83       	std	Y+7, r19	; 0x07
    1d04:	2e 83       	std	Y+6, r18	; 0x06
    1d06:	8e 81       	ldd	r24, Y+6	; 0x06
    1d08:	9f 81       	ldd	r25, Y+7	; 0x07
    1d0a:	81 30       	cpi	r24, 0x01	; 1
    1d0c:	91 05       	cpc	r25, r1
    1d0e:	09 f4       	brne	.+2      	; 0x1d12 <DIO_enuSetPinValue+0x4a>
    1d10:	43 c0       	rjmp	.+134    	; 0x1d98 <DIO_enuSetPinValue+0xd0>
    1d12:	2e 81       	ldd	r18, Y+6	; 0x06
    1d14:	3f 81       	ldd	r19, Y+7	; 0x07
    1d16:	22 30       	cpi	r18, 0x02	; 2
    1d18:	31 05       	cpc	r19, r1
    1d1a:	2c f4       	brge	.+10     	; 0x1d26 <DIO_enuSetPinValue+0x5e>
    1d1c:	8e 81       	ldd	r24, Y+6	; 0x06
    1d1e:	9f 81       	ldd	r25, Y+7	; 0x07
    1d20:	00 97       	sbiw	r24, 0x00	; 0
    1d22:	71 f0       	breq	.+28     	; 0x1d40 <DIO_enuSetPinValue+0x78>
    1d24:	bc c0       	rjmp	.+376    	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
    1d26:	2e 81       	ldd	r18, Y+6	; 0x06
    1d28:	3f 81       	ldd	r19, Y+7	; 0x07
    1d2a:	22 30       	cpi	r18, 0x02	; 2
    1d2c:	31 05       	cpc	r19, r1
    1d2e:	09 f4       	brne	.+2      	; 0x1d32 <DIO_enuSetPinValue+0x6a>
    1d30:	5f c0       	rjmp	.+190    	; 0x1df0 <DIO_enuSetPinValue+0x128>
    1d32:	8e 81       	ldd	r24, Y+6	; 0x06
    1d34:	9f 81       	ldd	r25, Y+7	; 0x07
    1d36:	83 30       	cpi	r24, 0x03	; 3
    1d38:	91 05       	cpc	r25, r1
    1d3a:	09 f4       	brne	.+2      	; 0x1d3e <DIO_enuSetPinValue+0x76>
    1d3c:	85 c0       	rjmp	.+266    	; 0x1e48 <DIO_enuSetPinValue+0x180>
    1d3e:	af c0       	rjmp	.+350    	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
		
			case DIO_u8PortA:
				if(Copy_u8Value){
    1d40:	8c 81       	ldd	r24, Y+4	; 0x04
    1d42:	88 23       	and	r24, r24
    1d44:	a1 f0       	breq	.+40     	; 0x1d6e <DIO_enuSetPinValue+0xa6>

					// if the value is set to HIGH
					SET_BIT(PORTA, Copy_u8PinID);
    1d46:	ab e3       	ldi	r26, 0x3B	; 59
    1d48:	b0 e0       	ldi	r27, 0x00	; 0
    1d4a:	eb e3       	ldi	r30, 0x3B	; 59
    1d4c:	f0 e0       	ldi	r31, 0x00	; 0
    1d4e:	80 81       	ld	r24, Z
    1d50:	48 2f       	mov	r20, r24
    1d52:	8b 81       	ldd	r24, Y+3	; 0x03
    1d54:	28 2f       	mov	r18, r24
    1d56:	30 e0       	ldi	r19, 0x00	; 0
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	90 e0       	ldi	r25, 0x00	; 0
    1d5c:	02 2e       	mov	r0, r18
    1d5e:	02 c0       	rjmp	.+4      	; 0x1d64 <DIO_enuSetPinValue+0x9c>
    1d60:	88 0f       	add	r24, r24
    1d62:	99 1f       	adc	r25, r25
    1d64:	0a 94       	dec	r0
    1d66:	e2 f7       	brpl	.-8      	; 0x1d60 <DIO_enuSetPinValue+0x98>
    1d68:	84 2b       	or	r24, r20
    1d6a:	8c 93       	st	X, r24
    1d6c:	98 c0       	rjmp	.+304    	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTA, Copy_u8PinID);
    1d6e:	ab e3       	ldi	r26, 0x3B	; 59
    1d70:	b0 e0       	ldi	r27, 0x00	; 0
    1d72:	eb e3       	ldi	r30, 0x3B	; 59
    1d74:	f0 e0       	ldi	r31, 0x00	; 0
    1d76:	80 81       	ld	r24, Z
    1d78:	48 2f       	mov	r20, r24
    1d7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d7c:	28 2f       	mov	r18, r24
    1d7e:	30 e0       	ldi	r19, 0x00	; 0
    1d80:	81 e0       	ldi	r24, 0x01	; 1
    1d82:	90 e0       	ldi	r25, 0x00	; 0
    1d84:	02 2e       	mov	r0, r18
    1d86:	02 c0       	rjmp	.+4      	; 0x1d8c <DIO_enuSetPinValue+0xc4>
    1d88:	88 0f       	add	r24, r24
    1d8a:	99 1f       	adc	r25, r25
    1d8c:	0a 94       	dec	r0
    1d8e:	e2 f7       	brpl	.-8      	; 0x1d88 <DIO_enuSetPinValue+0xc0>
    1d90:	80 95       	com	r24
    1d92:	84 23       	and	r24, r20
    1d94:	8c 93       	st	X, r24
    1d96:	83 c0       	rjmp	.+262    	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			
			case DIO_u8PortB:
				if(Copy_u8Value){
    1d98:	8c 81       	ldd	r24, Y+4	; 0x04
    1d9a:	88 23       	and	r24, r24
    1d9c:	a1 f0       	breq	.+40     	; 0x1dc6 <DIO_enuSetPinValue+0xfe>

					// if the value is set to HIGH
					SET_BIT(PORTB, Copy_u8PinID);
    1d9e:	a8 e3       	ldi	r26, 0x38	; 56
    1da0:	b0 e0       	ldi	r27, 0x00	; 0
    1da2:	e8 e3       	ldi	r30, 0x38	; 56
    1da4:	f0 e0       	ldi	r31, 0x00	; 0
    1da6:	80 81       	ld	r24, Z
    1da8:	48 2f       	mov	r20, r24
    1daa:	8b 81       	ldd	r24, Y+3	; 0x03
    1dac:	28 2f       	mov	r18, r24
    1dae:	30 e0       	ldi	r19, 0x00	; 0
    1db0:	81 e0       	ldi	r24, 0x01	; 1
    1db2:	90 e0       	ldi	r25, 0x00	; 0
    1db4:	02 2e       	mov	r0, r18
    1db6:	02 c0       	rjmp	.+4      	; 0x1dbc <DIO_enuSetPinValue+0xf4>
    1db8:	88 0f       	add	r24, r24
    1dba:	99 1f       	adc	r25, r25
    1dbc:	0a 94       	dec	r0
    1dbe:	e2 f7       	brpl	.-8      	; 0x1db8 <DIO_enuSetPinValue+0xf0>
    1dc0:	84 2b       	or	r24, r20
    1dc2:	8c 93       	st	X, r24
    1dc4:	6c c0       	rjmp	.+216    	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTB, Copy_u8PinID);
    1dc6:	a8 e3       	ldi	r26, 0x38	; 56
    1dc8:	b0 e0       	ldi	r27, 0x00	; 0
    1dca:	e8 e3       	ldi	r30, 0x38	; 56
    1dcc:	f0 e0       	ldi	r31, 0x00	; 0
    1dce:	80 81       	ld	r24, Z
    1dd0:	48 2f       	mov	r20, r24
    1dd2:	8b 81       	ldd	r24, Y+3	; 0x03
    1dd4:	28 2f       	mov	r18, r24
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	81 e0       	ldi	r24, 0x01	; 1
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	02 2e       	mov	r0, r18
    1dde:	02 c0       	rjmp	.+4      	; 0x1de4 <DIO_enuSetPinValue+0x11c>
    1de0:	88 0f       	add	r24, r24
    1de2:	99 1f       	adc	r25, r25
    1de4:	0a 94       	dec	r0
    1de6:	e2 f7       	brpl	.-8      	; 0x1de0 <DIO_enuSetPinValue+0x118>
    1de8:	80 95       	com	r24
    1dea:	84 23       	and	r24, r20
    1dec:	8c 93       	st	X, r24
    1dee:	57 c0       	rjmp	.+174    	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
				}	
			
			break;

			case DIO_u8PortC:
				if(Copy_u8Value){
    1df0:	8c 81       	ldd	r24, Y+4	; 0x04
    1df2:	88 23       	and	r24, r24
    1df4:	a1 f0       	breq	.+40     	; 0x1e1e <DIO_enuSetPinValue+0x156>

					// if the value is set to HIGH
					SET_BIT(PORTC, Copy_u8PinID);
    1df6:	a5 e3       	ldi	r26, 0x35	; 53
    1df8:	b0 e0       	ldi	r27, 0x00	; 0
    1dfa:	e5 e3       	ldi	r30, 0x35	; 53
    1dfc:	f0 e0       	ldi	r31, 0x00	; 0
    1dfe:	80 81       	ld	r24, Z
    1e00:	48 2f       	mov	r20, r24
    1e02:	8b 81       	ldd	r24, Y+3	; 0x03
    1e04:	28 2f       	mov	r18, r24
    1e06:	30 e0       	ldi	r19, 0x00	; 0
    1e08:	81 e0       	ldi	r24, 0x01	; 1
    1e0a:	90 e0       	ldi	r25, 0x00	; 0
    1e0c:	02 2e       	mov	r0, r18
    1e0e:	02 c0       	rjmp	.+4      	; 0x1e14 <DIO_enuSetPinValue+0x14c>
    1e10:	88 0f       	add	r24, r24
    1e12:	99 1f       	adc	r25, r25
    1e14:	0a 94       	dec	r0
    1e16:	e2 f7       	brpl	.-8      	; 0x1e10 <DIO_enuSetPinValue+0x148>
    1e18:	84 2b       	or	r24, r20
    1e1a:	8c 93       	st	X, r24
    1e1c:	40 c0       	rjmp	.+128    	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTC, Copy_u8PinID);
    1e1e:	a5 e3       	ldi	r26, 0x35	; 53
    1e20:	b0 e0       	ldi	r27, 0x00	; 0
    1e22:	e5 e3       	ldi	r30, 0x35	; 53
    1e24:	f0 e0       	ldi	r31, 0x00	; 0
    1e26:	80 81       	ld	r24, Z
    1e28:	48 2f       	mov	r20, r24
    1e2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e2c:	28 2f       	mov	r18, r24
    1e2e:	30 e0       	ldi	r19, 0x00	; 0
    1e30:	81 e0       	ldi	r24, 0x01	; 1
    1e32:	90 e0       	ldi	r25, 0x00	; 0
    1e34:	02 2e       	mov	r0, r18
    1e36:	02 c0       	rjmp	.+4      	; 0x1e3c <DIO_enuSetPinValue+0x174>
    1e38:	88 0f       	add	r24, r24
    1e3a:	99 1f       	adc	r25, r25
    1e3c:	0a 94       	dec	r0
    1e3e:	e2 f7       	brpl	.-8      	; 0x1e38 <DIO_enuSetPinValue+0x170>
    1e40:	80 95       	com	r24
    1e42:	84 23       	and	r24, r20
    1e44:	8c 93       	st	X, r24
    1e46:	2b c0       	rjmp	.+86     	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			case DIO_u8PortD:
				if(Copy_u8Value){
    1e48:	8c 81       	ldd	r24, Y+4	; 0x04
    1e4a:	88 23       	and	r24, r24
    1e4c:	a1 f0       	breq	.+40     	; 0x1e76 <DIO_enuSetPinValue+0x1ae>

					// if the value is set to HIGH
					SET_BIT(PORTD, Copy_u8PinID);
    1e4e:	a2 e3       	ldi	r26, 0x32	; 50
    1e50:	b0 e0       	ldi	r27, 0x00	; 0
    1e52:	e2 e3       	ldi	r30, 0x32	; 50
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	80 81       	ld	r24, Z
    1e58:	48 2f       	mov	r20, r24
    1e5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e5c:	28 2f       	mov	r18, r24
    1e5e:	30 e0       	ldi	r19, 0x00	; 0
    1e60:	81 e0       	ldi	r24, 0x01	; 1
    1e62:	90 e0       	ldi	r25, 0x00	; 0
    1e64:	02 2e       	mov	r0, r18
    1e66:	02 c0       	rjmp	.+4      	; 0x1e6c <DIO_enuSetPinValue+0x1a4>
    1e68:	88 0f       	add	r24, r24
    1e6a:	99 1f       	adc	r25, r25
    1e6c:	0a 94       	dec	r0
    1e6e:	e2 f7       	brpl	.-8      	; 0x1e68 <DIO_enuSetPinValue+0x1a0>
    1e70:	84 2b       	or	r24, r20
    1e72:	8c 93       	st	X, r24
    1e74:	14 c0       	rjmp	.+40     	; 0x1e9e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTD, Copy_u8PinID);
    1e76:	a2 e3       	ldi	r26, 0x32	; 50
    1e78:	b0 e0       	ldi	r27, 0x00	; 0
    1e7a:	e2 e3       	ldi	r30, 0x32	; 50
    1e7c:	f0 e0       	ldi	r31, 0x00	; 0
    1e7e:	80 81       	ld	r24, Z
    1e80:	48 2f       	mov	r20, r24
    1e82:	8b 81       	ldd	r24, Y+3	; 0x03
    1e84:	28 2f       	mov	r18, r24
    1e86:	30 e0       	ldi	r19, 0x00	; 0
    1e88:	81 e0       	ldi	r24, 0x01	; 1
    1e8a:	90 e0       	ldi	r25, 0x00	; 0
    1e8c:	02 2e       	mov	r0, r18
    1e8e:	02 c0       	rjmp	.+4      	; 0x1e94 <DIO_enuSetPinValue+0x1cc>
    1e90:	88 0f       	add	r24, r24
    1e92:	99 1f       	adc	r25, r25
    1e94:	0a 94       	dec	r0
    1e96:	e2 f7       	brpl	.-8      	; 0x1e90 <DIO_enuSetPinValue+0x1c8>
    1e98:	80 95       	com	r24
    1e9a:	84 23       	and	r24, r20
    1e9c:	8c 93       	st	X, r24
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    1e9e:	81 e0       	ldi	r24, 0x01	; 1
    1ea0:	89 83       	std	Y+1, r24	; 0x01

    }else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    1ea2:	99 81       	ldd	r25, Y+1	; 0x01
    1ea4:	9d 83       	std	Y+5, r25	; 0x05
    1ea6:	02 c0       	rjmp	.+4      	; 0x1eac <DIO_enuSetPinValue+0x1e4>
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

    }else{
		return Local_enu_ErrorState;
    1ea8:	29 81       	ldd	r18, Y+1	; 0x01
    1eaa:	2d 83       	std	Y+5, r18	; 0x05
    1eac:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enu_ErrorState;
   }
    1eae:	27 96       	adiw	r28, 0x07	; 7
    1eb0:	0f b6       	in	r0, 0x3f	; 63
    1eb2:	f8 94       	cli
    1eb4:	de bf       	out	0x3e, r29	; 62
    1eb6:	0f be       	out	0x3f, r0	; 63
    1eb8:	cd bf       	out	0x3d, r28	; 61
    1eba:	cf 91       	pop	r28
    1ebc:	df 91       	pop	r29
    1ebe:	08 95       	ret

00001ec0 <DIO_enuGetPinValue>:

// 3. read pin value 
ErrorStatus_t DIO_enuGetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t *Copy_pu8Value){
    1ec0:	df 93       	push	r29
    1ec2:	cf 93       	push	r28
    1ec4:	cd b7       	in	r28, 0x3d	; 61
    1ec6:	de b7       	in	r29, 0x3e	; 62
    1ec8:	28 97       	sbiw	r28, 0x08	; 8
    1eca:	0f b6       	in	r0, 0x3f	; 63
    1ecc:	f8 94       	cli
    1ece:	de bf       	out	0x3e, r29	; 62
    1ed0:	0f be       	out	0x3f, r0	; 63
    1ed2:	cd bf       	out	0x3d, r28	; 61
    1ed4:	8a 83       	std	Y+2, r24	; 0x02
    1ed6:	6b 83       	std	Y+3, r22	; 0x03
    1ed8:	5d 83       	std	Y+5, r21	; 0x05
    1eda:	4c 83       	std	Y+4, r20	; 0x04

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1edc:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8Value == NULL){
    1ede:	8c 81       	ldd	r24, Y+4	; 0x04
    1ee0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ee2:	00 97       	sbiw	r24, 0x00	; 0
    1ee4:	29 f4       	brne	.+10     	; 0x1ef0 <DIO_enuGetPinValue+0x30>

		Local_enu_ErrorState = ERROR_STATUS_NULL_POINTER;
    1ee6:	83 e0       	ldi	r24, 0x03	; 3
    1ee8:	89 83       	std	Y+1, r24	; 0x01
		return Local_enu_ErrorState;
    1eea:	29 81       	ldd	r18, Y+1	; 0x01
    1eec:	28 87       	std	Y+8, r18	; 0x08
    1eee:	7f c0       	rjmp	.+254    	; 0x1fee <DIO_enuGetPinValue+0x12e>
	}


	else if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    1ef0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef2:	84 30       	cpi	r24, 0x04	; 4
    1ef4:	08 f0       	brcs	.+2      	; 0x1ef8 <DIO_enuGetPinValue+0x38>
    1ef6:	79 c0       	rjmp	.+242    	; 0x1fea <DIO_enuGetPinValue+0x12a>
    1ef8:	8b 81       	ldd	r24, Y+3	; 0x03
    1efa:	88 30       	cpi	r24, 0x08	; 8
    1efc:	08 f0       	brcs	.+2      	; 0x1f00 <DIO_enuGetPinValue+0x40>
    1efe:	75 c0       	rjmp	.+234    	; 0x1fea <DIO_enuGetPinValue+0x12a>

		switch(Copy_u8PortID){
    1f00:	8a 81       	ldd	r24, Y+2	; 0x02
    1f02:	48 2f       	mov	r20, r24
    1f04:	50 e0       	ldi	r21, 0x00	; 0
    1f06:	5f 83       	std	Y+7, r21	; 0x07
    1f08:	4e 83       	std	Y+6, r20	; 0x06
    1f0a:	8e 81       	ldd	r24, Y+6	; 0x06
    1f0c:	9f 81       	ldd	r25, Y+7	; 0x07
    1f0e:	81 30       	cpi	r24, 0x01	; 1
    1f10:	91 05       	cpc	r25, r1
    1f12:	59 f1       	breq	.+86     	; 0x1f6a <DIO_enuGetPinValue+0xaa>
    1f14:	2e 81       	ldd	r18, Y+6	; 0x06
    1f16:	3f 81       	ldd	r19, Y+7	; 0x07
    1f18:	22 30       	cpi	r18, 0x02	; 2
    1f1a:	31 05       	cpc	r19, r1
    1f1c:	34 f4       	brge	.+12     	; 0x1f2a <DIO_enuGetPinValue+0x6a>
    1f1e:	4e 81       	ldd	r20, Y+6	; 0x06
    1f20:	5f 81       	ldd	r21, Y+7	; 0x07
    1f22:	41 15       	cp	r20, r1
    1f24:	51 05       	cpc	r21, r1
    1f26:	69 f0       	breq	.+26     	; 0x1f42 <DIO_enuGetPinValue+0x82>
    1f28:	5b c0       	rjmp	.+182    	; 0x1fe0 <DIO_enuGetPinValue+0x120>
    1f2a:	8e 81       	ldd	r24, Y+6	; 0x06
    1f2c:	9f 81       	ldd	r25, Y+7	; 0x07
    1f2e:	82 30       	cpi	r24, 0x02	; 2
    1f30:	91 05       	cpc	r25, r1
    1f32:	79 f1       	breq	.+94     	; 0x1f92 <DIO_enuGetPinValue+0xd2>
    1f34:	2e 81       	ldd	r18, Y+6	; 0x06
    1f36:	3f 81       	ldd	r19, Y+7	; 0x07
    1f38:	23 30       	cpi	r18, 0x03	; 3
    1f3a:	31 05       	cpc	r19, r1
    1f3c:	09 f4       	brne	.+2      	; 0x1f40 <DIO_enuGetPinValue+0x80>
    1f3e:	3d c0       	rjmp	.+122    	; 0x1fba <DIO_enuGetPinValue+0xfa>
    1f40:	4f c0       	rjmp	.+158    	; 0x1fe0 <DIO_enuGetPinValue+0x120>
			case DIO_u8PortA:
				*Copy_pu8Value = GET_BIT(PINA, Copy_u8PinID);
    1f42:	e9 e3       	ldi	r30, 0x39	; 57
    1f44:	f0 e0       	ldi	r31, 0x00	; 0
    1f46:	80 81       	ld	r24, Z
    1f48:	28 2f       	mov	r18, r24
    1f4a:	30 e0       	ldi	r19, 0x00	; 0
    1f4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f4e:	88 2f       	mov	r24, r24
    1f50:	90 e0       	ldi	r25, 0x00	; 0
    1f52:	a9 01       	movw	r20, r18
    1f54:	02 c0       	rjmp	.+4      	; 0x1f5a <DIO_enuGetPinValue+0x9a>
    1f56:	55 95       	asr	r21
    1f58:	47 95       	ror	r20
    1f5a:	8a 95       	dec	r24
    1f5c:	e2 f7       	brpl	.-8      	; 0x1f56 <DIO_enuGetPinValue+0x96>
    1f5e:	ca 01       	movw	r24, r20
    1f60:	81 70       	andi	r24, 0x01	; 1
    1f62:	ec 81       	ldd	r30, Y+4	; 0x04
    1f64:	fd 81       	ldd	r31, Y+5	; 0x05
    1f66:	80 83       	st	Z, r24
    1f68:	3b c0       	rjmp	.+118    	; 0x1fe0 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortB:
				*Copy_pu8Value = GET_BIT(PINB, Copy_u8PinID);
    1f6a:	e6 e3       	ldi	r30, 0x36	; 54
    1f6c:	f0 e0       	ldi	r31, 0x00	; 0
    1f6e:	80 81       	ld	r24, Z
    1f70:	28 2f       	mov	r18, r24
    1f72:	30 e0       	ldi	r19, 0x00	; 0
    1f74:	8b 81       	ldd	r24, Y+3	; 0x03
    1f76:	88 2f       	mov	r24, r24
    1f78:	90 e0       	ldi	r25, 0x00	; 0
    1f7a:	a9 01       	movw	r20, r18
    1f7c:	02 c0       	rjmp	.+4      	; 0x1f82 <DIO_enuGetPinValue+0xc2>
    1f7e:	55 95       	asr	r21
    1f80:	47 95       	ror	r20
    1f82:	8a 95       	dec	r24
    1f84:	e2 f7       	brpl	.-8      	; 0x1f7e <DIO_enuGetPinValue+0xbe>
    1f86:	ca 01       	movw	r24, r20
    1f88:	81 70       	andi	r24, 0x01	; 1
    1f8a:	ec 81       	ldd	r30, Y+4	; 0x04
    1f8c:	fd 81       	ldd	r31, Y+5	; 0x05
    1f8e:	80 83       	st	Z, r24
    1f90:	27 c0       	rjmp	.+78     	; 0x1fe0 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortC:
				*Copy_pu8Value = GET_BIT(PINC, Copy_u8PinID);
    1f92:	e3 e3       	ldi	r30, 0x33	; 51
    1f94:	f0 e0       	ldi	r31, 0x00	; 0
    1f96:	80 81       	ld	r24, Z
    1f98:	28 2f       	mov	r18, r24
    1f9a:	30 e0       	ldi	r19, 0x00	; 0
    1f9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f9e:	88 2f       	mov	r24, r24
    1fa0:	90 e0       	ldi	r25, 0x00	; 0
    1fa2:	a9 01       	movw	r20, r18
    1fa4:	02 c0       	rjmp	.+4      	; 0x1faa <DIO_enuGetPinValue+0xea>
    1fa6:	55 95       	asr	r21
    1fa8:	47 95       	ror	r20
    1faa:	8a 95       	dec	r24
    1fac:	e2 f7       	brpl	.-8      	; 0x1fa6 <DIO_enuGetPinValue+0xe6>
    1fae:	ca 01       	movw	r24, r20
    1fb0:	81 70       	andi	r24, 0x01	; 1
    1fb2:	ec 81       	ldd	r30, Y+4	; 0x04
    1fb4:	fd 81       	ldd	r31, Y+5	; 0x05
    1fb6:	80 83       	st	Z, r24
    1fb8:	13 c0       	rjmp	.+38     	; 0x1fe0 <DIO_enuGetPinValue+0x120>
			break;
			
			case DIO_u8PortD:
				*Copy_pu8Value = GET_BIT(PIND, Copy_u8PinID);
    1fba:	e0 e3       	ldi	r30, 0x30	; 48
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	80 81       	ld	r24, Z
    1fc0:	28 2f       	mov	r18, r24
    1fc2:	30 e0       	ldi	r19, 0x00	; 0
    1fc4:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc6:	88 2f       	mov	r24, r24
    1fc8:	90 e0       	ldi	r25, 0x00	; 0
    1fca:	a9 01       	movw	r20, r18
    1fcc:	02 c0       	rjmp	.+4      	; 0x1fd2 <DIO_enuGetPinValue+0x112>
    1fce:	55 95       	asr	r21
    1fd0:	47 95       	ror	r20
    1fd2:	8a 95       	dec	r24
    1fd4:	e2 f7       	brpl	.-8      	; 0x1fce <DIO_enuGetPinValue+0x10e>
    1fd6:	ca 01       	movw	r24, r20
    1fd8:	81 70       	andi	r24, 0x01	; 1
    1fda:	ec 81       	ldd	r30, Y+4	; 0x04
    1fdc:	fd 81       	ldd	r31, Y+5	; 0x05
    1fde:	80 83       	st	Z, r24
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    1fe0:	81 e0       	ldi	r24, 0x01	; 1
    1fe2:	89 83       	std	Y+1, r24	; 0x01

	}else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    1fe4:	59 81       	ldd	r21, Y+1	; 0x01
    1fe6:	58 87       	std	Y+8, r21	; 0x08
    1fe8:	02 c0       	rjmp	.+4      	; 0x1fee <DIO_enuGetPinValue+0x12e>
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;


	}else{
		return Local_enu_ErrorState;
    1fea:	89 81       	ldd	r24, Y+1	; 0x01
    1fec:	88 87       	std	Y+8, r24	; 0x08
    1fee:	88 85       	ldd	r24, Y+8	; 0x08
	}

	return Local_enu_ErrorState;
   }
    1ff0:	28 96       	adiw	r28, 0x08	; 8
    1ff2:	0f b6       	in	r0, 0x3f	; 63
    1ff4:	f8 94       	cli
    1ff6:	de bf       	out	0x3e, r29	; 62
    1ff8:	0f be       	out	0x3f, r0	; 63
    1ffa:	cd bf       	out	0x3d, r28	; 61
    1ffc:	cf 91       	pop	r28
    1ffe:	df 91       	pop	r29
    2000:	08 95       	ret

00002002 <DIO_enuTogglePinValue>:




// 4. if it (1) change it to (0) and vice versa
ErrorStatus_t DIO_enuTogglePinValue(uint8_t Copy_u8PortID, uint8_t Copy_u8PinID){
    2002:	df 93       	push	r29
    2004:	cf 93       	push	r28
    2006:	00 d0       	rcall	.+0      	; 0x2008 <DIO_enuTogglePinValue+0x6>
    2008:	00 d0       	rcall	.+0      	; 0x200a <DIO_enuTogglePinValue+0x8>
    200a:	00 d0       	rcall	.+0      	; 0x200c <DIO_enuTogglePinValue+0xa>
    200c:	cd b7       	in	r28, 0x3d	; 61
    200e:	de b7       	in	r29, 0x3e	; 62
    2010:	8a 83       	std	Y+2, r24	; 0x02
    2012:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2014:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    2016:	8a 81       	ldd	r24, Y+2	; 0x02
    2018:	84 30       	cpi	r24, 0x04	; 4
    201a:	08 f0       	brcs	.+2      	; 0x201e <DIO_enuTogglePinValue+0x1c>
    201c:	77 c0       	rjmp	.+238    	; 0x210c <DIO_enuTogglePinValue+0x10a>
    201e:	8b 81       	ldd	r24, Y+3	; 0x03
    2020:	88 30       	cpi	r24, 0x08	; 8
    2022:	08 f0       	brcs	.+2      	; 0x2026 <DIO_enuTogglePinValue+0x24>
    2024:	73 c0       	rjmp	.+230    	; 0x210c <DIO_enuTogglePinValue+0x10a>

		switch(Copy_u8PortID){
    2026:	8a 81       	ldd	r24, Y+2	; 0x02
    2028:	28 2f       	mov	r18, r24
    202a:	30 e0       	ldi	r19, 0x00	; 0
    202c:	3e 83       	std	Y+6, r19	; 0x06
    202e:	2d 83       	std	Y+5, r18	; 0x05
    2030:	8d 81       	ldd	r24, Y+5	; 0x05
    2032:	9e 81       	ldd	r25, Y+6	; 0x06
    2034:	81 30       	cpi	r24, 0x01	; 1
    2036:	91 05       	cpc	r25, r1
    2038:	49 f1       	breq	.+82     	; 0x208c <DIO_enuTogglePinValue+0x8a>
    203a:	2d 81       	ldd	r18, Y+5	; 0x05
    203c:	3e 81       	ldd	r19, Y+6	; 0x06
    203e:	22 30       	cpi	r18, 0x02	; 2
    2040:	31 05       	cpc	r19, r1
    2042:	2c f4       	brge	.+10     	; 0x204e <DIO_enuTogglePinValue+0x4c>
    2044:	8d 81       	ldd	r24, Y+5	; 0x05
    2046:	9e 81       	ldd	r25, Y+6	; 0x06
    2048:	00 97       	sbiw	r24, 0x00	; 0
    204a:	61 f0       	breq	.+24     	; 0x2064 <DIO_enuTogglePinValue+0x62>
    204c:	5a c0       	rjmp	.+180    	; 0x2102 <DIO_enuTogglePinValue+0x100>
    204e:	2d 81       	ldd	r18, Y+5	; 0x05
    2050:	3e 81       	ldd	r19, Y+6	; 0x06
    2052:	22 30       	cpi	r18, 0x02	; 2
    2054:	31 05       	cpc	r19, r1
    2056:	71 f1       	breq	.+92     	; 0x20b4 <DIO_enuTogglePinValue+0xb2>
    2058:	8d 81       	ldd	r24, Y+5	; 0x05
    205a:	9e 81       	ldd	r25, Y+6	; 0x06
    205c:	83 30       	cpi	r24, 0x03	; 3
    205e:	91 05       	cpc	r25, r1
    2060:	e9 f1       	breq	.+122    	; 0x20dc <DIO_enuTogglePinValue+0xda>
    2062:	4f c0       	rjmp	.+158    	; 0x2102 <DIO_enuTogglePinValue+0x100>
			case DIO_u8PortA:
				TOG_BIT(PORTA, Copy_u8PinID);
    2064:	ab e3       	ldi	r26, 0x3B	; 59
    2066:	b0 e0       	ldi	r27, 0x00	; 0
    2068:	eb e3       	ldi	r30, 0x3B	; 59
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	80 81       	ld	r24, Z
    206e:	48 2f       	mov	r20, r24
    2070:	8b 81       	ldd	r24, Y+3	; 0x03
    2072:	28 2f       	mov	r18, r24
    2074:	30 e0       	ldi	r19, 0x00	; 0
    2076:	81 e0       	ldi	r24, 0x01	; 1
    2078:	90 e0       	ldi	r25, 0x00	; 0
    207a:	02 2e       	mov	r0, r18
    207c:	02 c0       	rjmp	.+4      	; 0x2082 <DIO_enuTogglePinValue+0x80>
    207e:	88 0f       	add	r24, r24
    2080:	99 1f       	adc	r25, r25
    2082:	0a 94       	dec	r0
    2084:	e2 f7       	brpl	.-8      	; 0x207e <DIO_enuTogglePinValue+0x7c>
    2086:	84 27       	eor	r24, r20
    2088:	8c 93       	st	X, r24
    208a:	3b c0       	rjmp	.+118    	; 0x2102 <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortB:
				TOG_BIT(PORTB, Copy_u8PinID);
    208c:	a8 e3       	ldi	r26, 0x38	; 56
    208e:	b0 e0       	ldi	r27, 0x00	; 0
    2090:	e8 e3       	ldi	r30, 0x38	; 56
    2092:	f0 e0       	ldi	r31, 0x00	; 0
    2094:	80 81       	ld	r24, Z
    2096:	48 2f       	mov	r20, r24
    2098:	8b 81       	ldd	r24, Y+3	; 0x03
    209a:	28 2f       	mov	r18, r24
    209c:	30 e0       	ldi	r19, 0x00	; 0
    209e:	81 e0       	ldi	r24, 0x01	; 1
    20a0:	90 e0       	ldi	r25, 0x00	; 0
    20a2:	02 2e       	mov	r0, r18
    20a4:	02 c0       	rjmp	.+4      	; 0x20aa <DIO_enuTogglePinValue+0xa8>
    20a6:	88 0f       	add	r24, r24
    20a8:	99 1f       	adc	r25, r25
    20aa:	0a 94       	dec	r0
    20ac:	e2 f7       	brpl	.-8      	; 0x20a6 <DIO_enuTogglePinValue+0xa4>
    20ae:	84 27       	eor	r24, r20
    20b0:	8c 93       	st	X, r24
    20b2:	27 c0       	rjmp	.+78     	; 0x2102 <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortC:
				TOG_BIT(PORTC, Copy_u8PinID);
    20b4:	a5 e3       	ldi	r26, 0x35	; 53
    20b6:	b0 e0       	ldi	r27, 0x00	; 0
    20b8:	e5 e3       	ldi	r30, 0x35	; 53
    20ba:	f0 e0       	ldi	r31, 0x00	; 0
    20bc:	80 81       	ld	r24, Z
    20be:	48 2f       	mov	r20, r24
    20c0:	8b 81       	ldd	r24, Y+3	; 0x03
    20c2:	28 2f       	mov	r18, r24
    20c4:	30 e0       	ldi	r19, 0x00	; 0
    20c6:	81 e0       	ldi	r24, 0x01	; 1
    20c8:	90 e0       	ldi	r25, 0x00	; 0
    20ca:	02 2e       	mov	r0, r18
    20cc:	02 c0       	rjmp	.+4      	; 0x20d2 <DIO_enuTogglePinValue+0xd0>
    20ce:	88 0f       	add	r24, r24
    20d0:	99 1f       	adc	r25, r25
    20d2:	0a 94       	dec	r0
    20d4:	e2 f7       	brpl	.-8      	; 0x20ce <DIO_enuTogglePinValue+0xcc>
    20d6:	84 27       	eor	r24, r20
    20d8:	8c 93       	st	X, r24
    20da:	13 c0       	rjmp	.+38     	; 0x2102 <DIO_enuTogglePinValue+0x100>
			break;
			
			case DIO_u8PortD:
				TOG_BIT(PORTD, Copy_u8PinID);
    20dc:	a2 e3       	ldi	r26, 0x32	; 50
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	e2 e3       	ldi	r30, 0x32	; 50
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	48 2f       	mov	r20, r24
    20e8:	8b 81       	ldd	r24, Y+3	; 0x03
    20ea:	28 2f       	mov	r18, r24
    20ec:	30 e0       	ldi	r19, 0x00	; 0
    20ee:	81 e0       	ldi	r24, 0x01	; 1
    20f0:	90 e0       	ldi	r25, 0x00	; 0
    20f2:	02 2e       	mov	r0, r18
    20f4:	02 c0       	rjmp	.+4      	; 0x20fa <DIO_enuTogglePinValue+0xf8>
    20f6:	88 0f       	add	r24, r24
    20f8:	99 1f       	adc	r25, r25
    20fa:	0a 94       	dec	r0
    20fc:	e2 f7       	brpl	.-8      	; 0x20f6 <DIO_enuTogglePinValue+0xf4>
    20fe:	84 27       	eor	r24, r20
    2100:	8c 93       	st	X, r24
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    2102:	81 e0       	ldi	r24, 0x01	; 1
    2104:	89 83       	std	Y+1, r24	; 0x01

		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    2106:	99 81       	ldd	r25, Y+1	; 0x01
    2108:	9c 83       	std	Y+4, r25	; 0x04
    210a:	02 c0       	rjmp	.+4      	; 0x2110 <DIO_enuTogglePinValue+0x10e>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{

		return Local_enu_ErrorState;
    210c:	29 81       	ldd	r18, Y+1	; 0x01
    210e:	2c 83       	std	Y+4, r18	; 0x04
    2110:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    2112:	26 96       	adiw	r28, 0x06	; 6
    2114:	0f b6       	in	r0, 0x3f	; 63
    2116:	f8 94       	cli
    2118:	de bf       	out	0x3e, r29	; 62
    211a:	0f be       	out	0x3f, r0	; 63
    211c:	cd bf       	out	0x3d, r28	; 61
    211e:	cf 91       	pop	r28
    2120:	df 91       	pop	r29
    2122:	08 95       	ret

00002124 <DIO_enuSetPortDirection>:
///****************************************************************************************/


///********************************** Control Entire Port **********************************/
// 1. set entire port as OUTPUT
ErrorStatus_t DIO_enuSetPortDirection(uint8_t Copy_u8PortID, uint8_t Copy_u8Direction){
    2124:	df 93       	push	r29
    2126:	cf 93       	push	r28
    2128:	00 d0       	rcall	.+0      	; 0x212a <DIO_enuSetPortDirection+0x6>
    212a:	00 d0       	rcall	.+0      	; 0x212c <DIO_enuSetPortDirection+0x8>
    212c:	00 d0       	rcall	.+0      	; 0x212e <DIO_enuSetPortDirection+0xa>
    212e:	cd b7       	in	r28, 0x3d	; 61
    2130:	de b7       	in	r29, 0x3e	; 62
    2132:	8a 83       	std	Y+2, r24	; 0x02
    2134:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2136:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Direction <= DIO_u8OUTPUT){
    2138:	8a 81       	ldd	r24, Y+2	; 0x02
    213a:	84 30       	cpi	r24, 0x04	; 4
    213c:	08 f0       	brcs	.+2      	; 0x2140 <DIO_enuSetPortDirection+0x1c>
    213e:	57 c0       	rjmp	.+174    	; 0x21ee <DIO_enuSetPortDirection+0xca>
    2140:	8b 81       	ldd	r24, Y+3	; 0x03
    2142:	82 30       	cpi	r24, 0x02	; 2
    2144:	08 f0       	brcs	.+2      	; 0x2148 <DIO_enuSetPortDirection+0x24>
    2146:	53 c0       	rjmp	.+166    	; 0x21ee <DIO_enuSetPortDirection+0xca>

		switch (Copy_u8PortID){
    2148:	8a 81       	ldd	r24, Y+2	; 0x02
    214a:	28 2f       	mov	r18, r24
    214c:	30 e0       	ldi	r19, 0x00	; 0
    214e:	3e 83       	std	Y+6, r19	; 0x06
    2150:	2d 83       	std	Y+5, r18	; 0x05
    2152:	8d 81       	ldd	r24, Y+5	; 0x05
    2154:	9e 81       	ldd	r25, Y+6	; 0x06
    2156:	81 30       	cpi	r24, 0x01	; 1
    2158:	91 05       	cpc	r25, r1
    215a:	09 f1       	breq	.+66     	; 0x219e <DIO_enuSetPortDirection+0x7a>
    215c:	2d 81       	ldd	r18, Y+5	; 0x05
    215e:	3e 81       	ldd	r19, Y+6	; 0x06
    2160:	22 30       	cpi	r18, 0x02	; 2
    2162:	31 05       	cpc	r19, r1
    2164:	2c f4       	brge	.+10     	; 0x2170 <DIO_enuSetPortDirection+0x4c>
    2166:	8d 81       	ldd	r24, Y+5	; 0x05
    2168:	9e 81       	ldd	r25, Y+6	; 0x06
    216a:	00 97       	sbiw	r24, 0x00	; 0
    216c:	61 f0       	breq	.+24     	; 0x2186 <DIO_enuSetPortDirection+0x62>
    216e:	3a c0       	rjmp	.+116    	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
    2170:	2d 81       	ldd	r18, Y+5	; 0x05
    2172:	3e 81       	ldd	r19, Y+6	; 0x06
    2174:	22 30       	cpi	r18, 0x02	; 2
    2176:	31 05       	cpc	r19, r1
    2178:	f1 f0       	breq	.+60     	; 0x21b6 <DIO_enuSetPortDirection+0x92>
    217a:	8d 81       	ldd	r24, Y+5	; 0x05
    217c:	9e 81       	ldd	r25, Y+6	; 0x06
    217e:	83 30       	cpi	r24, 0x03	; 3
    2180:	91 05       	cpc	r25, r1
    2182:	29 f1       	breq	.+74     	; 0x21ce <DIO_enuSetPortDirection+0xaa>
    2184:	2f c0       	rjmp	.+94     	; 0x21e4 <DIO_enuSetPortDirection+0xc0>

			case DIO_u8PortA:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    2186:	8b 81       	ldd	r24, Y+3	; 0x03
    2188:	81 30       	cpi	r24, 0x01	; 1
    218a:	29 f4       	brne	.+10     	; 0x2196 <DIO_enuSetPortDirection+0x72>
					DDRA = 0xFF;
    218c:	ea e3       	ldi	r30, 0x3A	; 58
    218e:	f0 e0       	ldi	r31, 0x00	; 0
    2190:	8f ef       	ldi	r24, 0xFF	; 255
    2192:	80 83       	st	Z, r24
    2194:	27 c0       	rjmp	.+78     	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRA = 0x00;
    2196:	ea e3       	ldi	r30, 0x3A	; 58
    2198:	f0 e0       	ldi	r31, 0x00	; 0
    219a:	10 82       	st	Z, r1
    219c:	23 c0       	rjmp	.+70     	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    219e:	8b 81       	ldd	r24, Y+3	; 0x03
    21a0:	81 30       	cpi	r24, 0x01	; 1
    21a2:	29 f4       	brne	.+10     	; 0x21ae <DIO_enuSetPortDirection+0x8a>
					DDRB = 0xFF;
    21a4:	e7 e3       	ldi	r30, 0x37	; 55
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	8f ef       	ldi	r24, 0xFF	; 255
    21aa:	80 83       	st	Z, r24
    21ac:	1b c0       	rjmp	.+54     	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRB = 0x00;
    21ae:	e7 e3       	ldi	r30, 0x37	; 55
    21b0:	f0 e0       	ldi	r31, 0x00	; 0
    21b2:	10 82       	st	Z, r1
    21b4:	17 c0       	rjmp	.+46     	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
				}				

			break;

			case DIO_u8PortC:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    21b6:	8b 81       	ldd	r24, Y+3	; 0x03
    21b8:	81 30       	cpi	r24, 0x01	; 1
    21ba:	29 f4       	brne	.+10     	; 0x21c6 <DIO_enuSetPortDirection+0xa2>
					DDRC = 0xFF;
    21bc:	e4 e3       	ldi	r30, 0x34	; 52
    21be:	f0 e0       	ldi	r31, 0x00	; 0
    21c0:	8f ef       	ldi	r24, 0xFF	; 255
    21c2:	80 83       	st	Z, r24
    21c4:	0f c0       	rjmp	.+30     	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRC = 0x00;
    21c6:	e4 e3       	ldi	r30, 0x34	; 52
    21c8:	f0 e0       	ldi	r31, 0x00	; 0
    21ca:	10 82       	st	Z, r1
    21cc:	0b c0       	rjmp	.+22     	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortD:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    21ce:	8b 81       	ldd	r24, Y+3	; 0x03
    21d0:	81 30       	cpi	r24, 0x01	; 1
    21d2:	29 f4       	brne	.+10     	; 0x21de <DIO_enuSetPortDirection+0xba>
					DDRD = 0xFF;
    21d4:	e1 e3       	ldi	r30, 0x31	; 49
    21d6:	f0 e0       	ldi	r31, 0x00	; 0
    21d8:	8f ef       	ldi	r24, 0xFF	; 255
    21da:	80 83       	st	Z, r24
    21dc:	03 c0       	rjmp	.+6      	; 0x21e4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRD = 0x00;
    21de:	e1 e3       	ldi	r30, 0x31	; 49
    21e0:	f0 e0       	ldi	r31, 0x00	; 0
    21e2:	10 82       	st	Z, r1
				}
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    21e4:	81 e0       	ldi	r24, 0x01	; 1
    21e6:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    21e8:	99 81       	ldd	r25, Y+1	; 0x01
    21ea:	9c 83       	std	Y+4, r25	; 0x04
    21ec:	02 c0       	rjmp	.+4      	; 0x21f2 <DIO_enuSetPortDirection+0xce>
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		return Local_enu_ErrorState;
    21ee:	29 81       	ldd	r18, Y+1	; 0x01
    21f0:	2c 83       	std	Y+4, r18	; 0x04
    21f2:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    21f4:	26 96       	adiw	r28, 0x06	; 6
    21f6:	0f b6       	in	r0, 0x3f	; 63
    21f8:	f8 94       	cli
    21fa:	de bf       	out	0x3e, r29	; 62
    21fc:	0f be       	out	0x3f, r0	; 63
    21fe:	cd bf       	out	0x3d, r28	; 61
    2200:	cf 91       	pop	r28
    2202:	df 91       	pop	r29
    2204:	08 95       	ret

00002206 <DIO_enuSetPortValue>:

//! why ??? would you read entire port ?!
//ErrorStatus_t DIO_enuGetPortValue    (uint8_t Copy_u8PortID, uint8_t *Copy_pu8Value);


ErrorStatus_t DIO_enuSetPortValue(uint8_t Copy_u8PortID, uint8_t Copy_u8Value){
    2206:	df 93       	push	r29
    2208:	cf 93       	push	r28
    220a:	00 d0       	rcall	.+0      	; 0x220c <DIO_enuSetPortValue+0x6>
    220c:	00 d0       	rcall	.+0      	; 0x220e <DIO_enuSetPortValue+0x8>
    220e:	00 d0       	rcall	.+0      	; 0x2210 <DIO_enuSetPortValue+0xa>
    2210:	cd b7       	in	r28, 0x3d	; 61
    2212:	de b7       	in	r29, 0x3e	; 62
    2214:	8a 83       	std	Y+2, r24	; 0x02
    2216:	6b 83       	std	Y+3, r22	; 0x03
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2218:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Value <= DIO_u8PULLUP){
    221a:	8a 81       	ldd	r24, Y+2	; 0x02
    221c:	84 30       	cpi	r24, 0x04	; 4
    221e:	08 f0       	brcs	.+2      	; 0x2222 <DIO_enuSetPortValue+0x1c>
    2220:	57 c0       	rjmp	.+174    	; 0x22d0 <DIO_enuSetPortValue+0xca>
    2222:	8b 81       	ldd	r24, Y+3	; 0x03
    2224:	82 30       	cpi	r24, 0x02	; 2
    2226:	08 f0       	brcs	.+2      	; 0x222a <DIO_enuSetPortValue+0x24>
    2228:	53 c0       	rjmp	.+166    	; 0x22d0 <DIO_enuSetPortValue+0xca>
		
		switch (Copy_u8PortID){
    222a:	8a 81       	ldd	r24, Y+2	; 0x02
    222c:	28 2f       	mov	r18, r24
    222e:	30 e0       	ldi	r19, 0x00	; 0
    2230:	3e 83       	std	Y+6, r19	; 0x06
    2232:	2d 83       	std	Y+5, r18	; 0x05
    2234:	8d 81       	ldd	r24, Y+5	; 0x05
    2236:	9e 81       	ldd	r25, Y+6	; 0x06
    2238:	81 30       	cpi	r24, 0x01	; 1
    223a:	91 05       	cpc	r25, r1
    223c:	09 f1       	breq	.+66     	; 0x2280 <DIO_enuSetPortValue+0x7a>
    223e:	2d 81       	ldd	r18, Y+5	; 0x05
    2240:	3e 81       	ldd	r19, Y+6	; 0x06
    2242:	22 30       	cpi	r18, 0x02	; 2
    2244:	31 05       	cpc	r19, r1
    2246:	2c f4       	brge	.+10     	; 0x2252 <DIO_enuSetPortValue+0x4c>
    2248:	8d 81       	ldd	r24, Y+5	; 0x05
    224a:	9e 81       	ldd	r25, Y+6	; 0x06
    224c:	00 97       	sbiw	r24, 0x00	; 0
    224e:	61 f0       	breq	.+24     	; 0x2268 <DIO_enuSetPortValue+0x62>
    2250:	3a c0       	rjmp	.+116    	; 0x22c6 <DIO_enuSetPortValue+0xc0>
    2252:	2d 81       	ldd	r18, Y+5	; 0x05
    2254:	3e 81       	ldd	r19, Y+6	; 0x06
    2256:	22 30       	cpi	r18, 0x02	; 2
    2258:	31 05       	cpc	r19, r1
    225a:	f1 f0       	breq	.+60     	; 0x2298 <DIO_enuSetPortValue+0x92>
    225c:	8d 81       	ldd	r24, Y+5	; 0x05
    225e:	9e 81       	ldd	r25, Y+6	; 0x06
    2260:	83 30       	cpi	r24, 0x03	; 3
    2262:	91 05       	cpc	r25, r1
    2264:	29 f1       	breq	.+74     	; 0x22b0 <DIO_enuSetPortValue+0xaa>
    2266:	2f c0       	rjmp	.+94     	; 0x22c6 <DIO_enuSetPortValue+0xc0>
			case DIO_u8PortA:
				if(Copy_u8Value){
    2268:	8b 81       	ldd	r24, Y+3	; 0x03
    226a:	88 23       	and	r24, r24
    226c:	29 f0       	breq	.+10     	; 0x2278 <DIO_enuSetPortValue+0x72>
					PORTA = 0xFF;
    226e:	eb e3       	ldi	r30, 0x3B	; 59
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	8f ef       	ldi	r24, 0xFF	; 255
    2274:	80 83       	st	Z, r24
    2276:	27 c0       	rjmp	.+78     	; 0x22c6 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTA = 0x00;
    2278:	eb e3       	ldi	r30, 0x3B	; 59
    227a:	f0 e0       	ldi	r31, 0x00	; 0
    227c:	10 82       	st	Z, r1
    227e:	23 c0       	rjmp	.+70     	; 0x22c6 <DIO_enuSetPortValue+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Value){
    2280:	8b 81       	ldd	r24, Y+3	; 0x03
    2282:	88 23       	and	r24, r24
    2284:	29 f0       	breq	.+10     	; 0x2290 <DIO_enuSetPortValue+0x8a>
					PORTB = 0xFF;
    2286:	e8 e3       	ldi	r30, 0x38	; 56
    2288:	f0 e0       	ldi	r31, 0x00	; 0
    228a:	8f ef       	ldi	r24, 0xFF	; 255
    228c:	80 83       	st	Z, r24
    228e:	1b c0       	rjmp	.+54     	; 0x22c6 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTB = 0x00;
    2290:	e8 e3       	ldi	r30, 0x38	; 56
    2292:	f0 e0       	ldi	r31, 0x00	; 0
    2294:	10 82       	st	Z, r1
    2296:	17 c0       	rjmp	.+46     	; 0x22c6 <DIO_enuSetPortValue+0xc0>
				}
			break;

			
			case DIO_u8PortC:
				if(Copy_u8Value){
    2298:	8b 81       	ldd	r24, Y+3	; 0x03
    229a:	88 23       	and	r24, r24
    229c:	29 f0       	breq	.+10     	; 0x22a8 <DIO_enuSetPortValue+0xa2>
					PORTC = 0xFF;
    229e:	e5 e3       	ldi	r30, 0x35	; 53
    22a0:	f0 e0       	ldi	r31, 0x00	; 0
    22a2:	8f ef       	ldi	r24, 0xFF	; 255
    22a4:	80 83       	st	Z, r24
    22a6:	0f c0       	rjmp	.+30     	; 0x22c6 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTC = 0x00;
    22a8:	e5 e3       	ldi	r30, 0x35	; 53
    22aa:	f0 e0       	ldi	r31, 0x00	; 0
    22ac:	10 82       	st	Z, r1
    22ae:	0b c0       	rjmp	.+22     	; 0x22c6 <DIO_enuSetPortValue+0xc0>
				}
			break;
	
			case DIO_u8PortD:
				if(Copy_u8Value){
    22b0:	8b 81       	ldd	r24, Y+3	; 0x03
    22b2:	88 23       	and	r24, r24
    22b4:	29 f0       	breq	.+10     	; 0x22c0 <DIO_enuSetPortValue+0xba>
					PORTD = 0xFF;
    22b6:	e2 e3       	ldi	r30, 0x32	; 50
    22b8:	f0 e0       	ldi	r31, 0x00	; 0
    22ba:	8f ef       	ldi	r24, 0xFF	; 255
    22bc:	80 83       	st	Z, r24
    22be:	03 c0       	rjmp	.+6      	; 0x22c6 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTD = 0x00;
    22c0:	e2 e3       	ldi	r30, 0x32	; 50
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	10 82       	st	Z, r1
				}
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    22c6:	81 e0       	ldi	r24, 0x01	; 1
    22c8:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    22ca:	99 81       	ldd	r25, Y+1	; 0x01
    22cc:	9c 83       	std	Y+4, r25	; 0x04
    22ce:	02 c0       	rjmp	.+4      	; 0x22d4 <DIO_enuSetPortValue+0xce>
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
	}else{
		return Local_enu_ErrorState;
    22d0:	29 81       	ldd	r18, Y+1	; 0x01
    22d2:	2c 83       	std	Y+4, r18	; 0x04
    22d4:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    22d6:	26 96       	adiw	r28, 0x06	; 6
    22d8:	0f b6       	in	r0, 0x3f	; 63
    22da:	f8 94       	cli
    22dc:	de bf       	out	0x3e, r29	; 62
    22de:	0f be       	out	0x3f, r0	; 63
    22e0:	cd bf       	out	0x3d, r28	; 61
    22e2:	cf 91       	pop	r28
    22e4:	df 91       	pop	r29
    22e6:	08 95       	ret

000022e8 <ADC_enuInit>:


static void (*ADC_CallBackFunction)(void) = NULL;


void ADC_enuInit(){
    22e8:	df 93       	push	r29
    22ea:	cf 93       	push	r28
    22ec:	cd b7       	in	r28, 0x3d	; 61
    22ee:	de b7       	in	r29, 0x3e	; 62
    22f0:	2e 97       	sbiw	r28, 0x0e	; 14
    22f2:	0f b6       	in	r0, 0x3f	; 63
    22f4:	f8 94       	cli
    22f6:	de bf       	out	0x3e, r29	; 62
    22f8:	0f be       	out	0x3f, r0	; 63
    22fa:	cd bf       	out	0x3d, r28	; 61
	 * 5. Enabling ADC
	 * */


	/*************************** Selecting  voltage reference ***************************/
		ADMUX_REG &= ADC_AUTO_TRIG_SRC_clr_msk;
    22fc:	a7 e2       	ldi	r26, 0x27	; 39
    22fe:	b0 e0       	ldi	r27, 0x00	; 0
    2300:	e7 e2       	ldi	r30, 0x27	; 39
    2302:	f0 e0       	ldi	r31, 0x00	; 0
    2304:	80 81       	ld	r24, Z
    2306:	8f 71       	andi	r24, 0x1F	; 31
    2308:	8c 93       	st	X, r24
		ADMUX_REG |= ADC_VOLTAGE_REF_SELECTOR_msk;
    230a:	a7 e2       	ldi	r26, 0x27	; 39
    230c:	b0 e0       	ldi	r27, 0x00	; 0
    230e:	e7 e2       	ldi	r30, 0x27	; 39
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	80 81       	ld	r24, Z
    2314:	80 64       	ori	r24, 0x40	; 64
    2316:	8c 93       	st	X, r24
	/************************************************************************************/


	/******************************** Selecting ADC MODE ********************************/
		#if ADC_MODE_SELECTOR == ADC_MODE_AUTO_TRIGGER
			SET_BIT(ADCSRA_REG, ADCSRA_ADATE);
    2318:	a6 e2       	ldi	r26, 0x26	; 38
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	e6 e2       	ldi	r30, 0x26	; 38
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	80 62       	ori	r24, 0x20	; 32
    2324:	8c 93       	st	X, r24

			SFIOR_REG &= ADC_AUTO_TRIG_SRC_clr_msk;
    2326:	a0 e5       	ldi	r26, 0x50	; 80
    2328:	b0 e0       	ldi	r27, 0x00	; 0
    232a:	e0 e5       	ldi	r30, 0x50	; 80
    232c:	f0 e0       	ldi	r31, 0x00	; 0
    232e:	80 81       	ld	r24, Z
    2330:	8f 71       	andi	r24, 0x1F	; 31
    2332:	8c 93       	st	X, r24
			SFIOR_REG |= ADC_AUTO_TRIG_SRCE_SELECTOR;
    2334:	a0 e5       	ldi	r26, 0x50	; 80
    2336:	b0 e0       	ldi	r27, 0x00	; 0
    2338:	e0 e5       	ldi	r30, 0x50	; 80
    233a:	f0 e0       	ldi	r31, 0x00	; 0
    233c:	80 81       	ld	r24, Z
    233e:	8c 93       	st	X, r24
	/************************************************************************************/


	/******************************* Selecting Adjustment *******************************/
		#if	ADC_ADJUSTMENT_SELECTOR == ADC_RIGHT_ADJUSTED
			CLR_BIT(ADMUX_REG, ADMUX_ADLAR);
    2340:	a7 e2       	ldi	r26, 0x27	; 39
    2342:	b0 e0       	ldi	r27, 0x00	; 0
    2344:	e7 e2       	ldi	r30, 0x27	; 39
    2346:	f0 e0       	ldi	r31, 0x00	; 0
    2348:	80 81       	ld	r24, Z
    234a:	8f 7d       	andi	r24, 0xDF	; 223
    234c:	8c 93       	st	X, r24
	/***************************** Clearing  Interrupt Flag *****************************/
		//! Notice: that ADIF to be cleared we write logical one (from data sheet)
		//So in initialization of ADC we write 1 to ADIF bit to make sure that the
		//flag is cleared in order to make sure that ADC ready for upcoming conversation
		// clearing interrupt flag
		SET_BIT(ADCSRA_REG, ADCSRA_ADIF);
    234e:	a6 e2       	ldi	r26, 0x26	; 38
    2350:	b0 e0       	ldi	r27, 0x00	; 0
    2352:	e6 e2       	ldi	r30, 0x26	; 38
    2354:	f0 e0       	ldi	r31, 0x00	; 0
    2356:	80 81       	ld	r24, Z
    2358:	80 61       	ori	r24, 0x10	; 16
    235a:	8c 93       	st	X, r24
	/************************************************************************************/


	/*********************************** Enabling ADC ***********************************/
		SET_BIT(ADCSRA_REG, ADCSRA_ADEN);
    235c:	a6 e2       	ldi	r26, 0x26	; 38
    235e:	b0 e0       	ldi	r27, 0x00	; 0
    2360:	e6 e2       	ldi	r30, 0x26	; 38
    2362:	f0 e0       	ldi	r31, 0x00	; 0
    2364:	80 81       	ld	r24, Z
    2366:	80 68       	ori	r24, 0x80	; 128
    2368:	8c 93       	st	X, r24
    236a:	80 e0       	ldi	r24, 0x00	; 0
    236c:	90 e0       	ldi	r25, 0x00	; 0
    236e:	a8 e4       	ldi	r26, 0x48	; 72
    2370:	b3 e4       	ldi	r27, 0x43	; 67
    2372:	8b 87       	std	Y+11, r24	; 0x0b
    2374:	9c 87       	std	Y+12, r25	; 0x0c
    2376:	ad 87       	std	Y+13, r26	; 0x0d
    2378:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    237a:	6b 85       	ldd	r22, Y+11	; 0x0b
    237c:	7c 85       	ldd	r23, Y+12	; 0x0c
    237e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2380:	9e 85       	ldd	r25, Y+14	; 0x0e
    2382:	20 e0       	ldi	r18, 0x00	; 0
    2384:	30 e0       	ldi	r19, 0x00	; 0
    2386:	4a e7       	ldi	r20, 0x7A	; 122
    2388:	55 e4       	ldi	r21, 0x45	; 69
    238a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    238e:	dc 01       	movw	r26, r24
    2390:	cb 01       	movw	r24, r22
    2392:	8f 83       	std	Y+7, r24	; 0x07
    2394:	98 87       	std	Y+8, r25	; 0x08
    2396:	a9 87       	std	Y+9, r26	; 0x09
    2398:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    239a:	6f 81       	ldd	r22, Y+7	; 0x07
    239c:	78 85       	ldd	r23, Y+8	; 0x08
    239e:	89 85       	ldd	r24, Y+9	; 0x09
    23a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    23a2:	20 e0       	ldi	r18, 0x00	; 0
    23a4:	30 e0       	ldi	r19, 0x00	; 0
    23a6:	40 e8       	ldi	r20, 0x80	; 128
    23a8:	5f e3       	ldi	r21, 0x3F	; 63
    23aa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    23ae:	88 23       	and	r24, r24
    23b0:	2c f4       	brge	.+10     	; 0x23bc <ADC_enuInit+0xd4>
		__ticks = 1;
    23b2:	81 e0       	ldi	r24, 0x01	; 1
    23b4:	90 e0       	ldi	r25, 0x00	; 0
    23b6:	9e 83       	std	Y+6, r25	; 0x06
    23b8:	8d 83       	std	Y+5, r24	; 0x05
    23ba:	3f c0       	rjmp	.+126    	; 0x243a <ADC_enuInit+0x152>
	else if (__tmp > 65535)
    23bc:	6f 81       	ldd	r22, Y+7	; 0x07
    23be:	78 85       	ldd	r23, Y+8	; 0x08
    23c0:	89 85       	ldd	r24, Y+9	; 0x09
    23c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    23c4:	20 e0       	ldi	r18, 0x00	; 0
    23c6:	3f ef       	ldi	r19, 0xFF	; 255
    23c8:	4f e7       	ldi	r20, 0x7F	; 127
    23ca:	57 e4       	ldi	r21, 0x47	; 71
    23cc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    23d0:	18 16       	cp	r1, r24
    23d2:	4c f5       	brge	.+82     	; 0x2426 <ADC_enuInit+0x13e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23d4:	6b 85       	ldd	r22, Y+11	; 0x0b
    23d6:	7c 85       	ldd	r23, Y+12	; 0x0c
    23d8:	8d 85       	ldd	r24, Y+13	; 0x0d
    23da:	9e 85       	ldd	r25, Y+14	; 0x0e
    23dc:	20 e0       	ldi	r18, 0x00	; 0
    23de:	30 e0       	ldi	r19, 0x00	; 0
    23e0:	40 e2       	ldi	r20, 0x20	; 32
    23e2:	51 e4       	ldi	r21, 0x41	; 65
    23e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23e8:	dc 01       	movw	r26, r24
    23ea:	cb 01       	movw	r24, r22
    23ec:	bc 01       	movw	r22, r24
    23ee:	cd 01       	movw	r24, r26
    23f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23f4:	dc 01       	movw	r26, r24
    23f6:	cb 01       	movw	r24, r22
    23f8:	9e 83       	std	Y+6, r25	; 0x06
    23fa:	8d 83       	std	Y+5, r24	; 0x05
    23fc:	0f c0       	rjmp	.+30     	; 0x241c <ADC_enuInit+0x134>
    23fe:	80 e9       	ldi	r24, 0x90	; 144
    2400:	91 e0       	ldi	r25, 0x01	; 1
    2402:	9c 83       	std	Y+4, r25	; 0x04
    2404:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2406:	8b 81       	ldd	r24, Y+3	; 0x03
    2408:	9c 81       	ldd	r25, Y+4	; 0x04
    240a:	01 97       	sbiw	r24, 0x01	; 1
    240c:	f1 f7       	brne	.-4      	; 0x240a <ADC_enuInit+0x122>
    240e:	9c 83       	std	Y+4, r25	; 0x04
    2410:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2412:	8d 81       	ldd	r24, Y+5	; 0x05
    2414:	9e 81       	ldd	r25, Y+6	; 0x06
    2416:	01 97       	sbiw	r24, 0x01	; 1
    2418:	9e 83       	std	Y+6, r25	; 0x06
    241a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    241c:	8d 81       	ldd	r24, Y+5	; 0x05
    241e:	9e 81       	ldd	r25, Y+6	; 0x06
    2420:	00 97       	sbiw	r24, 0x00	; 0
    2422:	69 f7       	brne	.-38     	; 0x23fe <ADC_enuInit+0x116>
    2424:	14 c0       	rjmp	.+40     	; 0x244e <ADC_enuInit+0x166>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2426:	6f 81       	ldd	r22, Y+7	; 0x07
    2428:	78 85       	ldd	r23, Y+8	; 0x08
    242a:	89 85       	ldd	r24, Y+9	; 0x09
    242c:	9a 85       	ldd	r25, Y+10	; 0x0a
    242e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2432:	dc 01       	movw	r26, r24
    2434:	cb 01       	movw	r24, r22
    2436:	9e 83       	std	Y+6, r25	; 0x06
    2438:	8d 83       	std	Y+5, r24	; 0x05
    243a:	8d 81       	ldd	r24, Y+5	; 0x05
    243c:	9e 81       	ldd	r25, Y+6	; 0x06
    243e:	9a 83       	std	Y+2, r25	; 0x02
    2440:	89 83       	std	Y+1, r24	; 0x01
    2442:	89 81       	ldd	r24, Y+1	; 0x01
    2444:	9a 81       	ldd	r25, Y+2	; 0x02
    2446:	01 97       	sbiw	r24, 0x01	; 1
    2448:	f1 f7       	brne	.-4      	; 0x2446 <ADC_enuInit+0x15e>
    244a:	9a 83       	std	Y+2, r25	; 0x02
    244c:	89 83       	std	Y+1, r24	; 0x01


	// Waiting until ADC is stablized
	_delay_ms(200);

}
    244e:	2e 96       	adiw	r28, 0x0e	; 14
    2450:	0f b6       	in	r0, 0x3f	; 63
    2452:	f8 94       	cli
    2454:	de bf       	out	0x3e, r29	; 62
    2456:	0f be       	out	0x3f, r0	; 63
    2458:	cd bf       	out	0x3d, r28	; 61
    245a:	cf 91       	pop	r28
    245c:	df 91       	pop	r29
    245e:	08 95       	ret

00002460 <ADC_enuStartConversion>:




ErrorStatus_t ADC_enuStartConversion(ADC_Channel_types ADC_channel_N){
    2460:	df 93       	push	r29
    2462:	cf 93       	push	r28
    2464:	00 d0       	rcall	.+0      	; 0x2466 <ADC_enuStartConversion+0x6>
    2466:	cd b7       	in	r28, 0x3d	; 61
    2468:	de b7       	in	r29, 0x3e	; 62
    246a:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    246c:	19 82       	std	Y+1, r1	; 0x01


	/******************************** Select ADC Channel ********************************/
	ADMUX_REG &= ADC_CHANNEL_SELECTOR_clr_msk;
    246e:	a7 e2       	ldi	r26, 0x27	; 39
    2470:	b0 e0       	ldi	r27, 0x00	; 0
    2472:	e7 e2       	ldi	r30, 0x27	; 39
    2474:	f0 e0       	ldi	r31, 0x00	; 0
    2476:	80 81       	ld	r24, Z
    2478:	80 7e       	andi	r24, 0xE0	; 224
    247a:	8c 93       	st	X, r24
	ADMUX_REG |= ADC_channel_N;
    247c:	a7 e2       	ldi	r26, 0x27	; 39
    247e:	b0 e0       	ldi	r27, 0x00	; 0
    2480:	e7 e2       	ldi	r30, 0x27	; 39
    2482:	f0 e0       	ldi	r31, 0x00	; 0
    2484:	90 81       	ld	r25, Z
    2486:	8a 81       	ldd	r24, Y+2	; 0x02
    2488:	89 2b       	or	r24, r25
    248a:	8c 93       	st	X, r24
	/************************************************************************************/


	/******************************* ADC Start Conversion *******************************/
	//!!!!!!!!!!!!!!
	SET_BIT(ADCSRA_REG, ADCSRA_ADSC);
    248c:	a6 e2       	ldi	r26, 0x26	; 38
    248e:	b0 e0       	ldi	r27, 0x00	; 0
    2490:	e6 e2       	ldi	r30, 0x26	; 38
    2492:	f0 e0       	ldi	r31, 0x00	; 0
    2494:	80 81       	ld	r24, Z
    2496:	80 64       	ori	r24, 0x40	; 64
    2498:	8c 93       	st	X, r24
	/************************************************************************************/

	return Local_enuErrrorState;
    249a:	89 81       	ldd	r24, Y+1	; 0x01
}
    249c:	0f 90       	pop	r0
    249e:	0f 90       	pop	r0
    24a0:	cf 91       	pop	r28
    24a2:	df 91       	pop	r29
    24a4:	08 95       	ret

000024a6 <ADC_GetResult>:



uint16 ADC_GetResult(){
    24a6:	df 93       	push	r29
    24a8:	cf 93       	push	r28
    24aa:	cd b7       	in	r28, 0x3d	; 61
    24ac:	de b7       	in	r29, 0x3e	; 62
			Copy_u16ReadValue |= ((uint16)ADCH_REG<<2);
			return Copy_u16ReadValue;
		#endif

		#if	ADC_ADJUSTMENT_SELECTOR == ADC_RIGHT_ADJUSTED
			return ADCLH_REG;
    24ae:	e4 e2       	ldi	r30, 0x24	; 36
    24b0:	f0 e0       	ldi	r31, 0x00	; 0
    24b2:	80 81       	ld	r24, Z
    24b4:	91 81       	ldd	r25, Z+1	; 0x01





}
    24b6:	cf 91       	pop	r28
    24b8:	df 91       	pop	r29
    24ba:	08 95       	ret

000024bc <ADC_enuSetCallBack>:




ErrorStatus_t ADC_enuSetCallBack(void(*Copy_pfunAppFun)(void)){
    24bc:	df 93       	push	r29
    24be:	cf 93       	push	r28
    24c0:	00 d0       	rcall	.+0      	; 0x24c2 <ADC_enuSetCallBack+0x6>
    24c2:	00 d0       	rcall	.+0      	; 0x24c4 <ADC_enuSetCallBack+0x8>
    24c4:	cd b7       	in	r28, 0x3d	; 61
    24c6:	de b7       	in	r29, 0x3e	; 62
    24c8:	9b 83       	std	Y+3, r25	; 0x03
    24ca:	8a 83       	std	Y+2, r24	; 0x02
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    24cc:	19 82       	std	Y+1, r1	; 0x01

//	if(Copy_pfunAppFun == NULL ||  Copy_u8IntNumber> IN)

	if(Copy_pfunAppFun == NULL){
    24ce:	8a 81       	ldd	r24, Y+2	; 0x02
    24d0:	9b 81       	ldd	r25, Y+3	; 0x03
    24d2:	00 97       	sbiw	r24, 0x00	; 0
    24d4:	19 f4       	brne	.+6      	; 0x24dc <ADC_enuSetCallBack+0x20>

		return Local_enuErrrorState;
    24d6:	89 81       	ldd	r24, Y+1	; 0x01
    24d8:	8c 83       	std	Y+4, r24	; 0x04
    24da:	0a c0       	rjmp	.+20     	; 0x24f0 <ADC_enuSetCallBack+0x34>
	}

	else{
		Local_enuErrrorState = ERROR_STATUS_OK;
    24dc:	81 e0       	ldi	r24, 0x01	; 1
    24de:	89 83       	std	Y+1, r24	; 0x01

		ADC_CallBackFunction = Copy_pfunAppFun;
    24e0:	8a 81       	ldd	r24, Y+2	; 0x02
    24e2:	9b 81       	ldd	r25, Y+3	; 0x03
    24e4:	90 93 85 00 	sts	0x0085, r25
    24e8:	80 93 84 00 	sts	0x0084, r24

	}



	return Local_enuErrrorState;
    24ec:	89 81       	ldd	r24, Y+1	; 0x01
    24ee:	8c 83       	std	Y+4, r24	; 0x04
    24f0:	8c 81       	ldd	r24, Y+4	; 0x04
}
    24f2:	0f 90       	pop	r0
    24f4:	0f 90       	pop	r0
    24f6:	0f 90       	pop	r0
    24f8:	0f 90       	pop	r0
    24fa:	cf 91       	pop	r28
    24fc:	df 91       	pop	r29
    24fe:	08 95       	ret

00002500 <__vector_16>:

ISR(__vector_16){
    2500:	1f 92       	push	r1
    2502:	0f 92       	push	r0
    2504:	0f b6       	in	r0, 0x3f	; 63
    2506:	0f 92       	push	r0
    2508:	11 24       	eor	r1, r1
    250a:	2f 93       	push	r18
    250c:	3f 93       	push	r19
    250e:	4f 93       	push	r20
    2510:	5f 93       	push	r21
    2512:	6f 93       	push	r22
    2514:	7f 93       	push	r23
    2516:	8f 93       	push	r24
    2518:	9f 93       	push	r25
    251a:	af 93       	push	r26
    251c:	bf 93       	push	r27
    251e:	ef 93       	push	r30
    2520:	ff 93       	push	r31
    2522:	df 93       	push	r29
    2524:	cf 93       	push	r28
    2526:	cd b7       	in	r28, 0x3d	; 61
    2528:	de b7       	in	r29, 0x3e	; 62
	if(ADC_CallBackFunction != NULL){
    252a:	80 91 84 00 	lds	r24, 0x0084
    252e:	90 91 85 00 	lds	r25, 0x0085
    2532:	00 97       	sbiw	r24, 0x00	; 0
    2534:	29 f0       	breq	.+10     	; 0x2540 <__vector_16+0x40>
		ADC_CallBackFunction();
    2536:	e0 91 84 00 	lds	r30, 0x0084
    253a:	f0 91 85 00 	lds	r31, 0x0085
    253e:	09 95       	icall
	}

}
    2540:	cf 91       	pop	r28
    2542:	df 91       	pop	r29
    2544:	ff 91       	pop	r31
    2546:	ef 91       	pop	r30
    2548:	bf 91       	pop	r27
    254a:	af 91       	pop	r26
    254c:	9f 91       	pop	r25
    254e:	8f 91       	pop	r24
    2550:	7f 91       	pop	r23
    2552:	6f 91       	pop	r22
    2554:	5f 91       	pop	r21
    2556:	4f 91       	pop	r20
    2558:	3f 91       	pop	r19
    255a:	2f 91       	pop	r18
    255c:	0f 90       	pop	r0
    255e:	0f be       	out	0x3f, r0	; 63
    2560:	0f 90       	pop	r0
    2562:	1f 90       	pop	r1
    2564:	18 95       	reti

00002566 <keypad_enuInit>:
#include "keypad_HAL_config.h"
#include "keypad_HAL_interface.h"
///**********************************************************/


ErrorStatus_t keypad_enuInit(void){
    2566:	df 93       	push	r29
    2568:	cf 93       	push	r28
    256a:	0f 92       	push	r0
    256c:	cd b7       	in	r28, 0x3d	; 61
    256e:	de b7       	in	r29, 0x3e	; 62

	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    2570:	19 82       	std	Y+1, r1	; 0x01

	/************************ !Rows Pins! ************************/
	 DIO_enuSetPinDirection(KEYPAD_ROW1_PORT, KEYPAD_ROW1_PIN, DIO_u8OUTPUT);
    2572:	81 e0       	ldi	r24, 0x01	; 1
    2574:	64 e0       	ldi	r22, 0x04	; 4
    2576:	41 e0       	ldi	r20, 0x01	; 1
    2578:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_ROW2_PORT, KEYPAD_ROW2_PIN, DIO_u8OUTPUT);
    257c:	81 e0       	ldi	r24, 0x01	; 1
    257e:	65 e0       	ldi	r22, 0x05	; 5
    2580:	41 e0       	ldi	r20, 0x01	; 1
    2582:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_ROW3_PORT, KEYPAD_ROW3_PIN, DIO_u8OUTPUT);
    2586:	81 e0       	ldi	r24, 0x01	; 1
    2588:	66 e0       	ldi	r22, 0x06	; 6
    258a:	41 e0       	ldi	r20, 0x01	; 1
    258c:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_ROW4_PORT, KEYPAD_ROW4_PIN, DIO_u8OUTPUT);
    2590:	81 e0       	ldi	r24, 0x01	; 1
    2592:	67 e0       	ldi	r22, 0x07	; 7
    2594:	41 e0       	ldi	r20, 0x01	; 1
    2596:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>

	 DIO_enuSetPinValue(KEYPAD_ROW1_PORT, KEYPAD_ROW1_PIN, DIO_u8HIGH);
    259a:	81 e0       	ldi	r24, 0x01	; 1
    259c:	64 e0       	ldi	r22, 0x04	; 4
    259e:	41 e0       	ldi	r20, 0x01	; 1
    25a0:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_ROW2_PORT, KEYPAD_ROW2_PIN, DIO_u8HIGH);
    25a4:	81 e0       	ldi	r24, 0x01	; 1
    25a6:	65 e0       	ldi	r22, 0x05	; 5
    25a8:	41 e0       	ldi	r20, 0x01	; 1
    25aa:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_ROW3_PORT, KEYPAD_ROW3_PIN, DIO_u8HIGH);
    25ae:	81 e0       	ldi	r24, 0x01	; 1
    25b0:	66 e0       	ldi	r22, 0x06	; 6
    25b2:	41 e0       	ldi	r20, 0x01	; 1
    25b4:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_ROW4_PORT, KEYPAD_ROW4_PIN, DIO_u8HIGH);
    25b8:	81 e0       	ldi	r24, 0x01	; 1
    25ba:	67 e0       	ldi	r22, 0x07	; 7
    25bc:	41 e0       	ldi	r20, 0x01	; 1
    25be:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	/****************************************************************/


	/************************* !Columns Pins! **************************/
	 DIO_enuSetPinDirection(KEYPAD_COL1_PORT, KEYPAD_COL1_PIN, DIO_u8INPUT);
    25c2:	83 e0       	ldi	r24, 0x03	; 3
    25c4:	60 e0       	ldi	r22, 0x00	; 0
    25c6:	40 e0       	ldi	r20, 0x00	; 0
    25c8:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_COL2_PORT, KEYPAD_COL2_PIN, DIO_u8INPUT);
    25cc:	83 e0       	ldi	r24, 0x03	; 3
    25ce:	61 e0       	ldi	r22, 0x01	; 1
    25d0:	40 e0       	ldi	r20, 0x00	; 0
    25d2:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_COL3_PORT, KEYPAD_COL3_PIN, DIO_u8INPUT);
    25d6:	83 e0       	ldi	r24, 0x03	; 3
    25d8:	64 e0       	ldi	r22, 0x04	; 4
    25da:	40 e0       	ldi	r20, 0x00	; 0
    25dc:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_COL4_PORT, KEYPAD_COL4_PIN, DIO_u8INPUT);
    25e0:	83 e0       	ldi	r24, 0x03	; 3
    25e2:	65 e0       	ldi	r22, 0x05	; 5
    25e4:	40 e0       	ldi	r20, 0x00	; 0
    25e6:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>

	// To activate internal input-pull resistor we set corresponding
	// pin to high
	 DIO_enuSetPinValue(KEYPAD_COL1_PORT, KEYPAD_COL1_PIN, DIO_u8HIGH);
    25ea:	83 e0       	ldi	r24, 0x03	; 3
    25ec:	60 e0       	ldi	r22, 0x00	; 0
    25ee:	41 e0       	ldi	r20, 0x01	; 1
    25f0:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_COL2_PORT, KEYPAD_COL2_PIN, DIO_u8HIGH);
    25f4:	83 e0       	ldi	r24, 0x03	; 3
    25f6:	61 e0       	ldi	r22, 0x01	; 1
    25f8:	41 e0       	ldi	r20, 0x01	; 1
    25fa:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_COL3_PORT, KEYPAD_COL3_PIN, DIO_u8HIGH);
    25fe:	83 e0       	ldi	r24, 0x03	; 3
    2600:	64 e0       	ldi	r22, 0x04	; 4
    2602:	41 e0       	ldi	r20, 0x01	; 1
    2604:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_COL4_PORT, KEYPAD_COL4_PIN, DIO_u8HIGH);
    2608:	83 e0       	ldi	r24, 0x03	; 3
    260a:	65 e0       	ldi	r22, 0x05	; 5
    260c:	41 e0       	ldi	r20, 0x01	; 1
    260e:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>

	/****************************************************************/


	Local_enuErrrorState = ERROR_STATUS_OK;
    2612:	81 e0       	ldi	r24, 0x01	; 1
    2614:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
    2616:	89 81       	ldd	r24, Y+1	; 0x01
}
    2618:	0f 90       	pop	r0
    261a:	cf 91       	pop	r28
    261c:	df 91       	pop	r29
    261e:	08 95       	ret

00002620 <LCD_vidSetRowPattern>:

static void LCD_vidSetRowPattern(uint8_t Copy_u8Row){
    2620:	df 93       	push	r29
    2622:	cf 93       	push	r28
    2624:	cd b7       	in	r28, 0x3d	; 61
    2626:	de b7       	in	r29, 0x3e	; 62
    2628:	2a 97       	sbiw	r28, 0x0a	; 10
    262a:	0f b6       	in	r0, 0x3f	; 63
    262c:	f8 94       	cli
    262e:	de bf       	out	0x3e, r29	; 62
    2630:	0f be       	out	0x3f, r0	; 63
    2632:	cd bf       	out	0x3d, r28	; 61
    2634:	8a 87       	std	Y+10, r24	; 0x0a

	uint8_t Local_u8RowIterator = 0;
    2636:	19 82       	std	Y+1, r1	; 0x01



	uint8_t Local_u8RowsArrayPORT[KEYPAD_ROW_NUM] = {
			KEYPAD_ROW1_PORT, KEYPAD_ROW2_PORT,
			KEYPAD_ROW3_PORT, KEYPAD_ROW4_PORT};
    2638:	81 e0       	ldi	r24, 0x01	; 1
    263a:	8a 83       	std	Y+2, r24	; 0x02
    263c:	81 e0       	ldi	r24, 0x01	; 1
    263e:	8b 83       	std	Y+3, r24	; 0x03
    2640:	81 e0       	ldi	r24, 0x01	; 1
    2642:	8c 83       	std	Y+4, r24	; 0x04
    2644:	81 e0       	ldi	r24, 0x01	; 1
    2646:	8d 83       	std	Y+5, r24	; 0x05

	uint8_t Local_u8RowsArrayPIN[KEYPAD_ROW_NUM] = {
			KEYPAD_ROW1_PIN, KEYPAD_ROW2_PIN,
			KEYPAD_ROW3_PIN, KEYPAD_ROW4_PIN
	};
    2648:	84 e0       	ldi	r24, 0x04	; 4
    264a:	8e 83       	std	Y+6, r24	; 0x06
    264c:	85 e0       	ldi	r24, 0x05	; 5
    264e:	8f 83       	std	Y+7, r24	; 0x07
    2650:	86 e0       	ldi	r24, 0x06	; 6
    2652:	88 87       	std	Y+8, r24	; 0x08
    2654:	87 e0       	ldi	r24, 0x07	; 7
    2656:	89 87       	std	Y+9, r24	; 0x09

	for(Local_u8RowIterator = 0; Local_u8RowIterator< KEYPAD_ROW_NUM; Local_u8RowIterator++){
    2658:	19 82       	std	Y+1, r1	; 0x01
    265a:	36 c0       	rjmp	.+108    	; 0x26c8 <LCD_vidSetRowPattern+0xa8>

		if(Local_u8RowIterator == Copy_u8Row){
    265c:	99 81       	ldd	r25, Y+1	; 0x01
    265e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2660:	98 17       	cp	r25, r24
    2662:	c1 f4       	brne	.+48     	; 0x2694 <LCD_vidSetRowPattern+0x74>

			DIO_enuSetPinValue(
    2664:	89 81       	ldd	r24, Y+1	; 0x01
    2666:	28 2f       	mov	r18, r24
    2668:	30 e0       	ldi	r19, 0x00	; 0
    266a:	ce 01       	movw	r24, r28
    266c:	02 96       	adiw	r24, 0x02	; 2
    266e:	fc 01       	movw	r30, r24
    2670:	e2 0f       	add	r30, r18
    2672:	f3 1f       	adc	r31, r19
    2674:	40 81       	ld	r20, Z
    2676:	89 81       	ldd	r24, Y+1	; 0x01
    2678:	28 2f       	mov	r18, r24
    267a:	30 e0       	ldi	r19, 0x00	; 0
    267c:	ce 01       	movw	r24, r28
    267e:	06 96       	adiw	r24, 0x06	; 6
    2680:	fc 01       	movw	r30, r24
    2682:	e2 0f       	add	r30, r18
    2684:	f3 1f       	adc	r31, r19
    2686:	90 81       	ld	r25, Z
    2688:	84 2f       	mov	r24, r20
    268a:	69 2f       	mov	r22, r25
    268c:	40 e0       	ldi	r20, 0x00	; 0
    268e:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
    2692:	17 c0       	rjmp	.+46     	; 0x26c2 <LCD_vidSetRowPattern+0xa2>
					Local_u8RowsArrayPIN[Local_u8RowIterator],
					DIO_u8LOW);
		}

		else{
			DIO_enuSetPinValue(
    2694:	89 81       	ldd	r24, Y+1	; 0x01
    2696:	28 2f       	mov	r18, r24
    2698:	30 e0       	ldi	r19, 0x00	; 0
    269a:	ce 01       	movw	r24, r28
    269c:	02 96       	adiw	r24, 0x02	; 2
    269e:	fc 01       	movw	r30, r24
    26a0:	e2 0f       	add	r30, r18
    26a2:	f3 1f       	adc	r31, r19
    26a4:	40 81       	ld	r20, Z
    26a6:	89 81       	ldd	r24, Y+1	; 0x01
    26a8:	28 2f       	mov	r18, r24
    26aa:	30 e0       	ldi	r19, 0x00	; 0
    26ac:	ce 01       	movw	r24, r28
    26ae:	06 96       	adiw	r24, 0x06	; 6
    26b0:	fc 01       	movw	r30, r24
    26b2:	e2 0f       	add	r30, r18
    26b4:	f3 1f       	adc	r31, r19
    26b6:	90 81       	ld	r25, Z
    26b8:	84 2f       	mov	r24, r20
    26ba:	69 2f       	mov	r22, r25
    26bc:	41 e0       	ldi	r20, 0x01	; 1
    26be:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	uint8_t Local_u8RowsArrayPIN[KEYPAD_ROW_NUM] = {
			KEYPAD_ROW1_PIN, KEYPAD_ROW2_PIN,
			KEYPAD_ROW3_PIN, KEYPAD_ROW4_PIN
	};

	for(Local_u8RowIterator = 0; Local_u8RowIterator< KEYPAD_ROW_NUM; Local_u8RowIterator++){
    26c2:	89 81       	ldd	r24, Y+1	; 0x01
    26c4:	8f 5f       	subi	r24, 0xFF	; 255
    26c6:	89 83       	std	Y+1, r24	; 0x01
    26c8:	89 81       	ldd	r24, Y+1	; 0x01
    26ca:	84 30       	cpi	r24, 0x04	; 4
    26cc:	38 f2       	brcs	.-114    	; 0x265c <LCD_vidSetRowPattern+0x3c>
					DIO_u8HIGH);
		}
	}


}
    26ce:	2a 96       	adiw	r28, 0x0a	; 10
    26d0:	0f b6       	in	r0, 0x3f	; 63
    26d2:	f8 94       	cli
    26d4:	de bf       	out	0x3e, r29	; 62
    26d6:	0f be       	out	0x3f, r0	; 63
    26d8:	cd bf       	out	0x3d, r28	; 61
    26da:	cf 91       	pop	r28
    26dc:	df 91       	pop	r29
    26de:	08 95       	ret

000026e0 <keypad_enuGetPressedKey>:

ErrorStatus_t keypad_enuGetPressedKey(uint8_t* Copy_pu8KeyValue){
    26e0:	df 93       	push	r29
    26e2:	cf 93       	push	r28
    26e4:	cd b7       	in	r28, 0x3d	; 61
    26e6:	de b7       	in	r29, 0x3e	; 62
    26e8:	2f 97       	sbiw	r28, 0x0f	; 15
    26ea:	0f b6       	in	r0, 0x3f	; 63
    26ec:	f8 94       	cli
    26ee:	de bf       	out	0x3e, r29	; 62
    26f0:	0f be       	out	0x3f, r0	; 63
    26f2:	cd bf       	out	0x3d, r28	; 61
    26f4:	9e 87       	std	Y+14, r25	; 0x0e
    26f6:	8d 87       	std	Y+13, r24	; 0x0d
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    26f8:	1b 82       	std	Y+3, r1	; 0x03


	if(Copy_pu8KeyValue == NULL){
    26fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    26fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    26fe:	00 97       	sbiw	r24, 0x00	; 0
    2700:	19 f4       	brne	.+6      	; 0x2708 <keypad_enuGetPressedKey+0x28>
		return Local_enuErrrorState;
    2702:	8b 81       	ldd	r24, Y+3	; 0x03
    2704:	8f 87       	std	Y+15, r24	; 0x0f
    2706:	7e c0       	rjmp	.+252    	; 0x2804 <keypad_enuGetPressedKey+0x124>
	}

	else{

		uint8_t Local_u8KeyStatus = 1;
    2708:	81 e0       	ldi	r24, 0x01	; 1
    270a:	8c 83       	std	Y+4, r24	; 0x04
		uint8_t Local_u8RowIterator = 0;
    270c:	1a 82       	std	Y+2, r1	; 0x02
		uint8_t Local_u8COLIterator = 0;
    270e:	19 82       	std	Y+1, r1	; 0x01

		uint8_t Local_u8Columns_ArrayPORT[KEYPAD_ROW_NUM] = {
				KEYPAD_COL1_PORT, KEYPAD_COL2_PORT,
				KEYPAD_COL3_PORT, KEYPAD_COL4_PORT};
    2710:	83 e0       	ldi	r24, 0x03	; 3
    2712:	8d 83       	std	Y+5, r24	; 0x05
    2714:	83 e0       	ldi	r24, 0x03	; 3
    2716:	8e 83       	std	Y+6, r24	; 0x06
    2718:	83 e0       	ldi	r24, 0x03	; 3
    271a:	8f 83       	std	Y+7, r24	; 0x07
    271c:	83 e0       	ldi	r24, 0x03	; 3
    271e:	88 87       	std	Y+8, r24	; 0x08

		uint8_t Local_u8Columns_ArrayPIN[KEYPAD_ROW_NUM] = {
				KEYPAD_COL1_PIN, KEYPAD_COL2_PIN,
				KEYPAD_COL3_PIN, KEYPAD_COL4_PIN
		};
    2720:	19 86       	std	Y+9, r1	; 0x09
    2722:	81 e0       	ldi	r24, 0x01	; 1
    2724:	8a 87       	std	Y+10, r24	; 0x0a
    2726:	84 e0       	ldi	r24, 0x04	; 4
    2728:	8b 87       	std	Y+11, r24	; 0x0b
    272a:	85 e0       	ldi	r24, 0x05	; 5
    272c:	8c 87       	std	Y+12, r24	; 0x0c

		for( Local_u8RowIterator = 0; Local_u8RowIterator <  KEYPAD_ROW_NUM; Local_u8RowIterator++){
    272e:	1a 82       	std	Y+2, r1	; 0x02
    2730:	63 c0       	rjmp	.+198    	; 0x27f8 <keypad_enuGetPressedKey+0x118>

			LCD_vidSetRowPattern(Local_u8RowIterator);
    2732:	8a 81       	ldd	r24, Y+2	; 0x02
    2734:	0e 94 10 13 	call	0x2620	; 0x2620 <LCD_vidSetRowPattern>


			for( Local_u8COLIterator = 0; (Local_u8COLIterator <  KEYPAD_COL_NUM); Local_u8COLIterator++){
    2738:	19 82       	std	Y+1, r1	; 0x01
    273a:	57 c0       	rjmp	.+174    	; 0x27ea <keypad_enuGetPressedKey+0x10a>

				DIO_enuGetPinValue(
    273c:	89 81       	ldd	r24, Y+1	; 0x01
    273e:	28 2f       	mov	r18, r24
    2740:	30 e0       	ldi	r19, 0x00	; 0
    2742:	ce 01       	movw	r24, r28
    2744:	05 96       	adiw	r24, 0x05	; 5
    2746:	fc 01       	movw	r30, r24
    2748:	e2 0f       	add	r30, r18
    274a:	f3 1f       	adc	r31, r19
    274c:	40 81       	ld	r20, Z
    274e:	89 81       	ldd	r24, Y+1	; 0x01
    2750:	28 2f       	mov	r18, r24
    2752:	30 e0       	ldi	r19, 0x00	; 0
    2754:	ce 01       	movw	r24, r28
    2756:	09 96       	adiw	r24, 0x09	; 9
    2758:	fc 01       	movw	r30, r24
    275a:	e2 0f       	add	r30, r18
    275c:	f3 1f       	adc	r31, r19
    275e:	90 81       	ld	r25, Z
    2760:	9e 01       	movw	r18, r28
    2762:	2c 5f       	subi	r18, 0xFC	; 252
    2764:	3f 4f       	sbci	r19, 0xFF	; 255
    2766:	84 2f       	mov	r24, r20
    2768:	69 2f       	mov	r22, r25
    276a:	a9 01       	movw	r20, r18
    276c:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_enuGetPinValue>
						Local_u8Columns_ArrayPIN[Local_u8COLIterator],
						&Local_u8KeyStatus);



			     if(Local_u8KeyStatus == KEY_PRESSED) {
    2770:	8c 81       	ldd	r24, Y+4	; 0x04
    2772:	88 23       	and	r24, r24
    2774:	b9 f5       	brne	.+110    	; 0x27e4 <keypad_enuGetPressedKey+0x104>


			    	 *Copy_pu8KeyValue = keypadOutput[(KEYPAD_ROW_NUM * Local_u8RowIterator) + Local_u8COLIterator];
    2776:	8a 81       	ldd	r24, Y+2	; 0x02
    2778:	88 2f       	mov	r24, r24
    277a:	90 e0       	ldi	r25, 0x00	; 0
    277c:	9c 01       	movw	r18, r24
    277e:	22 0f       	add	r18, r18
    2780:	33 1f       	adc	r19, r19
    2782:	22 0f       	add	r18, r18
    2784:	33 1f       	adc	r19, r19
    2786:	89 81       	ldd	r24, Y+1	; 0x01
    2788:	88 2f       	mov	r24, r24
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	82 0f       	add	r24, r18
    278e:	93 1f       	adc	r25, r19
    2790:	fc 01       	movw	r30, r24
    2792:	e2 59       	subi	r30, 0x92	; 146
    2794:	ff 4f       	sbci	r31, 0xFF	; 255
    2796:	80 81       	ld	r24, Z
    2798:	ed 85       	ldd	r30, Y+13	; 0x0d
    279a:	fe 85       	ldd	r31, Y+14	; 0x0e
    279c:	80 83       	st	Z, r24
    279e:	1a c0       	rjmp	.+52     	; 0x27d4 <keypad_enuGetPressedKey+0xf4>



			    	 while(Local_u8KeyStatus == KEY_PRESSED){
			    			DIO_enuGetPinValue(
    27a0:	89 81       	ldd	r24, Y+1	; 0x01
    27a2:	28 2f       	mov	r18, r24
    27a4:	30 e0       	ldi	r19, 0x00	; 0
    27a6:	ce 01       	movw	r24, r28
    27a8:	05 96       	adiw	r24, 0x05	; 5
    27aa:	fc 01       	movw	r30, r24
    27ac:	e2 0f       	add	r30, r18
    27ae:	f3 1f       	adc	r31, r19
    27b0:	40 81       	ld	r20, Z
    27b2:	89 81       	ldd	r24, Y+1	; 0x01
    27b4:	28 2f       	mov	r18, r24
    27b6:	30 e0       	ldi	r19, 0x00	; 0
    27b8:	ce 01       	movw	r24, r28
    27ba:	09 96       	adiw	r24, 0x09	; 9
    27bc:	fc 01       	movw	r30, r24
    27be:	e2 0f       	add	r30, r18
    27c0:	f3 1f       	adc	r31, r19
    27c2:	90 81       	ld	r25, Z
    27c4:	9e 01       	movw	r18, r28
    27c6:	2c 5f       	subi	r18, 0xFC	; 252
    27c8:	3f 4f       	sbci	r19, 0xFF	; 255
    27ca:	84 2f       	mov	r24, r20
    27cc:	69 2f       	mov	r22, r25
    27ce:	a9 01       	movw	r20, r18
    27d0:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_enuGetPinValue>

			    	 *Copy_pu8KeyValue = keypadOutput[(KEYPAD_ROW_NUM * Local_u8RowIterator) + Local_u8COLIterator];



			    	 while(Local_u8KeyStatus == KEY_PRESSED){
    27d4:	8c 81       	ldd	r24, Y+4	; 0x04
    27d6:	88 23       	and	r24, r24
    27d8:	19 f3       	breq	.-58     	; 0x27a0 <keypad_enuGetPressedKey+0xc0>
			    							Local_u8Columns_ArrayPIN[Local_u8COLIterator],
			    							&Local_u8KeyStatus);
			    	 }


			    	 Local_enuErrrorState = ERROR_STATUS_OK;
    27da:	81 e0       	ldi	r24, 0x01	; 1
    27dc:	8b 83       	std	Y+3, r24	; 0x03
			    	 return Local_enuErrrorState;
    27de:	8b 81       	ldd	r24, Y+3	; 0x03
    27e0:	8f 87       	std	Y+15, r24	; 0x0f
    27e2:	10 c0       	rjmp	.+32     	; 0x2804 <keypad_enuGetPressedKey+0x124>
		for( Local_u8RowIterator = 0; Local_u8RowIterator <  KEYPAD_ROW_NUM; Local_u8RowIterator++){

			LCD_vidSetRowPattern(Local_u8RowIterator);


			for( Local_u8COLIterator = 0; (Local_u8COLIterator <  KEYPAD_COL_NUM); Local_u8COLIterator++){
    27e4:	89 81       	ldd	r24, Y+1	; 0x01
    27e6:	8f 5f       	subi	r24, 0xFF	; 255
    27e8:	89 83       	std	Y+1, r24	; 0x01
    27ea:	89 81       	ldd	r24, Y+1	; 0x01
    27ec:	84 30       	cpi	r24, 0x04	; 4
    27ee:	08 f4       	brcc	.+2      	; 0x27f2 <keypad_enuGetPressedKey+0x112>
    27f0:	a5 cf       	rjmp	.-182    	; 0x273c <keypad_enuGetPressedKey+0x5c>
		uint8_t Local_u8Columns_ArrayPIN[KEYPAD_ROW_NUM] = {
				KEYPAD_COL1_PIN, KEYPAD_COL2_PIN,
				KEYPAD_COL3_PIN, KEYPAD_COL4_PIN
		};

		for( Local_u8RowIterator = 0; Local_u8RowIterator <  KEYPAD_ROW_NUM; Local_u8RowIterator++){
    27f2:	8a 81       	ldd	r24, Y+2	; 0x02
    27f4:	8f 5f       	subi	r24, 0xFF	; 255
    27f6:	8a 83       	std	Y+2, r24	; 0x02
    27f8:	8a 81       	ldd	r24, Y+2	; 0x02
    27fa:	84 30       	cpi	r24, 0x04	; 4
    27fc:	08 f4       	brcc	.+2      	; 0x2800 <keypad_enuGetPressedKey+0x120>
    27fe:	99 cf       	rjmp	.-206    	; 0x2732 <keypad_enuGetPressedKey+0x52>
			      }
			}

		}
	}
	return Local_enuErrrorState;
    2800:	8b 81       	ldd	r24, Y+3	; 0x03
    2802:	8f 87       	std	Y+15, r24	; 0x0f
    2804:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    2806:	2f 96       	adiw	r28, 0x0f	; 15
    2808:	0f b6       	in	r0, 0x3f	; 63
    280a:	f8 94       	cli
    280c:	de bf       	out	0x3e, r29	; 62
    280e:	0f be       	out	0x3f, r0	; 63
    2810:	cd bf       	out	0x3d, r28	; 61
    2812:	cf 91       	pop	r28
    2814:	df 91       	pop	r29
    2816:	08 95       	ret

00002818 <LCD_enuInit>:
static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data);

/**********************************************************/


ErrorStatus_t LCD_enuInit(void){
    2818:	df 93       	push	r29
    281a:	cf 93       	push	r28
    281c:	cd b7       	in	r28, 0x3d	; 61
    281e:	de b7       	in	r29, 0x3e	; 62
    2820:	e9 97       	sbiw	r28, 0x39	; 57
    2822:	0f b6       	in	r0, 0x3f	; 63
    2824:	f8 94       	cli
    2826:	de bf       	out	0x3e, r29	; 62
    2828:	0f be       	out	0x3f, r0	; 63
    282a:	cd bf       	out	0x3d, r28	; 61
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    282c:	19 ae       	std	Y+57, r1	; 0x39


	/*********************** !Control Pins! ***********************/
	DIO_enuSetPinDirection(RS_PORT, RS_PIN, DIO_u8OUTPUT);
    282e:	81 e0       	ldi	r24, 0x01	; 1
    2830:	62 e0       	ldi	r22, 0x02	; 2
    2832:	41 e0       	ldi	r20, 0x01	; 1
    2834:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, RW_PIN, DIO_u8OUTPUT);
    2838:	81 e0       	ldi	r24, 0x01	; 1
    283a:	61 e0       	ldi	r22, 0x01	; 1
    283c:	41 e0       	ldi	r20, 0x01	; 1
    283e:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, EN_PIN, DIO_u8OUTPUT);
    2842:	81 e0       	ldi	r24, 0x01	; 1
    2844:	60 e0       	ldi	r22, 0x00	; 0
    2846:	41 e0       	ldi	r20, 0x01	; 1
    2848:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	/**************************************************************/


	/************************ !Data  Pins! ************************/
	DIO_enuSetPinDirection(DB7_PORT, DB7_PIN, DIO_u8OUTPUT);
    284c:	80 e0       	ldi	r24, 0x00	; 0
    284e:	60 e0       	ldi	r22, 0x00	; 0
    2850:	41 e0       	ldi	r20, 0x01	; 1
    2852:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB6_PORT, DB6_PIN, DIO_u8OUTPUT);
    2856:	80 e0       	ldi	r24, 0x00	; 0
    2858:	61 e0       	ldi	r22, 0x01	; 1
    285a:	41 e0       	ldi	r20, 0x01	; 1
    285c:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB5_PORT, DB5_PIN, DIO_u8OUTPUT);
    2860:	80 e0       	ldi	r24, 0x00	; 0
    2862:	62 e0       	ldi	r22, 0x02	; 2
    2864:	41 e0       	ldi	r20, 0x01	; 1
    2866:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB4_PORT, DB4_PIN, DIO_u8OUTPUT);
    286a:	80 e0       	ldi	r24, 0x00	; 0
    286c:	63 e0       	ldi	r22, 0x03	; 3
    286e:	41 e0       	ldi	r20, 0x01	; 1
    2870:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <DIO_enuSetPinDirection>
    2874:	80 e0       	ldi	r24, 0x00	; 0
    2876:	90 e0       	ldi	r25, 0x00	; 0
    2878:	ac e0       	ldi	r26, 0x0C	; 12
    287a:	b2 e4       	ldi	r27, 0x42	; 66
    287c:	8d ab       	std	Y+53, r24	; 0x35
    287e:	9e ab       	std	Y+54, r25	; 0x36
    2880:	af ab       	std	Y+55, r26	; 0x37
    2882:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2884:	6d a9       	ldd	r22, Y+53	; 0x35
    2886:	7e a9       	ldd	r23, Y+54	; 0x36
    2888:	8f a9       	ldd	r24, Y+55	; 0x37
    288a:	98 ad       	ldd	r25, Y+56	; 0x38
    288c:	20 e0       	ldi	r18, 0x00	; 0
    288e:	30 e0       	ldi	r19, 0x00	; 0
    2890:	4a e7       	ldi	r20, 0x7A	; 122
    2892:	55 e4       	ldi	r21, 0x45	; 69
    2894:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2898:	dc 01       	movw	r26, r24
    289a:	cb 01       	movw	r24, r22
    289c:	89 ab       	std	Y+49, r24	; 0x31
    289e:	9a ab       	std	Y+50, r25	; 0x32
    28a0:	ab ab       	std	Y+51, r26	; 0x33
    28a2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    28a4:	69 a9       	ldd	r22, Y+49	; 0x31
    28a6:	7a a9       	ldd	r23, Y+50	; 0x32
    28a8:	8b a9       	ldd	r24, Y+51	; 0x33
    28aa:	9c a9       	ldd	r25, Y+52	; 0x34
    28ac:	20 e0       	ldi	r18, 0x00	; 0
    28ae:	30 e0       	ldi	r19, 0x00	; 0
    28b0:	40 e8       	ldi	r20, 0x80	; 128
    28b2:	5f e3       	ldi	r21, 0x3F	; 63
    28b4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    28b8:	88 23       	and	r24, r24
    28ba:	2c f4       	brge	.+10     	; 0x28c6 <LCD_enuInit+0xae>
		__ticks = 1;
    28bc:	81 e0       	ldi	r24, 0x01	; 1
    28be:	90 e0       	ldi	r25, 0x00	; 0
    28c0:	98 ab       	std	Y+48, r25	; 0x30
    28c2:	8f a7       	std	Y+47, r24	; 0x2f
    28c4:	3f c0       	rjmp	.+126    	; 0x2944 <LCD_enuInit+0x12c>
	else if (__tmp > 65535)
    28c6:	69 a9       	ldd	r22, Y+49	; 0x31
    28c8:	7a a9       	ldd	r23, Y+50	; 0x32
    28ca:	8b a9       	ldd	r24, Y+51	; 0x33
    28cc:	9c a9       	ldd	r25, Y+52	; 0x34
    28ce:	20 e0       	ldi	r18, 0x00	; 0
    28d0:	3f ef       	ldi	r19, 0xFF	; 255
    28d2:	4f e7       	ldi	r20, 0x7F	; 127
    28d4:	57 e4       	ldi	r21, 0x47	; 71
    28d6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    28da:	18 16       	cp	r1, r24
    28dc:	4c f5       	brge	.+82     	; 0x2930 <LCD_enuInit+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28de:	6d a9       	ldd	r22, Y+53	; 0x35
    28e0:	7e a9       	ldd	r23, Y+54	; 0x36
    28e2:	8f a9       	ldd	r24, Y+55	; 0x37
    28e4:	98 ad       	ldd	r25, Y+56	; 0x38
    28e6:	20 e0       	ldi	r18, 0x00	; 0
    28e8:	30 e0       	ldi	r19, 0x00	; 0
    28ea:	40 e2       	ldi	r20, 0x20	; 32
    28ec:	51 e4       	ldi	r21, 0x41	; 65
    28ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28f2:	dc 01       	movw	r26, r24
    28f4:	cb 01       	movw	r24, r22
    28f6:	bc 01       	movw	r22, r24
    28f8:	cd 01       	movw	r24, r26
    28fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28fe:	dc 01       	movw	r26, r24
    2900:	cb 01       	movw	r24, r22
    2902:	98 ab       	std	Y+48, r25	; 0x30
    2904:	8f a7       	std	Y+47, r24	; 0x2f
    2906:	0f c0       	rjmp	.+30     	; 0x2926 <LCD_enuInit+0x10e>
    2908:	80 e9       	ldi	r24, 0x90	; 144
    290a:	91 e0       	ldi	r25, 0x01	; 1
    290c:	9e a7       	std	Y+46, r25	; 0x2e
    290e:	8d a7       	std	Y+45, r24	; 0x2d
    2910:	8d a5       	ldd	r24, Y+45	; 0x2d
    2912:	9e a5       	ldd	r25, Y+46	; 0x2e
    2914:	01 97       	sbiw	r24, 0x01	; 1
    2916:	f1 f7       	brne	.-4      	; 0x2914 <LCD_enuInit+0xfc>
    2918:	9e a7       	std	Y+46, r25	; 0x2e
    291a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    291c:	8f a5       	ldd	r24, Y+47	; 0x2f
    291e:	98 a9       	ldd	r25, Y+48	; 0x30
    2920:	01 97       	sbiw	r24, 0x01	; 1
    2922:	98 ab       	std	Y+48, r25	; 0x30
    2924:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2926:	8f a5       	ldd	r24, Y+47	; 0x2f
    2928:	98 a9       	ldd	r25, Y+48	; 0x30
    292a:	00 97       	sbiw	r24, 0x00	; 0
    292c:	69 f7       	brne	.-38     	; 0x2908 <LCD_enuInit+0xf0>
    292e:	14 c0       	rjmp	.+40     	; 0x2958 <LCD_enuInit+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2930:	69 a9       	ldd	r22, Y+49	; 0x31
    2932:	7a a9       	ldd	r23, Y+50	; 0x32
    2934:	8b a9       	ldd	r24, Y+51	; 0x33
    2936:	9c a9       	ldd	r25, Y+52	; 0x34
    2938:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    293c:	dc 01       	movw	r26, r24
    293e:	cb 01       	movw	r24, r22
    2940:	98 ab       	std	Y+48, r25	; 0x30
    2942:	8f a7       	std	Y+47, r24	; 0x2f
    2944:	8f a5       	ldd	r24, Y+47	; 0x2f
    2946:	98 a9       	ldd	r25, Y+48	; 0x30
    2948:	9c a7       	std	Y+44, r25	; 0x2c
    294a:	8b a7       	std	Y+43, r24	; 0x2b
    294c:	8b a5       	ldd	r24, Y+43	; 0x2b
    294e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2950:	01 97       	sbiw	r24, 0x01	; 1
    2952:	f1 f7       	brne	.-4      	; 0x2950 <LCD_enuInit+0x138>
    2954:	9c a7       	std	Y+44, r25	; 0x2c
    2956:	8b a7       	std	Y+43, r24	; 0x2b
		 * 			 (0 - 5x7 dot matrix)
		 * 			 (means 5dot in width and 7dot height)
		 */


			LCD_enuSendCommand(0x20);
    2958:	80 e2       	ldi	r24, 0x20	; 32
    295a:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
			LCD_enuSendCommand(0x20);
    295e:	80 e2       	ldi	r24, 0x20	; 32
    2960:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
			LCD_enuSendCommand(0x80);
    2964:	80 e8       	ldi	r24, 0x80	; 128
    2966:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
    296a:	80 e0       	ldi	r24, 0x00	; 0
    296c:	90 e0       	ldi	r25, 0x00	; 0
    296e:	a0 e8       	ldi	r26, 0x80	; 128
    2970:	bf e3       	ldi	r27, 0x3F	; 63
    2972:	8f a3       	std	Y+39, r24	; 0x27
    2974:	98 a7       	std	Y+40, r25	; 0x28
    2976:	a9 a7       	std	Y+41, r26	; 0x29
    2978:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    297a:	6f a1       	ldd	r22, Y+39	; 0x27
    297c:	78 a5       	ldd	r23, Y+40	; 0x28
    297e:	89 a5       	ldd	r24, Y+41	; 0x29
    2980:	9a a5       	ldd	r25, Y+42	; 0x2a
    2982:	20 e0       	ldi	r18, 0x00	; 0
    2984:	30 e0       	ldi	r19, 0x00	; 0
    2986:	4a e7       	ldi	r20, 0x7A	; 122
    2988:	55 e4       	ldi	r21, 0x45	; 69
    298a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    298e:	dc 01       	movw	r26, r24
    2990:	cb 01       	movw	r24, r22
    2992:	8b a3       	std	Y+35, r24	; 0x23
    2994:	9c a3       	std	Y+36, r25	; 0x24
    2996:	ad a3       	std	Y+37, r26	; 0x25
    2998:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    299a:	6b a1       	ldd	r22, Y+35	; 0x23
    299c:	7c a1       	ldd	r23, Y+36	; 0x24
    299e:	8d a1       	ldd	r24, Y+37	; 0x25
    29a0:	9e a1       	ldd	r25, Y+38	; 0x26
    29a2:	20 e0       	ldi	r18, 0x00	; 0
    29a4:	30 e0       	ldi	r19, 0x00	; 0
    29a6:	40 e8       	ldi	r20, 0x80	; 128
    29a8:	5f e3       	ldi	r21, 0x3F	; 63
    29aa:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    29ae:	88 23       	and	r24, r24
    29b0:	2c f4       	brge	.+10     	; 0x29bc <LCD_enuInit+0x1a4>
		__ticks = 1;
    29b2:	81 e0       	ldi	r24, 0x01	; 1
    29b4:	90 e0       	ldi	r25, 0x00	; 0
    29b6:	9a a3       	std	Y+34, r25	; 0x22
    29b8:	89 a3       	std	Y+33, r24	; 0x21
    29ba:	3f c0       	rjmp	.+126    	; 0x2a3a <LCD_enuInit+0x222>
	else if (__tmp > 65535)
    29bc:	6b a1       	ldd	r22, Y+35	; 0x23
    29be:	7c a1       	ldd	r23, Y+36	; 0x24
    29c0:	8d a1       	ldd	r24, Y+37	; 0x25
    29c2:	9e a1       	ldd	r25, Y+38	; 0x26
    29c4:	20 e0       	ldi	r18, 0x00	; 0
    29c6:	3f ef       	ldi	r19, 0xFF	; 255
    29c8:	4f e7       	ldi	r20, 0x7F	; 127
    29ca:	57 e4       	ldi	r21, 0x47	; 71
    29cc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    29d0:	18 16       	cp	r1, r24
    29d2:	4c f5       	brge	.+82     	; 0x2a26 <LCD_enuInit+0x20e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29d4:	6f a1       	ldd	r22, Y+39	; 0x27
    29d6:	78 a5       	ldd	r23, Y+40	; 0x28
    29d8:	89 a5       	ldd	r24, Y+41	; 0x29
    29da:	9a a5       	ldd	r25, Y+42	; 0x2a
    29dc:	20 e0       	ldi	r18, 0x00	; 0
    29de:	30 e0       	ldi	r19, 0x00	; 0
    29e0:	40 e2       	ldi	r20, 0x20	; 32
    29e2:	51 e4       	ldi	r21, 0x41	; 65
    29e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29e8:	dc 01       	movw	r26, r24
    29ea:	cb 01       	movw	r24, r22
    29ec:	bc 01       	movw	r22, r24
    29ee:	cd 01       	movw	r24, r26
    29f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29f4:	dc 01       	movw	r26, r24
    29f6:	cb 01       	movw	r24, r22
    29f8:	9a a3       	std	Y+34, r25	; 0x22
    29fa:	89 a3       	std	Y+33, r24	; 0x21
    29fc:	0f c0       	rjmp	.+30     	; 0x2a1c <LCD_enuInit+0x204>
    29fe:	80 e9       	ldi	r24, 0x90	; 144
    2a00:	91 e0       	ldi	r25, 0x01	; 1
    2a02:	98 a3       	std	Y+32, r25	; 0x20
    2a04:	8f 8f       	std	Y+31, r24	; 0x1f
    2a06:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2a08:	98 a1       	ldd	r25, Y+32	; 0x20
    2a0a:	01 97       	sbiw	r24, 0x01	; 1
    2a0c:	f1 f7       	brne	.-4      	; 0x2a0a <LCD_enuInit+0x1f2>
    2a0e:	98 a3       	std	Y+32, r25	; 0x20
    2a10:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a12:	89 a1       	ldd	r24, Y+33	; 0x21
    2a14:	9a a1       	ldd	r25, Y+34	; 0x22
    2a16:	01 97       	sbiw	r24, 0x01	; 1
    2a18:	9a a3       	std	Y+34, r25	; 0x22
    2a1a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a1c:	89 a1       	ldd	r24, Y+33	; 0x21
    2a1e:	9a a1       	ldd	r25, Y+34	; 0x22
    2a20:	00 97       	sbiw	r24, 0x00	; 0
    2a22:	69 f7       	brne	.-38     	; 0x29fe <LCD_enuInit+0x1e6>
    2a24:	14 c0       	rjmp	.+40     	; 0x2a4e <LCD_enuInit+0x236>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a26:	6b a1       	ldd	r22, Y+35	; 0x23
    2a28:	7c a1       	ldd	r23, Y+36	; 0x24
    2a2a:	8d a1       	ldd	r24, Y+37	; 0x25
    2a2c:	9e a1       	ldd	r25, Y+38	; 0x26
    2a2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a32:	dc 01       	movw	r26, r24
    2a34:	cb 01       	movw	r24, r22
    2a36:	9a a3       	std	Y+34, r25	; 0x22
    2a38:	89 a3       	std	Y+33, r24	; 0x21
    2a3a:	89 a1       	ldd	r24, Y+33	; 0x21
    2a3c:	9a a1       	ldd	r25, Y+34	; 0x22
    2a3e:	9e 8f       	std	Y+30, r25	; 0x1e
    2a40:	8d 8f       	std	Y+29, r24	; 0x1d
    2a42:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2a44:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2a46:	01 97       	sbiw	r24, 0x01	; 1
    2a48:	f1 f7       	brne	.-4      	; 0x2a46 <LCD_enuInit+0x22e>
    2a4a:	9e 8f       	std	Y+30, r25	; 0x1e
    2a4c:	8d 8f       	std	Y+29, r24	; 0x1d
			 * B - Control Blinking of cursor position
			 * x - don't care
			 */


			  LCD_enuSendCommand(0x00);
    2a4e:	80 e0       	ldi	r24, 0x00	; 0
    2a50:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
			  LCD_enuSendCommand(0xF0);
    2a54:	80 ef       	ldi	r24, 0xF0	; 240
    2a56:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
    2a5a:	80 e0       	ldi	r24, 0x00	; 0
    2a5c:	90 e0       	ldi	r25, 0x00	; 0
    2a5e:	a0 e8       	ldi	r26, 0x80	; 128
    2a60:	bf e3       	ldi	r27, 0x3F	; 63
    2a62:	89 8f       	std	Y+25, r24	; 0x19
    2a64:	9a 8f       	std	Y+26, r25	; 0x1a
    2a66:	ab 8f       	std	Y+27, r26	; 0x1b
    2a68:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a6a:	69 8d       	ldd	r22, Y+25	; 0x19
    2a6c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2a6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2a70:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2a72:	20 e0       	ldi	r18, 0x00	; 0
    2a74:	30 e0       	ldi	r19, 0x00	; 0
    2a76:	4a e7       	ldi	r20, 0x7A	; 122
    2a78:	55 e4       	ldi	r21, 0x45	; 69
    2a7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a7e:	dc 01       	movw	r26, r24
    2a80:	cb 01       	movw	r24, r22
    2a82:	8d 8b       	std	Y+21, r24	; 0x15
    2a84:	9e 8b       	std	Y+22, r25	; 0x16
    2a86:	af 8b       	std	Y+23, r26	; 0x17
    2a88:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2a8a:	6d 89       	ldd	r22, Y+21	; 0x15
    2a8c:	7e 89       	ldd	r23, Y+22	; 0x16
    2a8e:	8f 89       	ldd	r24, Y+23	; 0x17
    2a90:	98 8d       	ldd	r25, Y+24	; 0x18
    2a92:	20 e0       	ldi	r18, 0x00	; 0
    2a94:	30 e0       	ldi	r19, 0x00	; 0
    2a96:	40 e8       	ldi	r20, 0x80	; 128
    2a98:	5f e3       	ldi	r21, 0x3F	; 63
    2a9a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a9e:	88 23       	and	r24, r24
    2aa0:	2c f4       	brge	.+10     	; 0x2aac <LCD_enuInit+0x294>
		__ticks = 1;
    2aa2:	81 e0       	ldi	r24, 0x01	; 1
    2aa4:	90 e0       	ldi	r25, 0x00	; 0
    2aa6:	9c 8b       	std	Y+20, r25	; 0x14
    2aa8:	8b 8b       	std	Y+19, r24	; 0x13
    2aaa:	3f c0       	rjmp	.+126    	; 0x2b2a <LCD_enuInit+0x312>
	else if (__tmp > 65535)
    2aac:	6d 89       	ldd	r22, Y+21	; 0x15
    2aae:	7e 89       	ldd	r23, Y+22	; 0x16
    2ab0:	8f 89       	ldd	r24, Y+23	; 0x17
    2ab2:	98 8d       	ldd	r25, Y+24	; 0x18
    2ab4:	20 e0       	ldi	r18, 0x00	; 0
    2ab6:	3f ef       	ldi	r19, 0xFF	; 255
    2ab8:	4f e7       	ldi	r20, 0x7F	; 127
    2aba:	57 e4       	ldi	r21, 0x47	; 71
    2abc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2ac0:	18 16       	cp	r1, r24
    2ac2:	4c f5       	brge	.+82     	; 0x2b16 <LCD_enuInit+0x2fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ac4:	69 8d       	ldd	r22, Y+25	; 0x19
    2ac6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ac8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2aca:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2acc:	20 e0       	ldi	r18, 0x00	; 0
    2ace:	30 e0       	ldi	r19, 0x00	; 0
    2ad0:	40 e2       	ldi	r20, 0x20	; 32
    2ad2:	51 e4       	ldi	r21, 0x41	; 65
    2ad4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ad8:	dc 01       	movw	r26, r24
    2ada:	cb 01       	movw	r24, r22
    2adc:	bc 01       	movw	r22, r24
    2ade:	cd 01       	movw	r24, r26
    2ae0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ae4:	dc 01       	movw	r26, r24
    2ae6:	cb 01       	movw	r24, r22
    2ae8:	9c 8b       	std	Y+20, r25	; 0x14
    2aea:	8b 8b       	std	Y+19, r24	; 0x13
    2aec:	0f c0       	rjmp	.+30     	; 0x2b0c <LCD_enuInit+0x2f4>
    2aee:	80 e9       	ldi	r24, 0x90	; 144
    2af0:	91 e0       	ldi	r25, 0x01	; 1
    2af2:	9a 8b       	std	Y+18, r25	; 0x12
    2af4:	89 8b       	std	Y+17, r24	; 0x11
    2af6:	89 89       	ldd	r24, Y+17	; 0x11
    2af8:	9a 89       	ldd	r25, Y+18	; 0x12
    2afa:	01 97       	sbiw	r24, 0x01	; 1
    2afc:	f1 f7       	brne	.-4      	; 0x2afa <LCD_enuInit+0x2e2>
    2afe:	9a 8b       	std	Y+18, r25	; 0x12
    2b00:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b02:	8b 89       	ldd	r24, Y+19	; 0x13
    2b04:	9c 89       	ldd	r25, Y+20	; 0x14
    2b06:	01 97       	sbiw	r24, 0x01	; 1
    2b08:	9c 8b       	std	Y+20, r25	; 0x14
    2b0a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b0c:	8b 89       	ldd	r24, Y+19	; 0x13
    2b0e:	9c 89       	ldd	r25, Y+20	; 0x14
    2b10:	00 97       	sbiw	r24, 0x00	; 0
    2b12:	69 f7       	brne	.-38     	; 0x2aee <LCD_enuInit+0x2d6>
    2b14:	14 c0       	rjmp	.+40     	; 0x2b3e <LCD_enuInit+0x326>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b16:	6d 89       	ldd	r22, Y+21	; 0x15
    2b18:	7e 89       	ldd	r23, Y+22	; 0x16
    2b1a:	8f 89       	ldd	r24, Y+23	; 0x17
    2b1c:	98 8d       	ldd	r25, Y+24	; 0x18
    2b1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b22:	dc 01       	movw	r26, r24
    2b24:	cb 01       	movw	r24, r22
    2b26:	9c 8b       	std	Y+20, r25	; 0x14
    2b28:	8b 8b       	std	Y+19, r24	; 0x13
    2b2a:	8b 89       	ldd	r24, Y+19	; 0x13
    2b2c:	9c 89       	ldd	r25, Y+20	; 0x14
    2b2e:	98 8b       	std	Y+16, r25	; 0x10
    2b30:	8f 87       	std	Y+15, r24	; 0x0f
    2b32:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b34:	98 89       	ldd	r25, Y+16	; 0x10
    2b36:	01 97       	sbiw	r24, 0x01	; 1
    2b38:	f1 f7       	brne	.-4      	; 0x2b36 <LCD_enuInit+0x31e>
    2b3a:	98 8b       	std	Y+16, r25	; 0x10
    2b3c:	8f 87       	std	Y+15, r24	; 0x0f
			  _delay_ms(DISPLAY_ON_OFF_CONTROL);
		/**************************************************************/


		/******************* !Display CLEAR! *******************/
		LCD_enuSendCommand(0x00);
    2b3e:	80 e0       	ldi	r24, 0x00	; 0
    2b40:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
		LCD_enuSendCommand(CLEAR);
    2b44:	81 e0       	ldi	r24, 0x01	; 1
    2b46:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
    2b4a:	80 e0       	ldi	r24, 0x00	; 0
    2b4c:	90 e0       	ldi	r25, 0x00	; 0
    2b4e:	a0 e0       	ldi	r26, 0x00	; 0
    2b50:	b0 e4       	ldi	r27, 0x40	; 64
    2b52:	8b 87       	std	Y+11, r24	; 0x0b
    2b54:	9c 87       	std	Y+12, r25	; 0x0c
    2b56:	ad 87       	std	Y+13, r26	; 0x0d
    2b58:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b5a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b5c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b5e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b60:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b62:	20 e0       	ldi	r18, 0x00	; 0
    2b64:	30 e0       	ldi	r19, 0x00	; 0
    2b66:	4a e7       	ldi	r20, 0x7A	; 122
    2b68:	55 e4       	ldi	r21, 0x45	; 69
    2b6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b6e:	dc 01       	movw	r26, r24
    2b70:	cb 01       	movw	r24, r22
    2b72:	8f 83       	std	Y+7, r24	; 0x07
    2b74:	98 87       	std	Y+8, r25	; 0x08
    2b76:	a9 87       	std	Y+9, r26	; 0x09
    2b78:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b7a:	6f 81       	ldd	r22, Y+7	; 0x07
    2b7c:	78 85       	ldd	r23, Y+8	; 0x08
    2b7e:	89 85       	ldd	r24, Y+9	; 0x09
    2b80:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b82:	20 e0       	ldi	r18, 0x00	; 0
    2b84:	30 e0       	ldi	r19, 0x00	; 0
    2b86:	40 e8       	ldi	r20, 0x80	; 128
    2b88:	5f e3       	ldi	r21, 0x3F	; 63
    2b8a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b8e:	88 23       	and	r24, r24
    2b90:	2c f4       	brge	.+10     	; 0x2b9c <LCD_enuInit+0x384>
		__ticks = 1;
    2b92:	81 e0       	ldi	r24, 0x01	; 1
    2b94:	90 e0       	ldi	r25, 0x00	; 0
    2b96:	9e 83       	std	Y+6, r25	; 0x06
    2b98:	8d 83       	std	Y+5, r24	; 0x05
    2b9a:	3f c0       	rjmp	.+126    	; 0x2c1a <LCD_enuInit+0x402>
	else if (__tmp > 65535)
    2b9c:	6f 81       	ldd	r22, Y+7	; 0x07
    2b9e:	78 85       	ldd	r23, Y+8	; 0x08
    2ba0:	89 85       	ldd	r24, Y+9	; 0x09
    2ba2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ba4:	20 e0       	ldi	r18, 0x00	; 0
    2ba6:	3f ef       	ldi	r19, 0xFF	; 255
    2ba8:	4f e7       	ldi	r20, 0x7F	; 127
    2baa:	57 e4       	ldi	r21, 0x47	; 71
    2bac:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2bb0:	18 16       	cp	r1, r24
    2bb2:	4c f5       	brge	.+82     	; 0x2c06 <LCD_enuInit+0x3ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bb4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bb6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bb8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bba:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bbc:	20 e0       	ldi	r18, 0x00	; 0
    2bbe:	30 e0       	ldi	r19, 0x00	; 0
    2bc0:	40 e2       	ldi	r20, 0x20	; 32
    2bc2:	51 e4       	ldi	r21, 0x41	; 65
    2bc4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bc8:	dc 01       	movw	r26, r24
    2bca:	cb 01       	movw	r24, r22
    2bcc:	bc 01       	movw	r22, r24
    2bce:	cd 01       	movw	r24, r26
    2bd0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bd4:	dc 01       	movw	r26, r24
    2bd6:	cb 01       	movw	r24, r22
    2bd8:	9e 83       	std	Y+6, r25	; 0x06
    2bda:	8d 83       	std	Y+5, r24	; 0x05
    2bdc:	0f c0       	rjmp	.+30     	; 0x2bfc <LCD_enuInit+0x3e4>
    2bde:	80 e9       	ldi	r24, 0x90	; 144
    2be0:	91 e0       	ldi	r25, 0x01	; 1
    2be2:	9c 83       	std	Y+4, r25	; 0x04
    2be4:	8b 83       	std	Y+3, r24	; 0x03
    2be6:	8b 81       	ldd	r24, Y+3	; 0x03
    2be8:	9c 81       	ldd	r25, Y+4	; 0x04
    2bea:	01 97       	sbiw	r24, 0x01	; 1
    2bec:	f1 f7       	brne	.-4      	; 0x2bea <LCD_enuInit+0x3d2>
    2bee:	9c 83       	std	Y+4, r25	; 0x04
    2bf0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bf2:	8d 81       	ldd	r24, Y+5	; 0x05
    2bf4:	9e 81       	ldd	r25, Y+6	; 0x06
    2bf6:	01 97       	sbiw	r24, 0x01	; 1
    2bf8:	9e 83       	std	Y+6, r25	; 0x06
    2bfa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bfc:	8d 81       	ldd	r24, Y+5	; 0x05
    2bfe:	9e 81       	ldd	r25, Y+6	; 0x06
    2c00:	00 97       	sbiw	r24, 0x00	; 0
    2c02:	69 f7       	brne	.-38     	; 0x2bde <LCD_enuInit+0x3c6>
    2c04:	14 c0       	rjmp	.+40     	; 0x2c2e <LCD_enuInit+0x416>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c06:	6f 81       	ldd	r22, Y+7	; 0x07
    2c08:	78 85       	ldd	r23, Y+8	; 0x08
    2c0a:	89 85       	ldd	r24, Y+9	; 0x09
    2c0c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c12:	dc 01       	movw	r26, r24
    2c14:	cb 01       	movw	r24, r22
    2c16:	9e 83       	std	Y+6, r25	; 0x06
    2c18:	8d 83       	std	Y+5, r24	; 0x05
    2c1a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c1c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c1e:	9a 83       	std	Y+2, r25	; 0x02
    2c20:	89 83       	std	Y+1, r24	; 0x01
    2c22:	89 81       	ldd	r24, Y+1	; 0x01
    2c24:	9a 81       	ldd	r25, Y+2	; 0x02
    2c26:	01 97       	sbiw	r24, 0x01	; 1
    2c28:	f1 f7       	brne	.-4      	; 0x2c26 <LCD_enuInit+0x40e>
    2c2a:	9a 83       	std	Y+2, r25	; 0x02
    2c2c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(DISPLAY_CLEAR_DELAY);
		/*******************************************************/


	    /******************* !Entry Mode Set! *******************/
	    LCD_enuSendCommand(0x00);
    2c2e:	80 e0       	ldi	r24, 0x00	; 0
    2c30:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
	    LCD_enuSendCommand(0b00000110);
    2c34:	86 e0       	ldi	r24, 0x06	; 6
    2c36:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
		#warning "LCD_MODE Macro is not defined"
		return Local_enuErrrorState;
	#endif

	#if(LCD_MODE == FOUR_BIT)
		Global_u8FourBitInitFlag=1;
    2c3a:	81 e0       	ldi	r24, 0x01	; 1
    2c3c:	80 93 86 00 	sts	0x0086, r24





		Local_enuErrrorState = ERROR_STATUS_OK;
    2c40:	81 e0       	ldi	r24, 0x01	; 1
    2c42:	89 af       	std	Y+57, r24	; 0x39
	return Local_enuErrrorState;
    2c44:	89 ad       	ldd	r24, Y+57	; 0x39
}
    2c46:	e9 96       	adiw	r28, 0x39	; 57
    2c48:	0f b6       	in	r0, 0x3f	; 63
    2c4a:	f8 94       	cli
    2c4c:	de bf       	out	0x3e, r29	; 62
    2c4e:	0f be       	out	0x3f, r0	; 63
    2c50:	cd bf       	out	0x3d, r28	; 61
    2c52:	cf 91       	pop	r28
    2c54:	df 91       	pop	r29
    2c56:	08 95       	ret

00002c58 <WriteNLatch>:





static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data){
    2c58:	df 93       	push	r29
    2c5a:	cf 93       	push	r28
    2c5c:	cd b7       	in	r28, 0x3d	; 61
    2c5e:	de b7       	in	r29, 0x3e	; 62
    2c60:	6e 97       	sbiw	r28, 0x1e	; 30
    2c62:	0f b6       	in	r0, 0x3f	; 63
    2c64:	f8 94       	cli
    2c66:	de bf       	out	0x3e, r29	; 62
    2c68:	0f be       	out	0x3f, r0	; 63
    2c6a:	cd bf       	out	0x3d, r28	; 61
    2c6c:	8e 8f       	std	Y+30, r24	; 0x1e

    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2c6e:	1d 8e       	std	Y+29, r1	; 0x1d

    #if(LCD_MODE == FOUR_BIT)

        // Send Higher Nibble
        DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_5));
    2c70:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c72:	82 95       	swap	r24
    2c74:	8f 70       	andi	r24, 0x0F	; 15
    2c76:	98 2f       	mov	r25, r24
    2c78:	91 70       	andi	r25, 0x01	; 1
    2c7a:	80 e0       	ldi	r24, 0x00	; 0
    2c7c:	63 e0       	ldi	r22, 0x03	; 3
    2c7e:	49 2f       	mov	r20, r25
    2c80:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_6));
    2c84:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c86:	82 95       	swap	r24
    2c88:	86 95       	lsr	r24
    2c8a:	87 70       	andi	r24, 0x07	; 7
    2c8c:	98 2f       	mov	r25, r24
    2c8e:	91 70       	andi	r25, 0x01	; 1
    2c90:	80 e0       	ldi	r24, 0x00	; 0
    2c92:	62 e0       	ldi	r22, 0x02	; 2
    2c94:	49 2f       	mov	r20, r25
    2c96:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_7));
    2c9a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2c9c:	82 95       	swap	r24
    2c9e:	86 95       	lsr	r24
    2ca0:	86 95       	lsr	r24
    2ca2:	83 70       	andi	r24, 0x03	; 3
    2ca4:	98 2f       	mov	r25, r24
    2ca6:	91 70       	andi	r25, 0x01	; 1
    2ca8:	80 e0       	ldi	r24, 0x00	; 0
    2caa:	61 e0       	ldi	r22, 0x01	; 1
    2cac:	49 2f       	mov	r20, r25
    2cae:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_8));
    2cb2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2cb4:	98 2f       	mov	r25, r24
    2cb6:	99 1f       	adc	r25, r25
    2cb8:	99 27       	eor	r25, r25
    2cba:	99 1f       	adc	r25, r25
    2cbc:	80 e0       	ldi	r24, 0x00	; 0
    2cbe:	60 e0       	ldi	r22, 0x00	; 0
    2cc0:	49 2f       	mov	r20, r25
    2cc2:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>

        SEND_ENABLE_PULSE();
    2cc6:	81 e0       	ldi	r24, 0x01	; 1
    2cc8:	60 e0       	ldi	r22, 0x00	; 0
    2cca:	41 e0       	ldi	r20, 0x01	; 1
    2ccc:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
    2cd0:	80 e0       	ldi	r24, 0x00	; 0
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	a0 e0       	ldi	r26, 0x00	; 0
    2cd6:	b0 e4       	ldi	r27, 0x40	; 64
    2cd8:	89 8f       	std	Y+25, r24	; 0x19
    2cda:	9a 8f       	std	Y+26, r25	; 0x1a
    2cdc:	ab 8f       	std	Y+27, r26	; 0x1b
    2cde:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ce0:	69 8d       	ldd	r22, Y+25	; 0x19
    2ce2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2ce4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2ce6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2ce8:	20 e0       	ldi	r18, 0x00	; 0
    2cea:	30 e0       	ldi	r19, 0x00	; 0
    2cec:	4a e7       	ldi	r20, 0x7A	; 122
    2cee:	55 e4       	ldi	r21, 0x45	; 69
    2cf0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cf4:	dc 01       	movw	r26, r24
    2cf6:	cb 01       	movw	r24, r22
    2cf8:	8d 8b       	std	Y+21, r24	; 0x15
    2cfa:	9e 8b       	std	Y+22, r25	; 0x16
    2cfc:	af 8b       	std	Y+23, r26	; 0x17
    2cfe:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2d00:	6d 89       	ldd	r22, Y+21	; 0x15
    2d02:	7e 89       	ldd	r23, Y+22	; 0x16
    2d04:	8f 89       	ldd	r24, Y+23	; 0x17
    2d06:	98 8d       	ldd	r25, Y+24	; 0x18
    2d08:	20 e0       	ldi	r18, 0x00	; 0
    2d0a:	30 e0       	ldi	r19, 0x00	; 0
    2d0c:	40 e8       	ldi	r20, 0x80	; 128
    2d0e:	5f e3       	ldi	r21, 0x3F	; 63
    2d10:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2d14:	88 23       	and	r24, r24
    2d16:	2c f4       	brge	.+10     	; 0x2d22 <WriteNLatch+0xca>
		__ticks = 1;
    2d18:	81 e0       	ldi	r24, 0x01	; 1
    2d1a:	90 e0       	ldi	r25, 0x00	; 0
    2d1c:	9c 8b       	std	Y+20, r25	; 0x14
    2d1e:	8b 8b       	std	Y+19, r24	; 0x13
    2d20:	3f c0       	rjmp	.+126    	; 0x2da0 <WriteNLatch+0x148>
	else if (__tmp > 65535)
    2d22:	6d 89       	ldd	r22, Y+21	; 0x15
    2d24:	7e 89       	ldd	r23, Y+22	; 0x16
    2d26:	8f 89       	ldd	r24, Y+23	; 0x17
    2d28:	98 8d       	ldd	r25, Y+24	; 0x18
    2d2a:	20 e0       	ldi	r18, 0x00	; 0
    2d2c:	3f ef       	ldi	r19, 0xFF	; 255
    2d2e:	4f e7       	ldi	r20, 0x7F	; 127
    2d30:	57 e4       	ldi	r21, 0x47	; 71
    2d32:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2d36:	18 16       	cp	r1, r24
    2d38:	4c f5       	brge	.+82     	; 0x2d8c <WriteNLatch+0x134>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d3a:	69 8d       	ldd	r22, Y+25	; 0x19
    2d3c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2d3e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2d40:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2d42:	20 e0       	ldi	r18, 0x00	; 0
    2d44:	30 e0       	ldi	r19, 0x00	; 0
    2d46:	40 e2       	ldi	r20, 0x20	; 32
    2d48:	51 e4       	ldi	r21, 0x41	; 65
    2d4a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d4e:	dc 01       	movw	r26, r24
    2d50:	cb 01       	movw	r24, r22
    2d52:	bc 01       	movw	r22, r24
    2d54:	cd 01       	movw	r24, r26
    2d56:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d5a:	dc 01       	movw	r26, r24
    2d5c:	cb 01       	movw	r24, r22
    2d5e:	9c 8b       	std	Y+20, r25	; 0x14
    2d60:	8b 8b       	std	Y+19, r24	; 0x13
    2d62:	0f c0       	rjmp	.+30     	; 0x2d82 <WriteNLatch+0x12a>
    2d64:	80 e9       	ldi	r24, 0x90	; 144
    2d66:	91 e0       	ldi	r25, 0x01	; 1
    2d68:	9a 8b       	std	Y+18, r25	; 0x12
    2d6a:	89 8b       	std	Y+17, r24	; 0x11
    2d6c:	89 89       	ldd	r24, Y+17	; 0x11
    2d6e:	9a 89       	ldd	r25, Y+18	; 0x12
    2d70:	01 97       	sbiw	r24, 0x01	; 1
    2d72:	f1 f7       	brne	.-4      	; 0x2d70 <WriteNLatch+0x118>
    2d74:	9a 8b       	std	Y+18, r25	; 0x12
    2d76:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d78:	8b 89       	ldd	r24, Y+19	; 0x13
    2d7a:	9c 89       	ldd	r25, Y+20	; 0x14
    2d7c:	01 97       	sbiw	r24, 0x01	; 1
    2d7e:	9c 8b       	std	Y+20, r25	; 0x14
    2d80:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d82:	8b 89       	ldd	r24, Y+19	; 0x13
    2d84:	9c 89       	ldd	r25, Y+20	; 0x14
    2d86:	00 97       	sbiw	r24, 0x00	; 0
    2d88:	69 f7       	brne	.-38     	; 0x2d64 <WriteNLatch+0x10c>
    2d8a:	14 c0       	rjmp	.+40     	; 0x2db4 <WriteNLatch+0x15c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d8c:	6d 89       	ldd	r22, Y+21	; 0x15
    2d8e:	7e 89       	ldd	r23, Y+22	; 0x16
    2d90:	8f 89       	ldd	r24, Y+23	; 0x17
    2d92:	98 8d       	ldd	r25, Y+24	; 0x18
    2d94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d98:	dc 01       	movw	r26, r24
    2d9a:	cb 01       	movw	r24, r22
    2d9c:	9c 8b       	std	Y+20, r25	; 0x14
    2d9e:	8b 8b       	std	Y+19, r24	; 0x13
    2da0:	8b 89       	ldd	r24, Y+19	; 0x13
    2da2:	9c 89       	ldd	r25, Y+20	; 0x14
    2da4:	98 8b       	std	Y+16, r25	; 0x10
    2da6:	8f 87       	std	Y+15, r24	; 0x0f
    2da8:	8f 85       	ldd	r24, Y+15	; 0x0f
    2daa:	98 89       	ldd	r25, Y+16	; 0x10
    2dac:	01 97       	sbiw	r24, 0x01	; 1
    2dae:	f1 f7       	brne	.-4      	; 0x2dac <WriteNLatch+0x154>
    2db0:	98 8b       	std	Y+16, r25	; 0x10
    2db2:	8f 87       	std	Y+15, r24	; 0x0f
    2db4:	81 e0       	ldi	r24, 0x01	; 1
    2db6:	60 e0       	ldi	r22, 0x00	; 0
    2db8:	40 e0       	ldi	r20, 0x00	; 0
    2dba:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>

        if(Global_u8FourBitInitFlag){
    2dbe:	80 91 86 00 	lds	r24, 0x0086
    2dc2:	88 23       	and	r24, r24
    2dc4:	09 f4       	brne	.+2      	; 0x2dc8 <WriteNLatch+0x170>
    2dc6:	a2 c0       	rjmp	.+324    	; 0x2f0c <WriteNLatch+0x2b4>
        // Send Lower Nibble
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_1));
    2dc8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2dca:	98 2f       	mov	r25, r24
    2dcc:	91 70       	andi	r25, 0x01	; 1
    2dce:	80 e0       	ldi	r24, 0x00	; 0
    2dd0:	63 e0       	ldi	r22, 0x03	; 3
    2dd2:	49 2f       	mov	r20, r25
    2dd4:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_2));
    2dd8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2dda:	86 95       	lsr	r24
    2ddc:	98 2f       	mov	r25, r24
    2dde:	91 70       	andi	r25, 0x01	; 1
    2de0:	80 e0       	ldi	r24, 0x00	; 0
    2de2:	62 e0       	ldi	r22, 0x02	; 2
    2de4:	49 2f       	mov	r20, r25
    2de6:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_3));
    2dea:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2dec:	86 95       	lsr	r24
    2dee:	86 95       	lsr	r24
    2df0:	98 2f       	mov	r25, r24
    2df2:	91 70       	andi	r25, 0x01	; 1
    2df4:	80 e0       	ldi	r24, 0x00	; 0
    2df6:	61 e0       	ldi	r22, 0x01	; 1
    2df8:	49 2f       	mov	r20, r25
    2dfa:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
        	DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_4));
    2dfe:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2e00:	86 95       	lsr	r24
    2e02:	86 95       	lsr	r24
    2e04:	86 95       	lsr	r24
    2e06:	98 2f       	mov	r25, r24
    2e08:	91 70       	andi	r25, 0x01	; 1
    2e0a:	80 e0       	ldi	r24, 0x00	; 0
    2e0c:	60 e0       	ldi	r22, 0x00	; 0
    2e0e:	49 2f       	mov	r20, r25
    2e10:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>

        	SEND_ENABLE_PULSE();
    2e14:	81 e0       	ldi	r24, 0x01	; 1
    2e16:	60 e0       	ldi	r22, 0x00	; 0
    2e18:	41 e0       	ldi	r20, 0x01	; 1
    2e1a:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
    2e1e:	80 e0       	ldi	r24, 0x00	; 0
    2e20:	90 e0       	ldi	r25, 0x00	; 0
    2e22:	a0 e0       	ldi	r26, 0x00	; 0
    2e24:	b0 e4       	ldi	r27, 0x40	; 64
    2e26:	8b 87       	std	Y+11, r24	; 0x0b
    2e28:	9c 87       	std	Y+12, r25	; 0x0c
    2e2a:	ad 87       	std	Y+13, r26	; 0x0d
    2e2c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e2e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e30:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e32:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e34:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e36:	20 e0       	ldi	r18, 0x00	; 0
    2e38:	30 e0       	ldi	r19, 0x00	; 0
    2e3a:	4a e7       	ldi	r20, 0x7A	; 122
    2e3c:	55 e4       	ldi	r21, 0x45	; 69
    2e3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e42:	dc 01       	movw	r26, r24
    2e44:	cb 01       	movw	r24, r22
    2e46:	8f 83       	std	Y+7, r24	; 0x07
    2e48:	98 87       	std	Y+8, r25	; 0x08
    2e4a:	a9 87       	std	Y+9, r26	; 0x09
    2e4c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e4e:	6f 81       	ldd	r22, Y+7	; 0x07
    2e50:	78 85       	ldd	r23, Y+8	; 0x08
    2e52:	89 85       	ldd	r24, Y+9	; 0x09
    2e54:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e56:	20 e0       	ldi	r18, 0x00	; 0
    2e58:	30 e0       	ldi	r19, 0x00	; 0
    2e5a:	40 e8       	ldi	r20, 0x80	; 128
    2e5c:	5f e3       	ldi	r21, 0x3F	; 63
    2e5e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e62:	88 23       	and	r24, r24
    2e64:	2c f4       	brge	.+10     	; 0x2e70 <WriteNLatch+0x218>
		__ticks = 1;
    2e66:	81 e0       	ldi	r24, 0x01	; 1
    2e68:	90 e0       	ldi	r25, 0x00	; 0
    2e6a:	9e 83       	std	Y+6, r25	; 0x06
    2e6c:	8d 83       	std	Y+5, r24	; 0x05
    2e6e:	3f c0       	rjmp	.+126    	; 0x2eee <WriteNLatch+0x296>
	else if (__tmp > 65535)
    2e70:	6f 81       	ldd	r22, Y+7	; 0x07
    2e72:	78 85       	ldd	r23, Y+8	; 0x08
    2e74:	89 85       	ldd	r24, Y+9	; 0x09
    2e76:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e78:	20 e0       	ldi	r18, 0x00	; 0
    2e7a:	3f ef       	ldi	r19, 0xFF	; 255
    2e7c:	4f e7       	ldi	r20, 0x7F	; 127
    2e7e:	57 e4       	ldi	r21, 0x47	; 71
    2e80:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e84:	18 16       	cp	r1, r24
    2e86:	4c f5       	brge	.+82     	; 0x2eda <WriteNLatch+0x282>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e88:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e8a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e8c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e8e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e90:	20 e0       	ldi	r18, 0x00	; 0
    2e92:	30 e0       	ldi	r19, 0x00	; 0
    2e94:	40 e2       	ldi	r20, 0x20	; 32
    2e96:	51 e4       	ldi	r21, 0x41	; 65
    2e98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e9c:	dc 01       	movw	r26, r24
    2e9e:	cb 01       	movw	r24, r22
    2ea0:	bc 01       	movw	r22, r24
    2ea2:	cd 01       	movw	r24, r26
    2ea4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ea8:	dc 01       	movw	r26, r24
    2eaa:	cb 01       	movw	r24, r22
    2eac:	9e 83       	std	Y+6, r25	; 0x06
    2eae:	8d 83       	std	Y+5, r24	; 0x05
    2eb0:	0f c0       	rjmp	.+30     	; 0x2ed0 <WriteNLatch+0x278>
    2eb2:	80 e9       	ldi	r24, 0x90	; 144
    2eb4:	91 e0       	ldi	r25, 0x01	; 1
    2eb6:	9c 83       	std	Y+4, r25	; 0x04
    2eb8:	8b 83       	std	Y+3, r24	; 0x03
    2eba:	8b 81       	ldd	r24, Y+3	; 0x03
    2ebc:	9c 81       	ldd	r25, Y+4	; 0x04
    2ebe:	01 97       	sbiw	r24, 0x01	; 1
    2ec0:	f1 f7       	brne	.-4      	; 0x2ebe <WriteNLatch+0x266>
    2ec2:	9c 83       	std	Y+4, r25	; 0x04
    2ec4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ec6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ec8:	9e 81       	ldd	r25, Y+6	; 0x06
    2eca:	01 97       	sbiw	r24, 0x01	; 1
    2ecc:	9e 83       	std	Y+6, r25	; 0x06
    2ece:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ed0:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed2:	9e 81       	ldd	r25, Y+6	; 0x06
    2ed4:	00 97       	sbiw	r24, 0x00	; 0
    2ed6:	69 f7       	brne	.-38     	; 0x2eb2 <WriteNLatch+0x25a>
    2ed8:	14 c0       	rjmp	.+40     	; 0x2f02 <WriteNLatch+0x2aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2eda:	6f 81       	ldd	r22, Y+7	; 0x07
    2edc:	78 85       	ldd	r23, Y+8	; 0x08
    2ede:	89 85       	ldd	r24, Y+9	; 0x09
    2ee0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ee2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ee6:	dc 01       	movw	r26, r24
    2ee8:	cb 01       	movw	r24, r22
    2eea:	9e 83       	std	Y+6, r25	; 0x06
    2eec:	8d 83       	std	Y+5, r24	; 0x05
    2eee:	8d 81       	ldd	r24, Y+5	; 0x05
    2ef0:	9e 81       	ldd	r25, Y+6	; 0x06
    2ef2:	9a 83       	std	Y+2, r25	; 0x02
    2ef4:	89 83       	std	Y+1, r24	; 0x01
    2ef6:	89 81       	ldd	r24, Y+1	; 0x01
    2ef8:	9a 81       	ldd	r25, Y+2	; 0x02
    2efa:	01 97       	sbiw	r24, 0x01	; 1
    2efc:	f1 f7       	brne	.-4      	; 0x2efa <WriteNLatch+0x2a2>
    2efe:	9a 83       	std	Y+2, r25	; 0x02
    2f00:	89 83       	std	Y+1, r24	; 0x01
    2f02:	81 e0       	ldi	r24, 0x01	; 1
    2f04:	60 e0       	ldi	r22, 0x00	; 0
    2f06:	40 e0       	ldi	r20, 0x00	; 0
    2f08:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
        #warning "Wrong LCD MODE"
        return Local_enu_ErrorState;

    #endif

    Local_enu_ErrorState = ERROR_STATUS_OK;
    2f0c:	81 e0       	ldi	r24, 0x01	; 1
    2f0e:	8d 8f       	std	Y+29, r24	; 0x1d
    return Local_enu_ErrorState;
    2f10:	8d 8d       	ldd	r24, Y+29	; 0x1d
}
    2f12:	6e 96       	adiw	r28, 0x1e	; 30
    2f14:	0f b6       	in	r0, 0x3f	; 63
    2f16:	f8 94       	cli
    2f18:	de bf       	out	0x3e, r29	; 62
    2f1a:	0f be       	out	0x3f, r0	; 63
    2f1c:	cd bf       	out	0x3d, r28	; 61
    2f1e:	cf 91       	pop	r28
    2f20:	df 91       	pop	r29
    2f22:	08 95       	ret

00002f24 <LCD_enuSendData>:

ErrorStatus_t LCD_enuSendData(uint8_t Copy_u8Data){
    2f24:	df 93       	push	r29
    2f26:	cf 93       	push	r28
    2f28:	00 d0       	rcall	.+0      	; 0x2f2a <LCD_enuSendData+0x6>
    2f2a:	cd b7       	in	r28, 0x3d	; 61
    2f2c:	de b7       	in	r29, 0x3e	; 62
    2f2e:	8a 83       	std	Y+2, r24	; 0x02


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2f30:	19 82       	std	Y+1, r1	; 0x01

						 

	// RS-> held to high since we are going to send data 
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);
    2f32:	81 e0       	ldi	r24, 0x01	; 1
    2f34:	62 e0       	ldi	r22, 0x02	; 2
    2f36:	41 e0       	ldi	r20, 0x01	; 1
    2f38:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    2f3c:	81 e0       	ldi	r24, 0x01	; 1
    2f3e:	61 e0       	ldi	r22, 0x01	; 1
    2f40:	40 e0       	ldi	r20, 0x00	; 0
    2f42:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>



	WriteNLatch(Copy_u8Data);
    2f46:	8a 81       	ldd	r24, Y+2	; 0x02
    2f48:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <WriteNLatch>



	return Local_enu_ErrorState;
    2f4c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f4e:	0f 90       	pop	r0
    2f50:	0f 90       	pop	r0
    2f52:	cf 91       	pop	r28
    2f54:	df 91       	pop	r29
    2f56:	08 95       	ret

00002f58 <LCD_enuSendCommand>:
ErrorStatus_t LCD_enuSendCommand(uint8_t Copy_u8Command){
    2f58:	df 93       	push	r29
    2f5a:	cf 93       	push	r28
    2f5c:	00 d0       	rcall	.+0      	; 0x2f5e <LCD_enuSendCommand+0x6>
    2f5e:	cd b7       	in	r28, 0x3d	; 61
    2f60:	de b7       	in	r29, 0x3e	; 62
    2f62:	8a 83       	std	Y+2, r24	; 0x02




	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2f64:	19 82       	std	Y+1, r1	; 0x01

						 
	// RS -> held to low since we are going to send command
	// RW -> held to low, because we writing on LCD
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    2f66:	81 e0       	ldi	r24, 0x01	; 1
    2f68:	62 e0       	ldi	r22, 0x02	; 2
    2f6a:	40 e0       	ldi	r20, 0x00	; 0
    2f6c:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    2f70:	81 e0       	ldi	r24, 0x01	; 1
    2f72:	61 e0       	ldi	r22, 0x01	; 1
    2f74:	40 e0       	ldi	r20, 0x00	; 0
    2f76:	0e 94 64 0e 	call	0x1cc8	; 0x1cc8 <DIO_enuSetPinValue>
	WriteNLatch(Copy_u8Command);
    2f7a:	8a 81       	ldd	r24, Y+2	; 0x02
    2f7c:	0e 94 2c 16 	call	0x2c58	; 0x2c58 <WriteNLatch>




	Local_enu_ErrorState = ERROR_STATUS_OK;
    2f80:	81 e0       	ldi	r24, 0x01	; 1
    2f82:	89 83       	std	Y+1, r24	; 0x01

	return Local_enu_ErrorState;
    2f84:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f86:	0f 90       	pop	r0
    2f88:	0f 90       	pop	r0
    2f8a:	cf 91       	pop	r28
    2f8c:	df 91       	pop	r29
    2f8e:	08 95       	ret

00002f90 <LCD_u8SendString>:


ErrorStatus_t LCD_u8SendString(const char *Copy_pu8String){
    2f90:	df 93       	push	r29
    2f92:	cf 93       	push	r28
    2f94:	00 d0       	rcall	.+0      	; 0x2f96 <LCD_u8SendString+0x6>
    2f96:	00 d0       	rcall	.+0      	; 0x2f98 <LCD_u8SendString+0x8>
    2f98:	0f 92       	push	r0
    2f9a:	cd b7       	in	r28, 0x3d	; 61
    2f9c:	de b7       	in	r29, 0x3e	; 62
    2f9e:	9c 83       	std	Y+4, r25	; 0x04
    2fa0:	8b 83       	std	Y+3, r24	; 0x03


	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    2fa2:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_pu8String != NULL){
    2fa4:	8b 81       	ldd	r24, Y+3	; 0x03
    2fa6:	9c 81       	ldd	r25, Y+4	; 0x04
    2fa8:	00 97       	sbiw	r24, 0x00	; 0
    2faa:	f9 f0       	breq	.+62     	; 0x2fea <LCD_u8SendString+0x5a>
		uint8_t local_u8counter = 0;
    2fac:	19 82       	std	Y+1, r1	; 0x01
    2fae:	0f c0       	rjmp	.+30     	; 0x2fce <LCD_u8SendString+0x3e>

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
    2fb0:	89 81       	ldd	r24, Y+1	; 0x01
    2fb2:	28 2f       	mov	r18, r24
    2fb4:	30 e0       	ldi	r19, 0x00	; 0
    2fb6:	8b 81       	ldd	r24, Y+3	; 0x03
    2fb8:	9c 81       	ldd	r25, Y+4	; 0x04
    2fba:	fc 01       	movw	r30, r24
    2fbc:	e2 0f       	add	r30, r18
    2fbe:	f3 1f       	adc	r31, r19
    2fc0:	90 81       	ld	r25, Z
    2fc2:	89 81       	ldd	r24, Y+1	; 0x01
    2fc4:	8f 5f       	subi	r24, 0xFF	; 255
    2fc6:	89 83       	std	Y+1, r24	; 0x01
    2fc8:	89 2f       	mov	r24, r25
    2fca:	0e 94 92 17 	call	0x2f24	; 0x2f24 <LCD_enuSendData>
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
	if(Copy_pu8String != NULL){
		uint8_t local_u8counter = 0;

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
    2fce:	89 81       	ldd	r24, Y+1	; 0x01
    2fd0:	28 2f       	mov	r18, r24
    2fd2:	30 e0       	ldi	r19, 0x00	; 0
    2fd4:	8b 81       	ldd	r24, Y+3	; 0x03
    2fd6:	9c 81       	ldd	r25, Y+4	; 0x04
    2fd8:	fc 01       	movw	r30, r24
    2fda:	e2 0f       	add	r30, r18
    2fdc:	f3 1f       	adc	r31, r19
    2fde:	80 81       	ld	r24, Z
    2fe0:	88 23       	and	r24, r24
    2fe2:	31 f7       	brne	.-52     	; 0x2fb0 <LCD_u8SendString+0x20>

		Local_enuErrrorState = ERROR_STATUS_OK;
		return Local_enuErrrorState;
	}

	return Local_enuErrrorState;
    2fe4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fe6:	8d 83       	std	Y+5, r24	; 0x05
    2fe8:	04 c0       	rjmp	.+8      	; 0x2ff2 <LCD_u8SendString+0x62>
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
		}
	}else{

		Local_enuErrrorState = ERROR_STATUS_OK;
    2fea:	81 e0       	ldi	r24, 0x01	; 1
    2fec:	8a 83       	std	Y+2, r24	; 0x02
		return Local_enuErrrorState;
    2fee:	8a 81       	ldd	r24, Y+2	; 0x02
    2ff0:	8d 83       	std	Y+5, r24	; 0x05
    2ff2:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enuErrrorState;
}
    2ff4:	0f 90       	pop	r0
    2ff6:	0f 90       	pop	r0
    2ff8:	0f 90       	pop	r0
    2ffa:	0f 90       	pop	r0
    2ffc:	0f 90       	pop	r0
    2ffe:	cf 91       	pop	r28
    3000:	df 91       	pop	r29
    3002:	08 95       	ret

00003004 <LCD_enuIntegerToString>:



ErrorStatus_t LCD_enuIntegerToString(sint32_t Copy_u8data, uint8_t Copy_u8Base){
    3004:	df 93       	push	r29
    3006:	cf 93       	push	r28
    3008:	cd b7       	in	r28, 0x3d	; 61
    300a:	de b7       	in	r29, 0x3e	; 62
    300c:	a0 97       	sbiw	r28, 0x20	; 32
    300e:	0f b6       	in	r0, 0x3f	; 63
    3010:	f8 94       	cli
    3012:	de bf       	out	0x3e, r29	; 62
    3014:	0f be       	out	0x3f, r0	; 63
    3016:	cd bf       	out	0x3d, r28	; 61
    3018:	6b 8f       	std	Y+27, r22	; 0x1b
    301a:	7c 8f       	std	Y+28, r23	; 0x1c
    301c:	8d 8f       	std	Y+29, r24	; 0x1d
    301e:	9e 8f       	std	Y+30, r25	; 0x1e
    3020:	4f 8f       	std	Y+31, r20	; 0x1f

	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    3022:	1e 82       	std	Y+6, r1	; 0x06

	// To handle store given number as string & converting process
	char  Copy_u8Buffer[20];
	uint8_t Local_u8Counter = 0;
    3024:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t Local_u8NumberIndex= 0;
    3026:	1c 82       	std	Y+4, r1	; 0x04


	// To handle reversing the string
	uint8_t Local_u8Start = 0;
    3028:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t Local_u8End   = 0;
    302a:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t Local_u8temp;


	//Handle Negative Numbers
	if(Copy_u8data < 0){
    302c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    302e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3030:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3032:	be 8d       	ldd	r27, Y+30	; 0x1e
    3034:	bb 23       	and	r27, r27
    3036:	94 f4       	brge	.+36     	; 0x305c <LCD_enuIntegerToString+0x58>
		LCD_enuSendData('-');
    3038:	8d e2       	ldi	r24, 0x2D	; 45
    303a:	0e 94 92 17 	call	0x2f24	; 0x2f24 <LCD_enuSendData>
		Copy_u8data*=-1;
    303e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3040:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3042:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3044:	be 8d       	ldd	r27, Y+30	; 0x1e
    3046:	b0 95       	com	r27
    3048:	a0 95       	com	r26
    304a:	90 95       	com	r25
    304c:	81 95       	neg	r24
    304e:	9f 4f       	sbci	r25, 0xFF	; 255
    3050:	af 4f       	sbci	r26, 0xFF	; 255
    3052:	bf 4f       	sbci	r27, 0xFF	; 255
    3054:	8b 8f       	std	Y+27, r24	; 0x1b
    3056:	9c 8f       	std	Y+28, r25	; 0x1c
    3058:	ad 8f       	std	Y+29, r26	; 0x1d
    305a:	be 8f       	std	Y+30, r27	; 0x1e
	}


	if(Copy_u8data == 0){
    305c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    305e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3060:	ad 8d       	ldd	r26, Y+29	; 0x1d
    3062:	be 8d       	ldd	r27, Y+30	; 0x1e
    3064:	00 97       	sbiw	r24, 0x00	; 0
    3066:	a1 05       	cpc	r26, r1
    3068:	b1 05       	cpc	r27, r1
    306a:	09 f0       	breq	.+2      	; 0x306e <LCD_enuIntegerToString+0x6a>
    306c:	4b c0       	rjmp	.+150    	; 0x3104 <LCD_enuIntegerToString+0x100>
		Copy_u8Buffer[Local_u8Counter++] = '0';
    306e:	8d 81       	ldd	r24, Y+5	; 0x05
    3070:	28 2f       	mov	r18, r24
    3072:	30 e0       	ldi	r19, 0x00	; 0
    3074:	ce 01       	movw	r24, r28
    3076:	07 96       	adiw	r24, 0x07	; 7
    3078:	fc 01       	movw	r30, r24
    307a:	e2 0f       	add	r30, r18
    307c:	f3 1f       	adc	r31, r19
    307e:	80 e3       	ldi	r24, 0x30	; 48
    3080:	80 83       	st	Z, r24
    3082:	8d 81       	ldd	r24, Y+5	; 0x05
    3084:	8f 5f       	subi	r24, 0xFF	; 255
    3086:	8d 83       	std	Y+5, r24	; 0x05
		Copy_u8Buffer[Local_u8Counter] = '\0';
    3088:	8d 81       	ldd	r24, Y+5	; 0x05
    308a:	28 2f       	mov	r18, r24
    308c:	30 e0       	ldi	r19, 0x00	; 0
    308e:	ce 01       	movw	r24, r28
    3090:	07 96       	adiw	r24, 0x07	; 7
    3092:	fc 01       	movw	r30, r24
    3094:	e2 0f       	add	r30, r18
    3096:	f3 1f       	adc	r31, r19
    3098:	10 82       	st	Z, r1

		return Local_enuErrrorState;
    309a:	8e 81       	ldd	r24, Y+6	; 0x06
    309c:	88 a3       	std	Y+32, r24	; 0x20
    309e:	7f c0       	rjmp	.+254    	; 0x319e <LCD_enuIntegerToString+0x19a>

	else{


		while(Copy_u8data != 0){
			Local_u8NumberIndex = (Copy_u8data%Copy_u8Base);
    30a0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    30a2:	28 2f       	mov	r18, r24
    30a4:	30 e0       	ldi	r19, 0x00	; 0
    30a6:	40 e0       	ldi	r20, 0x00	; 0
    30a8:	50 e0       	ldi	r21, 0x00	; 0
    30aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    30ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    30ae:	ad 8d       	ldd	r26, Y+29	; 0x1d
    30b0:	be 8d       	ldd	r27, Y+30	; 0x1e
    30b2:	bc 01       	movw	r22, r24
    30b4:	cd 01       	movw	r24, r26
    30b6:	0e 94 0d 1a 	call	0x341a	; 0x341a <__divmodsi4>
    30ba:	dc 01       	movw	r26, r24
    30bc:	cb 01       	movw	r24, r22
    30be:	8c 83       	std	Y+4, r24	; 0x04

			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';
    30c0:	8d 81       	ldd	r24, Y+5	; 0x05
    30c2:	28 2f       	mov	r18, r24
    30c4:	30 e0       	ldi	r19, 0x00	; 0
    30c6:	8c 81       	ldd	r24, Y+4	; 0x04
    30c8:	48 2f       	mov	r20, r24
    30ca:	40 5d       	subi	r20, 0xD0	; 208
    30cc:	ce 01       	movw	r24, r28
    30ce:	07 96       	adiw	r24, 0x07	; 7
    30d0:	fc 01       	movw	r30, r24
    30d2:	e2 0f       	add	r30, r18
    30d4:	f3 1f       	adc	r31, r19
    30d6:	40 83       	st	Z, r20
    30d8:	8d 81       	ldd	r24, Y+5	; 0x05
    30da:	8f 5f       	subi	r24, 0xFF	; 255
    30dc:	8d 83       	std	Y+5, r24	; 0x05

			Copy_u8data /= Copy_u8Base;
    30de:	8f 8d       	ldd	r24, Y+31	; 0x1f
    30e0:	28 2f       	mov	r18, r24
    30e2:	30 e0       	ldi	r19, 0x00	; 0
    30e4:	40 e0       	ldi	r20, 0x00	; 0
    30e6:	50 e0       	ldi	r21, 0x00	; 0
    30e8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    30ea:	9c 8d       	ldd	r25, Y+28	; 0x1c
    30ec:	ad 8d       	ldd	r26, Y+29	; 0x1d
    30ee:	be 8d       	ldd	r27, Y+30	; 0x1e
    30f0:	bc 01       	movw	r22, r24
    30f2:	cd 01       	movw	r24, r26
    30f4:	0e 94 0d 1a 	call	0x341a	; 0x341a <__divmodsi4>
    30f8:	da 01       	movw	r26, r20
    30fa:	c9 01       	movw	r24, r18
    30fc:	8b 8f       	std	Y+27, r24	; 0x1b
    30fe:	9c 8f       	std	Y+28, r25	; 0x1c
    3100:	ad 8f       	std	Y+29, r26	; 0x1d
    3102:	be 8f       	std	Y+30, r27	; 0x1e


	else{


		while(Copy_u8data != 0){
    3104:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3106:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3108:	ad 8d       	ldd	r26, Y+29	; 0x1d
    310a:	be 8d       	ldd	r27, Y+30	; 0x1e
    310c:	00 97       	sbiw	r24, 0x00	; 0
    310e:	a1 05       	cpc	r26, r1
    3110:	b1 05       	cpc	r27, r1
    3112:	31 f6       	brne	.-116    	; 0x30a0 <LCD_enuIntegerToString+0x9c>
			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';

			Copy_u8data /= Copy_u8Base;
		}

	    Copy_u8Buffer[Local_u8Counter] = '\0';
    3114:	8d 81       	ldd	r24, Y+5	; 0x05
    3116:	28 2f       	mov	r18, r24
    3118:	30 e0       	ldi	r19, 0x00	; 0
    311a:	ce 01       	movw	r24, r28
    311c:	07 96       	adiw	r24, 0x07	; 7
    311e:	fc 01       	movw	r30, r24
    3120:	e2 0f       	add	r30, r18
    3122:	f3 1f       	adc	r31, r19
    3124:	10 82       	st	Z, r1

	}

	Local_u8End = Local_u8Counter-1;
    3126:	8d 81       	ldd	r24, Y+5	; 0x05
    3128:	81 50       	subi	r24, 0x01	; 1
    312a:	8a 83       	std	Y+2, r24	; 0x02
    312c:	2c c0       	rjmp	.+88     	; 0x3186 <LCD_enuIntegerToString+0x182>
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    	Local_u8temp = Copy_u8Buffer[Local_u8Start];
    312e:	8b 81       	ldd	r24, Y+3	; 0x03
    3130:	28 2f       	mov	r18, r24
    3132:	30 e0       	ldi	r19, 0x00	; 0
    3134:	ce 01       	movw	r24, r28
    3136:	07 96       	adiw	r24, 0x07	; 7
    3138:	fc 01       	movw	r30, r24
    313a:	e2 0f       	add	r30, r18
    313c:	f3 1f       	adc	r31, r19
    313e:	80 81       	ld	r24, Z
    3140:	89 83       	std	Y+1, r24	; 0x01

        Copy_u8Buffer[Local_u8Start] = Copy_u8Buffer[Local_u8End];
    3142:	8b 81       	ldd	r24, Y+3	; 0x03
    3144:	48 2f       	mov	r20, r24
    3146:	50 e0       	ldi	r21, 0x00	; 0
    3148:	8a 81       	ldd	r24, Y+2	; 0x02
    314a:	28 2f       	mov	r18, r24
    314c:	30 e0       	ldi	r19, 0x00	; 0
    314e:	ce 01       	movw	r24, r28
    3150:	07 96       	adiw	r24, 0x07	; 7
    3152:	fc 01       	movw	r30, r24
    3154:	e2 0f       	add	r30, r18
    3156:	f3 1f       	adc	r31, r19
    3158:	20 81       	ld	r18, Z
    315a:	ce 01       	movw	r24, r28
    315c:	07 96       	adiw	r24, 0x07	; 7
    315e:	fc 01       	movw	r30, r24
    3160:	e4 0f       	add	r30, r20
    3162:	f5 1f       	adc	r31, r21
    3164:	20 83       	st	Z, r18
        Copy_u8Buffer[Local_u8End] = Local_u8temp;
    3166:	8a 81       	ldd	r24, Y+2	; 0x02
    3168:	28 2f       	mov	r18, r24
    316a:	30 e0       	ldi	r19, 0x00	; 0
    316c:	ce 01       	movw	r24, r28
    316e:	07 96       	adiw	r24, 0x07	; 7
    3170:	fc 01       	movw	r30, r24
    3172:	e2 0f       	add	r30, r18
    3174:	f3 1f       	adc	r31, r19
    3176:	89 81       	ldd	r24, Y+1	; 0x01
    3178:	80 83       	st	Z, r24

        Local_u8Start++;
    317a:	8b 81       	ldd	r24, Y+3	; 0x03
    317c:	8f 5f       	subi	r24, 0xFF	; 255
    317e:	8b 83       	std	Y+3, r24	; 0x03
        Local_u8End--;
    3180:	8a 81       	ldd	r24, Y+2	; 0x02
    3182:	81 50       	subi	r24, 0x01	; 1
    3184:	8a 83       	std	Y+2, r24	; 0x02

	}

	Local_u8End = Local_u8Counter-1;
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    3186:	9b 81       	ldd	r25, Y+3	; 0x03
    3188:	8a 81       	ldd	r24, Y+2	; 0x02
    318a:	98 17       	cp	r25, r24
    318c:	80 f2       	brcs	.-96     	; 0x312e <LCD_enuIntegerToString+0x12a>

        Local_u8Start++;
        Local_u8End--;
    }

	LCD_u8SendString(Copy_u8Buffer);
    318e:	ce 01       	movw	r24, r28
    3190:	07 96       	adiw	r24, 0x07	; 7
    3192:	0e 94 c8 17 	call	0x2f90	; 0x2f90 <LCD_u8SendString>

	Local_enuErrrorState = ERROR_STATUS_OK;
    3196:	81 e0       	ldi	r24, 0x01	; 1
    3198:	8e 83       	std	Y+6, r24	; 0x06
	return Local_enuErrrorState;
    319a:	8e 81       	ldd	r24, Y+6	; 0x06
    319c:	88 a3       	std	Y+32, r24	; 0x20
    319e:	88 a1       	ldd	r24, Y+32	; 0x20
}
    31a0:	a0 96       	adiw	r28, 0x20	; 32
    31a2:	0f b6       	in	r0, 0x3f	; 63
    31a4:	f8 94       	cli
    31a6:	de bf       	out	0x3e, r29	; 62
    31a8:	0f be       	out	0x3f, r0	; 63
    31aa:	cd bf       	out	0x3d, r28	; 61
    31ac:	cf 91       	pop	r28
    31ae:	df 91       	pop	r29
    31b0:	08 95       	ret

000031b2 <LCD_u8SetPosXY>:



ErrorStatus_t LCD_u8SetPosXY(uint8_t copy_u8PosX,uint8_t copy_u8PosY)
{
    31b2:	df 93       	push	r29
    31b4:	cf 93       	push	r28
    31b6:	cd b7       	in	r28, 0x3d	; 61
    31b8:	de b7       	in	r29, 0x3e	; 62
    31ba:	27 97       	sbiw	r28, 0x07	; 7
    31bc:	0f b6       	in	r0, 0x3f	; 63
    31be:	f8 94       	cli
    31c0:	de bf       	out	0x3e, r29	; 62
    31c2:	0f be       	out	0x3f, r0	; 63
    31c4:	cd bf       	out	0x3d, r28	; 61
    31c6:	8b 83       	std	Y+3, r24	; 0x03
    31c8:	6c 83       	std	Y+4, r22	; 0x04
	ErrorStatus_t local_u8ErrorState=ERROR_STATUS_FAILURE;
    31ca:	1a 82       	std	Y+2, r1	; 0x02

	if(copy_u8PosX > 16 || copy_u8PosY > 2){
    31cc:	8b 81       	ldd	r24, Y+3	; 0x03
    31ce:	81 31       	cpi	r24, 0x11	; 17
    31d0:	18 f4       	brcc	.+6      	; 0x31d8 <LCD_u8SetPosXY+0x26>
    31d2:	8c 81       	ldd	r24, Y+4	; 0x04
    31d4:	83 30       	cpi	r24, 0x03	; 3
    31d6:	18 f0       	brcs	.+6      	; 0x31de <LCD_u8SetPosXY+0x2c>
		return local_u8ErrorState;
    31d8:	2a 81       	ldd	r18, Y+2	; 0x02
    31da:	2f 83       	std	Y+7, r18	; 0x07
    31dc:	23 c0       	rjmp	.+70     	; 0x3224 <LCD_u8SetPosXY+0x72>
	}

	else{
		uint8_t local_u8DDRAM=0;
    31de:	19 82       	std	Y+1, r1	; 0x01

		switch(copy_u8PosY)
    31e0:	8c 81       	ldd	r24, Y+4	; 0x04
    31e2:	28 2f       	mov	r18, r24
    31e4:	30 e0       	ldi	r19, 0x00	; 0
    31e6:	3e 83       	std	Y+6, r19	; 0x06
    31e8:	2d 83       	std	Y+5, r18	; 0x05
    31ea:	8d 81       	ldd	r24, Y+5	; 0x05
    31ec:	9e 81       	ldd	r25, Y+6	; 0x06
    31ee:	81 30       	cpi	r24, 0x01	; 1
    31f0:	91 05       	cpc	r25, r1
    31f2:	31 f0       	breq	.+12     	; 0x3200 <LCD_u8SetPosXY+0x4e>
    31f4:	2d 81       	ldd	r18, Y+5	; 0x05
    31f6:	3e 81       	ldd	r19, Y+6	; 0x06
    31f8:	22 30       	cpi	r18, 0x02	; 2
    31fa:	31 05       	cpc	r19, r1
    31fc:	21 f0       	breq	.+8      	; 0x3206 <LCD_u8SetPosXY+0x54>
    31fe:	07 c0       	rjmp	.+14     	; 0x320e <LCD_u8SetPosXY+0x5c>
		{
			case 1:
				local_u8DDRAM = copy_u8PosX;
    3200:	8b 81       	ldd	r24, Y+3	; 0x03
    3202:	89 83       	std	Y+1, r24	; 0x01
    3204:	05 c0       	rjmp	.+10     	; 0x3210 <LCD_u8SetPosXY+0x5e>
				break;

			case 2:
				local_u8DDRAM= copy_u8PosX+0x40;
    3206:	8b 81       	ldd	r24, Y+3	; 0x03
    3208:	80 5c       	subi	r24, 0xC0	; 192
    320a:	89 83       	std	Y+1, r24	; 0x01
    320c:	01 c0       	rjmp	.+2      	; 0x3210 <LCD_u8SetPosXY+0x5e>
				break;

			default:
				local_u8ErrorState=ERROR_STATUS_FAILURE;
    320e:	1a 82       	std	Y+2, r1	; 0x02
			break;
		}


		SET_BIT(local_u8DDRAM,7); // From datasheet
    3210:	89 81       	ldd	r24, Y+1	; 0x01
    3212:	80 68       	ori	r24, 0x80	; 128
    3214:	89 83       	std	Y+1, r24	; 0x01

		LCD_enuSendCommand(local_u8DDRAM);
    3216:	89 81       	ldd	r24, Y+1	; 0x01
    3218:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
	}

	local_u8ErrorState = ERROR_STATUS_OK;
    321c:	81 e0       	ldi	r24, 0x01	; 1
    321e:	8a 83       	std	Y+2, r24	; 0x02
	return local_u8ErrorState;
    3220:	3a 81       	ldd	r19, Y+2	; 0x02
    3222:	3f 83       	std	Y+7, r19	; 0x07
    3224:	8f 81       	ldd	r24, Y+7	; 0x07
}
    3226:	27 96       	adiw	r28, 0x07	; 7
    3228:	0f b6       	in	r0, 0x3f	; 63
    322a:	f8 94       	cli
    322c:	de bf       	out	0x3e, r29	; 62
    322e:	0f be       	out	0x3f, r0	; 63
    3230:	cd bf       	out	0x3d, r28	; 61
    3232:	cf 91       	pop	r28
    3234:	df 91       	pop	r29
    3236:	08 95       	ret

00003238 <LCD_u8StoreCustomChar>:


ErrorStatus_t LCD_u8StoreCustomChar(uint8_t *copy_u8pattern, uint8_t copy_u8CGRAM_index){
    3238:	df 93       	push	r29
    323a:	cf 93       	push	r28
    323c:	cd b7       	in	r28, 0x3d	; 61
    323e:	de b7       	in	r29, 0x3e	; 62
    3240:	27 97       	sbiw	r28, 0x07	; 7
    3242:	0f b6       	in	r0, 0x3f	; 63
    3244:	f8 94       	cli
    3246:	de bf       	out	0x3e, r29	; 62
    3248:	0f be       	out	0x3f, r0	; 63
    324a:	cd bf       	out	0x3d, r28	; 61
    324c:	9d 83       	std	Y+5, r25	; 0x05
    324e:	8c 83       	std	Y+4, r24	; 0x04
    3250:	6e 83       	std	Y+6, r22	; 0x06
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    3252:	1b 82       	std	Y+3, r1	; 0x03



	if(copy_u8pattern == NULL || copy_u8CGRAM_index < 0 || copy_u8CGRAM_index > 8){
    3254:	8c 81       	ldd	r24, Y+4	; 0x04
    3256:	9d 81       	ldd	r25, Y+5	; 0x05
    3258:	00 97       	sbiw	r24, 0x00	; 0
    325a:	19 f0       	breq	.+6      	; 0x3262 <LCD_u8StoreCustomChar+0x2a>
    325c:	8e 81       	ldd	r24, Y+6	; 0x06
    325e:	89 30       	cpi	r24, 0x09	; 9
    3260:	18 f0       	brcs	.+6      	; 0x3268 <LCD_u8StoreCustomChar+0x30>
		return Local_enuErrrorState;
    3262:	8b 81       	ldd	r24, Y+3	; 0x03
    3264:	8f 83       	std	Y+7, r24	; 0x07
    3266:	2a c0       	rjmp	.+84     	; 0x32bc <LCD_u8StoreCustomChar+0x84>

	}else{
		uint8_t local_u8CGRAM= copy_u8CGRAM_index*8;
    3268:	8e 81       	ldd	r24, Y+6	; 0x06
    326a:	88 2f       	mov	r24, r24
    326c:	90 e0       	ldi	r25, 0x00	; 0
    326e:	88 0f       	add	r24, r24
    3270:	99 1f       	adc	r25, r25
    3272:	88 0f       	add	r24, r24
    3274:	99 1f       	adc	r25, r25
    3276:	88 0f       	add	r24, r24
    3278:	99 1f       	adc	r25, r25
    327a:	8a 83       	std	Y+2, r24	; 0x02

		SET_BIT(local_u8CGRAM, 6); // from datasheet
    327c:	8a 81       	ldd	r24, Y+2	; 0x02
    327e:	80 64       	ori	r24, 0x40	; 64
    3280:	8a 83       	std	Y+2, r24	; 0x02
		LCD_enuSendCommand(local_u8CGRAM);
    3282:	8a 81       	ldd	r24, Y+2	; 0x02
    3284:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>



		for(uint8_t Local_u8Index = 0; Local_u8Index < 8; Local_u8Index++){
    3288:	19 82       	std	Y+1, r1	; 0x01
    328a:	0e c0       	rjmp	.+28     	; 0x32a8 <LCD_u8StoreCustomChar+0x70>
			LCD_enuSendData(copy_u8pattern[Local_u8Index]);
    328c:	89 81       	ldd	r24, Y+1	; 0x01
    328e:	28 2f       	mov	r18, r24
    3290:	30 e0       	ldi	r19, 0x00	; 0
    3292:	8c 81       	ldd	r24, Y+4	; 0x04
    3294:	9d 81       	ldd	r25, Y+5	; 0x05
    3296:	fc 01       	movw	r30, r24
    3298:	e2 0f       	add	r30, r18
    329a:	f3 1f       	adc	r31, r19
    329c:	80 81       	ld	r24, Z
    329e:	0e 94 92 17 	call	0x2f24	; 0x2f24 <LCD_enuSendData>
		SET_BIT(local_u8CGRAM, 6); // from datasheet
		LCD_enuSendCommand(local_u8CGRAM);



		for(uint8_t Local_u8Index = 0; Local_u8Index < 8; Local_u8Index++){
    32a2:	89 81       	ldd	r24, Y+1	; 0x01
    32a4:	8f 5f       	subi	r24, 0xFF	; 255
    32a6:	89 83       	std	Y+1, r24	; 0x01
    32a8:	89 81       	ldd	r24, Y+1	; 0x01
    32aa:	88 30       	cpi	r24, 0x08	; 8
    32ac:	78 f3       	brcs	.-34     	; 0x328c <LCD_u8StoreCustomChar+0x54>

	}


	// return Home
	LCD_enuSendCommand(RETURN_HOME);
    32ae:	82 e0       	ldi	r24, 0x02	; 2
    32b0:	0e 94 ac 17 	call	0x2f58	; 0x2f58 <LCD_enuSendCommand>
	Local_enuErrrorState = ERROR_STATUS_OK;
    32b4:	81 e0       	ldi	r24, 0x01	; 1
    32b6:	8b 83       	std	Y+3, r24	; 0x03
	return Local_enuErrrorState;
    32b8:	8b 81       	ldd	r24, Y+3	; 0x03
    32ba:	8f 83       	std	Y+7, r24	; 0x07
    32bc:	8f 81       	ldd	r24, Y+7	; 0x07
}
    32be:	27 96       	adiw	r28, 0x07	; 7
    32c0:	0f b6       	in	r0, 0x3f	; 63
    32c2:	f8 94       	cli
    32c4:	de bf       	out	0x3e, r29	; 62
    32c6:	0f be       	out	0x3f, r0	; 63
    32c8:	cd bf       	out	0x3d, r28	; 61
    32ca:	cf 91       	pop	r28
    32cc:	df 91       	pop	r29
    32ce:	08 95       	ret

000032d0 <LCD_u8DisplayCustomChar>:



ErrorStatus_t LCD_u8DisplayCustomChar(uint8_t copy_u8CGRAM_index, uint8_t copy_u8Col, uint8_t copy_u8Row){
    32d0:	df 93       	push	r29
    32d2:	cf 93       	push	r28
    32d4:	00 d0       	rcall	.+0      	; 0x32d6 <LCD_u8DisplayCustomChar+0x6>
    32d6:	00 d0       	rcall	.+0      	; 0x32d8 <LCD_u8DisplayCustomChar+0x8>
    32d8:	cd b7       	in	r28, 0x3d	; 61
    32da:	de b7       	in	r29, 0x3e	; 62
    32dc:	8a 83       	std	Y+2, r24	; 0x02
    32de:	6b 83       	std	Y+3, r22	; 0x03
    32e0:	4c 83       	std	Y+4, r20	; 0x04
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    32e2:	19 82       	std	Y+1, r1	; 0x01


	LCD_u8SetPosXY(copy_u8Row, copy_u8Col);
    32e4:	8c 81       	ldd	r24, Y+4	; 0x04
    32e6:	6b 81       	ldd	r22, Y+3	; 0x03
    32e8:	0e 94 d9 18 	call	0x31b2	; 0x31b2 <LCD_u8SetPosXY>
	/*
	 * if tried to write 0-7
	 * we accessing reserved places in CGROM for CGRAM
	 * */

	LCD_enuSendData(copy_u8CGRAM_index);
    32ec:	8a 81       	ldd	r24, Y+2	; 0x02
    32ee:	0e 94 92 17 	call	0x2f24	; 0x2f24 <LCD_enuSendData>


	Local_enuErrrorState = ERROR_STATUS_OK;
    32f2:	81 e0       	ldi	r24, 0x01	; 1
    32f4:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
    32f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    32f8:	0f 90       	pop	r0
    32fa:	0f 90       	pop	r0
    32fc:	0f 90       	pop	r0
    32fe:	0f 90       	pop	r0
    3300:	cf 91       	pop	r28
    3302:	df 91       	pop	r29
    3304:	08 95       	ret

00003306 <main>:





int main(){
    3306:	df 93       	push	r29
    3308:	cf 93       	push	r28
    330a:	cd b7       	in	r28, 0x3d	; 61
    330c:	de b7       	in	r29, 0x3e	; 62
    330e:	2e 97       	sbiw	r28, 0x0e	; 14
    3310:	0f b6       	in	r0, 0x3f	; 63
    3312:	f8 94       	cli
    3314:	de bf       	out	0x3e, r29	; 62
    3316:	0f be       	out	0x3f, r0	; 63
    3318:	cd bf       	out	0x3d, r28	; 61

	TWI_enuInit();
    331a:	0e 94 d6 06 	call	0xdac	; 0xdac <TWI_enuInit>
//
//			}
//
//		#endif

	TWI_enuStartCondition();
    331e:	0e 94 07 07 	call	0xe0e	; 0xe0e <TWI_enuStartCondition>
	TWI_enuSetSlaveOperation(5, TWI_WriteOperation);
    3322:	85 e0       	ldi	r24, 0x05	; 5
    3324:	60 e0       	ldi	r22, 0x00	; 0
    3326:	0e 94 7b 07 	call	0xef6	; 0xef6 <TWI_enuSetSlaveOperation>
	TWI_enuWriteData('@');
    332a:	80 e4       	ldi	r24, 0x40	; 64
    332c:	0e 94 b4 07 	call	0xf68	; 0xf68 <TWI_enuWriteData>
	TWI_enuStopCondition();
    3330:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <TWI_enuStopCondition>
    3334:	80 e0       	ldi	r24, 0x00	; 0
    3336:	90 e0       	ldi	r25, 0x00	; 0
    3338:	aa e7       	ldi	r26, 0x7A	; 122
    333a:	b4 e4       	ldi	r27, 0x44	; 68
    333c:	8b 87       	std	Y+11, r24	; 0x0b
    333e:	9c 87       	std	Y+12, r25	; 0x0c
    3340:	ad 87       	std	Y+13, r26	; 0x0d
    3342:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3344:	6b 85       	ldd	r22, Y+11	; 0x0b
    3346:	7c 85       	ldd	r23, Y+12	; 0x0c
    3348:	8d 85       	ldd	r24, Y+13	; 0x0d
    334a:	9e 85       	ldd	r25, Y+14	; 0x0e
    334c:	20 e0       	ldi	r18, 0x00	; 0
    334e:	30 e0       	ldi	r19, 0x00	; 0
    3350:	4a e7       	ldi	r20, 0x7A	; 122
    3352:	55 e4       	ldi	r21, 0x45	; 69
    3354:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3358:	dc 01       	movw	r26, r24
    335a:	cb 01       	movw	r24, r22
    335c:	8f 83       	std	Y+7, r24	; 0x07
    335e:	98 87       	std	Y+8, r25	; 0x08
    3360:	a9 87       	std	Y+9, r26	; 0x09
    3362:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3364:	6f 81       	ldd	r22, Y+7	; 0x07
    3366:	78 85       	ldd	r23, Y+8	; 0x08
    3368:	89 85       	ldd	r24, Y+9	; 0x09
    336a:	9a 85       	ldd	r25, Y+10	; 0x0a
    336c:	20 e0       	ldi	r18, 0x00	; 0
    336e:	30 e0       	ldi	r19, 0x00	; 0
    3370:	40 e8       	ldi	r20, 0x80	; 128
    3372:	5f e3       	ldi	r21, 0x3F	; 63
    3374:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3378:	88 23       	and	r24, r24
    337a:	2c f4       	brge	.+10     	; 0x3386 <main+0x80>
		__ticks = 1;
    337c:	81 e0       	ldi	r24, 0x01	; 1
    337e:	90 e0       	ldi	r25, 0x00	; 0
    3380:	9e 83       	std	Y+6, r25	; 0x06
    3382:	8d 83       	std	Y+5, r24	; 0x05
    3384:	3f c0       	rjmp	.+126    	; 0x3404 <main+0xfe>
	else if (__tmp > 65535)
    3386:	6f 81       	ldd	r22, Y+7	; 0x07
    3388:	78 85       	ldd	r23, Y+8	; 0x08
    338a:	89 85       	ldd	r24, Y+9	; 0x09
    338c:	9a 85       	ldd	r25, Y+10	; 0x0a
    338e:	20 e0       	ldi	r18, 0x00	; 0
    3390:	3f ef       	ldi	r19, 0xFF	; 255
    3392:	4f e7       	ldi	r20, 0x7F	; 127
    3394:	57 e4       	ldi	r21, 0x47	; 71
    3396:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    339a:	18 16       	cp	r1, r24
    339c:	4c f5       	brge	.+82     	; 0x33f0 <main+0xea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    339e:	6b 85       	ldd	r22, Y+11	; 0x0b
    33a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    33a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    33a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    33a6:	20 e0       	ldi	r18, 0x00	; 0
    33a8:	30 e0       	ldi	r19, 0x00	; 0
    33aa:	40 e2       	ldi	r20, 0x20	; 32
    33ac:	51 e4       	ldi	r21, 0x41	; 65
    33ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33b2:	dc 01       	movw	r26, r24
    33b4:	cb 01       	movw	r24, r22
    33b6:	bc 01       	movw	r22, r24
    33b8:	cd 01       	movw	r24, r26
    33ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33be:	dc 01       	movw	r26, r24
    33c0:	cb 01       	movw	r24, r22
    33c2:	9e 83       	std	Y+6, r25	; 0x06
    33c4:	8d 83       	std	Y+5, r24	; 0x05
    33c6:	0f c0       	rjmp	.+30     	; 0x33e6 <main+0xe0>
    33c8:	80 e9       	ldi	r24, 0x90	; 144
    33ca:	91 e0       	ldi	r25, 0x01	; 1
    33cc:	9c 83       	std	Y+4, r25	; 0x04
    33ce:	8b 83       	std	Y+3, r24	; 0x03
    33d0:	8b 81       	ldd	r24, Y+3	; 0x03
    33d2:	9c 81       	ldd	r25, Y+4	; 0x04
    33d4:	01 97       	sbiw	r24, 0x01	; 1
    33d6:	f1 f7       	brne	.-4      	; 0x33d4 <main+0xce>
    33d8:	9c 83       	std	Y+4, r25	; 0x04
    33da:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33dc:	8d 81       	ldd	r24, Y+5	; 0x05
    33de:	9e 81       	ldd	r25, Y+6	; 0x06
    33e0:	01 97       	sbiw	r24, 0x01	; 1
    33e2:	9e 83       	std	Y+6, r25	; 0x06
    33e4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33e6:	8d 81       	ldd	r24, Y+5	; 0x05
    33e8:	9e 81       	ldd	r25, Y+6	; 0x06
    33ea:	00 97       	sbiw	r24, 0x00	; 0
    33ec:	69 f7       	brne	.-38     	; 0x33c8 <main+0xc2>
    33ee:	97 cf       	rjmp	.-210    	; 0x331e <main+0x18>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33f0:	6f 81       	ldd	r22, Y+7	; 0x07
    33f2:	78 85       	ldd	r23, Y+8	; 0x08
    33f4:	89 85       	ldd	r24, Y+9	; 0x09
    33f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    33f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33fc:	dc 01       	movw	r26, r24
    33fe:	cb 01       	movw	r24, r22
    3400:	9e 83       	std	Y+6, r25	; 0x06
    3402:	8d 83       	std	Y+5, r24	; 0x05
    3404:	8d 81       	ldd	r24, Y+5	; 0x05
    3406:	9e 81       	ldd	r25, Y+6	; 0x06
    3408:	9a 83       	std	Y+2, r25	; 0x02
    340a:	89 83       	std	Y+1, r24	; 0x01
    340c:	89 81       	ldd	r24, Y+1	; 0x01
    340e:	9a 81       	ldd	r25, Y+2	; 0x02
    3410:	01 97       	sbiw	r24, 0x01	; 1
    3412:	f1 f7       	brne	.-4      	; 0x3410 <main+0x10a>
    3414:	9a 83       	std	Y+2, r25	; 0x02
    3416:	89 83       	std	Y+1, r24	; 0x01
    3418:	82 cf       	rjmp	.-252    	; 0x331e <main+0x18>

0000341a <__divmodsi4>:
    341a:	97 fb       	bst	r25, 7
    341c:	09 2e       	mov	r0, r25
    341e:	05 26       	eor	r0, r21
    3420:	0e d0       	rcall	.+28     	; 0x343e <__divmodsi4_neg1>
    3422:	57 fd       	sbrc	r21, 7
    3424:	04 d0       	rcall	.+8      	; 0x342e <__divmodsi4_neg2>
    3426:	14 d0       	rcall	.+40     	; 0x3450 <__udivmodsi4>
    3428:	0a d0       	rcall	.+20     	; 0x343e <__divmodsi4_neg1>
    342a:	00 1c       	adc	r0, r0
    342c:	38 f4       	brcc	.+14     	; 0x343c <__divmodsi4_exit>

0000342e <__divmodsi4_neg2>:
    342e:	50 95       	com	r21
    3430:	40 95       	com	r20
    3432:	30 95       	com	r19
    3434:	21 95       	neg	r18
    3436:	3f 4f       	sbci	r19, 0xFF	; 255
    3438:	4f 4f       	sbci	r20, 0xFF	; 255
    343a:	5f 4f       	sbci	r21, 0xFF	; 255

0000343c <__divmodsi4_exit>:
    343c:	08 95       	ret

0000343e <__divmodsi4_neg1>:
    343e:	f6 f7       	brtc	.-4      	; 0x343c <__divmodsi4_exit>
    3440:	90 95       	com	r25
    3442:	80 95       	com	r24
    3444:	70 95       	com	r23
    3446:	61 95       	neg	r22
    3448:	7f 4f       	sbci	r23, 0xFF	; 255
    344a:	8f 4f       	sbci	r24, 0xFF	; 255
    344c:	9f 4f       	sbci	r25, 0xFF	; 255
    344e:	08 95       	ret

00003450 <__udivmodsi4>:
    3450:	a1 e2       	ldi	r26, 0x21	; 33
    3452:	1a 2e       	mov	r1, r26
    3454:	aa 1b       	sub	r26, r26
    3456:	bb 1b       	sub	r27, r27
    3458:	fd 01       	movw	r30, r26
    345a:	0d c0       	rjmp	.+26     	; 0x3476 <__udivmodsi4_ep>

0000345c <__udivmodsi4_loop>:
    345c:	aa 1f       	adc	r26, r26
    345e:	bb 1f       	adc	r27, r27
    3460:	ee 1f       	adc	r30, r30
    3462:	ff 1f       	adc	r31, r31
    3464:	a2 17       	cp	r26, r18
    3466:	b3 07       	cpc	r27, r19
    3468:	e4 07       	cpc	r30, r20
    346a:	f5 07       	cpc	r31, r21
    346c:	20 f0       	brcs	.+8      	; 0x3476 <__udivmodsi4_ep>
    346e:	a2 1b       	sub	r26, r18
    3470:	b3 0b       	sbc	r27, r19
    3472:	e4 0b       	sbc	r30, r20
    3474:	f5 0b       	sbc	r31, r21

00003476 <__udivmodsi4_ep>:
    3476:	66 1f       	adc	r22, r22
    3478:	77 1f       	adc	r23, r23
    347a:	88 1f       	adc	r24, r24
    347c:	99 1f       	adc	r25, r25
    347e:	1a 94       	dec	r1
    3480:	69 f7       	brne	.-38     	; 0x345c <__udivmodsi4_loop>
    3482:	60 95       	com	r22
    3484:	70 95       	com	r23
    3486:	80 95       	com	r24
    3488:	90 95       	com	r25
    348a:	9b 01       	movw	r18, r22
    348c:	ac 01       	movw	r20, r24
    348e:	bd 01       	movw	r22, r26
    3490:	cf 01       	movw	r24, r30
    3492:	08 95       	ret

00003494 <__prologue_saves__>:
    3494:	2f 92       	push	r2
    3496:	3f 92       	push	r3
    3498:	4f 92       	push	r4
    349a:	5f 92       	push	r5
    349c:	6f 92       	push	r6
    349e:	7f 92       	push	r7
    34a0:	8f 92       	push	r8
    34a2:	9f 92       	push	r9
    34a4:	af 92       	push	r10
    34a6:	bf 92       	push	r11
    34a8:	cf 92       	push	r12
    34aa:	df 92       	push	r13
    34ac:	ef 92       	push	r14
    34ae:	ff 92       	push	r15
    34b0:	0f 93       	push	r16
    34b2:	1f 93       	push	r17
    34b4:	cf 93       	push	r28
    34b6:	df 93       	push	r29
    34b8:	cd b7       	in	r28, 0x3d	; 61
    34ba:	de b7       	in	r29, 0x3e	; 62
    34bc:	ca 1b       	sub	r28, r26
    34be:	db 0b       	sbc	r29, r27
    34c0:	0f b6       	in	r0, 0x3f	; 63
    34c2:	f8 94       	cli
    34c4:	de bf       	out	0x3e, r29	; 62
    34c6:	0f be       	out	0x3f, r0	; 63
    34c8:	cd bf       	out	0x3d, r28	; 61
    34ca:	09 94       	ijmp

000034cc <__epilogue_restores__>:
    34cc:	2a 88       	ldd	r2, Y+18	; 0x12
    34ce:	39 88       	ldd	r3, Y+17	; 0x11
    34d0:	48 88       	ldd	r4, Y+16	; 0x10
    34d2:	5f 84       	ldd	r5, Y+15	; 0x0f
    34d4:	6e 84       	ldd	r6, Y+14	; 0x0e
    34d6:	7d 84       	ldd	r7, Y+13	; 0x0d
    34d8:	8c 84       	ldd	r8, Y+12	; 0x0c
    34da:	9b 84       	ldd	r9, Y+11	; 0x0b
    34dc:	aa 84       	ldd	r10, Y+10	; 0x0a
    34de:	b9 84       	ldd	r11, Y+9	; 0x09
    34e0:	c8 84       	ldd	r12, Y+8	; 0x08
    34e2:	df 80       	ldd	r13, Y+7	; 0x07
    34e4:	ee 80       	ldd	r14, Y+6	; 0x06
    34e6:	fd 80       	ldd	r15, Y+5	; 0x05
    34e8:	0c 81       	ldd	r16, Y+4	; 0x04
    34ea:	1b 81       	ldd	r17, Y+3	; 0x03
    34ec:	aa 81       	ldd	r26, Y+2	; 0x02
    34ee:	b9 81       	ldd	r27, Y+1	; 0x01
    34f0:	ce 0f       	add	r28, r30
    34f2:	d1 1d       	adc	r29, r1
    34f4:	0f b6       	in	r0, 0x3f	; 63
    34f6:	f8 94       	cli
    34f8:	de bf       	out	0x3e, r29	; 62
    34fa:	0f be       	out	0x3f, r0	; 63
    34fc:	cd bf       	out	0x3d, r28	; 61
    34fe:	ed 01       	movw	r28, r26
    3500:	08 95       	ret

00003502 <_exit>:
    3502:	f8 94       	cli

00003504 <__stop_program>:
    3504:	ff cf       	rjmp	.-2      	; 0x3504 <__stop_program>
