# XSA Board FPGA pin assignment constraints

#PACE: Start of Constraints generated by PACE

#PACE: Start of PACE I/O Pin Assignments
NET "s<0>"   LOC = "M6"  | IOSTANDARD = LVTTL ; 
NET "s<1>"   LOC = "M11" | IOSTANDARD = LVTTL ; 
NET "s<2>"   LOC = "N6"  | IOSTANDARD = LVTTL ; 
NET "s<3>"   LOC = "R7"  | IOSTANDARD = LVTTL ; 
NET "s<4>"   LOC = "P10" | IOSTANDARD = LVTTL ; 
NET "s<5>"   LOC = "T7"  | IOSTANDARD = LVTTL ; 
NET "s<6>"   LOC = "R10" | IOSTANDARD = LVTTL ; 
NET "sw1<1>" LOC = "K4"  | IOSTANDARD = LVTTL ; 
NET "sw1<2>" LOC = "K3"  | IOSTANDARD = LVTTL ; 
NET "sw1<3>" LOC = "K2"  | IOSTANDARD = LVTTL ; 
NET "sw1<4>" LOC = "J4"  | IOSTANDARD = LVTTL ; 
NET "sw2"    LOC = "E11" | IOSTANDARD = LVTTL ; 
NET "sw3"    LOC = "A13" | IOSTANDARD = LVTTL ; 

#PACE: Start of PACE Area Constraints

#PACE: Start of PACE Prohibit Constraints

#PACE: End of Constraints generated by PACE
