# //  ModelSim SE-64 10.1b Apr 26 2012 Linux 2.6.32-279.19.1.el6.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
<<<<<<< HEAD
vcom source/mycpu.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# ** Error: Library work not found.
# ** Error: VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
ls
# aluTest.pins
# asmFiles
# hazards
# Makefile
# mapped
# modelsim.ini
# project1
# README
# README~
# scripts
# source
# transcript
# work
vcom source/mycpu.vhd
=======
# Load canceled
vlib work
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_MemControl
# -- Compiling architecture TEST of tb_MemControl
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
vsim -i lpm.tb_memcontrol
# vsim -i lpm.tb_memcontrol 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading lpm.tb_memcontrol(test)
# Loading lpm.memcontrol(behavioral)
add wave -position insertpoint  \
sim:/tb_memcontrol/PC \
sim:/tb_memcontrol/Instruction \
sim:/tb_memcontrol/Daddress \
sim:/tb_memcontrol/writeData \
sim:/tb_memcontrol/wren \
sim:/tb_memcontrol/rden \
sim:/tb_memcontrol/MemoryData \
sim:/tb_memcontrol/address \
sim:/tb_memcontrol/data \
sim:/tb_memcontrol/wrenO \
sim:/tb_memcontrol/rdenO \
sim:/tb_memcontrol/q \
sim:/tb_memcontrol/memstate \
sim:/tb_memcontrol/stall
run 200 ns
# Causality operation skipped due to absense of debug database file
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_MemControl
# -- Compiling architecture TEST of tb_MemControl
restart -f
# Loading lpm.tb_memcontrol(test)
run 800 ns
# dfAddDataflowFromWave: (vish-4014) No objects found matching 'Real Memory'.
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_MemControl
# -- Compiling architecture TEST of tb_MemControl
restart -f
# Loading lpm.tb_memcontrol(test)
run 800 ns
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(168): near "signal": expecting ':'
# ** Error: source/mycpu.vhd(179): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(181): (vcom-1141) Identifier "PipelineController" does not identify a component declaration.
# ** Error: source/mycpu.vhd(200): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(203): (vcom-1136) Unknown identifier "ALUout_stg5".
# ** Error: source/mycpu.vhd(203): (vcom-1136) Unknown identifier "MemoryData_stg5".
# ** Error: source/mycpu.vhd(206): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: source/mycpu.vhd(206): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: source/mycpu.vhd(209): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(209): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(209): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(211): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(211): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(211): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(211): Bad expression in left operand of infix expression "or".
# ** Error: source/mycpu.vhd(211): Bad expression in right operand of infix expression "or".
# ** Error: source/mycpu.vhd(211): Cannot resolve expression type.
# ** Error: source/mycpu.vhd(212): Enumeration literal '1' is not of type (error).
# ** Error: source/mycpu.vhd(212): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(215): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(215): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(215): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(219): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: source/mycpu.vhd(219): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(257): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(257): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(257): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(261): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(265): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(265): Expression is not a signal.
# ** Error: source/mycpu.vhd(265): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(265): Expression is not a signal.
# ** Error: source/mycpu.vhd(271): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(271): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(271): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(283): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(283): Expression is not a signal.
# ** Error: source/mycpu.vhd(283): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(283): Expression is not a signal.
# ** Error: source/mycpu.vhd(288): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(288): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(289): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(290): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(291): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(294): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(294): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(294): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(298): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(298): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(299): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(300): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(301): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(307): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(307): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(316): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(316): Expression is not a signal.
# ** Error: source/mycpu.vhd(316): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(316): Expression is not a signal.
# ** Error: source/mycpu.vhd(319): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(320): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(320): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(322): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(322): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(324): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(324): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(326): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(326): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(326): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(329): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(330): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(330): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(332): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(332): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(337): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(337): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(339): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(339): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(344): Expression is not a signal.
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(344): Expression is not a signal.
# ** Error: source/mycpu.vhd(347): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(348): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(348): (vcom-1136) Unknown identifier "MemoryData_stg5".
# ** Error: source/mycpu.vhd(349): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(349): (vcom-1136) Unknown identifier "ALUout_stg5".
# ** Error: source/mycpu.vhd(350): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(350): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: source/mycpu.vhd(351): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(351): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(352): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(352): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(352): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(354): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(354): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(355): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "MemoryData_stg5".
# ** Error: source/mycpu.vhd(356): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(356): (vcom-1136) Unknown identifier "ALUout_stg5".
# ** Error: source/mycpu.vhd(357): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(357): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: source/mycpu.vhd(358): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(358): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(360): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(360): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(361): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(361): (vcom-1136) Unknown identifier "MemoryData_stg5".
# ** Error: source/mycpu.vhd(362): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(362): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: source/mycpu.vhd(363): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(363): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(369): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(373): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(374): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(375): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(376): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(383): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(383): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: [14] source/mycpu.vhd(286): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(287): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(296): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(297): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: source/mycpu.vhd(385): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): near ";": expecting WHEN or ','
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): near ";": expecting WHEN or ','
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(101): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(166): near ";": expecting ':'
# ** Error: source/mycpu.vhd(179): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(181): (vcom-1141) Identifier "PipelineController" does not identify a component declaration.
# ** Error: source/mycpu.vhd(200): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(209): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(209): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(209): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(211): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(211): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(211): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(211): Bad expression in left operand of infix expression "or".
# ** Error: source/mycpu.vhd(211): Bad expression in right operand of infix expression "or".
# ** Error: source/mycpu.vhd(211): Cannot resolve expression type.
# ** Error: source/mycpu.vhd(212): Enumeration literal '1' is not of type (error).
# ** Error: source/mycpu.vhd(212): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(215): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(215): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(215): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(257): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(257): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(257): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(261): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(265): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(265): Expression is not a signal.
# ** Error: source/mycpu.vhd(265): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(265): Expression is not a signal.
# ** Error: source/mycpu.vhd(271): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(271): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(271): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(283): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(283): Expression is not a signal.
# ** Error: source/mycpu.vhd(283): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(283): Expression is not a signal.
# ** Error: source/mycpu.vhd(288): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(288): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(289): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(290): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(291): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(294): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(294): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(294): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(298): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(298): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(299): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(300): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(301): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(307): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(307): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(316): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(316): Expression is not a signal.
# ** Error: source/mycpu.vhd(316): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(316): Expression is not a signal.
# ** Error: source/mycpu.vhd(319): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(320): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(320): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(322): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(322): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(324): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(324): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(326): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(326): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(326): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(329): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(330): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(330): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(332): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(332): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: source/mycpu.vhd(337): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(337): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(339): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(339): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(344): Expression is not a signal.
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(344): Expression is not a signal.
# ** Error: source/mycpu.vhd(347): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(351): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(351): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(352): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(352): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(352): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(354): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(354): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(358): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(358): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(360): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(360): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(363): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(363): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(369): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(373): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(374): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(375): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(376): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(383): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(383): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: [14] source/mycpu.vhd(286): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(287): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(296): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(297): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(348): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(355): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(385): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(45): (vcom-1339) Selected signal assignment choices cover only 1 out of 2 cases.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(48): (vcom-1339) Selected signal assignment choices cover only 1 out of 2 cases.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(101): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(179): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(181): (vcom-1141) Identifier "PipelineController" does not identify a component declaration.
# ** Error: source/mycpu.vhd(200): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(209): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(209): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(209): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(212): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(215): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(215): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(215): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(257): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(257): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(257): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(261): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(265): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(265): Expression is not a signal.
# ** Error: source/mycpu.vhd(265): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(265): Expression is not a signal.
# ** Error: source/mycpu.vhd(271): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(271): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(271): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(283): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(283): Expression is not a signal.
# ** Error: source/mycpu.vhd(283): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(283): Expression is not a signal.
# ** Error: source/mycpu.vhd(288): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(288): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(289): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(290): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(291): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(294): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(294): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(294): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(298): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(298): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(299): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(300): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(301): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(307): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(307): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(316): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(316): Expression is not a signal.
# ** Error: source/mycpu.vhd(316): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(316): Expression is not a signal.
# ** Error: source/mycpu.vhd(319): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(322): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(322): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(324): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(324): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(326): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(326): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(326): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(330): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(330): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(332): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(332): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(337): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(337): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(339): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(339): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(344): Expression is not a signal.
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(344): Expression is not a signal.
# ** Error: source/mycpu.vhd(347): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(351): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(351): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(352): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(352): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(352): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(354): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(354): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(358): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(358): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(360): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(360): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(363): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(363): (vcom-1136) Unknown identifier "rtd_stg5".
# ** Error: source/mycpu.vhd(369): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(373): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(374): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(375): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(376): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(383): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(383): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: [14] source/mycpu.vhd(286): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(287): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(296): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(297): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(348): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(355): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(385): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Cannot read output "MemoryData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(48): (vcom-1339) Selected signal assignment choices cover only 1 out of 2 cases.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(101): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(180): Signal "rtd_stg5" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: source/mycpu.vhd(182): (vcom-1141) Identifier "PipelineController" does not identify a component declaration.
# ** Error: source/mycpu.vhd(201): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(210): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(210): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(210): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(213): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(216): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(216): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(216): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(216): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(216): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(258): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(258): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(258): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(262): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(266): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(266): Expression is not a signal.
# ** Error: source/mycpu.vhd(266): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(266): Expression is not a signal.
# ** Error: source/mycpu.vhd(272): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(272): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(272): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(284): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(284): Expression is not a signal.
# ** Error: source/mycpu.vhd(284): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(284): Expression is not a signal.
# ** Error: source/mycpu.vhd(289): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(289): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(290): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(291): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(295): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(295): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(295): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(299): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(299): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(300): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(301): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(308): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(308): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(317): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(317): Expression is not a signal.
# ** Error: source/mycpu.vhd(317): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(317): Expression is not a signal.
# ** Error: source/mycpu.vhd(320): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(320): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(323): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(323): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(326): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(326): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(327): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(327): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(329): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(331): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(331): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(334): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(334): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(341): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(341): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(345): Expression is not a signal.
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(345): Expression is not a signal.
# ** Error: source/mycpu.vhd(348): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(348): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(352): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(353): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(353): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(353): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(355): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(359): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(361): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(361): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(364): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(370): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(373): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(375): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(376): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(384): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: source/mycpu.vhd(384): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: [14] source/mycpu.vhd(287): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(288): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(297): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(298): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(349): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(356): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(386): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Cannot read output "MemoryData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): Enumeration literal '1' is not of type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): Cannot read output "Instruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(101): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(182): Symbol "pipelinecontroller" has already been declared in this region.
# ** Error: source/mycpu.vhd(182): (vcom-1141) Identifier "PipelineController" does not identify a component declaration.
# ** Error: source/mycpu.vhd(210): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(210): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(210): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(213): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(216): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(216): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(216): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(216): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(216): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(258): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(258): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(258): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(262): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(266): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(266): Expression is not a signal.
# ** Error: source/mycpu.vhd(266): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(266): Expression is not a signal.
# ** Error: source/mycpu.vhd(272): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(272): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(272): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(284): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(284): Expression is not a signal.
# ** Error: source/mycpu.vhd(284): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(284): Expression is not a signal.
# ** Error: source/mycpu.vhd(290): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(291): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(295): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(295): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(295): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(300): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(301): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(317): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(317): Expression is not a signal.
# ** Error: source/mycpu.vhd(317): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(317): Expression is not a signal.
# ** Error: source/mycpu.vhd(320): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(320): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(323): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(323): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(326): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(326): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(327): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(327): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(329): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(331): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(331): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(334): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(334): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(341): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(341): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(345): Expression is not a signal.
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(345): Expression is not a signal.
# ** Error: source/mycpu.vhd(348): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(348): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(353): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(353): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(353): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(355): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(361): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(361): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(364): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(370): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(373): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(375): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(376): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemAddr".
# ** Warning: [14] source/mycpu.vhd(287): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(288): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(297): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(298): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(349): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(356): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(386): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(46): Cannot read output "MemoryData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(49): Cannot read output "Instruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(101): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(183): (vcom-1027) Number of positional association elements (6) exceeds number of formals (5).
# ** Error: source/mycpu.vhd(210): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(210): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(210): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(213): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(216): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(216): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(216): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(216): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(216): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(258): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(258): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(258): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(262): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(266): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(266): Expression is not a signal.
# ** Error: source/mycpu.vhd(266): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(266): Expression is not a signal.
# ** Error: source/mycpu.vhd(272): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(272): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(272): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(284): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(284): Expression is not a signal.
# ** Error: source/mycpu.vhd(284): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(284): Expression is not a signal.
# ** Error: source/mycpu.vhd(290): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(291): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(295): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(295): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(295): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(300): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(301): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(317): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(317): Expression is not a signal.
# ** Error: source/mycpu.vhd(317): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(317): Expression is not a signal.
# ** Error: source/mycpu.vhd(320): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(320): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(323): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(323): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(326): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(326): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(327): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(327): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(329): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(331): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(331): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(334): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(334): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(341): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(341): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(345): Expression is not a signal.
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(345): Expression is not a signal.
# ** Error: source/mycpu.vhd(348): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(348): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(353): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(353): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(353): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(355): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(361): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(361): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(364): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(370): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(373): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(375): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(376): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemAddr".
# ** Warning: [14] source/mycpu.vhd(287): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(288): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(297): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(298): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(349): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(356): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(386): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(48): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(48): Cannot read output "MemoryData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(51): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(51): Cannot read output "Instruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(54): Cannot read output "MemoryData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(55): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(55): (vcom-1136) Unknown identifier "lastInstruciton".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(55): Cannot read output "Instruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(105): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(184): Signal "ExC" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: source/mycpu.vhd(184): Signal "MEMC" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: source/mycpu.vhd(184): Signal "WBC" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: source/mycpu.vhd(211): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(211): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(211): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(214): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(217): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(217): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(217): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(217): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(217): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(259): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(259): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(259): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(263): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(267): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(267): Expression is not a signal.
# ** Error: source/mycpu.vhd(267): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(267): Expression is not a signal.
# ** Error: source/mycpu.vhd(273): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(273): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(273): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(285): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(285): Expression is not a signal.
# ** Error: source/mycpu.vhd(285): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(285): Expression is not a signal.
# ** Error: source/mycpu.vhd(291): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(293): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(296): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(296): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(296): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(301): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(303): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(318): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(318): Expression is not a signal.
# ** Error: source/mycpu.vhd(318): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(318): Expression is not a signal.
# ** Error: source/mycpu.vhd(321): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(321): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(324): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(324): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(326): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(326): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(328): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(328): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(330): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(330): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(332): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(332): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(334): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(334): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(337): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(337): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(339): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(339): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(341): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(341): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(346): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(346): Expression is not a signal.
# ** Error: source/mycpu.vhd(346): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(346): Expression is not a signal.
# ** Error: source/mycpu.vhd(349): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(349): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(354): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(354): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(354): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(356): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(356): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(362): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(362): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(365): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(371): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(376): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(380): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(380): (vcom-1136) Unknown identifier "dmemAddr".
# ** Warning: [14] source/mycpu.vhd(288): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(289): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(298): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(299): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(350): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(357): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(387): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(54): Cannot read output "MemoryData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(55): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(55): (vcom-1136) Unknown identifier "lastInstruciton".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(55): Cannot read output "Instruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(105): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): (vcom-1136) Unknown identifier "lastInstruciton".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(109): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): (vcom-1136) Unknown identifier "lastInstruciton".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(109): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): (vcom-1136) Unknown identifier "lastInstruciton".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(109): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
restart -f
# Loading lpm.memcontrol(behavioral)
run 800 ns
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(41): near "<=": expecting ';'
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(48): (vcom-1136) Unknown identifier "lastMemData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(51): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(51): (vcom-1136) Unknown identifier "MemoryDataI".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(51): (vcom-1136) Unknown identifier "lastMemData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(54): (vcom-1136) Unknown identifier "lastInstruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(57): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(57): (vcom-1136) Unknown identifier "InstructionI".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(57): (vcom-1136) Unknown identifier "lastInstruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(58): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(58): (vcom-1136) Unknown identifier "lastMemData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(59): (vcom-1136) Unknown identifier "lastInstruction".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(109): VHDL Compiler exiting
add wave -position insertpoint  \
sim:/tb_memcontrol/DUT/lastMemData \
sim:/tb_memcontrol/DUT/lastInstruction \
sim:/tb_memcontrol/DUT/MemoryDataI \
sim:/tb_memcontrol/DUT/InstructionI
restart -f
run 800 ns
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_MemControl
# -- Compiling architecture TEST of tb_MemControl
restart -f
# Loading lpm.tb_memcontrol(test)
# Loading lpm.memcontrol(behavioral)
run 800 ns
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_MemControl
# -- Compiling architecture TEST of tb_MemControl
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
restart -f
# Loading lpm.tb_memcontrol(test)
# Loading lpm.memcontrol(behavioral)
run 1000 ns
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(73): near "signal": expecting ';'
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(81): (vcom-1136) Unknown identifier "HaltI".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(86): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(86): (vcom-1136) Unknown identifier "HaltI".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(88): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(88): (vcom-1136) Unknown identifier "HaltI".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(94): (vcom-1136) Unknown identifier "HaltI".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(95): Enumeration literal '1' is not of type (error).
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(99): (vcom-1136) Unknown identifier "over1".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(117): (vcom-1136) Unknown identifier "Daddress".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(117): (vcom-1136) Unknown identifier "writeData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(117): (vcom-1136) Unknown identifier "stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(119): (vcom-1141) Identifier "pipelinecontroller" does not identify a component declaration.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(122): (vcom-1136) Unknown identifier "stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(123): Enumeration literal '0' is not of type (error).
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(130): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(117): (vcom-1136) Unknown identifier "Daddress".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(117): (vcom-1136) Unknown identifier "writeData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(117): (vcom-1136) Unknown identifier "stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(119): (vcom-1141) Identifier "pipelinecontroller" does not identify a component declaration.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(122): (vcom-1136) Unknown identifier "stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(123): Enumeration literal '0' is not of type (error).
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(130): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/pipelinecontroller.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipelinecontroller
# -- Compiling architecture Behavioral of pipelinecontroller
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/ram.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/VarLatRAM.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VarLatRAM
# -- Compiling architecture VarLatRAM_arch of VarLatRAM
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/a1bitaddr.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity a1bitaddr
# -- Compiling architecture COMBINATIONAL of a1bitaddr
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/a32bitaddr.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity a32bitaddr
# -- Compiling architecture COMBINATIONAL of a32bitaddr
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_cpu.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity tb_cpu
# -- Compiling architecture tb_arch of tb_cpu
vsim -i work.tb_cpu
# vsim -i work.tb_cpu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_cpu(tb_arch)
add wave -position insertpoint  \
sim:/tb_cpu/Period \
sim:/tb_cpu/Debug \
sim:/tb_cpu/clk \
sim:/tb_cpu/cpuClk \
sim:/tb_cpu/initClkCtl \
sim:/tb_cpu/dumpClkCtl \
sim:/tb_cpu/cpuClkCtl \
sim:/tb_cpu/nReset \
sim:/tb_cpu/memNReset \
sim:/tb_cpu/halt \
sim:/tb_cpu/memQ \
sim:/tb_cpu/imemData \
sim:/tb_cpu/dmemDataWrite \
sim:/tb_cpu/imemAddr \
sim:/tb_cpu/dmemAddr \
sim:/tb_cpu/hexOut \
sim:/tb_cpu/address \
sim:/tb_cpu/viewMemAddr \
sim:/tb_cpu/dipIn \
sim:/tb_cpu/viewMemWen \
sim:/tb_cpu/myMemCtl \
sim:/tb_cpu/myMemWen \
sim:/tb_cpu/myMemAddr \
sim:/tb_cpu/myMemData \
sim:/tb_cpu/writeTrack
add wave -position insertpoint  \
sim:/tb_cpu/Period \
sim:/tb_cpu/Debug \
sim:/tb_cpu/clk \
sim:/tb_cpu/cpuClk \
sim:/tb_cpu/initClkCtl \
sim:/tb_cpu/dumpClkCtl \
sim:/tb_cpu/cpuClkCtl \
sim:/tb_cpu/nReset \
sim:/tb_cpu/memNReset \
sim:/tb_cpu/halt \
sim:/tb_cpu/memQ \
sim:/tb_cpu/imemData \
sim:/tb_cpu/dmemDataWrite \
sim:/tb_cpu/imemAddr \
sim:/tb_cpu/dmemAddr \
sim:/tb_cpu/hexOut \
sim:/tb_cpu/address \
sim:/tb_cpu/viewMemAddr \
sim:/tb_cpu/dipIn \
sim:/tb_cpu/viewMemWen \
sim:/tb_cpu/myMemCtl \
sim:/tb_cpu/myMemWen \
sim:/tb_cpu/myMemAddr \
sim:/tb_cpu/myMemData \
sim:/tb_cpu/writeTrack
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
# Cycle #992
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/tb_cpu/Period \
sim:/tb_cpu/Debug \
sim:/tb_cpu/clk \
sim:/tb_cpu/cpuClk \
sim:/tb_cpu/initClkCtl \
sim:/tb_cpu/dumpClkCtl \
sim:/tb_cpu/cpuClkCtl \
sim:/tb_cpu/nReset \
sim:/tb_cpu/memNReset \
sim:/tb_cpu/halt \
sim:/tb_cpu/memQ \
sim:/tb_cpu/imemData \
sim:/tb_cpu/dmemDataWrite \
sim:/tb_cpu/imemAddr \
sim:/tb_cpu/dmemAddr \
sim:/tb_cpu/hexOut \
sim:/tb_cpu/address \
sim:/tb_cpu/viewMemAddr \
sim:/tb_cpu/dipIn \
sim:/tb_cpu/viewMemWen \
sim:/tb_cpu/myMemCtl \
sim:/tb_cpu/myMemWen \
sim:/tb_cpu/myMemAddr \
sim:/tb_cpu/myMemData \
sim:/tb_cpu/writeTrack
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/cpu.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu
# -- Compiling architecture behavioral of cpu
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/cpu.vhd(97): (vcom-1141) Identifier "mycpu" does not identify a component declaration.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/cpu.vhd(141): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/cpu.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu
# -- Compiling architecture behavioral of cpu
restart -f
# Loading work.cpu(behavioral)
# Loading work.mycputest(structural)
# Loading work.a32bitaddr(combinational)
# Loading work.a1bitaddr(combinational)
# Loading work.memcontrol(behavioral)
# Loading work.pipelinecontroller(behavioral)
# Loading work.varlatram(varlatram_arch)
# Loading work.ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: (vsim-8683) Uninitialized out port /tb_cpu/DUT/theCPU/ramWen has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_cpu/DUT/theCPU/ramRen has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/tb_cpu/DUT/theCPU/CLK \
sim:/tb_cpu/DUT/theCPU/nReset \
sim:/tb_cpu/DUT/theCPU/halt \
sim:/tb_cpu/DUT/theCPU/ramAddr \
sim:/tb_cpu/DUT/theCPU/ramData \
sim:/tb_cpu/DUT/theCPU/ramWen \
sim:/tb_cpu/DUT/theCPU/ramRen \
sim:/tb_cpu/DUT/theCPU/ramQ \
sim:/tb_cpu/DUT/theCPU/ramState \
sim:/tb_cpu/DUT/theCPU/PC \
sim:/tb_cpu/DUT/theCPU/nextPC \
sim:/tb_cpu/DUT/theCPU/PCP4 \
sim:/tb_cpu/DUT/theCPU/Instruction \
sim:/tb_cpu/DUT/theCPU/nInstruction \
sim:/tb_cpu/DUT/theCPU/fInstruction \
sim:/tb_cpu/DUT/theCPU/MemoryData \
sim:/tb_cpu/DUT/theCPU/Daddress \
sim:/tb_cpu/DUT/theCPU/writeData \
sim:/tb_cpu/DUT/theCPU/over1 \
sim:/tb_cpu/DUT/theCPU/HaltI \
sim:/tb_cpu/DUT/theCPU/ExtType \
sim:/tb_cpu/DUT/theCPU/stall \
sim:/tb_cpu/DUT/theCPU/EXC \
sim:/tb_cpu/DUT/theCPU/MEMC \
sim:/tb_cpu/DUT/theCPU/WBC
add wave -position end  sim:/tb_cpu/DUT/theCPU/ADDPC4/A
add wave -position end  sim:/tb_cpu/DUT/theCPU/ADDPC4/B
add wave -position end  sim:/tb_cpu/DUT/theCPU/ADDPC4/SUM
add wave -position end  sim:/tb_cpu/DUT/theCPU/ADDPC4/V
add wave -position end  sim:/tb_cpu/DUT/theCPU/ADDPC4/couts
add wave -position end  sim:/tb_cpu/DUT/theCPU/ADDPC4/internal_sum
add wave -position end  sim:/tb_cpu/DUT/theCPU/ADDPC4/overflow
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/PC
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/Instruction
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/Daddress
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/writeData
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/wren
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/rden
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/MemoryData
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/address
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/data
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/q
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/memstate
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/stall
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/lastMemData
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/lastInstruction
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/MemoryDataI
add wave -position end  sim:/tb_cpu/DUT/theCPU/Arbitor/InstructionI
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/ExtType
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/EXC
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/MEMC
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/WBC
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/opcode
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/funct
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/WriteEnable
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/RegDst
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/AluSrc
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/ALU_cntrl
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/MemWrite
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/MemOut
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/MemRead
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/Branch
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/Jump
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/BNE
add wave -position end  sim:/tb_cpu/DUT/theCPU/PCC/LUI
add wave -position end  sim:/tb_cpu/DUT/theRAM/nReset
add wave -position end  sim:/tb_cpu/DUT/theRAM/clock
add wave -position end  sim:/tb_cpu/DUT/theRAM/address
add wave -position end  sim:/tb_cpu/DUT/theRAM/data
add wave -position end  sim:/tb_cpu/DUT/theRAM/wren
add wave -position end  sim:/tb_cpu/DUT/theRAM/rden
add wave -position end  sim:/tb_cpu/DUT/theRAM/latency_override
add wave -position end  sim:/tb_cpu/DUT/theRAM/q
add wave -position end  sim:/tb_cpu/DUT/theRAM/memstate
add wave -position end  sim:/tb_cpu/DUT/theRAM/write_en
add wave -position end  sim:/tb_cpu/DUT/theRAM/data_out
add wave -position end  sim:/tb_cpu/DUT/theRAM/count
add wave -position end  sim:/tb_cpu/DUT/theRAM/nextcount
add wave -position end  sim:/tb_cpu/DUT/theRAM/LATENCY
add wave -position end  sim:/tb_cpu/DUT/theRAM/BAD1BAD1
add wave -position end  sim:/tb_cpu/DUT/theRAM/MEMFREE
add wave -position end  sim:/tb_cpu/DUT/theRAM/MEMBUSY
add wave -position end  sim:/tb_cpu/DUT/theRAM/MEMACCESS
add wave -position end  sim:/tb_cpu/DUT/theRAM/MEMERROR
add wave -position end  sim:/tb_cpu/DUT/theRAM/READ
add wave -position end  sim:/tb_cpu/DUT/theRAM/WRITE
add wave -position end  sim:/tb_cpu/DUT/theRAM/ZEROS
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
# Cycle #992
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
# Cycle #992
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/a1bitaddr.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity a1bitaddr
# -- Compiling architecture COMBINATIONAL of a1bitaddr
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/a32bitaddr.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity a32bitaddr
# -- Compiling architecture COMBINATIONAL of a32bitaddr
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/cpu.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpu
# -- Compiling architecture behavioral of cpu
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/cpuTest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cpuTest
# -- Compiling architecture behavioral of cpuTest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/dcache.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dcache
# -- Compiling architecture struct of dcache
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/icache.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(161): near "downto": syntax error
# ** Error: source/mycpu.vhd(185): (vcom-1136) Unknown identifier "ExC".
# ** Error: source/mycpu.vhd(185): (vcom-1136) Unknown identifier "MemC".
# ** Error: source/mycpu.vhd(212): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(212): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(212): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(218): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(218): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(218): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(218): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(218): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(260): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(260): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(260): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(264): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(274): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(274): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(274): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(293): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(294): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(297): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(297): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(297): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(303): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(304): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(311): (vcom-1136) Unknown identifier "ExC".
# ** Error: source/mycpu.vhd(312): Signal "WBC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(313): (vcom-1136) Unknown identifier "MEMC".
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(322): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(322): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(329): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(329): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(331): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(331): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(343): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(343): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(350): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(350): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(355): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(355): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(357): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(357): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(363): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(363): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(366): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(380): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(380): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(381): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(381): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(185): (vcom-1272) Length of formal "WBC" is 2; length of actual is 3.
# ** Warning: [14] source/mycpu.vhd(289): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(290): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(299): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(351): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(358): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(388): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity icache
# -- Compiling architecture struct of icache
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/pipelinecontroller.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipelinecontroller
# -- Compiling architecture Behavioral of pipelinecontroller
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/ram.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_cpu.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity tb_cpu
# -- Compiling architecture tb_arch of tb_cpu
vcom -reportprogress 30 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_MemControl
# -- Compiling architecture TEST of tb_MemControl
vcom -reportprogress 30 -work work /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/tb_MemControl.vhd.vhd(13): near ".": expecting IS
vcom -reportprogress 30 -work work /home/ecegrid/a/mg204/ece437/project2/source/VarLatRAM.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VarLatRAM
# -- Compiling architecture VarLatRAM_arch of VarLatRAM
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(212): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(212): (vcom-1136) Unknown identifier "NextPC".
# ** Error: source/mycpu.vhd(212): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(218): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(218): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(218): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(218): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: source/mycpu.vhd(218): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: source/mycpu.vhd(260): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(260): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(260): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(264): (vcom-1136) Unknown identifier "nextPC".
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(274): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(274): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(274): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(293): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(294): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(297): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(297): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(297): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(303): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(304): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(311): Signal "ExC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(312): Signal "WBC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(313): Signal "MEMC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(322): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(322): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(329): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(329): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(331): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(331): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(343): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(343): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(350): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(350): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(355): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(355): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(357): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(357): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(363): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(363): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(366): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(380): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(380): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(381): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(381): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(185): (vcom-1272) Length of formal "WBC" is 2; length of actual is 3.
# ** Warning: [14] source/mycpu.vhd(289): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(290): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(299): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(351): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(358): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(388): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(129): near "signal": expecting ':'
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(136): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(136): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(137): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(137): (vcom-1136) Unknown identifier "imemData".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(138): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(138): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(139): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(139): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(141): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(141): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(158): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(182): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(182): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(218): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(218): (vcom-1136) Unknown identifier "NextPC".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(218): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(224): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(224): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(230): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(230): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(230): Bad expression in right operand of infix expression "and".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(230): Bad expression in left operand of infix expression "or".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(230): Bad expression in right operand of infix expression "or".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(230): Cannot resolve expression type.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(231): Enumeration literal '1' is not of type (error).
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(231): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(234): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(234): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(234): Bad expression in left operand of infix expression "&".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(234): (vcom-1136) Unknown identifier "AlmostPC".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(234): Signal "BranchAddress" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(241): (vcom-1136) Unknown identifier "Stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(241): Bad expression in right operand of infix expression "and".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(241): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(245): (vcom-1136) Unknown identifier "nextPC".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(249): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(249): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(249): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(249): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(255): (vcom-1136) Unknown identifier "Stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(255): Bad expression in right operand of infix expression "and".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(255): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(267): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(267): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(267): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(267): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(272): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(272): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(273): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(274): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(275): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(278): (vcom-1136) Unknown identifier "Stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(278): Bad expression in right operand of infix expression "and".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(278): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(282): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(282): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(283): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(284): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(285): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(291): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(291): (vcom-1136) Unknown identifier "Im32_stg3".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(300): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(300): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(300): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(300): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(303): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(303): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(304): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(304): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(305): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(305): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(307): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(307): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(308): (vcom-1136) Unknown identifier "Stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(308): Bad expression in right operand of infix expression "and".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(308): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(310): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(310): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(311): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(311): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(312): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(312): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(314): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(314): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(316): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(316): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(317): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(317): (vcom-1136) Unknown identifier "zero_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(318): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(318): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(320): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(320): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(324): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(324): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(324): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(324): Expression is not a signal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(327): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(328): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(329): (vcom-1136) Unknown identifier "Stall".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(329): Bad expression in right operand of infix expression "and".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(329): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(331): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(331): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(332): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(332): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(334): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(334): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(335): (vcom-1136) Unknown identifier "Instruction_stg5".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(341): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(347): (vcom-1141) Identifier "ramd" does not identify a component declaration.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(350): (vcom-1141) Identifier "rami" does not identify a component declaration.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(354): (vcom-1136) Unknown identifier "IDC".
# ** Warning: [14] /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(270): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(271): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(280): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(281): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycpu.vhd(358): VHDL Compiler exiting
vcom -reportprogress 30 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(215): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(218): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(218): Bad expression in left operand of infix expression "&".
# ** Error: source/mycpu.vhd(218): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: source/mycpu.vhd(260): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(260): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(260): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(274): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(274): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(274): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(293): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(294): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(297): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(297): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(297): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(303): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(304): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(311): Signal "ExC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(312): Signal "WBC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(313): Signal "MEMC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(322): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(322): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(329): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(329): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(331): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(331): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "PCP4_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(343): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(343): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(350): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(350): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(355): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(355): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(357): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(357): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(363): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(363): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(366): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(380): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(380): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(381): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(381): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(185): (vcom-1272) Length of formal "WBC" is 2; length of actual is 3.
# ** Warning: [14] source/mycpu.vhd(289): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(290): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(299): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(351): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(358): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(388): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
restart -f
# Loading work.tb_cpu(tb_arch)
# Loading work.cpu(behavioral)
# Loading work.mycputest(structural)
# Loading work.a32bitaddr(combinational)
# Loading work.a1bitaddr(combinational)
# Loading work.memcontrol(behavioral)
# Loading work.pipelinecontroller(behavioral)
# Loading work.varlatram(varlatram_arch)
# Loading work.ram(syn)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
# Cycle #992
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(260): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(260): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(260): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "nResetSynch_S12".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(268): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(268): Expression is not a signal.
# ** Error: source/mycpu.vhd(274): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(274): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(274): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "nResetSynch_S23".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(286): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(286): Expression is not a signal.
# ** Error: source/mycpu.vhd(292): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(293): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(294): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(297): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(297): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(297): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(302): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(303): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(304): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(311): Signal "ExC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(312): Signal "WBC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(313): Signal "MEMC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "nResetSynch_S34".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(319): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(319): Expression is not a signal.
# ** Error: source/mycpu.vhd(325): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(325): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(328): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(328): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(329): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(329): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(333): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(333): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(336): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(336): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(340): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(340): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(343): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(343): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "nResetSynch_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(347): (vcom-1136) Unknown identifier "Stall_S45".
# ** Error: source/mycpu.vhd(347): Expression is not a signal.
# ** Error: source/mycpu.vhd(350): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(350): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(355): (vcom-1136) Unknown identifier "Stall".
# ** Error: source/mycpu.vhd(355): Bad expression in right operand of infix expression "and".
# ** Error: source/mycpu.vhd(355): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: source/mycpu.vhd(357): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(357): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(363): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(363): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(366): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(375): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(376): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(377): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(378): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(380): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(380): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(381): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(381): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(185): (vcom-1272) Length of formal "WBC" is 2; length of actual is 3.
# ** Warning: [14] source/mycpu.vhd(289): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(290): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(299): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(300): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(351): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(358): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(388): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
# Loading work.memcontrol(behavioral)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
# Cycle #992
restart -f
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
<<<<<<< HEAD
# -- Loading package NUMERIC_STD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(173): (vcom-1294) Declaration with designator "nResetSynch" already exists in this region.
# ** =====> Prior declaration of "nResetSynch" is at source/mycpu.vhd(143).
# ** Error: source/mycpu.vhd(294): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(295): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(296): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(304): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(305): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(306): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(313): Signal "ExC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(314): Signal "WBC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(315): Signal "MEMC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(329): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(330): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(330): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(337): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(337): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(344): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(345): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(352): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(352): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(359): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(359): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(365): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(365): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(368): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(380): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(380): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(381): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(381): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(382): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(382): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(383): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(383): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(187): (vcom-1272) Length of formal "WBC" is 2; length of actual is 3.
# ** Warning: [14] source/mycpu.vhd(291): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(292): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(301): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(302): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(353): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(360): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(390): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(93): Illegal target for signal assignment.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(93): (vcom-1136) Unknown identifier "adress".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(104): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
# ** Warning: [14] /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(93): (vcom-1167) Index value -16 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: [14] /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd(93): (vcom-1272) Length of expected is 16; length of actual is 32.
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
restart -f
# Loading work.memcontrol(behavioral)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
add wave -position insertpoint  \
sim:/tb_cpu/Period \
sim:/tb_cpu/Debug \
sim:/tb_cpu/clk \
sim:/tb_cpu/cpuClk \
sim:/tb_cpu/initClkCtl \
sim:/tb_cpu/dumpClkCtl \
sim:/tb_cpu/cpuClkCtl \
sim:/tb_cpu/nReset \
sim:/tb_cpu/memNReset \
sim:/tb_cpu/halt \
sim:/tb_cpu/memQ \
sim:/tb_cpu/imemData \
sim:/tb_cpu/dmemDataWrite \
sim:/tb_cpu/imemAddr \
sim:/tb_cpu/dmemAddr \
sim:/tb_cpu/hexOut \
sim:/tb_cpu/address \
sim:/tb_cpu/viewMemAddr \
sim:/tb_cpu/dipIn \
sim:/tb_cpu/viewMemWen \
sim:/tb_cpu/myMemCtl \
sim:/tb_cpu/myMemWen \
sim:/tb_cpu/myMemAddr \
sim:/tb_cpu/myMemData \
sim:/tb_cpu/writeTrack
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/tb_cpu/Period \
sim:/tb_cpu/Debug \
sim:/tb_cpu/clk \
sim:/tb_cpu/cpuClk \
sim:/tb_cpu/initClkCtl \
sim:/tb_cpu/dumpClkCtl \
sim:/tb_cpu/cpuClkCtl \
sim:/tb_cpu/nReset \
sim:/tb_cpu/memNReset \
sim:/tb_cpu/halt \
sim:/tb_cpu/memQ \
sim:/tb_cpu/imemData \
sim:/tb_cpu/dmemDataWrite \
sim:/tb_cpu/imemAddr \
sim:/tb_cpu/dmemAddr \
sim:/tb_cpu/hexOut \
sim:/tb_cpu/address \
sim:/tb_cpu/viewMemAddr \
sim:/tb_cpu/dipIn \
sim:/tb_cpu/viewMemWen \
sim:/tb_cpu/myMemCtl \
sim:/tb_cpu/myMemWen \
sim:/tb_cpu/myMemAddr \
sim:/tb_cpu/myMemData \
sim:/tb_cpu/writeTrack
add wave -position insertpoint  \
sim:/tb_cpu/DUT/theCPU/CLK \
sim:/tb_cpu/DUT/theCPU/nReset \
sim:/tb_cpu/DUT/theCPU/halt \
sim:/tb_cpu/DUT/theCPU/ramAddr \
sim:/tb_cpu/DUT/theCPU/ramData \
sim:/tb_cpu/DUT/theCPU/ramWen \
sim:/tb_cpu/DUT/theCPU/ramRen \
sim:/tb_cpu/DUT/theCPU/ramQ \
sim:/tb_cpu/DUT/theCPU/ramState \
sim:/tb_cpu/DUT/theCPU/PC \
sim:/tb_cpu/DUT/theCPU/nextPC \
sim:/tb_cpu/DUT/theCPU/PCP4 \
sim:/tb_cpu/DUT/theCPU/Instruction \
sim:/tb_cpu/DUT/theCPU/nInstruction \
sim:/tb_cpu/DUT/theCPU/fInstruction \
sim:/tb_cpu/DUT/theCPU/MemoryData \
sim:/tb_cpu/DUT/theCPU/Daddress \
sim:/tb_cpu/DUT/theCPU/writeData \
sim:/tb_cpu/DUT/theCPU/over1 \
sim:/tb_cpu/DUT/theCPU/HaltI \
sim:/tb_cpu/DUT/theCPU/ExtType \
sim:/tb_cpu/DUT/theCPU/stall \
sim:/tb_cpu/DUT/theCPU/EXC \
sim:/tb_cpu/DUT/theCPU/MEMC \
sim:/tb_cpu/DUT/theCPU/WBC
add wave -position insertpoint  \
sim:/tb_cpu/DUT/theCPU/Arbitor/PC \
sim:/tb_cpu/DUT/theCPU/Arbitor/Instruction \
sim:/tb_cpu/DUT/theCPU/Arbitor/Daddress \
sim:/tb_cpu/DUT/theCPU/Arbitor/writeData \
sim:/tb_cpu/DUT/theCPU/Arbitor/wren \
sim:/tb_cpu/DUT/theCPU/Arbitor/rden \
sim:/tb_cpu/DUT/theCPU/Arbitor/MemoryData \
sim:/tb_cpu/DUT/theCPU/Arbitor/address \
sim:/tb_cpu/DUT/theCPU/Arbitor/data \
sim:/tb_cpu/DUT/theCPU/Arbitor/q \
sim:/tb_cpu/DUT/theCPU/Arbitor/memstate \
sim:/tb_cpu/DUT/theCPU/Arbitor/stall \
sim:/tb_cpu/DUT/theCPU/Arbitor/lastMemData \
sim:/tb_cpu/DUT/theCPU/Arbitor/lastInstruction \
sim:/tb_cpu/DUT/theCPU/Arbitor/MemoryDataI \
sim:/tb_cpu/DUT/theCPU/Arbitor/InstructionI \
sim:/tb_cpu/DUT/theCPU/Arbitor/MEMFREE \
sim:/tb_cpu/DUT/theCPU/Arbitor/MEMBUSY \
sim:/tb_cpu/DUT/theCPU/Arbitor/MEMACCESS \
sim:/tb_cpu/DUT/theCPU/Arbitor/MEMERROR
add wave -position insertpoint  \
sim:/tb_cpu/DUT/theCPU/PCC/ExtType \
sim:/tb_cpu/DUT/theCPU/PCC/EXC \
sim:/tb_cpu/DUT/theCPU/PCC/MEMC \
sim:/tb_cpu/DUT/theCPU/PCC/WBC \
sim:/tb_cpu/DUT/theCPU/PCC/opcode \
sim:/tb_cpu/DUT/theCPU/PCC/funct \
sim:/tb_cpu/DUT/theCPU/PCC/WriteEnable \
sim:/tb_cpu/DUT/theCPU/PCC/RegDst \
sim:/tb_cpu/DUT/theCPU/PCC/AluSrc \
sim:/tb_cpu/DUT/theCPU/PCC/ALU_cntrl \
sim:/tb_cpu/DUT/theCPU/PCC/MemWrite \
sim:/tb_cpu/DUT/theCPU/PCC/MemOut \
sim:/tb_cpu/DUT/theCPU/PCC/MemRead \
sim:/tb_cpu/DUT/theCPU/PCC/Branch \
sim:/tb_cpu/DUT/theCPU/PCC/Jump \
sim:/tb_cpu/DUT/theCPU/PCC/BNE \
sim:/tb_cpu/DUT/theCPU/PCC/LUI
add wave -position insertpoint  \
sim:/tb_cpu/DUT/theRAM/nReset \
sim:/tb_cpu/DUT/theRAM/clock \
sim:/tb_cpu/DUT/theRAM/address \
sim:/tb_cpu/DUT/theRAM/data \
sim:/tb_cpu/DUT/theRAM/wren \
sim:/tb_cpu/DUT/theRAM/rden \
sim:/tb_cpu/DUT/theRAM/latency_override \
sim:/tb_cpu/DUT/theRAM/q \
sim:/tb_cpu/DUT/theRAM/memstate \
sim:/tb_cpu/DUT/theRAM/write_en \
sim:/tb_cpu/DUT/theRAM/data_out \
sim:/tb_cpu/DUT/theRAM/count \
sim:/tb_cpu/DUT/theRAM/nextcount \
sim:/tb_cpu/DUT/theRAM/LATENCY \
sim:/tb_cpu/DUT/theRAM/BAD1BAD1 \
sim:/tb_cpu/DUT/theRAM/MEMFREE \
sim:/tb_cpu/DUT/theRAM/MEMBUSY \
sim:/tb_cpu/DUT/theRAM/MEMACCESS \
sim:/tb_cpu/DUT/theRAM/MEMERROR \
sim:/tb_cpu/DUT/theRAM/READ \
sim:/tb_cpu/DUT/theRAM/WRITE \
sim:/tb_cpu/DUT/theRAM/ZEROS
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ecegrid/a/mg204/ece437/project2/wave.do
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 0 ns.
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# ** Error: (vsim-3601) Iteration limit reached at time 0 ns.
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# ** Error: (vsim-3601) Iteration limit reached at time 9 us.
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# ** Error: (vsim-3601) Iteration limit reached at time 9 us.
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(114): near "40004000r": (vcom-1205) Illegal character 'r' in bit string literal.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(114): (vcom-1167) Index value -4 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(114): (vcom-1272) Length of expected is 32; length of actual is 36.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(137): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
restart -f
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
restart -f
run 10000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart 0f
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
restart -f
# Loading work.memcontrol(behavioral)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
retart -f
# invalid command name "retart"
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Cycle #96
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
restart -f
# Loading work.memcontrol(behavioral)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
restart -f
run 1 ms
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
# Cycle #992
# Cycle #1024
# Cycle #1056
# Cycle #1088
# Cycle #1120
# Cycle #1152
# Cycle #1184
# Cycle #1216
# Cycle #1248
# Cycle #1280
# Cycle #1312
# Cycle #1344
# Cycle #1376
# Cycle #1408
# Cycle #1440
# Cycle #1472
# Cycle #1504
# Cycle #1536
# Cycle #1568
# Cycle #1600
# Cycle #1632
# Cycle #1664
# Cycle #1696
# Cycle #1728
# Cycle #1760
# Cycle #1792
# Cycle #1824
# Cycle #1856
# Cycle #1888
# Cycle #1920
# Cycle #1952
# Cycle #1984
# Cycle #2016
# Cycle #2048
# Cycle #2080
# Cycle #2112
# Cycle #2144
# Cycle #2176
# Cycle #2208
# Cycle #2240
# Cycle #2272
# Cycle #2304
# Cycle #2336
# Cycle #2368
# Cycle #2400
# Cycle #2432
# Cycle #2464
# Cycle #2496
# Cycle #2528
# Cycle #2560
# Cycle #2592
# Cycle #2624
# Cycle #2656
# Cycle #2688
# Cycle #2720
# Cycle #2752
# Cycle #2784
# Cycle #2816
# Cycle #2848
# Cycle #2880
# Cycle #2912
# Cycle #2944
# Cycle #2976
# Cycle #3008
# Cycle #3040
# Cycle #3072
# Cycle #3104
# Cycle #3136
# Cycle #3168
# Cycle #3200
# Cycle #3232
# Cycle #3264
# Cycle #3296
# Cycle #3328
# Cycle #3360
# Cycle #3392
# Cycle #3424
# Cycle #3456
# Cycle #3488
# Cycle #3520
# Cycle #3552
# Cycle #3584
# Cycle #3616
# Cycle #3648
# Cycle #3680
# Cycle #3712
# Cycle #3744
# Cycle #3776
# Cycle #3808
# Cycle #3840
# Cycle #3872
# Cycle #3904
# Cycle #3936
# Cycle #3968
# Cycle #4000
# Cycle #4032
# Cycle #4064
# Cycle #4096
# Cycle #4128
# Cycle #4160
# Cycle #4192
# Cycle #4224
# Cycle #4256
# Cycle #4288
# Cycle #4320
# Cycle #4352
# Cycle #4384
# Cycle #4416
# Cycle #4448
# Cycle #4480
# Cycle #4512
# Cycle #4544
# Cycle #4576
# Cycle #4608
# Cycle #4640
# Cycle #4672
# Cycle #4704
# Cycle #4736
# Cycle #4768
# Cycle #4800
# Cycle #4832
# Cycle #4864
# Cycle #4896
# Cycle #4928
# Cycle #4960
# Cycle #4992
# Cycle #5024
# Cycle #5056
# Cycle #5088
# Cycle #5120
# Cycle #5152
# Cycle #5184
# Cycle #5216
# Cycle #5248
# Cycle #5280
# Cycle #5312
# Cycle #5344
# Cycle #5376
# Cycle #5408
# Cycle #5440
# Cycle #5472
# Cycle #5504
# Cycle #5536
# Cycle #5568
# Cycle #5600
# Cycle #5632
# Cycle #5664
# Cycle #5696
# Cycle #5728
# Cycle #5760
# Cycle #5792
# Cycle #5824
# Cycle #5856
# Cycle #5888
# Cycle #5920
# Cycle #5952
# Cycle #5984
# Cycle #6016
# Cycle #6048
# Cycle #6080
# Cycle #6112
# Cycle #6144
# Cycle #6176
# Cycle #6208
# Cycle #6240
# Cycle #6272
# Cycle #6304
# Cycle #6336
# Cycle #6368
# Cycle #6400
# Cycle #6432
# Cycle #6464
# Cycle #6496
# Cycle #6528
# Cycle #6560
# Cycle #6592
# Cycle #6624
# Cycle #6656
# Cycle #6688
# Cycle #6720
# Cycle #6752
# Cycle #6784
# Cycle #6816
# Cycle #6848
# Cycle #6880
# Cycle #6912
# Cycle #6944
# Cycle #6976
# Cycle #7008
# Cycle #7040
# Cycle #7072
# Cycle #7104
# Cycle #7136
# Cycle #7168
# Cycle #7200
# Cycle #7232
# Cycle #7264
# Cycle #7296
# Cycle #7328
# Cycle #7360
# Cycle #7392
# Cycle #7424
# Cycle #7456
# Cycle #7488
# Cycle #7520
# Cycle #7552
# Cycle #7584
# Cycle #7616
# Cycle #7648
# Cycle #7680
# Cycle #7712
# Cycle #7744
# Cycle #7776
# Cycle #7808
# Cycle #7840
# Cycle #7872
# Cycle #7904
# Cycle #7936
# Cycle #7968
# Cycle #8000
# Cycle #8032
# Cycle #8064
# Cycle #8096
# Cycle #8128
# Cycle #8160
# Cycle #8192
# Cycle #8224
# Cycle #8256
# Cycle #8288
# Cycle #8320
# Cycle #8352
# Cycle #8384
# Cycle #8416
# Cycle #8448
# Cycle #8480
# Cycle #8512
# Cycle #8544
# Cycle #8576
# Cycle #8608
# Cycle #8640
# Cycle #8672
# Cycle #8704
# Cycle #8736
# Cycle #8768
# Cycle #8800
# Cycle #8832
# Cycle #8864
# Cycle #8896
# Cycle #8928
# Cycle #8960
# Cycle #8992
# Cycle #9024
# Cycle #9056
# Cycle #9088
# Cycle #9120
# Cycle #9152
# Cycle #9184
# Cycle #9216
# Cycle #9248
# Cycle #9280
# Cycle #9312
# Cycle #9344
# Cycle #9376
# Cycle #9408
# Cycle #9440
# Cycle #9472
# Cycle #9504
# Cycle #9536
# Cycle #9568
# Cycle #9600
# Cycle #9632
# Cycle #9664
# Cycle #9696
# Cycle #9728
# Cycle #9760
# Cycle #9792
# Cycle #9824
# Cycle #9856
# Cycle #9888
# Cycle #9920
# Cycle #9952
restart -f
run 10 ms
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
# Cycle #992
# Cycle #1024
# Cycle #1056
# Cycle #1088
# Cycle #1120
# Cycle #1152
# Cycle #1184
# Cycle #1216
# Cycle #1248
# Cycle #1280
# Cycle #1312
# Cycle #1344
# Cycle #1376
# Cycle #1408
# Cycle #1440
# Cycle #1472
# Cycle #1504
# Cycle #1536
# Cycle #1568
# Cycle #1600
# Cycle #1632
# Cycle #1664
# Cycle #1696
# Cycle #1728
# Cycle #1760
# Cycle #1792
# Cycle #1824
# Cycle #1856
# Cycle #1888
# Cycle #1920
# Cycle #1952
# Cycle #1984
# Cycle #2016
# Cycle #2048
# Cycle #2080
# Cycle #2112
# Cycle #2144
# Cycle #2176
# Cycle #2208
# Cycle #2240
# Cycle #2272
# Cycle #2304
# Cycle #2336
# Cycle #2368
# Cycle #2400
# Cycle #2432
# Cycle #2464
# Cycle #2496
# Cycle #2528
# Cycle #2560
# Cycle #2592
# Cycle #2624
# Cycle #2656
# Cycle #2688
# Cycle #2720
# Cycle #2752
# Cycle #2784
# Cycle #2816
# Cycle #2848
# Cycle #2880
# Cycle #2912
# Cycle #2944
# Cycle #2976
# Cycle #3008
# Cycle #3040
# Cycle #3072
# Cycle #3104
# Cycle #3136
# Cycle #3168
# Cycle #3200
# Cycle #3232
# Cycle #3264
# Cycle #3296
# Cycle #3328
# Cycle #3360
# Cycle #3392
# Cycle #3424
# Cycle #3456
# Cycle #3488
# Cycle #3520
# Cycle #3552
# Cycle #3584
# Cycle #3616
# Cycle #3648
# Cycle #3680
# Cycle #3712
# Cycle #3744
# Cycle #3776
# Cycle #3808
# Cycle #3840
# Cycle #3872
# Cycle #3904
# Cycle #3936
# Cycle #3968
# Cycle #4000
# Cycle #4032
# Cycle #4064
# Cycle #4096
# Cycle #4128
# Cycle #4160
# Cycle #4192
# Cycle #4224
# Cycle #4256
# Cycle #4288
# Cycle #4320
# Cycle #4352
# Cycle #4384
# Cycle #4416
# Cycle #4448
# Cycle #4480
# Cycle #4512
# Cycle #4544
# Cycle #4576
# Cycle #4608
# Cycle #4640
# Cycle #4672
# Cycle #4704
# Cycle #4736
# Cycle #4768
# Cycle #4800
# Cycle #4832
# Cycle #4864
# Cycle #4896
# Cycle #4928
# Cycle #4960
# Cycle #4992
# Cycle #5024
# Cycle #5056
# Cycle #5088
# Cycle #5120
# Cycle #5152
# Cycle #5184
# Cycle #5216
# Cycle #5248
# Cycle #5280
# Cycle #5312
# Cycle #5344
# Cycle #5376
# Cycle #5408
# Cycle #5440
# Cycle #5472
# Cycle #5504
# Cycle #5536
# Cycle #5568
# Cycle #5600
# Cycle #5632
# Cycle #5664
# Cycle #5696
# Cycle #5728
# Cycle #5760
# Cycle #5792
# Cycle #5824
# Cycle #5856
# Cycle #5888
# Cycle #5920
# Cycle #5952
# Cycle #5984
# Cycle #6016
# Cycle #6048
# Cycle #6080
# Cycle #6112
# Cycle #6144
# Cycle #6176
# Cycle #6208
# Cycle #6240
# Cycle #6272
# Cycle #6304
# Cycle #6336
# Cycle #6368
# Cycle #6400
# Cycle #6432
# Cycle #6464
# Cycle #6496
# Cycle #6528
# Cycle #6560
# Cycle #6592
# Cycle #6624
# Cycle #6656
# Cycle #6688
# Cycle #6720
# Cycle #6752
# Cycle #6784
# Cycle #6816
# Cycle #6848
# Cycle #6880
# Cycle #6912
# Cycle #6944
# Cycle #6976
# Cycle #7008
# Cycle #7040
# Cycle #7072
# Cycle #7104
# Cycle #7136
# Cycle #7168
# Cycle #7200
# Cycle #7232
# Cycle #7264
# Cycle #7296
# Cycle #7328
# Cycle #7360
# Cycle #7392
# Cycle #7424
# Cycle #7456
# Cycle #7488
# Cycle #7520
# Cycle #7552
# Cycle #7584
# Cycle #7616
# Cycle #7648
# Cycle #7680
# Cycle #7712
# Cycle #7744
# Cycle #7776
# Cycle #7808
# Cycle #7840
# Cycle #7872
# Cycle #7904
# Cycle #7936
# Cycle #7968
# Cycle #8000
# Cycle #8032
# Cycle #8064
# Cycle #8096
# Cycle #8128
# Cycle #8160
# Cycle #8192
# Cycle #8224
# Cycle #8256
# Cycle #8288
# Cycle #8320
# Cycle #8352
# Cycle #8384
# Cycle #8416
# Cycle #8448
# Cycle #8480
# Cycle #8512
# Cycle #8544
# Cycle #8576
# Cycle #8608
# Cycle #8640
# Cycle #8672
# Cycle #8704
# Cycle #8736
# Cycle #8768
# Cycle #8800
# Cycle #8832
# Cycle #8864
# Cycle #8896
# Cycle #8928
# Cycle #8960
# Cycle #8992
# Cycle #9024
# Cycle #9056
# Cycle #9088
# Cycle #9120
# Cycle #9152
# Cycle #9184
# Cycle #9216
# Cycle #9248
# Cycle #9280
# Cycle #9312
# Cycle #9344
# Cycle #9376
# Cycle #9408
# Cycle #9440
# Cycle #9472
# Cycle #9504
# Cycle #9536
# Cycle #9568
# Cycle #9600
# Cycle #9632
# Cycle #9664
# Cycle #9696
# Cycle #9728
# Cycle #9760
# Cycle #9792
# Cycle #9824
# Cycle #9856
# Cycle #9888
# Cycle #9920
# Cycle #9952
# Cycle #9984
# Cycle #10016
# Cycle #10048
# Cycle #10080
# Cycle #10112
# Cycle #10144
# Cycle #10176
# Cycle #10208
# Cycle #10240
# Cycle #10272
# Cycle #10304
# Cycle #10336
# Cycle #10368
# Cycle #10400
# Cycle #10432
# Cycle #10464
# Cycle #10496
# Cycle #10528
# Cycle #10560
# Cycle #10592
# Cycle #10624
# Cycle #10656
# Cycle #10688
# Cycle #10720
# Cycle #10752
# Cycle #10784
# Cycle #10816
# Cycle #10848
# Cycle #10880
# Cycle #10912
# Cycle #10944
# Cycle #10976
# Cycle #11008
# Cycle #11040
# Cycle #11072
# Cycle #11104
# Cycle #11136
# Cycle #11168
# Cycle #11200
# Cycle #11232
# Cycle #11264
# Cycle #11296
# Cycle #11328
# Cycle #11360
# Cycle #11392
# Cycle #11424
# Cycle #11456
# Cycle #11488
# Cycle #11520
# Cycle #11552
# Cycle #11584
# Cycle #11616
# Cycle #11648
# Cycle #11680
# Cycle #11712
# Cycle #11744
# Cycle #11776
# Cycle #11808
# Cycle #11840
# Cycle #11872
# Cycle #11904
# Cycle #11936
# Cycle #11968
# Cycle #12000
# Cycle #12032
# Cycle #12064
# Cycle #12096
# Cycle #12128
# Cycle #12160
# Cycle #12192
# Cycle #12224
# Cycle #12256
# Cycle #12288
# Cycle #12320
# Cycle #12352
# Cycle #12384
# Cycle #12416
# Cycle #12448
# Cycle #12480
# Cycle #12512
# Cycle #12544
# Cycle #12576
# Cycle #12608
# Cycle #12640
# Cycle #12672
# Cycle #12704
# Cycle #12736
# Cycle #12768
# Cycle #12800
# Cycle #12832
# Cycle #12864
# Cycle #12896
# Cycle #12928
# Cycle #12960
# Cycle #12992
# Cycle #13024
# Cycle #13056
# Cycle #13088
# Cycle #13120
# Cycle #13152
# Cycle #13184
# Cycle #13216
# Cycle #13248
# Cycle #13280
# Cycle #13312
# Cycle #13344
# Cycle #13376
# Cycle #13408
# Cycle #13440
# Cycle #13472
# Cycle #13504
# Cycle #13536
# Cycle #13568
# Cycle #13600
# Cycle #13632
# Cycle #13664
# Cycle #13696
# Cycle #13728
# Cycle #13760
# Cycle #13792
# Cycle #13824
# Cycle #13856
# Cycle #13888
# Cycle #13920
# Cycle #13952
# Cycle #13984
# Cycle #14016
# Cycle #14048
# Cycle #14080
# Cycle #14112
# Cycle #14144
# Cycle #14176
# Cycle #14208
# Cycle #14240
# Cycle #14272
# Cycle #14304
# Cycle #14336
# Cycle #14368
# Cycle #14400
# Cycle #14432
# Cycle #14464
# Cycle #14496
# Cycle #14528
# Cycle #14560
# Cycle #14592
# Cycle #14624
# Cycle #14656
# Cycle #14688
# Cycle #14720
# Cycle #14752
# Cycle #14784
# Cycle #14816
# Cycle #14848
# Cycle #14880
# Cycle #14912
# Cycle #14944
# Cycle #14976
# Cycle #15008
# Cycle #15040
# Cycle #15072
# Cycle #15104
# Cycle #15136
# Cycle #15168
# Cycle #15200
# Cycle #15232
# Cycle #15264
# Cycle #15296
# Cycle #15328
# Cycle #15360
# Cycle #15392
# Cycle #15424
# Cycle #15456
# Cycle #15488
# Cycle #15520
# Cycle #15552
# Cycle #15584
# Cycle #15616
# Cycle #15648
# Cycle #15680
# Cycle #15712
# Cycle #15744
# Cycle #15776
# Cycle #15808
# Cycle #15840
# Cycle #15872
# Cycle #15904
# Cycle #15936
# Cycle #15968
# Cycle #16000
# Cycle #16032
# Cycle #16064
# Cycle #16096
# Cycle #16128
# Cycle #16160
# Cycle #16192
# Cycle #16224
# Cycle #16256
# Cycle #16288
# Cycle #16320
# Cycle #16352
# Cycle #16384
# Cycle #16416
# Cycle #16448
# Cycle #16480
# Cycle #16512
# Cycle #16544
# Cycle #16576
# Cycle #16608
# Cycle #16640
# Cycle #16672
# Cycle #16704
# Cycle #16736
# Cycle #16768
# Cycle #16800
# Cycle #16832
# Cycle #16864
# Cycle #16896
# Cycle #16928
# Cycle #16960
# Cycle #16992
# Cycle #17024
# Cycle #17056
# Cycle #17088
# Cycle #17120
# Cycle #17152
# Cycle #17184
# Cycle #17216
# Cycle #17248
# Cycle #17280
# Cycle #17312
# Cycle #17344
# Cycle #17376
# Cycle #17408
# Cycle #17440
# Cycle #17472
# Cycle #17504
# Cycle #17536
# Cycle #17568
# Cycle #17600
# Cycle #17632
# Cycle #17664
# Cycle #17696
# Cycle #17728
# Cycle #17760
# Cycle #17792
# Cycle #17824
# Cycle #17856
# Cycle #17888
# Cycle #17920
# Cycle #17952
# Cycle #17984
# Cycle #18016
# Cycle #18048
# Cycle #18080
# Cycle #18112
# Cycle #18144
# Cycle #18176
# Cycle #18208
# Cycle #18240
# Cycle #18272
# Cycle #18304
# Cycle #18336
# Cycle #18368
# Cycle #18400
# Cycle #18432
# Cycle #18464
# Cycle #18496
# Cycle #18528
# Cycle #18560
# Cycle #18592
# Cycle #18624
# Cycle #18656
# Cycle #18688
# Cycle #18720
# Cycle #18752
# Cycle #18784
# Cycle #18816
# Cycle #18848
# Cycle #18880
# Cycle #18912
# Cycle #18944
# Cycle #18976
# Cycle #19008
# Cycle #19040
# Cycle #19072
# Cycle #19104
# Cycle #19136
# Cycle #19168
# Cycle #19200
# Cycle #19232
# Cycle #19264
# Cycle #19296
# Cycle #19328
# Cycle #19360
# Cycle #19392
# Cycle #19424
# Cycle #19456
# Cycle #19488
# Cycle #19520
# Cycle #19552
# Cycle #19584
# Cycle #19616
# Cycle #19648
# Cycle #19680
# Cycle #19712
# Cycle #19744
# Cycle #19776
# Cycle #19808
# Cycle #19840
# Cycle #19872
# Cycle #19904
# Cycle #19936
# Cycle #19968
# Cycle #20000
# Cycle #20032
# Cycle #20064
# Cycle #20096
# Cycle #20128
# Cycle #20160
# Cycle #20192
# Cycle #20224
# Cycle #20256
# Cycle #20288
# Cycle #20320
# Cycle #20352
# Cycle #20384
# Cycle #20416
# Cycle #20448
# Cycle #20480
# Cycle #20512
# Cycle #20544
# Cycle #20576
# Cycle #20608
# Cycle #20640
# Cycle #20672
# Cycle #20704
# Cycle #20736
# Cycle #20768
# Cycle #20800
# Cycle #20832
# Cycle #20864
# Cycle #20896
# Cycle #20928
# Cycle #20960
# Cycle #20992
# Cycle #21024
# Cycle #21056
# Cycle #21088
# Cycle #21120
# Cycle #21152
# Cycle #21184
# Cycle #21216
# Cycle #21248
# Cycle #21280
# Cycle #21312
# Cycle #21344
# Cycle #21376
# Cycle #21408
# Cycle #21440
# Cycle #21472
# Cycle #21504
# Cycle #21536
# Cycle #21568
# Cycle #21600
# Cycle #21632
# Cycle #21664
# Cycle #21696
# Cycle #21728
# Cycle #21760
# Cycle #21792
# Cycle #21824
# Cycle #21856
# Cycle #21888
# Cycle #21920
# Cycle #21952
# Cycle #21984
# Cycle #22016
# Cycle #22048
# Cycle #22080
# Cycle #22112
# Cycle #22144
# Cycle #22176
# Cycle #22208
# Cycle #22240
# Cycle #22272
# Cycle #22304
# Cycle #22336
# Cycle #22368
# Cycle #22400
# Cycle #22432
# Cycle #22464
# Cycle #22496
# Cycle #22528
# Cycle #22560
# Cycle #22592
# Cycle #22624
# Cycle #22656
# Cycle #22688
# Cycle #22720
# Cycle #22752
# Cycle #22784
# Cycle #22816
# Cycle #22848
# Cycle #22880
# Cycle #22912
# Cycle #22944
# Cycle #22976
# Cycle #23008
# Cycle #23040
# Cycle #23072
# Cycle #23104
# Cycle #23136
# Cycle #23168
# Cycle #23200
# Cycle #23232
# Cycle #23264
# Cycle #23296
# Cycle #23328
# Cycle #23360
# Cycle #23392
# Cycle #23424
# Cycle #23456
# Cycle #23488
# Cycle #23520
# Cycle #23552
# Cycle #23584
# Cycle #23616
# Cycle #23648
# Cycle #23680
# Cycle #23712
# Cycle #23744
# Cycle #23776
# Cycle #23808
# Cycle #23840
# Cycle #23872
# Cycle #23904
# Cycle #23936
# Cycle #23968
# Cycle #24000
# Cycle #24032
# Cycle #24064
# Cycle #24096
# Cycle #24128
# Cycle #24160
# Cycle #24192
# Cycle #24224
# Cycle #24256
# Cycle #24288
# Cycle #24320
# Cycle #24352
# Cycle #24384
# Cycle #24416
# Cycle #24448
# Cycle #24480
# Cycle #24512
# Cycle #24544
# Cycle #24576
# Cycle #24608
# Cycle #24640
# Cycle #24672
# Cycle #24704
# Cycle #24736
# Cycle #24768
# Cycle #24800
# Cycle #24832
# Cycle #24864
# Cycle #24896
# Cycle #24928
# Cycle #24960
# Cycle #24992
# Cycle #25024
# Cycle #25056
# Cycle #25088
# Cycle #25120
# Cycle #25152
# Cycle #25184
# Cycle #25216
# Cycle #25248
# Cycle #25280
# Cycle #25312
# Cycle #25344
# Cycle #25376
# Cycle #25408
# Cycle #25440
# Cycle #25472
# Cycle #25504
# Cycle #25536
# Cycle #25568
# Cycle #25600
# Cycle #25632
# Cycle #25664
# Cycle #25696
# Cycle #25728
# Cycle #25760
# Cycle #25792
# Cycle #25824
# Cycle #25856
# Cycle #25888
# Cycle #25920
# Cycle #25952
# Cycle #25984
# Cycle #26016
# Cycle #26048
# Cycle #26080
# Cycle #26112
# Cycle #26144
# Cycle #26176
# Cycle #26208
# Cycle #26240
# Cycle #26272
# Cycle #26304
# Cycle #26336
# Cycle #26368
# Cycle #26400
# Cycle #26432
# Cycle #26464
# Cycle #26496
# Cycle #26528
# Cycle #26560
# Cycle #26592
# Cycle #26624
# Cycle #26656
# Cycle #26688
# Cycle #26720
# Cycle #26752
# Cycle #26784
# Cycle #26816
# Cycle #26848
# Cycle #26880
# Cycle #26912
# Cycle #26944
# Cycle #26976
# Cycle #27008
# Cycle #27040
# Cycle #27072
# Cycle #27104
# Cycle #27136
# Cycle #27168
# Cycle #27200
# Cycle #27232
# Cycle #27264
# Cycle #27296
# Cycle #27328
# Cycle #27360
# Cycle #27392
# Cycle #27424
# Cycle #27456
# Cycle #27488
# Cycle #27520
# Cycle #27552
# Cycle #27584
# Cycle #27616
# Cycle #27648
# Cycle #27680
# Cycle #27712
# Cycle #27744
# Cycle #27776
# Cycle #27808
# Cycle #27840
# Cycle #27872
# Cycle #27904
# Cycle #27936
# Cycle #27968
# Cycle #28000
# Cycle #28032
# Cycle #28064
# Cycle #28096
# Cycle #28128
# Cycle #28160
# Cycle #28192
# Cycle #28224
# Cycle #28256
# Cycle #28288
# Cycle #28320
# Cycle #28352
# Cycle #28384
# Cycle #28416
# Cycle #28448
# Cycle #28480
# Cycle #28512
# Cycle #28544
# Cycle #28576
# Cycle #28608
# Cycle #28640
# Cycle #28672
# Cycle #28704
# Cycle #28736
# Cycle #28768
# Cycle #28800
# Cycle #28832
# Cycle #28864
# Cycle #28896
# Cycle #28928
# Cycle #28960
# Cycle #28992
# Cycle #29024
# Cycle #29056
# Cycle #29088
# Cycle #29120
# Cycle #29152
# Cycle #29184
# Cycle #29216
# Cycle #29248
# Cycle #29280
# Cycle #29312
# Cycle #29344
# Cycle #29376
# Cycle #29408
# Cycle #29440
# Cycle #29472
# Cycle #29504
# Cycle #29536
# Cycle #29568
# Cycle #29600
# Cycle #29632
# Cycle #29664
# Cycle #29696
# Cycle #29728
# Cycle #29760
# Cycle #29792
# Cycle #29824
# Cycle #29856
# Cycle #29888
# Cycle #29920
# Cycle #29952
# Cycle #29984
# Cycle #30016
# Cycle #30048
# Cycle #30080
# Cycle #30112
# Cycle #30144
# Cycle #30176
# Cycle #30208
# Cycle #30240
# Cycle #30272
# Cycle #30304
# Cycle #30336
# Cycle #30368
# Cycle #30400
# Cycle #30432
# Cycle #30464
# Cycle #30496
# Cycle #30528
# Cycle #30560
# Cycle #30592
# Cycle #30624
# Cycle #30656
# Cycle #30688
# Cycle #30720
# Cycle #30752
# Cycle #30784
# Cycle #30816
# Cycle #30848
# Cycle #30880
# Cycle #30912
# Cycle #30944
# Cycle #30976
# Cycle #31008
# Cycle #31040
# Cycle #31072
# Cycle #31104
# Cycle #31136
# Cycle #31168
# Cycle #31200
# Cycle #31232
# Cycle #31264
# Cycle #31296
# Cycle #31328
# Cycle #31360
# Cycle #31392
# Cycle #31424
# Cycle #31456
# Cycle #31488
# Cycle #31520
# Cycle #31552
# Cycle #31584
# Cycle #31616
# Cycle #31648
# Cycle #31680
# Cycle #31712
# Cycle #31744
# Cycle #31776
# Cycle #31808
# Cycle #31840
# Cycle #31872
# Cycle #31904
# Cycle #31936
# Cycle #31968
# Cycle #32000
# Cycle #32032
# Cycle #32064
# Cycle #32096
# Cycle #32128
# Cycle #32160
# Cycle #32192
# Cycle #32224
# Cycle #32256
# Cycle #32288
# Cycle #32320
# Cycle #32352
# Cycle #32384
# Cycle #32416
# Cycle #32448
# Cycle #32480
# Cycle #32512
# Cycle #32544
# Cycle #32576
# Cycle #32608
# Cycle #32640
# Cycle #32672
# Cycle #32704
# Cycle #32736
# Cycle #32768
# Cycle #32800
# Cycle #32832
# Cycle #32864
# Cycle #32896
# Cycle #32928
# Cycle #32960
# Cycle #32992
# Cycle #33024
# Cycle #33056
# Cycle #33088
# Cycle #33120
# Cycle #33152
# Cycle #33184
# Cycle #33216
# Cycle #33248
# Cycle #33280
# Cycle #33312
# Cycle #33344
# Cycle #33376
# Cycle #33408
# Cycle #33440
# Cycle #33472
# Cycle #33504
# Cycle #33536
# Cycle #33568
# Cycle #33600
# Cycle #33632
# Cycle #33664
# Cycle #33696
# Cycle #33728
# Cycle #33760
# Cycle #33792
# Cycle #33824
# Cycle #33856
# Cycle #33888
# Cycle #33920
# Cycle #33952
# Cycle #33984
# Cycle #34016
# Cycle #34048
# Cycle #34080
# Cycle #34112
# Cycle #34144
# Cycle #34176
# Cycle #34208
# Cycle #34240
# Cycle #34272
# Cycle #34304
# Cycle #34336
# Cycle #34368
# Cycle #34400
# Cycle #34432
# Cycle #34464
# Cycle #34496
# Cycle #34528
# Cycle #34560
# Cycle #34592
# Cycle #34624
# Cycle #34656
# Cycle #34688
# Cycle #34720
# Cycle #34752
# Cycle #34784
# Cycle #34816
# Cycle #34848
# Cycle #34880
# Cycle #34912
# Cycle #34944
# Cycle #34976
# Cycle #35008
# Cycle #35040
# Cycle #35072
# Cycle #35104
# Cycle #35136
# Cycle #35168
# Cycle #35200
# Cycle #35232
# Cycle #35264
# Cycle #35296
# Cycle #35328
# Cycle #35360
# Cycle #35392
# Cycle #35424
# Cycle #35456
# Cycle #35488
# Cycle #35520
# Cycle #35552
# Cycle #35584
# Cycle #35616
# Cycle #35648
# Cycle #35680
# Cycle #35712
# Cycle #35744
# Cycle #35776
# Cycle #35808
# Cycle #35840
# Cycle #35872
# Cycle #35904
# Cycle #35936
# Cycle #35968
# Cycle #36000
# Cycle #36032
# Cycle #36064
# Cycle #36096
# Cycle #36128
# Cycle #36160
# Cycle #36192
# Cycle #36224
# Cycle #36256
# Cycle #36288
# Cycle #36320
# Cycle #36352
# Cycle #36384
# Cycle #36416
# Cycle #36448
# Cycle #36480
# Cycle #36512
# Cycle #36544
# Cycle #36576
# Cycle #36608
# Cycle #36640
# Cycle #36672
# Cycle #36704
# Cycle #36736
# Cycle #36768
# Cycle #36800
# Cycle #36832
# Cycle #36864
# Cycle #36896
# Cycle #36928
# Cycle #36960
# Cycle #36992
# Cycle #37024
# Cycle #37056
# Cycle #37088
# Cycle #37120
# Cycle #37152
# Cycle #37184
# Cycle #37216
# Cycle #37248
# Cycle #37280
# Cycle #37312
# Cycle #37344
# Cycle #37376
# Cycle #37408
# Cycle #37440
# Cycle #37472
# Cycle #37504
# Cycle #37536
# Cycle #37568
# Cycle #37600
# Cycle #37632
# Cycle #37664
# Cycle #37696
# Cycle #37728
# Cycle #37760
# Cycle #37792
# Cycle #37824
# Cycle #37856
# Cycle #37888
# Cycle #37920
# Cycle #37952
# Cycle #37984
# Cycle #38016
# Cycle #38048
# Cycle #38080
# Cycle #38112
# Cycle #38144
# Cycle #38176
# Cycle #38208
# Cycle #38240
# Cycle #38272
# Cycle #38304
# Cycle #38336
# Cycle #38368
# Cycle #38400
# Cycle #38432
# Cycle #38464
# Cycle #38496
# Cycle #38528
# Cycle #38560
# Cycle #38592
# Cycle #38624
# Cycle #38656
# Cycle #38688
# Cycle #38720
# Cycle #38752
# Cycle #38784
# Cycle #38816
# Cycle #38848
# Cycle #38880
# Cycle #38912
# Cycle #38944
# Cycle #38976
# Cycle #39008
# Cycle #39040
# Cycle #39072
# Cycle #39104
# Cycle #39136
# Cycle #39168
# Cycle #39200
# Cycle #39232
# Cycle #39264
# Cycle #39296
# Cycle #39328
# Cycle #39360
# Cycle #39392
# Cycle #39424
# Cycle #39456
# Cycle #39488
# Cycle #39520
# Cycle #39552
# Cycle #39584
# Cycle #39616
# Cycle #39648
# Cycle #39680
# Cycle #39712
# Cycle #39744
# Cycle #39776
# Cycle #39808
# Cycle #39840
# Cycle #39872
# Cycle #39904
# Cycle #39936
# Cycle #39968
# Cycle #40000
# Cycle #40032
# Cycle #40064
# Cycle #40096
# Cycle #40128
# Cycle #40160
# Cycle #40192
# Cycle #40224
# Cycle #40256
# Cycle #40288
# Cycle #40320
# Cycle #40352
# Cycle #40384
# Cycle #40416
# Cycle #40448
# Cycle #40480
# Cycle #40512
# Cycle #40544
# Cycle #40576
# Cycle #40608
# Cycle #40640
# Cycle #40672
# Cycle #40704
# Cycle #40736
# Cycle #40768
# Cycle #40800
# Cycle #40832
# Cycle #40864
# Cycle #40896
# Cycle #40928
# Cycle #40960
# Cycle #40992
# Cycle #41024
# Cycle #41056
# Cycle #41088
# Cycle #41120
# Cycle #41152
# Cycle #41184
# Cycle #41216
# Cycle #41248
# Cycle #41280
# Cycle #41312
# Cycle #41344
# Cycle #41376
# Cycle #41408
# Cycle #41440
# Cycle #41472
# Cycle #41504
# Cycle #41536
# Cycle #41568
# Cycle #41600
# Cycle #41632
# Cycle #41664
# Cycle #41696
# Cycle #41728
# Cycle #41760
# Cycle #41792
# Cycle #41824
# Cycle #41856
# Cycle #41888
# Cycle #41920
# Cycle #41952
# Cycle #41984
# Cycle #42016
# Cycle #42048
# Cycle #42080
# Cycle #42112
# Cycle #42144
# Cycle #42176
# Cycle #42208
# Cycle #42240
# Cycle #42272
# Cycle #42304
# Cycle #42336
# Cycle #42368
# Cycle #42400
# Cycle #42432
# Cycle #42464
# Cycle #42496
# Cycle #42528
# Cycle #42560
# Cycle #42592
# Cycle #42624
# Cycle #42656
# Cycle #42688
# Cycle #42720
# Cycle #42752
# Cycle #42784
# Cycle #42816
# Cycle #42848
# Cycle #42880
# Cycle #42912
# Cycle #42944
# Cycle #42976
# Cycle #43008
# Cycle #43040
# Cycle #43072
# Cycle #43104
# Cycle #43136
# Cycle #43168
# Cycle #43200
# Cycle #43232
# Cycle #43264
# Cycle #43296
# Cycle #43328
# Cycle #43360
# Cycle #43392
# Cycle #43424
# Cycle #43456
# Cycle #43488
# Cycle #43520
# Cycle #43552
# Cycle #43584
# Cycle #43616
# Cycle #43648
# Cycle #43680
# Cycle #43712
# Cycle #43744
# Cycle #43776
# Cycle #43808
# Cycle #43840
# Cycle #43872
# Cycle #43904
# Cycle #43936
# Cycle #43968
# Cycle #44000
# Cycle #44032
# Cycle #44064
# Cycle #44096
# Cycle #44128
# Cycle #44160
# Cycle #44192
# Cycle #44224
# Cycle #44256
# Cycle #44288
# Cycle #44320
# Cycle #44352
# Cycle #44384
# Cycle #44416
# Cycle #44448
# Cycle #44480
# Cycle #44512
# Cycle #44544
# Cycle #44576
# Cycle #44608
# Cycle #44640
# Cycle #44672
# Cycle #44704
# Cycle #44736
# Cycle #44768
# Cycle #44800
# Cycle #44832
# Cycle #44864
# Cycle #44896
# Cycle #44928
# Cycle #44960
# Cycle #44992
# Cycle #45024
# Cycle #45056
# Cycle #45088
# Cycle #45120
# Cycle #45152
# Cycle #45184
# Cycle #45216
# Cycle #45248
# Cycle #45280
# Cycle #45312
# Cycle #45344
# Cycle #45376
# Cycle #45408
# Cycle #45440
# Cycle #45472
# Cycle #45504
# Cycle #45536
# Cycle #45568
# Cycle #45600
# Cycle #45632
# Cycle #45664
# Cycle #45696
# Cycle #45728
# Cycle #45760
# Cycle #45792
# Cycle #45824
# Cycle #45856
# Cycle #45888
# Cycle #45920
# Cycle #45952
# Cycle #45984
# Cycle #46016
# Cycle #46048
# Cycle #46080
# Cycle #46112
# Cycle #46144
# Cycle #46176
# Cycle #46208
# Cycle #46240
# Cycle #46272
# Cycle #46304
# Cycle #46336
# Cycle #46368
# Cycle #46400
# Cycle #46432
# Cycle #46464
# Cycle #46496
# Cycle #46528
# Cycle #46560
# Cycle #46592
# Cycle #46624
# Cycle #46656
# Cycle #46688
# Cycle #46720
# Cycle #46752
# Cycle #46784
# Cycle #46816
# Cycle #46848
# Cycle #46880
# Cycle #46912
# Cycle #46944
# Cycle #46976
# Cycle #47008
# Cycle #47040
# Cycle #47072
# Cycle #47104
# Cycle #47136
# Cycle #47168
# Cycle #47200
# Cycle #47232
# Cycle #47264
# Cycle #47296
# Cycle #47328
# Cycle #47360
# Cycle #47392
# Cycle #47424
# Cycle #47456
# Cycle #47488
# Cycle #47520
# Cycle #47552
# Cycle #47584
# Cycle #47616
# Cycle #47648
# Cycle #47680
# Cycle #47712
# Cycle #47744
# Cycle #47776
# Cycle #47808
# Cycle #47840
# Cycle #47872
# Cycle #47904
# Cycle #47936
# Cycle #47968
# Cycle #48000
# Cycle #48032
# Cycle #48064
# Cycle #48096
# Cycle #48128
# Cycle #48160
# Cycle #48192
# Cycle #48224
# Cycle #48256
# Cycle #48288
# Cycle #48320
# Cycle #48352
# Cycle #48384
# Cycle #48416
# Cycle #48448
# Cycle #48480
# Cycle #48512
# Cycle #48544
# Cycle #48576
# Cycle #48608
# Cycle #48640
# Cycle #48672
# Cycle #48704
# Cycle #48736
# Cycle #48768
# Cycle #48800
# Cycle #48832
# Cycle #48864
# Cycle #48896
# Cycle #48928
# Cycle #48960
# Cycle #48992
# Cycle #49024
# Cycle #49056
# Cycle #49088
# Cycle #49120
# Cycle #49152
# Cycle #49184
# Cycle #49216
# Cycle #49248
# Cycle #49280
# Cycle #49312
# Cycle #49344
# Cycle #49376
# Cycle #49408
# Cycle #49440
# Cycle #49472
# Cycle #49504
# Cycle #49536
# Cycle #49568
# Cycle #49600
# Cycle #49632
# Cycle #49664
# Cycle #49696
# Cycle #49728
# Cycle #49760
# Cycle #49792
# Cycle #49824
# Cycle #49856
# Cycle #49888
# Cycle #49920
# Cycle #49952
# Cycle #49984
# Cycle #50016
# Cycle #50048
# Cycle #50080
# Cycle #50112
# Cycle #50144
# Cycle #50176
# Cycle #50208
# Cycle #50240
# Cycle #50272
# Cycle #50304
# Cycle #50336
# Cycle #50368
# Cycle #50400
# Cycle #50432
# Cycle #50464
# Cycle #50496
# Cycle #50528
# Cycle #50560
# Cycle #50592
# Cycle #50624
# Cycle #50656
# Cycle #50688
# Cycle #50720
# Cycle #50752
# Cycle #50784
# Cycle #50816
# Cycle #50848
# Cycle #50880
# Cycle #50912
# Cycle #50944
# Cycle #50976
# Cycle #51008
# Cycle #51040
# Cycle #51072
# Cycle #51104
# Cycle #51136
# Cycle #51168
# Cycle #51200
# Cycle #51232
# Cycle #51264
# Cycle #51296
# Cycle #51328
# Cycle #51360
# Cycle #51392
# Cycle #51424
# Cycle #51456
# Cycle #51488
# Cycle #51520
# Cycle #51552
# Cycle #51584
# Cycle #51616
# Cycle #51648
# Cycle #51680
# Cycle #51712
# Cycle #51744
# Cycle #51776
# Cycle #51808
# Cycle #51840
# Cycle #51872
# Cycle #51904
# Cycle #51936
# Cycle #51968
# Cycle #52000
# Cycle #52032
# Cycle #52064
# Cycle #52096
# Cycle #52128
# Cycle #52160
# Cycle #52192
# Cycle #52224
# Cycle #52256
# Cycle #52288
# Cycle #52320
# Cycle #52352
# Cycle #52384
# Cycle #52416
# Cycle #52448
# Cycle #52480
# Cycle #52512
# Cycle #52544
# Cycle #52576
# Cycle #52608
# Cycle #52640
# Cycle #52672
# Cycle #52704
# Cycle #52736
# Cycle #52768
# Cycle #52800
# Cycle #52832
# Cycle #52864
# Cycle #52896
# Cycle #52928
# Cycle #52960
# Cycle #52992
# Cycle #53024
# Cycle #53056
# Cycle #53088
# Cycle #53120
# Cycle #53152
# Cycle #53184
# Cycle #53216
# Cycle #53248
# Cycle #53280
# Cycle #53312
# Cycle #53344
# Cycle #53376
# Cycle #53408
# Cycle #53440
# Cycle #53472
# Cycle #53504
# Cycle #53536
# Cycle #53568
# Cycle #53600
# Cycle #53632
# Cycle #53664
# Cycle #53696
# Cycle #53728
# Cycle #53760
# Cycle #53792
# Cycle #53824
# Cycle #53856
# Cycle #53888
# Cycle #53920
# Cycle #53952
# Cycle #53984
# Cycle #54016
# Cycle #54048
# Cycle #54080
# Cycle #54112
# Cycle #54144
# Cycle #54176
# Cycle #54208
# Cycle #54240
# Cycle #54272
# Cycle #54304
# Cycle #54336
# Cycle #54368
# Cycle #54400
# Cycle #54432
# Cycle #54464
# Cycle #54496
# Cycle #54528
# Cycle #54560
# Cycle #54592
# Cycle #54624
# Cycle #54656
# Cycle #54688
# Cycle #54720
# Cycle #54752
# Cycle #54784
# Cycle #54816
# Cycle #54848
# Cycle #54880
# Cycle #54912
# Cycle #54944
# Cycle #54976
# Cycle #55008
# Cycle #55040
# Cycle #55072
# Cycle #55104
# Cycle #55136
# Cycle #55168
# Cycle #55200
# Cycle #55232
# Cycle #55264
# Cycle #55296
# Cycle #55328
# Cycle #55360
# Cycle #55392
# Cycle #55424
# Cycle #55456
# Cycle #55488
# Cycle #55520
# Cycle #55552
# Cycle #55584
# Cycle #55616
# Cycle #55648
# Cycle #55680
# Cycle #55712
# Cycle #55744
# Cycle #55776
# Cycle #55808
# Cycle #55840
# Cycle #55872
# Cycle #55904
# Cycle #55936
# Cycle #55968
# Cycle #56000
# Cycle #56032
# Cycle #56064
# Cycle #56096
# Cycle #56128
# Cycle #56160
# Cycle #56192
# Cycle #56224
# Cycle #56256
# Cycle #56288
# Cycle #56320
# Cycle #56352
# Cycle #56384
# Cycle #56416
# Cycle #56448
# Cycle #56480
# Cycle #56512
# Cycle #56544
# Cycle #56576
# Cycle #56608
# Cycle #56640
# Cycle #56672
# Cycle #56704
# Cycle #56736
# Cycle #56768
# Cycle #56800
# Cycle #56832
# Cycle #56864
# Cycle #56896
# Cycle #56928
# Cycle #56960
# Cycle #56992
# Cycle #57024
# Cycle #57056
# Cycle #57088
# Cycle #57120
# Cycle #57152
# Cycle #57184
# Cycle #57216
# Cycle #57248
# Cycle #57280
# Cycle #57312
# Cycle #57344
# Cycle #57376
# Cycle #57408
# Cycle #57440
# Cycle #57472
# Cycle #57504
# Cycle #57536
# Cycle #57568
# Cycle #57600
# Cycle #57632
# Cycle #57664
# Cycle #57696
# Cycle #57728
# Cycle #57760
# Cycle #57792
# Cycle #57824
# Cycle #57856
# Cycle #57888
# Cycle #57920
# Cycle #57952
# Cycle #57984
# Cycle #58016
# Cycle #58048
# Cycle #58080
# Cycle #58112
# Cycle #58144
# Cycle #58176
# Cycle #58208
# Cycle #58240
# Cycle #58272
# Cycle #58304
# Cycle #58336
# Cycle #58368
# Cycle #58400
# Cycle #58432
# Cycle #58464
# Cycle #58496
# Cycle #58528
# Cycle #58560
# Cycle #58592
# Cycle #58624
# Cycle #58656
# Cycle #58688
# Cycle #58720
# Cycle #58752
# Cycle #58784
# Cycle #58816
# Cycle #58848
# Cycle #58880
# Cycle #58912
# Cycle #58944
# Cycle #58976
# Cycle #59008
# Cycle #59040
# Cycle #59072
# Cycle #59104
# Cycle #59136
# Cycle #59168
# Cycle #59200
# Cycle #59232
# Cycle #59264
# Cycle #59296
# Cycle #59328
# Cycle #59360
# Cycle #59392
# Cycle #59424
# Cycle #59456
# Cycle #59488
# Cycle #59520
# Cycle #59552
# Cycle #59584
# Cycle #59616
# Cycle #59648
# Cycle #59680
# Cycle #59712
# Cycle #59744
# Cycle #59776
# Cycle #59808
# Cycle #59840
# Cycle #59872
# Cycle #59904
# Cycle #59936
# Cycle #59968
# Cycle #60000
# Cycle #60032
# Cycle #60064
# Cycle #60096
# Cycle #60128
# Cycle #60160
# Cycle #60192
# Cycle #60224
# Cycle #60256
# Cycle #60288
# Cycle #60320
# Cycle #60352
# Cycle #60384
# Cycle #60416
# Cycle #60448
# Cycle #60480
# Cycle #60512
# Cycle #60544
# Cycle #60576
# Cycle #60608
# Cycle #60640
# Cycle #60672
# Cycle #60704
# Cycle #60736
# Cycle #60768
# Cycle #60800
# Cycle #60832
# Cycle #60864
# Cycle #60896
# Cycle #60928
# Cycle #60960
# Cycle #60992
# Cycle #61024
# Cycle #61056
# Cycle #61088
# Cycle #61120
# Cycle #61152
# Cycle #61184
# Cycle #61216
# Cycle #61248
# Cycle #61280
# Cycle #61312
# Cycle #61344
# Cycle #61376
# Cycle #61408
# Cycle #61440
# Cycle #61472
# Cycle #61504
# Cycle #61536
# Cycle #61568
# Cycle #61600
# Cycle #61632
# Cycle #61664
# Cycle #61696
# Cycle #61728
# Cycle #61760
# Cycle #61792
# Cycle #61824
# Cycle #61856
# Cycle #61888
# Cycle #61920
# Cycle #61952
# Cycle #61984
# Cycle #62016
# Cycle #62048
# Cycle #62080
# Cycle #62112
# Cycle #62144
# Cycle #62176
# Cycle #62208
# Cycle #62240
# Cycle #62272
# Cycle #62304
# Cycle #62336
# Cycle #62368
# Cycle #62400
# Cycle #62432
# Cycle #62464
# Cycle #62496
# Cycle #62528
# Cycle #62560
# Cycle #62592
# Cycle #62624
# Cycle #62656
# Cycle #62688
# Cycle #62720
# Cycle #62752
# Cycle #62784
# Cycle #62816
# Cycle #62848
# Cycle #62880
# Cycle #62912
# Cycle #62944
# Cycle #62976
# Cycle #63008
# Cycle #63040
# Cycle #63072
# Cycle #63104
# Cycle #63136
# Cycle #63168
# Cycle #63200
# Cycle #63232
# Cycle #63264
# Cycle #63296
# Cycle #63328
# Cycle #63360
# Cycle #63392
# Cycle #63424
# Cycle #63456
# Cycle #63488
# Cycle #63520
# Cycle #63552
# Cycle #63584
# Cycle #63616
# Cycle #63648
# Cycle #63680
# Cycle #63712
# Cycle #63744
# Cycle #63776
# Cycle #63808
# Cycle #63840
# Cycle #63872
# Cycle #63904
# Cycle #63936
# Cycle #63968
# Cycle #64000
# Cycle #64032
# Cycle #64064
# Cycle #64096
# Cycle #64128
# Cycle #64160
# Cycle #64192
# Cycle #64224
# Cycle #64256
# Cycle #64288
# Cycle #64320
# Cycle #64352
# Cycle #64384
# Cycle #64416
# Cycle #64448
# Cycle #64480
# Cycle #64512
# Cycle #64544
# Cycle #64576
# Cycle #64608
# Cycle #64640
# Cycle #64672
# Cycle #64704
# Cycle #64736
# Cycle #64768
# Cycle #64800
# Cycle #64832
# Cycle #64864
# Cycle #64896
# Cycle #64928
# Cycle #64960
# Cycle #64992
# Cycle #65024
# Cycle #65056
# Cycle #65088
# Cycle #65120
# Cycle #65152
# Cycle #65184
# Cycle #65216
# Cycle #65248
# Cycle #65280
# Cycle #65312
# Cycle #65344
# Cycle #65376
# Cycle #65408
# Cycle #65440
# Cycle #65472
# Cycle #65504
# Cycle #65536
# Cycle #65568
# Cycle #65600
# Cycle #65632
# Cycle #65664
# Cycle #65696
# Cycle #65728
# Cycle #65760
# Cycle #65792
# Cycle #65824
# Cycle #65856
# Cycle #65888
# Cycle #65920
# Cycle #65952
# Cycle #65984
# Cycle #66016
# Cycle #66048
# Cycle #66080
# Cycle #66112
# Cycle #66144
# Cycle #66176
# Cycle #66208
# Cycle #66240
# Cycle #66272
# Cycle #66304
# Cycle #66336
# Cycle #66368
# Cycle #66400
# Cycle #66432
# Cycle #66464
# Cycle #66496
# Cycle #66528
# Cycle #66560
# Cycle #66592
# Cycle #66624
# Cycle #66656
# Cycle #66688
# Cycle #66720
# Cycle #66752
# Cycle #66784
# Cycle #66816
# Cycle #66848
# Cycle #66880
# Cycle #66912
# Cycle #66944
# Cycle #66976
# Cycle #67008
# Cycle #67040
# Cycle #67072
# Cycle #67104
# Cycle #67136
# Cycle #67168
# Cycle #67200
# Cycle #67232
# Cycle #67264
# Cycle #67296
# Cycle #67328
# Cycle #67360
# Cycle #67392
# Cycle #67424
# Cycle #67456
# Cycle #67488
# Cycle #67520
# Cycle #67552
# Cycle #67584
# Cycle #67616
# Cycle #67648
# Cycle #67680
# Cycle #67712
# Cycle #67744
# Cycle #67776
# Cycle #67808
# Cycle #67840
# Cycle #67872
# Cycle #67904
# Cycle #67936
# Cycle #67968
# Cycle #68000
# Cycle #68032
# Cycle #68064
# Cycle #68096
# Cycle #68128
# Cycle #68160
# Cycle #68192
# Cycle #68224
# Cycle #68256
# Cycle #68288
# Cycle #68320
# Cycle #68352
# Cycle #68384
# Cycle #68416
# Cycle #68448
# Cycle #68480
# Cycle #68512
# Cycle #68544
# Cycle #68576
# Cycle #68608
# Cycle #68640
# Cycle #68672
# Cycle #68704
# Cycle #68736
# Cycle #68768
# Cycle #68800
# Cycle #68832
# Cycle #68864
# Cycle #68896
# Cycle #68928
# Cycle #68960
# Cycle #68992
# Cycle #69024
# Cycle #69056
# Cycle #69088
# Cycle #69120
# Cycle #69152
# Cycle #69184
# Cycle #69216
# Cycle #69248
# Cycle #69280
# Cycle #69312
# Cycle #69344
# Cycle #69376
# Cycle #69408
# Cycle #69440
# Cycle #69472
# Cycle #69504
# Cycle #69536
# Cycle #69568
# Cycle #69600
# Cycle #69632
# Cycle #69664
# Cycle #69696
# Cycle #69728
# Cycle #69760
# Cycle #69792
# Cycle #69824
# Cycle #69856
# Cycle #69888
# Cycle #69920
# Cycle #69952
# Cycle #69984
# Cycle #70016
# Cycle #70048
# Cycle #70080
# Cycle #70112
# Cycle #70144
# Cycle #70176
# Cycle #70208
# Cycle #70240
# Cycle #70272
# Cycle #70304
# Cycle #70336
# Cycle #70368
# Cycle #70400
# Cycle #70432
# Cycle #70464
# Cycle #70496
# Cycle #70528
# Cycle #70560
# Cycle #70592
# Cycle #70624
# Cycle #70656
# Cycle #70688
# Cycle #70720
# Cycle #70752
# Cycle #70784
# Cycle #70816
# Cycle #70848
# Cycle #70880
# Cycle #70912
# Cycle #70944
# Cycle #70976
# Cycle #71008
# Cycle #71040
# Cycle #71072
# Cycle #71104
# Cycle #71136
# Cycle #71168
# Cycle #71200
# Cycle #71232
# Cycle #71264
# Cycle #71296
# Cycle #71328
# Cycle #71360
# Cycle #71392
# Cycle #71424
# Cycle #71456
# Cycle #71488
# Cycle #71520
# Cycle #71552
# Cycle #71584
# Cycle #71616
# Cycle #71648
# Cycle #71680
# Cycle #71712
# Cycle #71744
# Cycle #71776
# Cycle #71808
# Cycle #71840
# Cycle #71872
# Cycle #71904
# Cycle #71936
# Cycle #71968
# Cycle #72000
# Cycle #72032
# Cycle #72064
# Cycle #72096
# Cycle #72128
# Cycle #72160
# Cycle #72192
# Cycle #72224
# Cycle #72256
# Cycle #72288
# Cycle #72320
# Cycle #72352
# Cycle #72384
# Cycle #72416
# Cycle #72448
# Cycle #72480
# Cycle #72512
# Cycle #72544
# Cycle #72576
# Cycle #72608
# Cycle #72640
# Cycle #72672
# Cycle #72704
# Cycle #72736
# Cycle #72768
# Cycle #72800
# Cycle #72832
# Cycle #72864
# Cycle #72896
# Cycle #72928
# Cycle #72960
# Cycle #72992
# Cycle #73024
# Cycle #73056
# Cycle #73088
# Cycle #73120
# Cycle #73152
# Cycle #73184
# Cycle #73216
# Cycle #73248
# Cycle #73280
# Cycle #73312
# Cycle #73344
# Cycle #73376
# Cycle #73408
# Cycle #73440
# Cycle #73472
# Cycle #73504
# Cycle #73536
# Cycle #73568
# Cycle #73600
# Cycle #73632
# Cycle #73664
# Cycle #73696
# Cycle #73728
# Cycle #73760
# Cycle #73792
# Cycle #73824
# Cycle #73856
# Cycle #73888
# Cycle #73920
# Cycle #73952
# Cycle #73984
# Cycle #74016
# Cycle #74048
# Cycle #74080
# Cycle #74112
# Cycle #74144
# Cycle #74176
# Cycle #74208
# Cycle #74240
# Cycle #74272
# Cycle #74304
# Cycle #74336
# Cycle #74368
# Cycle #74400
# Cycle #74432
# Cycle #74464
# Cycle #74496
# Cycle #74528
# Cycle #74560
# Cycle #74592
# Cycle #74624
# Cycle #74656
# Cycle #74688
# Cycle #74720
# Cycle #74752
# Cycle #74784
# Cycle #74816
# Cycle #74848
# Cycle #74880
# Cycle #74912
# Cycle #74944
# Cycle #74976
# Cycle #75008
# Cycle #75040
# Cycle #75072
# Cycle #75104
# Cycle #75136
# Cycle #75168
# Cycle #75200
# Cycle #75232
# Cycle #75264
# Cycle #75296
# Cycle #75328
# Cycle #75360
# Cycle #75392
# Cycle #75424
# Cycle #75456
# Cycle #75488
# Cycle #75520
# Cycle #75552
# Cycle #75584
# Cycle #75616
# Cycle #75648
# Cycle #75680
# Cycle #75712
# Cycle #75744
# Cycle #75776
# Cycle #75808
# Cycle #75840
# Cycle #75872
# Cycle #75904
# Cycle #75936
# Cycle #75968
# Cycle #76000
# Cycle #76032
# Cycle #76064
# Cycle #76096
# Cycle #76128
# Cycle #76160
# Cycle #76192
# Cycle #76224
# Cycle #76256
# Cycle #76288
# Cycle #76320
# Cycle #76352
# Cycle #76384
# Cycle #76416
# Cycle #76448
# Cycle #76480
# Cycle #76512
# Cycle #76544
# Cycle #76576
# Cycle #76608
# Cycle #76640
# Cycle #76672
# Cycle #76704
# Cycle #76736
# Cycle #76768
# Cycle #76800
# Cycle #76832
# Cycle #76864
# Cycle #76896
# Cycle #76928
# Cycle #76960
# Cycle #76992
# Cycle #77024
# Cycle #77056
# Cycle #77088
# Cycle #77120
# Cycle #77152
# Cycle #77184
# Cycle #77216
# Cycle #77248
# Cycle #77280
# Cycle #77312
# Cycle #77344
# Cycle #77376
# Cycle #77408
# Cycle #77440
# Cycle #77472
# Cycle #77504
# Cycle #77536
# Cycle #77568
# Cycle #77600
# Cycle #77632
# Cycle #77664
# Cycle #77696
# Cycle #77728
# Cycle #77760
# Cycle #77792
# Cycle #77824
# Cycle #77856
# Cycle #77888
# Cycle #77920
# Cycle #77952
# Cycle #77984
# Cycle #78016
# Cycle #78048
# Cycle #78080
# Cycle #78112
# Cycle #78144
# Cycle #78176
# Cycle #78208
# Cycle #78240
# Cycle #78272
# Cycle #78304
# Cycle #78336
# Cycle #78368
# Cycle #78400
# Cycle #78432
# Cycle #78464
# Cycle #78496
# Cycle #78528
# Cycle #78560
# Cycle #78592
# Cycle #78624
# Cycle #78656
# Cycle #78688
# Cycle #78720
# Cycle #78752
# Cycle #78784
# Cycle #78816
# Cycle #78848
# Cycle #78880
# Cycle #78912
# Cycle #78944
# Cycle #78976
# Cycle #79008
# Cycle #79040
# Cycle #79072
# Cycle #79104
# Cycle #79136
# Cycle #79168
# Cycle #79200
# Cycle #79232
# Cycle #79264
# Cycle #79296
# Cycle #79328
# Cycle #79360
# Cycle #79392
# Cycle #79424
# Cycle #79456
# Cycle #79488
# Cycle #79520
# Cycle #79552
# Cycle #79584
# Cycle #79616
# Cycle #79648
# Cycle #79680
# Cycle #79712
# Cycle #79744
# Cycle #79776
# Cycle #79808
# Cycle #79840
# Cycle #79872
# Cycle #79904
# Cycle #79936
# Cycle #79968
# Cycle #80000
# Cycle #80032
# Cycle #80064
# Cycle #80096
# Cycle #80128
# Cycle #80160
# Cycle #80192
# Cycle #80224
# Cycle #80256
# Cycle #80288
# Cycle #80320
# Cycle #80352
# Cycle #80384
# Cycle #80416
# Cycle #80448
# Cycle #80480
# Cycle #80512
# Cycle #80544
# Cycle #80576
# Cycle #80608
# Cycle #80640
# Cycle #80672
# Cycle #80704
# Cycle #80736
# Cycle #80768
# Cycle #80800
# Cycle #80832
# Cycle #80864
# Cycle #80896
# Cycle #80928
# Cycle #80960
# Cycle #80992
# Cycle #81024
# Cycle #81056
# Cycle #81088
# Cycle #81120
# Cycle #81152
# Cycle #81184
# Cycle #81216
# Cycle #81248
# Cycle #81280
# Cycle #81312
# Cycle #81344
# Cycle #81376
# Cycle #81408
# Cycle #81440
# Cycle #81472
# Cycle #81504
# Cycle #81536
# Cycle #81568
# Cycle #81600
# Cycle #81632
# Cycle #81664
# Cycle #81696
# Cycle #81728
# Cycle #81760
# Cycle #81792
# Cycle #81824
# Cycle #81856
# Cycle #81888
# Cycle #81920
# Cycle #81952
# Cycle #81984
# Cycle #82016
# Cycle #82048
# Cycle #82080
# Cycle #82112
# Cycle #82144
# Cycle #82176
# Cycle #82208
# Cycle #82240
# Cycle #82272
# Cycle #82304
# Cycle #82336
# Cycle #82368
# Cycle #82400
# Cycle #82432
# Cycle #82464
# Cycle #82496
# Cycle #82528
# Cycle #82560
# Cycle #82592
# Cycle #82624
# Cycle #82656
# Cycle #82688
# Cycle #82720
# Cycle #82752
# Cycle #82784
# Cycle #82816
# Cycle #82848
# Cycle #82880
# Cycle #82912
# Cycle #82944
# Cycle #82976
# Cycle #83008
# Cycle #83040
# Cycle #83072
# Cycle #83104
# Cycle #83136
# Cycle #83168
# Cycle #83200
# Cycle #83232
# Cycle #83264
# Cycle #83296
# Cycle #83328
# Cycle #83360
# Cycle #83392
# Cycle #83424
# Cycle #83456
# Cycle #83488
# Cycle #83520
# Cycle #83552
# Cycle #83584
# Cycle #83616
# Cycle #83648
# Cycle #83680
# Cycle #83712
# Cycle #83744
# Cycle #83776
# Cycle #83808
# Cycle #83840
# Cycle #83872
# Cycle #83904
# Cycle #83936
# Cycle #83968
# Cycle #84000
# Cycle #84032
# Cycle #84064
# Cycle #84096
# Cycle #84128
# Cycle #84160
# Cycle #84192
# Cycle #84224
# Cycle #84256
# Cycle #84288
# Cycle #84320
# Cycle #84352
# Cycle #84384
# Cycle #84416
# Cycle #84448
# Cycle #84480
# Cycle #84512
# Cycle #84544
# Cycle #84576
# Cycle #84608
# Cycle #84640
# Cycle #84672
# Cycle #84704
# Cycle #84736
# Cycle #84768
# Cycle #84800
# Cycle #84832
# Cycle #84864
# Cycle #84896
# Cycle #84928
# Cycle #84960
# Cycle #84992
# Cycle #85024
# Cycle #85056
# Cycle #85088
# Cycle #85120
# Cycle #85152
# Cycle #85184
# Cycle #85216
# Cycle #85248
# Cycle #85280
# Cycle #85312
# Cycle #85344
# Cycle #85376
# Cycle #85408
# Cycle #85440
# Cycle #85472
# Cycle #85504
# Cycle #85536
# Cycle #85568
# Cycle #85600
# Cycle #85632
# Cycle #85664
# Cycle #85696
# Cycle #85728
# Cycle #85760
# Cycle #85792
# Cycle #85824
# Cycle #85856
# Cycle #85888
# Cycle #85920
# Cycle #85952
# Cycle #85984
# Cycle #86016
# Cycle #86048
# Cycle #86080
# Cycle #86112
# Cycle #86144
# Cycle #86176
# Cycle #86208
# Cycle #86240
# Cycle #86272
# Cycle #86304
# Cycle #86336
# Cycle #86368
# Cycle #86400
# Cycle #86432
# Cycle #86464
# Cycle #86496
# Cycle #86528
# Cycle #86560
# Cycle #86592
# Cycle #86624
# Cycle #86656
# Cycle #86688
# Cycle #86720
# Cycle #86752
# Cycle #86784
# Cycle #86816
# Cycle #86848
# Cycle #86880
# Cycle #86912
# Cycle #86944
# Cycle #86976
# Cycle #87008
# Cycle #87040
# Cycle #87072
# Cycle #87104
# Cycle #87136
# Cycle #87168
# Cycle #87200
# Cycle #87232
# Cycle #87264
# Cycle #87296
# Cycle #87328
# Cycle #87360
# Cycle #87392
# Cycle #87424
# Cycle #87456
# Cycle #87488
# Cycle #87520
# Cycle #87552
# Cycle #87584
# Cycle #87616
# Cycle #87648
# Cycle #87680
# Cycle #87712
# Cycle #87744
# Cycle #87776
# Cycle #87808
# Cycle #87840
# Cycle #87872
# Cycle #87904
# Cycle #87936
# Cycle #87968
# Cycle #88000
# Cycle #88032
# Cycle #88064
# Cycle #88096
# Cycle #88128
# Cycle #88160
# Cycle #88192
# Cycle #88224
# Cycle #88256
# Cycle #88288
# Cycle #88320
# Cycle #88352
# Cycle #88384
# Cycle #88416
# Cycle #88448
# Cycle #88480
# Cycle #88512
# Cycle #88544
# Cycle #88576
# Cycle #88608
# Cycle #88640
# Cycle #88672
# Cycle #88704
# Cycle #88736
# Cycle #88768
# Cycle #88800
# Cycle #88832
# Cycle #88864
# Cycle #88896
# Cycle #88928
# Cycle #88960
# Cycle #88992
# Cycle #89024
# Cycle #89056
# Cycle #89088
# Cycle #89120
# Cycle #89152
# Cycle #89184
# Cycle #89216
# Cycle #89248
# Cycle #89280
# Cycle #89312
# Cycle #89344
# Cycle #89376
# Cycle #89408
# Cycle #89440
# Cycle #89472
# Cycle #89504
# Cycle #89536
# Cycle #89568
# Cycle #89600
# Cycle #89632
# Cycle #89664
# Cycle #89696
# Cycle #89728
# Cycle #89760
# Cycle #89792
# Cycle #89824
# Cycle #89856
# Cycle #89888
# Cycle #89920
# Cycle #89952
# Cycle #89984
# Cycle #90016
# Cycle #90048
# Cycle #90080
# Cycle #90112
# Cycle #90144
# Cycle #90176
# Cycle #90208
# Cycle #90240
# Cycle #90272
# Cycle #90304
# Cycle #90336
# Cycle #90368
# Cycle #90400
# Cycle #90432
# Cycle #90464
# Cycle #90496
# Cycle #90528
# Cycle #90560
# Cycle #90592
# Cycle #90624
# Cycle #90656
# Cycle #90688
# Cycle #90720
# Cycle #90752
# Cycle #90784
# Cycle #90816
# Cycle #90848
# Cycle #90880
# Cycle #90912
# Cycle #90944
# Cycle #90976
# Cycle #91008
# Cycle #91040
# Cycle #91072
# Cycle #91104
# Cycle #91136
# Cycle #91168
# Cycle #91200
# Cycle #91232
# Cycle #91264
# Cycle #91296
# Cycle #91328
# Cycle #91360
# Cycle #91392
# Cycle #91424
# Cycle #91456
# Cycle #91488
# Cycle #91520
# Cycle #91552
# Cycle #91584
# Cycle #91616
# Cycle #91648
# Cycle #91680
# Cycle #91712
# Cycle #91744
# Cycle #91776
# Cycle #91808
# Cycle #91840
# Cycle #91872
# Cycle #91904
# Cycle #91936
# Cycle #91968
# Cycle #92000
# Cycle #92032
# Cycle #92064
# Cycle #92096
# Cycle #92128
# Cycle #92160
# Cycle #92192
# Cycle #92224
# Cycle #92256
# Cycle #92288
# Cycle #92320
# Cycle #92352
# Cycle #92384
# Cycle #92416
# Cycle #92448
# Cycle #92480
# Cycle #92512
# Cycle #92544
# Cycle #92576
# Cycle #92608
# Cycle #92640
# Cycle #92672
# Cycle #92704
# Cycle #92736
# Cycle #92768
# Cycle #92800
# Cycle #92832
# Cycle #92864
# Cycle #92896
# Cycle #92928
# Cycle #92960
# Cycle #92992
# Cycle #93024
# Cycle #93056
# Cycle #93088
# Cycle #93120
# Cycle #93152
# Cycle #93184
# Cycle #93216
# Cycle #93248
# Cycle #93280
# Cycle #93312
# Cycle #93344
# Cycle #93376
# Cycle #93408
# Cycle #93440
# Cycle #93472
# Cycle #93504
# Cycle #93536
# Cycle #93568
# Cycle #93600
# Cycle #93632
# Cycle #93664
# Cycle #93696
# Cycle #93728
# Cycle #93760
# Cycle #93792
# Cycle #93824
# Cycle #93856
# Cycle #93888
# Cycle #93920
# Cycle #93952
# Cycle #93984
# Cycle #94016
# Cycle #94048
# Cycle #94080
# Cycle #94112
# Cycle #94144
# Cycle #94176
# Cycle #94208
# Cycle #94240
# Cycle #94272
# Cycle #94304
# Cycle #94336
# Cycle #94368
# Cycle #94400
# Cycle #94432
# Cycle #94464
# Cycle #94496
# Cycle #94528
# Cycle #94560
# Cycle #94592
# Cycle #94624
# Cycle #94656
# Cycle #94688
# Cycle #94720
# Cycle #94752
# Cycle #94784
# Cycle #94816
# Cycle #94848
# Cycle #94880
# Cycle #94912
# Cycle #94944
# Cycle #94976
# Cycle #95008
# Cycle #95040
# Cycle #95072
# Cycle #95104
# Cycle #95136
# Cycle #95168
# Cycle #95200
# Cycle #95232
# Cycle #95264
# Cycle #95296
# Cycle #95328
# Cycle #95360
# Cycle #95392
# Cycle #95424
# Cycle #95456
# Cycle #95488
# Cycle #95520
# Cycle #95552
# Cycle #95584
# Cycle #95616
# Cycle #95648
# Cycle #95680
# Cycle #95712
# Cycle #95744
# Cycle #95776
# Cycle #95808
# Cycle #95840
# Cycle #95872
# Cycle #95904
# Cycle #95936
# Cycle #95968
# Cycle #96000
# Cycle #96032
# Cycle #96064
# Cycle #96096
# Cycle #96128
# Cycle #96160
# Cycle #96192
# Cycle #96224
# Cycle #96256
# Cycle #96288
# Cycle #96320
# Cycle #96352
# Cycle #96384
# Cycle #96416
# Cycle #96448
# Cycle #96480
# Cycle #96512
# Cycle #96544
# Cycle #96576
# Cycle #96608
# Cycle #96640
# Cycle #96672
# Cycle #96704
# Cycle #96736
# Cycle #96768
# Cycle #96800
# Cycle #96832
# Cycle #96864
# Cycle #96896
# Cycle #96928
# Cycle #96960
# Cycle #96992
# Cycle #97024
# Cycle #97056
# Cycle #97088
# Cycle #97120
# Cycle #97152
# Cycle #97184
# Cycle #97216
# Cycle #97248
# Cycle #97280
# Cycle #97312
# Cycle #97344
# Cycle #97376
# Cycle #97408
# Cycle #97440
# Cycle #97472
# Cycle #97504
# Cycle #97536
# Cycle #97568
# Cycle #97600
# Cycle #97632
# Cycle #97664
# Cycle #97696
# Cycle #97728
# Cycle #97760
# Cycle #97792
# Cycle #97824
# Cycle #97856
# Cycle #97888
# Cycle #97920
# Cycle #97952
# Cycle #97984
# Cycle #98016
# Cycle #98048
# Cycle #98080
# Cycle #98112
# Cycle #98144
# Cycle #98176
# Cycle #98208
# Cycle #98240
# Cycle #98272
# Cycle #98304
# Cycle #98336
# Cycle #98368
# Cycle #98400
# Cycle #98432
# Cycle #98464
# Cycle #98496
# Cycle #98528
# Cycle #98560
# Cycle #98592
# Cycle #98624
# Cycle #98656
# Cycle #98688
# Cycle #98720
# Cycle #98752
# Cycle #98784
# Cycle #98816
# Cycle #98848
# Cycle #98880
# Cycle #98912
# Cycle #98944
# Cycle #98976
# Cycle #99008
# Cycle #99040
# Cycle #99072
# Cycle #99104
# Cycle #99136
# Cycle #99168
# Cycle #99200
# Cycle #99232
# Cycle #99264
# Cycle #99296
# Cycle #99328
# Cycle #99360
# Cycle #99392
# Cycle #99424
# Cycle #99456
# Cycle #99488
# Cycle #99520
# Cycle #99552
# Cycle #99584
# Cycle #99616
# Cycle #99648
# Cycle #99680
# Cycle #99712
# Cycle #99744
# Cycle #99776
# Cycle #99808
# Cycle #99840
# Cycle #99872
# Cycle #99904
# Cycle #99936
restart -f
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
restart -f
run 10000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
restart -f
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
restart -f
run 10000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
restart -f
run 20000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
restart -f
run 10500 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
restart -f
run 20000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(132): near "select": syntax error
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(140): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 20000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
retart -f
# invalid command name "retart"
restart -f
# Loading work.mycputest(structural)
run 100000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
# Cycle #192
# Cycle #224
# Cycle #256
# Cycle #288
# Cycle #320
# Cycle #352
# Cycle #384
# Cycle #416
# Cycle #448
# Cycle #480
# Cycle #512
# Cycle #544
# Cycle #576
# Cycle #608
# Cycle #640
# Cycle #672
# Cycle #704
# Cycle #736
# Cycle #768
# Cycle #800
# Cycle #832
# Cycle #864
# Cycle #896
# Cycle #928
# Cycle #960
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 20000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# Cycle #96
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
# Cycle #128
# Cycle #160
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(108): (vcom-1136) Unknown identifier "notHaltI".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(108): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(147): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(108): No feasible entries for infix operator "and".
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(108): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd(147): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
restart -f
# Loading work.mycputest(structural)
run 20000 ns
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
restart -f
run 1 ms
# starting memory initialization
# initialized memory
# Cycle #32
# Cycle #64
# Halted, cycles=68
# writing address 0
# writing address 512
# writing address 1024
# writing address 1536
# writing address 2048
# writing address 2560
# writing address 3072
# writing address 3584
# writing address 4096
# writing address 4608
# writing address 5120
# writing address 5632
# writing address 6144
# writing address 6656
# writing address 7168
# writing address 7680
# writing address 8192
# writing address 8704
# writing address 9216
# writing address 9728
# writing address 10240
# writing address 10752
# writing address 11264
# writing address 11776
# writing address 12288
# writing address 12800
# writing address 13312
# writing address 13824
# writing address 14336
# writing address 14848
# writing address 15360
# writing address 15872
# writing address 16384
# writing address 16896
# writing address 17408
# writing address 17920
# writing address 18432
# writing address 18944
# writing address 19456
# writing address 19968
# writing address 20480
# writing address 20992
# writing address 21504
# writing address 22016
# writing address 22528
# writing address 23040
# writing address 23552
# writing address 24064
# writing address 24576
# writing address 25088
# writing address 25600
# writing address 26112
# writing address 26624
# writing address 27136
# writing address 27648
# writing address 28160
# writing address 28672
# writing address 29184
# writing address 29696
# writing address 30208
# writing address 30720
# writing address 31232
# writing address 31744
# writing address 32256
# dumped memory
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/pipelinecontroller.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
<<<<<<< HEAD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Error: source/mycpu.vhd(294): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(295): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(296): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(304): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(305): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(306): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: source/mycpu.vhd(313): Signal "ExC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(314): Signal "WBC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(315): Signal "MEMC" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: source/mycpu.vhd(327): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(327): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(329): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(329): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(330): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(330): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(335): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(335): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(337): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(337): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(338): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(338): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "WBC_stg4".
# ** Error: source/mycpu.vhd(344): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(344): (vcom-1136) Unknown identifier "MEMC_stg4".
# ** Error: source/mycpu.vhd(345): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(345): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(352): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(352): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(359): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(359): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(365): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(365): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(368): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(374): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(377): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "WBC_stg5".
# ** Error: source/mycpu.vhd(379): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(379): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(380): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(380): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(381): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(381): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(382): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(382): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(383): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(383): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(187): (vcom-1272) Length of formal "WBC" is 2; length of actual is 3.
# ** Warning: [14] source/mycpu.vhd(291): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(292): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(301): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(302): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(353): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(360): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(390): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
vcom source/mycpu.vhd
=======
# -- Compiling entity pipelinecontroller
# -- Compiling architecture Behavioral of pipelinecontroller
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/pipelinecontroller.vhd(36): (vcom-1272) Length of expected is 2; length of actual is 3.
# ** Error: /home/ecegrid/a/mg204/ece437/project2/source/pipelinecontroller.vhd(192): VHDL Compiler exiting
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/pipelinecontroller.vhd
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
<<<<<<< HEAD
# -- Compiling entity mycpu
# -- Compiling architecture behavioral of mycpu
# ** Warning: [14] source/mycpu.vhd(298): (vcom-1167) Index value -3 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: [14] source/mycpu.vhd(299): (vcom-1167) Index value -5 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: [14] source/mycpu.vhd(300): (vcom-1167) Index value -3 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: [14] source/mycpu.vhd(308): (vcom-1167) Index value -3 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: [14] source/mycpu.vhd(309): (vcom-1167) Index value -5 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: [14] source/mycpu.vhd(310): (vcom-1167) Index value -3 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Warning: [14] source/mycpu.vhd(333): (vcom-1167) Index value -7 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Error: source/mycpu.vhd(334): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(334): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Warning: [14] source/mycpu.vhd(341): (vcom-1167) Index value -7 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Error: source/mycpu.vhd(342): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(342): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(348): (vcom-1136) Unknown identifier "MEM3".
# ** Error: source/mycpu.vhd(349): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(349): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Warning: [14] source/mycpu.vhd(363): (vcom-1167) Index value -5 (of type std.STANDARD.NATURAL) is out of range 0 to 2147483647.
# ** Error: source/mycpu.vhd(372): (vcom-1136) Unknown identifier "rtd_stg4".
# ** Error: source/mycpu.vhd(378): (vcom-1136) Unknown identifier "dumpAddr".
# ** Error: source/mycpu.vhd(383): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(383): (vcom-1136) Unknown identifier "imemAddr".
# ** Error: source/mycpu.vhd(384): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(384): (vcom-1136) Unknown identifier "imemData".
# ** Error: source/mycpu.vhd(385): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(385): (vcom-1136) Unknown identifier "dmemDataRead".
# ** Error: source/mycpu.vhd(386): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(386): (vcom-1136) Unknown identifier "dmemDataWrite".
# ** Error: source/mycpu.vhd(387): Illegal target for signal assignment.
# ** Error: source/mycpu.vhd(387): (vcom-1136) Unknown identifier "dmemAddr".
# ** Error: source/mycpu.vhd(191): (vcom-1272) Length of formal "WBC" is 2; length of actual is 3.
# ** Warning: [14] source/mycpu.vhd(295): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(296): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(298): (vcom-1272) Length of expected is 5; length of actual is 8.
# ** Warning: [14] source/mycpu.vhd(299): (vcom-1272) Length of expected is 3; length of actual is 8.
# ** Warning: [14] source/mycpu.vhd(300): (vcom-1272) Length of expected is 5; length of actual is 8.
# ** Warning: [14] source/mycpu.vhd(305): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(306): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Warning: [14] source/mycpu.vhd(308): (vcom-1272) Length of expected is 5; length of actual is 8.
# ** Warning: [14] source/mycpu.vhd(309): (vcom-1272) Length of expected is 3; length of actual is 8.
# ** Warning: [14] source/mycpu.vhd(310): (vcom-1272) Length of expected is 5; length of actual is 8.
# ** Warning: [14] source/mycpu.vhd(331): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(333): (vcom-1272) Length of expected is 5; length of actual is 12.
# ** Warning: [14] source/mycpu.vhd(339): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(341): (vcom-1272) Length of expected is 5; length of actual is 12.
# ** Warning: [14] source/mycpu.vhd(356): (vcom-1272) Length of expected is 3; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(357): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Warning: [14] source/mycpu.vhd(363): (vcom-1272) Length of expected is 3; length of actual is 8.
# ** Warning: [14] source/mycpu.vhd(364): (vcom-1272) Length of expected is 32; length of actual is 2.
# ** Error: source/mycpu.vhd(394): VHDL Compiler exiting
# /package/eda/mg/modeltech_10.1b/modeltech/linux_x86_64/vcom failed.
=======
# -- Compiling entity pipelinecontroller
# -- Compiling architecture Behavioral of pipelinecontroller
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/MemControl.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemControl
# -- Compiling architecture behavioral of MemControl
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/mycputest.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mycputest
# -- Compiling architecture structural of mycputest
vcom -reportprogress 300 -work work /home/ecegrid/a/mg204/ece437/project2/source/VarLatRAM.vhd
# Model Technology ModelSim SE-64 vcom 10.1b Compiler 2012.04 Apr 26 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VarLatRAM
# -- Compiling architecture VarLatRAM_arch of VarLatRAM
>>>>>>> a044e58f6440443963886ead4f00a6c6adaa0070
