-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "11/13/2018 21:55:23"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	skeleton IS
    PORT (
	inclock : IN std_logic;
	resetn : IN std_logic;
	ps2_clock : IN std_logic;
	ps2_data : IN std_logic;
	lcd_data : BUFFER std_logic_vector(7 DOWNTO 0);
	leds : BUFFER std_logic_vector(7 DOWNTO 0);
	lcd_rw : BUFFER std_logic;
	lcd_en : BUFFER std_logic;
	lcd_rs : BUFFER std_logic;
	lcd_on : BUFFER std_logic;
	lcd_blon : BUFFER std_logic
	);
END skeleton;

-- Design Ports Information
-- lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[0]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[2]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[3]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[4]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[5]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[6]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- leds[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_en	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_on	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- resetn	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- inclock	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ps2_data	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF skeleton IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_inclock : std_logic;
SIGNAL ww_resetn : std_logic;
SIGNAL ww_ps2_clock : std_logic;
SIGNAL ww_ps2_data : std_logic;
SIGNAL ww_lcd_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_leds : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_lcd_rw : std_logic;
SIGNAL ww_lcd_en : std_logic;
SIGNAL ww_lcd_rs : std_logic;
SIGNAL ww_lcd_on : std_logic;
SIGNAL ww_lcd_blon : std_logic;
SIGNAL \div|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \div|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \inclock~input_o\ : std_logic;
SIGNAL \div|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \myps2|size[0]~6_combout\ : std_logic;
SIGNAL \resetn~input_o\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|PCNew[0]~1\ : std_logic;
SIGNAL \myprocessor|PCNew[1]~3\ : std_logic;
SIGNAL \myprocessor|PCNew[2]~5\ : std_logic;
SIGNAL \myprocessor|PCNew[3]~7\ : std_logic;
SIGNAL \myprocessor|PCNew[4]~9\ : std_logic;
SIGNAL \myprocessor|PCNew[5]~11\ : std_logic;
SIGNAL \myprocessor|PCNew[6]~13\ : std_logic;
SIGNAL \myprocessor|PCNew[7]~15\ : std_logic;
SIGNAL \myprocessor|PCNew[8]~17\ : std_logic;
SIGNAL \myprocessor|PCNew[9]~19\ : std_logic;
SIGNAL \myprocessor|PCNew[10]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_control|MemWrite~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_control|ALUSrc~0_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[7]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[9]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[9]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[15]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[5]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[13]~81_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[6]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[14]~61_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~242_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~243_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[9]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[4]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[1]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[5]~70_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[7]~71_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[4]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[6]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~237_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~238_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~239_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[11]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[3]~68_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[6]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[2]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~240_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[24]~57_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[24]~59_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[17]~73_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[16]~77_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~231_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[28]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[20]~54_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~232_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[26]~58_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[18]~75_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[22]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~229_combout\ : std_logic;
SIGNAL \myprocessor|my_control|RegWrite~0_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~230_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~233_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[25]~55_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[27]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[21]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[23]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[19]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~234_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~235_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[25]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[17]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~227_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[29]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[21]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~228_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~236_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~241_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[8]~65_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[9]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~225_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[10]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[11]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~226_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[11]~244_combout\ : std_logic;
SIGNAL \myprocessor|my_control|func[1]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_control|func[0]~0_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[11]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~215_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~216_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~217_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~218_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~219_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~220_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~221_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[12]~62_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~222_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~223_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~205_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~206_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~207_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~208_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~209_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~210_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~211_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~212_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~213_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~214_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[10]~224_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[10]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Jal~combout\ : std_logic;
SIGNAL \myps2|tail[0]~5_combout\ : std_logic;
SIGNAL \myps2|tail[0]~6\ : std_logic;
SIGNAL \myps2|tail[1]~7_combout\ : std_logic;
SIGNAL \myps2|tail[1]~8\ : std_logic;
SIGNAL \myps2|tail[2]~9_combout\ : std_logic;
SIGNAL \myps2|tail[2]~10\ : std_logic;
SIGNAL \myps2|tail[3]~11_combout\ : std_logic;
SIGNAL \myps2|tail[3]~12\ : std_logic;
SIGNAL \myps2|tail[4]~13_combout\ : std_logic;
SIGNAL \myps2|Add4~0_combout\ : std_logic;
SIGNAL \myps2|Add4~1\ : std_logic;
SIGNAL \myps2|Add4~2_combout\ : std_logic;
SIGNAL \myps2|Add4~3\ : std_logic;
SIGNAL \myps2|Add4~4_combout\ : std_logic;
SIGNAL \myps2|Add4~5\ : std_logic;
SIGNAL \myps2|Add4~6_combout\ : std_logic;
SIGNAL \myps2|Add4~7\ : std_logic;
SIGNAL \myps2|Add4~8_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \myps2|fifo~22_combout\ : std_logic;
SIGNAL \myps2|fifo~23_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \myps2|fifo~21_combout\ : std_logic;
SIGNAL \myps2|fifo~13feeder_combout\ : std_logic;
SIGNAL \myps2|fifo~13_q\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[0]~4_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[0]~86_combout\ : std_logic;
SIGNAL \ps2_data~input_o\ : std_logic;
SIGNAL \ps2_clock~input_o\ : std_logic;
SIGNAL \myps2|last_value~feeder_combout\ : std_logic;
SIGNAL \myps2|last_value~q\ : std_logic;
SIGNAL \myps2|fcount[0]~5_combout\ : std_logic;
SIGNAL \myps2|process_0~0_combout\ : std_logic;
SIGNAL \myps2|fcount[0]~6\ : std_logic;
SIGNAL \myps2|fcount[1]~7_combout\ : std_logic;
SIGNAL \myps2|fcount[1]~8\ : std_logic;
SIGNAL \myps2|fcount[2]~9_combout\ : std_logic;
SIGNAL \myps2|fcount[2]~10\ : std_logic;
SIGNAL \myps2|fcount[3]~11_combout\ : std_logic;
SIGNAL \myps2|fcount[3]~12\ : std_logic;
SIGNAL \myps2|fcount[4]~13_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~0_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~1_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~2_combout\ : std_logic;
SIGNAL \myps2|ps2_clock_filtered~q\ : std_logic;
SIGNAL \myps2|prev_clock~q\ : std_logic;
SIGNAL \myps2|process_1~0_combout\ : std_logic;
SIGNAL \myps2|reading_key~2_combout\ : std_logic;
SIGNAL \myps2|reading_key~q\ : std_logic;
SIGNAL \myps2|bcount[0]~3_combout\ : std_logic;
SIGNAL \myps2|bcount[1]~6_combout\ : std_logic;
SIGNAL \myps2|bcount[1]~5_combout\ : std_logic;
SIGNAL \myps2|Add1~1_combout\ : std_logic;
SIGNAL \myps2|bcount[2]~4_combout\ : std_logic;
SIGNAL \myps2|Add1~0_combout\ : std_logic;
SIGNAL \myps2|bcount[3]~2_combout\ : std_logic;
SIGNAL \myps2|Equal1~0_combout\ : std_logic;
SIGNAL \myps2|shift_reg[7]~2_combout\ : std_logic;
SIGNAL \myps2|shift_reg[7]~feeder_combout\ : std_logic;
SIGNAL \myps2|Mux5~5_combout\ : std_logic;
SIGNAL \myps2|Mux7~0_combout\ : std_logic;
SIGNAL \myps2|Mux5~3_combout\ : std_logic;
SIGNAL \myps2|Mux5~4_combout\ : std_logic;
SIGNAL \myps2|Mux5~6_combout\ : std_logic;
SIGNAL \myps2|Mux5~1_combout\ : std_logic;
SIGNAL \myps2|Mux5~0_combout\ : std_logic;
SIGNAL \myps2|Mux2~0_combout\ : std_logic;
SIGNAL \myps2|Mux5~2_combout\ : std_logic;
SIGNAL \myps2|Mux5~7_combout\ : std_logic;
SIGNAL \myps2|fifo~26_combout\ : std_logic;
SIGNAL \myps2|fifo~27_combout\ : std_logic;
SIGNAL \myps2|fifo~15_q\ : std_logic;
SIGNAL \myprocessor|PCNew[1]~2_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[1]~31_combout\ : std_logic;
SIGNAL \myps2|Mux6~3_combout\ : std_logic;
SIGNAL \myps2|Mux6~7_combout\ : std_logic;
SIGNAL \myps2|Mux6~5_combout\ : std_logic;
SIGNAL \myps2|Mux6~4_combout\ : std_logic;
SIGNAL \myps2|Mux6~6_combout\ : std_logic;
SIGNAL \myps2|Mux6~8_combout\ : std_logic;
SIGNAL \myps2|Mux6~0_combout\ : std_logic;
SIGNAL \myps2|Mux6~1_combout\ : std_logic;
SIGNAL \myps2|Mux6~2_combout\ : std_logic;
SIGNAL \myps2|Mux6~9_combout\ : std_logic;
SIGNAL \myps2|Mux4~6_combout\ : std_logic;
SIGNAL \myps2|Mux4~9_combout\ : std_logic;
SIGNAL \myps2|Mux4~10_combout\ : std_logic;
SIGNAL \myps2|Equal3~0_combout\ : std_logic;
SIGNAL \myps2|Mux4~7_combout\ : std_logic;
SIGNAL \myps2|Mux4~0_combout\ : std_logic;
SIGNAL \myps2|Mux4~4_combout\ : std_logic;
SIGNAL \myps2|Mux4~2_combout\ : std_logic;
SIGNAL \myps2|Mux4~1_combout\ : std_logic;
SIGNAL \myps2|Mux4~3_combout\ : std_logic;
SIGNAL \myps2|Mux4~5_combout\ : std_logic;
SIGNAL \myps2|Mux4~8_combout\ : std_logic;
SIGNAL \myps2|Mux3~4_combout\ : std_logic;
SIGNAL \myps2|Mux3~3_combout\ : std_logic;
SIGNAL \myps2|Mux3~7_combout\ : std_logic;
SIGNAL \myps2|Mux3~8_combout\ : std_logic;
SIGNAL \myps2|Mux3~5_combout\ : std_logic;
SIGNAL \myps2|Mux3~1_combout\ : std_logic;
SIGNAL \myps2|Mux3~0_combout\ : std_logic;
SIGNAL \myps2|Mux3~2_combout\ : std_logic;
SIGNAL \myps2|Mux3~6_combout\ : std_logic;
SIGNAL \myps2|Mux2~8_combout\ : std_logic;
SIGNAL \myps2|Mux2~7_combout\ : std_logic;
SIGNAL \myps2|Mux2~9_combout\ : std_logic;
SIGNAL \myps2|Mux2~5_combout\ : std_logic;
SIGNAL \myps2|Mux2~1_combout\ : std_logic;
SIGNAL \myps2|Mux2~3_combout\ : std_logic;
SIGNAL \myps2|Mux2~2_combout\ : std_logic;
SIGNAL \myps2|Mux2~4_combout\ : std_logic;
SIGNAL \myps2|Mux2~6_combout\ : std_logic;
SIGNAL \myps2|Mux2~10_combout\ : std_logic;
SIGNAL \myps2|Mux2~11_combout\ : std_logic;
SIGNAL \myps2|Mux7~14_combout\ : std_logic;
SIGNAL \myps2|Mux7~13_combout\ : std_logic;
SIGNAL \myps2|Mux7~15_combout\ : std_logic;
SIGNAL \myps2|Equal2~1_combout\ : std_logic;
SIGNAL \myps2|Equal2~0_combout\ : std_logic;
SIGNAL \myps2|shift~3_combout\ : std_logic;
SIGNAL \myps2|break_code~0_combout\ : std_logic;
SIGNAL \myps2|break_code~q\ : std_logic;
SIGNAL \myps2|Equal3~1_combout\ : std_logic;
SIGNAL \myps2|Equal3~2_combout\ : std_logic;
SIGNAL \myps2|shift~2_combout\ : std_logic;
SIGNAL \myps2|shift~q\ : std_logic;
SIGNAL \myps2|Mux7~1_combout\ : std_logic;
SIGNAL \myps2|Mux7~2_combout\ : std_logic;
SIGNAL \myps2|Mux7~3_combout\ : std_logic;
SIGNAL \myps2|Mux7~6_combout\ : std_logic;
SIGNAL \myps2|Mux7~7_combout\ : std_logic;
SIGNAL \myps2|Mux7~8_combout\ : std_logic;
SIGNAL \myps2|Mux7~9_combout\ : std_logic;
SIGNAL \myps2|Mux7~10_combout\ : std_logic;
SIGNAL \myps2|Mux7~11_combout\ : std_logic;
SIGNAL \myps2|Mux7~4_combout\ : std_logic;
SIGNAL \myps2|Mux7~5_combout\ : std_logic;
SIGNAL \myps2|Mux7~12_combout\ : std_logic;
SIGNAL \myps2|Mux7~16_combout\ : std_logic;
SIGNAL \myps2|Mux7~17_combout\ : std_logic;
SIGNAL \myps2|Mux0~0_combout\ : std_logic;
SIGNAL \myps2|Mux0~1_combout\ : std_logic;
SIGNAL \myps2|Mux0~2_combout\ : std_logic;
SIGNAL \myps2|Mux0~3_combout\ : std_logic;
SIGNAL \myps2|Mux0~4_combout\ : std_logic;
SIGNAL \myps2|Mux0~5_combout\ : std_logic;
SIGNAL \myps2|Mux0~6_combout\ : std_logic;
SIGNAL \myps2|Mux0~7_combout\ : std_logic;
SIGNAL \myps2|Mux0~8_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[1]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[1]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~23_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \myps2|fifo~14_q\ : std_logic;
SIGNAL \myprocessor|PCNew[0]~0_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[0]~13_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[0]~14_combout\ : std_logic;
SIGNAL \myprocessor|PCNew[2]~4_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[2]~17_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \myps2|fifo~16_q\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[2]~18_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \myprocessor|PCNew[3]~6_combout\ : std_logic;
SIGNAL \myps2|fifo~17_q\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[3]~21_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[3]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~97_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~98_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~100_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~95_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~96_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~101_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~102_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~103_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~85_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~86_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~87_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~88_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~89_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~90_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~91_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~92_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~93_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~94_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[4]~104_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~73_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|inEnable[29]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~85_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~75_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~77_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~81_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~86_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~71_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~87_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~88_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~89_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[2]~90_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[2]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[0]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[3]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_control|func[2]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~12_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~42_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~56_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~55_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~459_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~460_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~455_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~456_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~457_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~458_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~461_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~453_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~454_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~462_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~463_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~464_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~465_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~466_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~451_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~452_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~467_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~468_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~469_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[24]~470_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~545_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~546_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~562_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~563_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~557_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~558_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~559_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~560_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~551_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~552_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~549_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~550_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~553_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~547_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~548_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~554_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~555_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~556_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~561_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[27]~564_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~105_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~105_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~106_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~117_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~118_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~119_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~120_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~114_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~115_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~107_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~108_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~109_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~110_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~111_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~112_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~113_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~116_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~121_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~122_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~123_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[5]~124_combout\ : std_logic;
SIGNAL \myprocessor|PCNew[7]~14_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[7]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~433_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~434_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~435_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~436_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~444_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~442_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~443_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~445_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~437_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~438_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~439_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~440_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~441_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~446_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~447_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~448_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~449_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~431_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~432_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[25]~450_combout\ : std_logic;
SIGNAL \myprocessor|Jal_mux|F[11]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~482_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~483_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~477_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~478_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~479_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~480_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~471_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~472_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~469_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~470_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~473_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~467_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~468_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~474_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~475_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~476_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~481_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~465_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~466_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[23]~484_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~462_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~463_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~445_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~446_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~452_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~453_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~447_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~448_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~449_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~450_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~451_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~454_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~457_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~458_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~459_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~460_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~455_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~456_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~461_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[22]~464_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~71_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~579_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~580_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~575_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~576_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~577_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~578_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~581_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~582_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~583_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~584_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~585_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~573_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~574_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~586_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~571_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~572_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~587_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~588_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~589_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[18]~590_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[18]~26_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~78_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~335_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~336_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~337_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~338_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~339_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~340_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~341_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~342_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~343_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~332_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~333_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~325_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~326_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~329_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~330_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~327_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~328_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~331_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~334_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[16]~344_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[16]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~109_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~101_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~104_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~548_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~549_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~531_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~532_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~542_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~543_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~544_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~545_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~533_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~534_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~539_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~540_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~535_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~536_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~537_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~538_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~541_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~546_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~547_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[20]~550_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[20]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~559_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~560_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~557_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~558_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~561_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~553_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~554_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~555_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~556_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~564_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~562_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~563_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~565_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~566_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~567_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~568_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~569_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~551_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~552_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[19]~570_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[19]~25_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~75_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~628_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~629_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~611_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~612_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~613_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~614_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~615_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~616_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~619_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~620_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~617_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~618_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~621_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~624_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~622_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~623_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~625_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~626_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~627_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[17]~630_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~348_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~349_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~342_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~343_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~344_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~345_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~333_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~334_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~335_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~336_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~337_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~338_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~339_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~340_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~341_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~346_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~331_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~332_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~347_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[30]~350_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[30]~14_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[30]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~371_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~372_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~382_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~383_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~384_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~385_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~379_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~380_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~375_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~376_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~377_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~378_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~381_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~373_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~374_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~386_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~387_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~388_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~389_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[28]~390_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[28]~16_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[25]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~411_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~412_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~413_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~414_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~422_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~423_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~424_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~425_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~415_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~416_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~417_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~418_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~419_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~420_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~421_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~426_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~427_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~428_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~429_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[26]~430_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[26]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[27]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~368_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~369_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~362_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~363_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~364_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~365_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~359_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~360_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~357_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~358_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~361_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~353_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~354_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~355_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~356_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~366_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~367_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~351_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~352_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[29]~370_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[29]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[24]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~103_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~285_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~286_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~287_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~288_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~289_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~290_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~291_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~292_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~293_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~294_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~302_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~303_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~295_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~296_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~297_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~298_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~299_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~300_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~301_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[14]~304_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \myps2|fifo~20_q\ : std_logic;
SIGNAL \myprocessor|PCNew[6]~12_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[6]~9_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[6]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~511_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~512_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~513_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~514_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~515_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~516_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~524_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~522_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~523_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~525_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~517_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~518_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~519_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~520_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~521_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~526_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~527_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~528_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~529_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[21]~530_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[21]~23_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~69_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[13]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[13]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~211_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~212_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~213_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~214_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~215_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~216_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~224_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~222_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~223_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~225_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~219_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~220_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~217_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~218_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~221_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~226_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~227_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~228_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~229_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~230_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[13]~16_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[13]~17_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[13]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~248_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~249_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~235_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~236_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~237_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~238_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~239_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~240_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~241_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~233_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~234_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~242_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~243_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~244_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~245_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~246_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~231_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~232_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~247_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[12]~250_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[12]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[13]~18_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~36_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~34_combout\ : std_logic;
SIGNAL \myprocessor|my_control|func[1]~3_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~40_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~41_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~265_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~266_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~282_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~283_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~267_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~268_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~274_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~275_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~269_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~270_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~271_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~272_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~273_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~276_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~277_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~278_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~279_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~280_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~281_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[13]~284_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~68_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[21]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[21]~79_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[21]~80_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[21]~81_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~70_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~71_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~437_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~438_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~439_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~440_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~429_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~430_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~431_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~432_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~433_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~427_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~428_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~434_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~435_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~436_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~441_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~425_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~426_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~442_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~443_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[21]~444_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~75_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~77_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[10]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~32_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[6]~50_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[6]~8_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[6]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~132_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~133_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~127_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~128_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~129_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~130_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~131_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~125_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~126_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~134_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~142_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~143_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~135_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~136_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~137_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~138_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~139_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~140_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~141_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[6]~144_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~88_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~89_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~90_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[8]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~91_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~92_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~93_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[6]~9_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[5]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~94_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[8]~95_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~644_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~642_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~643_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~645_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~633_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~634_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~635_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~636_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~639_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~640_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~637_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~638_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~641_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~646_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~647_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~648_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~649_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~631_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~632_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[31]~650_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[31]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~111_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~112_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~113_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~114_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~115_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[31]~116_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[31]~101_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[31]~102_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[31]~103_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~85_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~637_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~638_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~639_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~640_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~634_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~635_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~627_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~628_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~629_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~630_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~631_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~632_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~633_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~636_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~641_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~642_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~643_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~625_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~626_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[31]~644_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[12]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[12]~20_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[12]~21_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[12]~22_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[12]~23_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~42_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~43_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~262_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~263_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~252_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~253_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~245_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~246_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~249_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~250_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~247_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~248_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~251_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~254_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~255_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~256_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~257_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~258_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~259_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~260_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~261_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[12]~264_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~96_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~97_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~98_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~100_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[30]~102_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[30]~24_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[30]~26_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~54_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~615_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~616_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~617_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~618_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~619_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~620_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~621_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~605_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~606_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~612_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~613_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~607_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~608_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~609_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~610_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~611_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~614_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~622_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~623_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[30]~624_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~17_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[6]~21_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~95_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~16_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~96_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~97_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~98_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[17]~100_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~82_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~83_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~84_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~357_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~358_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~359_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~360_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~349_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~350_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~351_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~352_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~353_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~354_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~355_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~347_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~348_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~356_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~361_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~362_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~363_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~345_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~346_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[17]~364_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[19]~87_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[19]~88_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[19]~89_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[19]~90_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~76_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~77_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~402_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~403_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~385_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~386_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~389_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~390_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~391_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~392_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~393_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~394_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~395_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~387_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~388_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~396_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~397_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~398_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~399_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~400_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~401_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[19]~404_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[20]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[20]~83_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[20]~84_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[20]~85_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[20]~86_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~73_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~72_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~74_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~422_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~423_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~405_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~406_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~412_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~413_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~407_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~408_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~409_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~410_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~411_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~414_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~417_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~418_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~419_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~420_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~415_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~416_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~421_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[20]~424_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~105_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~106_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~107_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~108_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[16]~110_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~81_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~602_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~603_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~604_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~605_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~593_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~594_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~599_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~600_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~595_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~596_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~597_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~598_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~601_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~606_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~591_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~592_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~607_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~608_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~609_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[16]~610_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[18]~91_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[18]~92_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[18]~93_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[18]~94_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~79_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~80_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~365_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~366_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~372_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~373_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~367_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~368_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~369_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~370_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~371_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~374_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~382_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~383_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~375_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~376_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~377_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~378_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~379_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~380_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~381_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[18]~384_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[22]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[22]~75_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[22]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[22]~77_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~67_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~66_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~68_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~491_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~492_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~502_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~503_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~504_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~505_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~493_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~494_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~495_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~496_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~497_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~498_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~499_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~500_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~501_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~506_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~507_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~508_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~509_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[22]~510_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[22]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[23]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F~4_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[23]~70_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[23]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[23]~73_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~64_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~63_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~65_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~484_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~482_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~483_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~485_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~473_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~474_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~475_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~476_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~479_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~480_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~477_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~478_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~481_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~486_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~487_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~488_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~489_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~471_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~472_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[23]~490_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[23]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[25]~55_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[25]~56_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[25]~57_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[25]~58_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[25]~59_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[25]~60_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~61_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~505_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~506_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~522_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~523_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~509_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~510_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~511_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~512_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~513_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~514_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~515_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~507_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~508_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~516_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~517_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~518_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~519_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~520_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~521_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[25]~524_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~54_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~55_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~57_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~58_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[7]~59_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~28_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~29_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~162_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~163_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~157_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~158_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~159_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~160_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~149_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~150_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~151_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~152_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~153_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~147_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~148_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~154_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~155_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~156_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~161_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~145_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~146_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[7]~164_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~43_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~44_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~46_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~47_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[27]~48_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~59_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~404_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~402_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~403_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~405_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~393_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~394_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~395_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~396_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~397_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~398_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~399_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~400_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~401_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~406_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~407_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~391_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~392_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~408_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~409_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[27]~410_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~104_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~35_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~36_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~37_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~31_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~13_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~39_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~40_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~41_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~58_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~577_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~578_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~579_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~580_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~575_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~576_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~581_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~572_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~573_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~565_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~566_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~569_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~570_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~567_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~568_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~571_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~574_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~582_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~583_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[28]~584_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[24]~61_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[24]~62_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[24]~63_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[24]~64_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[24]~65_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[24]~66_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~62_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~487_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~488_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~489_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~490_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~491_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~485_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~486_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~492_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~493_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~494_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~495_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~496_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~497_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~498_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~499_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~500_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~501_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~502_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~503_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[24]~504_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[14]~9_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[14]~10_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[14]~11_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[14]~12_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[14]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[14]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~188_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~189_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~171_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~172_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~184_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~182_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~183_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~185_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~173_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~174_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~175_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~176_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~179_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~180_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~177_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~178_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~181_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~186_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~187_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[15]~190_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~38_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~39_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~202_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~203_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~204_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~205_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~195_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~196_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~197_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~198_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~199_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~200_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~201_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~193_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~194_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~206_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~191_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~192_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~207_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~208_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~209_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[14]~210_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[15]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[15]~4_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[15]~5_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[15]~6_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[15]~7_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[15]~8_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~35_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~37_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~322_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~323_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~305_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~306_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~309_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~310_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~311_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~312_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~313_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~307_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~308_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~314_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~315_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~316_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~317_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~318_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~319_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~320_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~321_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[15]~324_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|cout~0_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[28]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[29]~32_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[29]~29_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[29]~30_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[29]~33_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[29]~34_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[29]~35_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~57_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~589_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~590_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~591_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~592_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~593_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~587_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~588_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~594_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~595_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~596_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~597_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~598_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~599_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~600_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~601_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~585_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~586_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~602_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~603_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[29]~604_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~14_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[26]~49_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[26]~50_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[26]~51_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[26]~52_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[26]~53_combout\ : std_logic;
SIGNAL \myprocessor|MemtoReg_mux|F[26]~54_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~60_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~532_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~533_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~529_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~530_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~527_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~528_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~531_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~525_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~526_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~534_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~535_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~536_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~537_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~538_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~539_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~540_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~541_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~542_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~543_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[26]~544_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[5]~13_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[8]~52_combout\ : std_logic;
SIGNAL \myps2|size[4]~16\ : std_logic;
SIGNAL \myps2|size[5]~17_combout\ : std_logic;
SIGNAL \myps2|Equal6~0_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[8]~50_combout\ : std_logic;
SIGNAL \myprocessor|PCNew[8]~16_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[8]~51_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[8]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~172_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~173_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~165_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~166_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~169_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~170_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~167_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~168_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~171_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~174_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~182_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~183_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~175_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~176_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~177_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~178_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~179_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~180_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~181_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[8]~184_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[4]~51_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[3]~20_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[3]~23_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~65_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~77_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~78_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~79_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~80_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~74_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~75_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~68_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~71_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~70_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~73_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~76_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~81_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[3]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~41_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~42_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~43_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~34_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~117_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~44_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[3]~46_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[2]~16_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[2]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~62_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~57_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~58_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~59_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~55_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~61_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~45_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~46_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~47_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~48_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~49_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~50_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~54_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[2]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~36_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~37_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~38_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~39_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[2]~40_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[0]~12_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[0]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~53_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~54_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~59_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~55_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~56_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~57_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~58_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~61_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~62_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~65_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~51_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~52_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~68_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[0]~70_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[0]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~60_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~61_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~62_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~63_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~64_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~65_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[1]~30_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[1]~33_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~159_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~160_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~157_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~158_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~161_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~162_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~163_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~164_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~165_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~153_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~154_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~155_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~156_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~166_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~167_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~151_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~152_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~168_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~169_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[1]~170_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[1]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~81_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~82_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[9]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~83_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~84_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~85_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~86_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[9]~87_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~48_combout\ : std_logic;
SIGNAL \myprocessor|PCNew[9]~18_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~49_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~197_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~198_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~199_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~200_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~194_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~195_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~187_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~188_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~feeder_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~189_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~190_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~191_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~192_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~193_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~196_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~201_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~202_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~203_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~185_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~186_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valA[9]~204_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~71_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~72_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~67_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~66_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~68_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~69_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~70_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[11]~73_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~44_combout\ : std_logic;
SIGNAL \myprocessor|my_PC|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|PCNew[10]~21\ : std_logic;
SIGNAL \myprocessor|PCNew[11]~22_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~45_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~268_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~269_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~251_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~252_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~253_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~254_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~255_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~256_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~262_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~263_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~264_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~265_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~257_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~258_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~259_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~260_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~261_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~266_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~267_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[11]~270_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[11]~15_combout\ : std_logic;
SIGNAL \myprocessor|ALUSrc_mux|F[4]~11_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[1]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~31_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|R[0]~32_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~46_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~47_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~288_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~289_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~273_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~274_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~282_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~283_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~284_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~285_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~279_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~280_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~275_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~276_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~277_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~278_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~281_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~286_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~271_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~272_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~287_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[10]~290_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[10]~14_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~308_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~309_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~293_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~294_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~295_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~296_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~304_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~302_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~303_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~305_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~299_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~300_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~297_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~298_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~301_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~306_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~307_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~291_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~292_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[9]~310_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[9]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~328_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~329_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~311_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~312_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~322_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~323_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~324_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~325_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~315_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~316_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~317_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~318_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~319_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~320_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~321_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~313_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~314_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~326_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~327_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[8]~330_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[8]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~131_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~132_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~148_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~149_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~139_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~140_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~137_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~138_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~141_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~133_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~134_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~135_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~136_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~144_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~142_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~143_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~145_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~146_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~147_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[7]~150_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[7]~11_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[6]~10_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F~2_combout\ : std_logic;
SIGNAL \myprocessor|PCNew[5]~10_combout\ : std_logic;
SIGNAL \myps2|fifo~19feeder_combout\ : std_logic;
SIGNAL \myps2|fifo~19_q\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[5]~5_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[5]~6_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[5]~3_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[5]~7_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~0_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~1_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~9_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~12_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~13_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~24_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~21_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~22_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~25_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~18_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~19_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~15_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~16_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~20_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~26_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~28_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~29_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[5]~30_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[5]~9_combout\ : std_logic;
SIGNAL \myps2|head~0_combout\ : std_logic;
SIGNAL \myps2|process_2~0_combout\ : std_logic;
SIGNAL \myps2|size[2]~8_combout\ : std_logic;
SIGNAL \myps2|size[0]~7\ : std_logic;
SIGNAL \myps2|size[1]~9_combout\ : std_logic;
SIGNAL \myps2|size[1]~10\ : std_logic;
SIGNAL \myps2|size[2]~11_combout\ : std_logic;
SIGNAL \myps2|size[2]~12\ : std_logic;
SIGNAL \myps2|size[3]~13_combout\ : std_logic;
SIGNAL \myps2|size[3]~14\ : std_logic;
SIGNAL \myps2|size[4]~15_combout\ : std_logic;
SIGNAL \myps2|Equal4~0_combout\ : std_logic;
SIGNAL \myps2|Equal4~1_combout\ : std_logic;
SIGNAL \myps2|fifo_write~0_combout\ : std_logic;
SIGNAL \myps2|fifo_write~1_combout\ : std_logic;
SIGNAL \myps2|fifo_write~2_combout\ : std_logic;
SIGNAL \myps2|fifo_write~q\ : std_logic;
SIGNAL \myps2|fifo~24_combout\ : std_logic;
SIGNAL \myps2|fifo~25_combout\ : std_logic;
SIGNAL \myps2|fifo_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \myps2|fifo~18_q\ : std_logic;
SIGNAL \myprocessor|PCNew[4]~8_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[4]~25_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[4]~26_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[4]~24_combout\ : std_logic;
SIGNAL \myprocessor|keyIn_mux|F[4]~27_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~128_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~129_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~113_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~114_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~119_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~120_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~115_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~116_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~117_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~118_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~121_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~122_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~123_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~124_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~125_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~126_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~111_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~112_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~127_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[4]~130_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[4]~8_combout\ : std_logic;
SIGNAL \myprocessor|my_control|J~0_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[3]~7_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[2]~6_combout\ : std_logic;
SIGNAL \myprocessor|my_control|Jr~0_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[1]~5_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~10_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~11_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~9_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~8_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~12_combout\ : std_logic;
SIGNAL \myprocessor|my_alu|isEqual~0_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~4_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~6_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~5_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~3_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~7_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~14_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~16_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~13_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~15_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~17_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~20_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~18_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~21_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~19_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~22_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~23_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~0_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~1_combout\ : std_logic;
SIGNAL \myprocessor|branchMuxS~2_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[0]~16_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[0]~3_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[0]~2_combout\ : std_logic;
SIGNAL \myprocessor|Jr_mux|F[0]~4_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[13]~5_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~93_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~94_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~95_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~96_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~99_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~100_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~97_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~98_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~101_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~104_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~102_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~103_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~105_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~106_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~107_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~108_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~109_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~91_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~92_combout\ : std_logic;
SIGNAL \myprocessor|my_regfile|valB[3]~110_combout\ : std_logic;
SIGNAL \mylcd|Equal0~1_combout\ : std_logic;
SIGNAL \mylcd|Equal0~0_combout\ : std_logic;
SIGNAL \mylcd|Equal0~2_combout\ : std_logic;
SIGNAL \myprocessor|my_control|display~0_combout\ : std_logic;
SIGNAL \mylcd|ptr[3]~0_combout\ : std_logic;
SIGNAL \mylcd|Add4~1\ : std_logic;
SIGNAL \mylcd|Add4~2_combout\ : std_logic;
SIGNAL \mylcd|Add4~5\ : std_logic;
SIGNAL \mylcd|Add4~6_combout\ : std_logic;
SIGNAL \mylcd|index[3]~6_combout\ : std_logic;
SIGNAL \mylcd|Add4~7\ : std_logic;
SIGNAL \mylcd|Add4~8_combout\ : std_logic;
SIGNAL \mylcd|index[4]~7_combout\ : std_logic;
SIGNAL \mylcd|Add4~9\ : std_logic;
SIGNAL \mylcd|Add4~10_combout\ : std_logic;
SIGNAL \mylcd|index[5]~8_combout\ : std_logic;
SIGNAL \mylcd|LessThan3~1_combout\ : std_logic;
SIGNAL \mylcd|index[1]~3_combout\ : std_logic;
SIGNAL \mylcd|Add4~3\ : std_logic;
SIGNAL \mylcd|Add4~4_combout\ : std_logic;
SIGNAL \mylcd|index[2]~5_combout\ : std_logic;
SIGNAL \mylcd|LessThan3~0_combout\ : std_logic;
SIGNAL \mylcd|buf_changed_ack~0_combout\ : std_logic;
SIGNAL \mylcd|buf_changed_ack~q\ : std_logic;
SIGNAL \mylcd|buf_changed~0_combout\ : std_logic;
SIGNAL \mylcd|buf_changed~q\ : std_logic;
SIGNAL \mylcd|delay[0]~18_combout\ : std_logic;
SIGNAL \mylcd|state2.A~0_combout\ : std_logic;
SIGNAL \mylcd|state1.B~2_combout\ : std_logic;
SIGNAL \mylcd|Selector0~0_combout\ : std_logic;
SIGNAL \mylcd|cstart~q\ : std_logic;
SIGNAL \mylcd|prestart~feeder_combout\ : std_logic;
SIGNAL \mylcd|prestart~q\ : std_logic;
SIGNAL \mylcd|mstart~0_combout\ : std_logic;
SIGNAL \mylcd|mstart~q\ : std_logic;
SIGNAL \mylcd|state2.A~q\ : std_logic;
SIGNAL \mylcd|state2.B~0_combout\ : std_logic;
SIGNAL \mylcd|state2.B~q\ : std_logic;
SIGNAL \mylcd|Selector7~0_combout\ : std_logic;
SIGNAL \mylcd|state2.C~q\ : std_logic;
SIGNAL \mylcd|Selector9~0_combout\ : std_logic;
SIGNAL \mylcd|Add5~0_combout\ : std_logic;
SIGNAL \mylcd|Selector10~0_combout\ : std_logic;
SIGNAL \mylcd|Selector7~1_combout\ : std_logic;
SIGNAL \mylcd|Selector13~0_combout\ : std_logic;
SIGNAL \mylcd|Add5~1\ : std_logic;
SIGNAL \mylcd|Add5~2_combout\ : std_logic;
SIGNAL \mylcd|Selector12~0_combout\ : std_logic;
SIGNAL \mylcd|Add5~3\ : std_logic;
SIGNAL \mylcd|Add5~4_combout\ : std_logic;
SIGNAL \mylcd|Selector11~0_combout\ : std_logic;
SIGNAL \mylcd|Add5~5\ : std_logic;
SIGNAL \mylcd|Add5~6_combout\ : std_logic;
SIGNAL \mylcd|Selector10~1_combout\ : std_logic;
SIGNAL \mylcd|Add5~7\ : std_logic;
SIGNAL \mylcd|Add5~8_combout\ : std_logic;
SIGNAL \mylcd|Selector9~1_combout\ : std_logic;
SIGNAL \mylcd|state2~12_combout\ : std_logic;
SIGNAL \mylcd|state2.D~q\ : std_logic;
SIGNAL \mylcd|mstart~1_combout\ : std_logic;
SIGNAL \mylcd|cdone~0_combout\ : std_logic;
SIGNAL \mylcd|cdone~q\ : std_logic;
SIGNAL \mylcd|state1~12_combout\ : std_logic;
SIGNAL \mylcd|state1~13_combout\ : std_logic;
SIGNAL \mylcd|state1.B~3_combout\ : std_logic;
SIGNAL \mylcd|state1.B~q\ : std_logic;
SIGNAL \mylcd|Selector3~0_combout\ : std_logic;
SIGNAL \mylcd|state1.C~q\ : std_logic;
SIGNAL \mylcd|delay[17]~22_combout\ : std_logic;
SIGNAL \mylcd|delay[0]~19\ : std_logic;
SIGNAL \mylcd|delay[1]~20_combout\ : std_logic;
SIGNAL \mylcd|delay[1]~21\ : std_logic;
SIGNAL \mylcd|delay[2]~23_combout\ : std_logic;
SIGNAL \mylcd|delay[2]~24\ : std_logic;
SIGNAL \mylcd|delay[3]~25_combout\ : std_logic;
SIGNAL \mylcd|delay[3]~26\ : std_logic;
SIGNAL \mylcd|delay[4]~27_combout\ : std_logic;
SIGNAL \mylcd|delay[4]~28\ : std_logic;
SIGNAL \mylcd|delay[5]~29_combout\ : std_logic;
SIGNAL \mylcd|delay[5]~30\ : std_logic;
SIGNAL \mylcd|delay[6]~31_combout\ : std_logic;
SIGNAL \mylcd|delay[6]~32\ : std_logic;
SIGNAL \mylcd|delay[7]~33_combout\ : std_logic;
SIGNAL \mylcd|delay[7]~34\ : std_logic;
SIGNAL \mylcd|delay[8]~35_combout\ : std_logic;
SIGNAL \mylcd|delay[8]~36\ : std_logic;
SIGNAL \mylcd|delay[9]~37_combout\ : std_logic;
SIGNAL \mylcd|delay[9]~38\ : std_logic;
SIGNAL \mylcd|delay[10]~39_combout\ : std_logic;
SIGNAL \mylcd|delay[10]~40\ : std_logic;
SIGNAL \mylcd|delay[11]~41_combout\ : std_logic;
SIGNAL \mylcd|delay[11]~42\ : std_logic;
SIGNAL \mylcd|delay[12]~43_combout\ : std_logic;
SIGNAL \mylcd|delay[12]~44\ : std_logic;
SIGNAL \mylcd|delay[13]~45_combout\ : std_logic;
SIGNAL \mylcd|delay[13]~46\ : std_logic;
SIGNAL \mylcd|delay[14]~47_combout\ : std_logic;
SIGNAL \mylcd|delay[14]~48\ : std_logic;
SIGNAL \mylcd|delay[15]~49_combout\ : std_logic;
SIGNAL \mylcd|delay[15]~50\ : std_logic;
SIGNAL \mylcd|delay[16]~51_combout\ : std_logic;
SIGNAL \mylcd|delay[16]~52\ : std_logic;
SIGNAL \mylcd|delay[17]~53_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~1_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~0_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~2_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~3_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~4_combout\ : std_logic;
SIGNAL \mylcd|LessThan4~5_combout\ : std_logic;
SIGNAL \mylcd|Selector4~0_combout\ : std_logic;
SIGNAL \mylcd|state1.D~q\ : std_logic;
SIGNAL \mylcd|index~2_combout\ : std_logic;
SIGNAL \mylcd|Add4~0_combout\ : std_logic;
SIGNAL \mylcd|index[0]~4_combout\ : std_logic;
SIGNAL \mylcd|Add1~1_combout\ : std_logic;
SIGNAL \mylcd|ptr[0]~4_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~2_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~21_combout\ : std_logic;
SIGNAL \mylcd|ptr[1]~2_combout\ : std_logic;
SIGNAL \mylcd|Add0~0_combout\ : std_logic;
SIGNAL \mylcd|ptr[2]~1_combout\ : std_logic;
SIGNAL \mylcd|Add0~1_combout\ : std_logic;
SIGNAL \mylcd|ptr[3]~3_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~14_combout\ : std_logic;
SIGNAL \mylcd|line2~18_combout\ : std_logic;
SIGNAL \mylcd|process_0~1_combout\ : std_logic;
SIGNAL \mylcd|printed_crlf~0_combout\ : std_logic;
SIGNAL \mylcd|printed_crlf~q\ : std_logic;
SIGNAL \mylcd|process_0~0_combout\ : std_logic;
SIGNAL \mylcd|process_0~2_combout\ : std_logic;
SIGNAL \mylcd|line2[14][0]~19_combout\ : std_logic;
SIGNAL \mylcd|line2[14][0]~q\ : std_logic;
SIGNAL \mylcd|line1[1][0]~0_combout\ : std_logic;
SIGNAL \mylcd|line1[14][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~3_combout\ : std_logic;
SIGNAL \mylcd|line2~0_combout\ : std_logic;
SIGNAL \mylcd|line2[12][0]~1_combout\ : std_logic;
SIGNAL \mylcd|line2[12][0]~q\ : std_logic;
SIGNAL \mylcd|line1[12][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~5_combout\ : std_logic;
SIGNAL \mylcd|line2~4_combout\ : std_logic;
SIGNAL \mylcd|line2[8][0]~5_combout\ : std_logic;
SIGNAL \mylcd|line2[8][0]~q\ : std_logic;
SIGNAL \mylcd|line1[8][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[8][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~15_combout\ : std_logic;
SIGNAL \mylcd|line2~20_combout\ : std_logic;
SIGNAL \mylcd|line2[10][0]~21_combout\ : std_logic;
SIGNAL \mylcd|line2[10][0]~q\ : std_logic;
SIGNAL \mylcd|line1[10][0]~q\ : std_logic;
SIGNAL \mylcd|Add1~0_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~2_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~3_combout\ : std_logic;
SIGNAL \mylcd|Add1~2_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~9_combout\ : std_logic;
SIGNAL \mylcd|line2~28_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~19_combout\ : std_logic;
SIGNAL \mylcd|line2[9][0]~29_combout\ : std_logic;
SIGNAL \mylcd|line2[9][0]~q\ : std_logic;
SIGNAL \mylcd|line1[9][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[9][0]~q\ : std_logic;
SIGNAL \mylcd|line2~12_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~11_combout\ : std_logic;
SIGNAL \mylcd|line2[11][0]~13_combout\ : std_logic;
SIGNAL \mylcd|line2[11][0]~q\ : std_logic;
SIGNAL \mylcd|line1[11][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~4_combout\ : std_logic;
SIGNAL \mylcd|line2~24_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~17_combout\ : std_logic;
SIGNAL \mylcd|line2[13][0]~25_combout\ : std_logic;
SIGNAL \mylcd|line2[13][0]~q\ : std_logic;
SIGNAL \mylcd|line1[13][0]~q\ : std_logic;
SIGNAL \mylcd|line2~10_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~10_combout\ : std_logic;
SIGNAL \mylcd|line2[15][0]~11_combout\ : std_logic;
SIGNAL \mylcd|line2[15][0]~q\ : std_logic;
SIGNAL \mylcd|line1[15][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~5_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~6_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~7_combout\ : std_logic;
SIGNAL \mylcd|line2~30_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~20_combout\ : std_logic;
SIGNAL \mylcd|line2[5][0]~31_combout\ : std_logic;
SIGNAL \mylcd|line2[5][0]~q\ : std_logic;
SIGNAL \mylcd|line1[5][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][0]~q\ : std_logic;
SIGNAL \mylcd|line2~26_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~18_combout\ : std_logic;
SIGNAL \mylcd|line2[1][0]~27_combout\ : std_logic;
SIGNAL \mylcd|line2[1][0]~q\ : std_logic;
SIGNAL \mylcd|line1[1][0]~q\ : std_logic;
SIGNAL \mylcd|line2~14_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~12_combout\ : std_logic;
SIGNAL \mylcd|line2[7][0]~15_combout\ : std_logic;
SIGNAL \mylcd|line2[7][0]~q\ : std_logic;
SIGNAL \mylcd|line1[7][0]~q\ : std_logic;
SIGNAL \mylcd|line2~8_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~8_combout\ : std_logic;
SIGNAL \mylcd|line2[3][0]~9_combout\ : std_logic;
SIGNAL \mylcd|line2[3][0]~q\ : std_logic;
SIGNAL \mylcd|line1[3][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~0_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~1_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~16_combout\ : std_logic;
SIGNAL \mylcd|line2~22_combout\ : std_logic;
SIGNAL \mylcd|line2[6][0]~23_combout\ : std_logic;
SIGNAL \mylcd|line2[6][0]~q\ : std_logic;
SIGNAL \mylcd|line1[6][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~13_combout\ : std_logic;
SIGNAL \mylcd|line2~16_combout\ : std_logic;
SIGNAL \mylcd|line2[2][0]~17_combout\ : std_logic;
SIGNAL \mylcd|line2[2][0]~q\ : std_logic;
SIGNAL \mylcd|line1[2][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~7_combout\ : std_logic;
SIGNAL \mylcd|Decoder0~6_combout\ : std_logic;
SIGNAL \mylcd|line2~6_combout\ : std_logic;
SIGNAL \mylcd|line2[4][0]~7_combout\ : std_logic;
SIGNAL \mylcd|line2[4][0]~q\ : std_logic;
SIGNAL \mylcd|line1[4][0]~q\ : std_logic;
SIGNAL \mylcd|Decoder0~4_combout\ : std_logic;
SIGNAL \mylcd|line2~2_combout\ : std_logic;
SIGNAL \mylcd|line2[0][0]~3_combout\ : std_logic;
SIGNAL \mylcd|line2[0][0]~q\ : std_logic;
SIGNAL \mylcd|line1[0][0]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[0][0]~q\ : std_logic;
SIGNAL \mylcd|curbuf[0]~8_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~9_combout\ : std_logic;
SIGNAL \mylcd|Equal6~0_combout\ : std_logic;
SIGNAL \mylcd|Equal2~0_combout\ : std_logic;
SIGNAL \mylcd|lcd_data[3]~0_combout\ : std_logic;
SIGNAL \mylcd|lcd_data[3]~1_combout\ : std_logic;
SIGNAL \mylcd|lcd_data[3]~2_combout\ : std_logic;
SIGNAL \mylcd|LessThan2~0_combout\ : std_logic;
SIGNAL \mylcd|LessThan2~1_combout\ : std_logic;
SIGNAL \mylcd|Add2~0_combout\ : std_logic;
SIGNAL \mylcd|Add2~1_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~14_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~15_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~12_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~13_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~16_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~17_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~18_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~10_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~11_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~19_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~20_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~21_combout\ : std_logic;
SIGNAL \mylcd|state1.A~0_combout\ : std_logic;
SIGNAL \mylcd|state1.A~q\ : std_logic;
SIGNAL \mylcd|lcd_data[0]~3_combout\ : std_logic;
SIGNAL \mylcd|line2~45_combout\ : std_logic;
SIGNAL \mylcd|line2[1][1]~q\ : std_logic;
SIGNAL \mylcd|line2~46_combout\ : std_logic;
SIGNAL \mylcd|line2[9][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~39_combout\ : std_logic;
SIGNAL \mylcd|line2~44_combout\ : std_logic;
SIGNAL \mylcd|line2[13][1]~q\ : std_logic;
SIGNAL \mylcd|line2~47_combout\ : std_logic;
SIGNAL \mylcd|line2[5][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~40_combout\ : std_logic;
SIGNAL \mylcd|line2~34_combout\ : std_logic;
SIGNAL \mylcd|line2[8][1]~q\ : std_logic;
SIGNAL \mylcd|line2~33_combout\ : std_logic;
SIGNAL \mylcd|line2[0][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~32_combout\ : std_logic;
SIGNAL \mylcd|line2~32_combout\ : std_logic;
SIGNAL \mylcd|line2[12][1]~q\ : std_logic;
SIGNAL \mylcd|line2~35_combout\ : std_logic;
SIGNAL \mylcd|line2[4][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~33_combout\ : std_logic;
SIGNAL \mylcd|line2~41_combout\ : std_logic;
SIGNAL \mylcd|line2[14][1]~q\ : std_logic;
SIGNAL \mylcd|line2~42_combout\ : std_logic;
SIGNAL \mylcd|line2[10][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~36_combout\ : std_logic;
SIGNAL \mylcd|line2~40_combout\ : std_logic;
SIGNAL \mylcd|line2[2][1]~q\ : std_logic;
SIGNAL \mylcd|line2~43_combout\ : std_logic;
SIGNAL \mylcd|line2[6][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~37_combout\ : std_logic;
SIGNAL \mylcd|line2~37_combout\ : std_logic;
SIGNAL \mylcd|line2[15][1]~q\ : std_logic;
SIGNAL \mylcd|line2~38_combout\ : std_logic;
SIGNAL \mylcd|line2[11][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~34_combout\ : std_logic;
SIGNAL \mylcd|line2~39_combout\ : std_logic;
SIGNAL \mylcd|line2[7][1]~q\ : std_logic;
SIGNAL \mylcd|line2~36_combout\ : std_logic;
SIGNAL \mylcd|line2[3][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~35_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~38_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~41_combout\ : std_logic;
SIGNAL \mylcd|line1[12][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[12][1]~q\ : std_logic;
SIGNAL \mylcd|line1[8][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~29_combout\ : std_logic;
SIGNAL \mylcd|line1[4][1]~q\ : std_logic;
SIGNAL \mylcd|line1[0][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[0][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~30_combout\ : std_logic;
SIGNAL \mylcd|line1[10][1]~q\ : std_logic;
SIGNAL \mylcd|line1[14][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~26_combout\ : std_logic;
SIGNAL \mylcd|line1[6][1]~q\ : std_logic;
SIGNAL \mylcd|line1[2][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[2][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~27_combout\ : std_logic;
SIGNAL \mylcd|line1[11][1]~q\ : std_logic;
SIGNAL \mylcd|line1[15][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~24_combout\ : std_logic;
SIGNAL \mylcd|line1[7][1]~q\ : std_logic;
SIGNAL \mylcd|line1[3][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[3][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~25_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~28_combout\ : std_logic;
SIGNAL \mylcd|line1[5][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][1]~q\ : std_logic;
SIGNAL \mylcd|line1[1][1]~q\ : std_logic;
SIGNAL \mylcd|line1[13][1]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[13][1]~q\ : std_logic;
SIGNAL \mylcd|line1[9][1]~q\ : std_logic;
SIGNAL \mylcd|curbuf[1]~22_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~23_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~31_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~42_combout\ : std_logic;
SIGNAL \mylcd|curbuf[1]~43_combout\ : std_logic;
SIGNAL \mylcd|line2~50_combout\ : std_logic;
SIGNAL \mylcd|line2[8][2]~q\ : std_logic;
SIGNAL \mylcd|line2~49_combout\ : std_logic;
SIGNAL \mylcd|line2[0][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~54_combout\ : std_logic;
SIGNAL \mylcd|line2~51_combout\ : std_logic;
SIGNAL \mylcd|line2[4][2]~q\ : std_logic;
SIGNAL \mylcd|line2~48_combout\ : std_logic;
SIGNAL \mylcd|line2[12][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~55_combout\ : std_logic;
SIGNAL \mylcd|line2~53_combout\ : std_logic;
SIGNAL \mylcd|line2[15][2]~q\ : std_logic;
SIGNAL \mylcd|line2~54_combout\ : std_logic;
SIGNAL \mylcd|line2[11][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~56_combout\ : std_logic;
SIGNAL \mylcd|line2~52_combout\ : std_logic;
SIGNAL \mylcd|line2[3][2]~q\ : std_logic;
SIGNAL \mylcd|line2~55_combout\ : std_logic;
SIGNAL \mylcd|line2[7][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~57_combout\ : std_logic;
SIGNAL \mylcd|line2~56_combout\ : std_logic;
SIGNAL \mylcd|line2[2][2]~q\ : std_logic;
SIGNAL \mylcd|line2~59_combout\ : std_logic;
SIGNAL \mylcd|line2[6][2]~q\ : std_logic;
SIGNAL \mylcd|line2~57_combout\ : std_logic;
SIGNAL \mylcd|line2[14][2]~q\ : std_logic;
SIGNAL \mylcd|line2~58_combout\ : std_logic;
SIGNAL \mylcd|line2[10][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~58_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~59_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~60_combout\ : std_logic;
SIGNAL \mylcd|line2~62_combout\ : std_logic;
SIGNAL \mylcd|line2[9][2]~q\ : std_logic;
SIGNAL \mylcd|line2~61_combout\ : std_logic;
SIGNAL \mylcd|line2[1][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~61_combout\ : std_logic;
SIGNAL \mylcd|line2~60_combout\ : std_logic;
SIGNAL \mylcd|line2[13][2]~q\ : std_logic;
SIGNAL \mylcd|line2~63_combout\ : std_logic;
SIGNAL \mylcd|line2[5][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~62_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~63_combout\ : std_logic;
SIGNAL \mylcd|line1[14][2]~q\ : std_logic;
SIGNAL \mylcd|line1[6][2]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~51_combout\ : std_logic;
SIGNAL \mylcd|line1[4][2]~q\ : std_logic;
SIGNAL \mylcd|line1[12][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~52_combout\ : std_logic;
SIGNAL \mylcd|line1[7][2]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[7][2]~q\ : std_logic;
SIGNAL \mylcd|line1[15][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~44_combout\ : std_logic;
SIGNAL \mylcd|line1[5][2]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][2]~q\ : std_logic;
SIGNAL \mylcd|line1[13][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~45_combout\ : std_logic;
SIGNAL \mylcd|line1[10][2]~q\ : std_logic;
SIGNAL \mylcd|line1[8][2]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[8][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~46_combout\ : std_logic;
SIGNAL \mylcd|line1[0][2]~q\ : std_logic;
SIGNAL \mylcd|line1[2][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~47_combout\ : std_logic;
SIGNAL \mylcd|line1[3][2]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[3][2]~q\ : std_logic;
SIGNAL \mylcd|line1[1][2]~q\ : std_logic;
SIGNAL \mylcd|line1[9][2]~q\ : std_logic;
SIGNAL \mylcd|line1[11][2]~q\ : std_logic;
SIGNAL \mylcd|curbuf[2]~48_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~49_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~50_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~53_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~64_combout\ : std_logic;
SIGNAL \mylcd|curbuf[2]~65_combout\ : std_logic;
SIGNAL \mylcd|line2~64_combout\ : std_logic;
SIGNAL \mylcd|line2[12][3]~q\ : std_logic;
SIGNAL \mylcd|line2~67_combout\ : std_logic;
SIGNAL \mylcd|line2[4][3]~q\ : std_logic;
SIGNAL \mylcd|line2~65_combout\ : std_logic;
SIGNAL \mylcd|line2[0][3]~q\ : std_logic;
SIGNAL \mylcd|line2~66_combout\ : std_logic;
SIGNAL \mylcd|line2[8][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~76_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~77_combout\ : std_logic;
SIGNAL \mylcd|line2~68_combout\ : std_logic;
SIGNAL \mylcd|line2[3][3]~q\ : std_logic;
SIGNAL \mylcd|line2~71_combout\ : std_logic;
SIGNAL \mylcd|line2[7][3]~q\ : std_logic;
SIGNAL \mylcd|line2~70_combout\ : std_logic;
SIGNAL \mylcd|line2[11][3]~q\ : std_logic;
SIGNAL \mylcd|line2~69_combout\ : std_logic;
SIGNAL \mylcd|line2[15][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~78_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~79_combout\ : std_logic;
SIGNAL \mylcd|line2~75_combout\ : std_logic;
SIGNAL \mylcd|line2[6][3]~q\ : std_logic;
SIGNAL \mylcd|line2~72_combout\ : std_logic;
SIGNAL \mylcd|line2[2][3]~q\ : std_logic;
SIGNAL \mylcd|line2~74_combout\ : std_logic;
SIGNAL \mylcd|line2[10][3]~q\ : std_logic;
SIGNAL \mylcd|line2~73_combout\ : std_logic;
SIGNAL \mylcd|line2[14][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~80_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~81_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~82_combout\ : std_logic;
SIGNAL \mylcd|line2~79_combout\ : std_logic;
SIGNAL \mylcd|line2[5][3]~q\ : std_logic;
SIGNAL \mylcd|line2~76_combout\ : std_logic;
SIGNAL \mylcd|line2[13][3]~q\ : std_logic;
SIGNAL \mylcd|line2~77_combout\ : std_logic;
SIGNAL \mylcd|line2[1][3]~q\ : std_logic;
SIGNAL \mylcd|line2~78_combout\ : std_logic;
SIGNAL \mylcd|line2[9][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~83_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~84_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~85_combout\ : std_logic;
SIGNAL \mylcd|line1[0][3]~q\ : std_logic;
SIGNAL \mylcd|line1[4][3]~q\ : std_logic;
SIGNAL \mylcd|line1[6][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][3]~q\ : std_logic;
SIGNAL \mylcd|line1[2][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~73_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~74_combout\ : std_logic;
SIGNAL \mylcd|line1[9][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[9][3]~q\ : std_logic;
SIGNAL \mylcd|line1[11][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~70_combout\ : std_logic;
SIGNAL \mylcd|line1[15][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[15][3]~q\ : std_logic;
SIGNAL \mylcd|line1[13][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~71_combout\ : std_logic;
SIGNAL \mylcd|line1[10][3]~q\ : std_logic;
SIGNAL \mylcd|line1[8][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~68_combout\ : std_logic;
SIGNAL \mylcd|line1[12][3]~q\ : std_logic;
SIGNAL \mylcd|line1[14][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[14][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~69_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~72_combout\ : std_logic;
SIGNAL \mylcd|line1[1][3]~q\ : std_logic;
SIGNAL \mylcd|line1[3][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~66_combout\ : std_logic;
SIGNAL \mylcd|line1[5][3]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[5][3]~q\ : std_logic;
SIGNAL \mylcd|line1[7][3]~q\ : std_logic;
SIGNAL \mylcd|curbuf[3]~67_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~75_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~86_combout\ : std_logic;
SIGNAL \mylcd|curbuf[3]~87_combout\ : std_logic;
SIGNAL \mylcd|line2~80_combout\ : std_logic;
SIGNAL \mylcd|line2[12][4]~q\ : std_logic;
SIGNAL \mylcd|line2~83_combout\ : std_logic;
SIGNAL \mylcd|line2[4][4]~q\ : std_logic;
SIGNAL \mylcd|line2~82_combout\ : std_logic;
SIGNAL \mylcd|line2[8][4]~q\ : std_logic;
SIGNAL \mylcd|line2~81_combout\ : std_logic;
SIGNAL \mylcd|line2[0][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~98_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~99_combout\ : std_logic;
SIGNAL \mylcd|line2~92_combout\ : std_logic;
SIGNAL \mylcd|line2[13][4]~q\ : std_logic;
SIGNAL \mylcd|line2~95_combout\ : std_logic;
SIGNAL \mylcd|line2[5][4]~q\ : std_logic;
SIGNAL \mylcd|line2~94_combout\ : std_logic;
SIGNAL \mylcd|line2[9][4]~q\ : std_logic;
SIGNAL \mylcd|line2~93_combout\ : std_logic;
SIGNAL \mylcd|line2[1][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~105_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~106_combout\ : std_logic;
SIGNAL \mylcd|line2~91_combout\ : std_logic;
SIGNAL \mylcd|line2[6][4]~q\ : std_logic;
SIGNAL \mylcd|line2~89_combout\ : std_logic;
SIGNAL \mylcd|line2[14][4]~q\ : std_logic;
SIGNAL \mylcd|line2~90_combout\ : std_logic;
SIGNAL \mylcd|line2[10][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~102_combout\ : std_logic;
SIGNAL \mylcd|line2~88_combout\ : std_logic;
SIGNAL \mylcd|line2[2][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~103_combout\ : std_logic;
SIGNAL \mylcd|line2~85_combout\ : std_logic;
SIGNAL \mylcd|line2[15][4]~q\ : std_logic;
SIGNAL \mylcd|line2~86_combout\ : std_logic;
SIGNAL \mylcd|line2[11][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~100_combout\ : std_logic;
SIGNAL \mylcd|line2~87_combout\ : std_logic;
SIGNAL \mylcd|line2[7][4]~q\ : std_logic;
SIGNAL \mylcd|line2~84_combout\ : std_logic;
SIGNAL \mylcd|line2[3][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~101_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~104_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~107_combout\ : std_logic;
SIGNAL \mylcd|line1[8][4]~q\ : std_logic;
SIGNAL \mylcd|line1[12][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[12][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~95_combout\ : std_logic;
SIGNAL \mylcd|line1[4][4]~q\ : std_logic;
SIGNAL \mylcd|line1[0][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[0][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~96_combout\ : std_logic;
SIGNAL \mylcd|line1[15][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[15][4]~q\ : std_logic;
SIGNAL \mylcd|line1[11][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~90_combout\ : std_logic;
SIGNAL \mylcd|line1[7][4]~q\ : std_logic;
SIGNAL \mylcd|line1[3][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[3][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~91_combout\ : std_logic;
SIGNAL \mylcd|line1[2][4]~q\ : std_logic;
SIGNAL \mylcd|line1[6][4]~q\ : std_logic;
SIGNAL \mylcd|line1[10][4]~q\ : std_logic;
SIGNAL \mylcd|line1[14][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[14][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~92_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~93_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~94_combout\ : std_logic;
SIGNAL \mylcd|line1[5][4]~q\ : std_logic;
SIGNAL \mylcd|line1[1][4]~q\ : std_logic;
SIGNAL \mylcd|line1[9][4]~q\ : std_logic;
SIGNAL \mylcd|line1[13][4]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[13][4]~q\ : std_logic;
SIGNAL \mylcd|curbuf[4]~88_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~89_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~97_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~108_combout\ : std_logic;
SIGNAL \mylcd|curbuf[4]~109_combout\ : std_logic;
SIGNAL \mylcd|line2~104_combout\ : std_logic;
SIGNAL \mylcd|line2[8][5]~q\ : std_logic;
SIGNAL \mylcd|line1[8][5]~q\ : std_logic;
SIGNAL \mylcd|line2~101_combout\ : std_logic;
SIGNAL \mylcd|line2[2][5]~q\ : std_logic;
SIGNAL \mylcd|line1[2][5]~q\ : std_logic;
SIGNAL \mylcd|line2~105_combout\ : std_logic;
SIGNAL \mylcd|line2[10][5]~q\ : std_logic;
SIGNAL \mylcd|line1[10][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~112_combout\ : std_logic;
SIGNAL \mylcd|line2~100_combout\ : std_logic;
SIGNAL \mylcd|line2[0][5]~q\ : std_logic;
SIGNAL \mylcd|line1[0][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~113_combout\ : std_logic;
SIGNAL \mylcd|line2~96_combout\ : std_logic;
SIGNAL \mylcd|line2[9][5]~q\ : std_logic;
SIGNAL \mylcd|line1[9][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[9][5]~q\ : std_logic;
SIGNAL \mylcd|line2~97_combout\ : std_logic;
SIGNAL \mylcd|line2[11][5]~q\ : std_logic;
SIGNAL \mylcd|line1[11][5]~q\ : std_logic;
SIGNAL \mylcd|line2~109_combout\ : std_logic;
SIGNAL \mylcd|line2[3][5]~q\ : std_logic;
SIGNAL \mylcd|line1[3][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[3][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~114_combout\ : std_logic;
SIGNAL \mylcd|line2~108_combout\ : std_logic;
SIGNAL \mylcd|line2[1][5]~q\ : std_logic;
SIGNAL \mylcd|line1[1][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~115_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~116_combout\ : std_logic;
SIGNAL \mylcd|line2~102_combout\ : std_logic;
SIGNAL \mylcd|line2[6][5]~q\ : std_logic;
SIGNAL \mylcd|line1[6][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[6][5]~q\ : std_logic;
SIGNAL \mylcd|line2~103_combout\ : std_logic;
SIGNAL \mylcd|line2[4][5]~q\ : std_logic;
SIGNAL \mylcd|line1[4][5]~q\ : std_logic;
SIGNAL \mylcd|line2~107_combout\ : std_logic;
SIGNAL \mylcd|line2[12][5]~q\ : std_logic;
SIGNAL \mylcd|line1[12][5]~q\ : std_logic;
SIGNAL \mylcd|line2~106_combout\ : std_logic;
SIGNAL \mylcd|line2[14][5]~q\ : std_logic;
SIGNAL \mylcd|line1[14][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~117_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~118_combout\ : std_logic;
SIGNAL \mylcd|line2~110_combout\ : std_logic;
SIGNAL \mylcd|line2[7][5]~q\ : std_logic;
SIGNAL \mylcd|line1[7][5]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[7][5]~q\ : std_logic;
SIGNAL \mylcd|line2~98_combout\ : std_logic;
SIGNAL \mylcd|line2[15][5]~q\ : std_logic;
SIGNAL \mylcd|line1[15][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~110_combout\ : std_logic;
SIGNAL \mylcd|line2~111_combout\ : std_logic;
SIGNAL \mylcd|line2[5][5]~q\ : std_logic;
SIGNAL \mylcd|line1[5][5]~q\ : std_logic;
SIGNAL \mylcd|line2~99_combout\ : std_logic;
SIGNAL \mylcd|line2[13][5]~q\ : std_logic;
SIGNAL \mylcd|line1[13][5]~q\ : std_logic;
SIGNAL \mylcd|curbuf[5]~111_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~119_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~124_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~125_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~122_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~123_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~126_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~127_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~128_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~120_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~121_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~129_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~130_combout\ : std_logic;
SIGNAL \mylcd|curbuf[5]~131_combout\ : std_logic;
SIGNAL \mylcd|line2~124_combout\ : std_logic;
SIGNAL \mylcd|line2[13][6]~q\ : std_logic;
SIGNAL \mylcd|line2~126_combout\ : std_logic;
SIGNAL \mylcd|line2[15][6]~q\ : std_logic;
SIGNAL \mylcd|line2~125_combout\ : std_logic;
SIGNAL \mylcd|line2[7][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~149_combout\ : std_logic;
SIGNAL \mylcd|line2~127_combout\ : std_logic;
SIGNAL \mylcd|line2[5][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~150_combout\ : std_logic;
SIGNAL \mylcd|line2~113_combout\ : std_logic;
SIGNAL \mylcd|line2[3][6]~q\ : std_logic;
SIGNAL \mylcd|line2~114_combout\ : std_logic;
SIGNAL \mylcd|line2[11][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~142_combout\ : std_logic;
SIGNAL \mylcd|line2~112_combout\ : std_logic;
SIGNAL \mylcd|line2[9][6]~q\ : std_logic;
SIGNAL \mylcd|line2~115_combout\ : std_logic;
SIGNAL \mylcd|line2[1][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~143_combout\ : std_logic;
SIGNAL \mylcd|line2~118_combout\ : std_logic;
SIGNAL \mylcd|line2[14][6]~q\ : std_logic;
SIGNAL \mylcd|line2~117_combout\ : std_logic;
SIGNAL \mylcd|line2[6][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~144_combout\ : std_logic;
SIGNAL \mylcd|line2~116_combout\ : std_logic;
SIGNAL \mylcd|line2[12][6]~q\ : std_logic;
SIGNAL \mylcd|line2~119_combout\ : std_logic;
SIGNAL \mylcd|line2[4][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~145_combout\ : std_logic;
SIGNAL \mylcd|line2~120_combout\ : std_logic;
SIGNAL \mylcd|line2[8][6]~q\ : std_logic;
SIGNAL \mylcd|line2~121_combout\ : std_logic;
SIGNAL \mylcd|line2[2][6]~q\ : std_logic;
SIGNAL \mylcd|line2~122_combout\ : std_logic;
SIGNAL \mylcd|line2[10][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~146_combout\ : std_logic;
SIGNAL \mylcd|line2~123_combout\ : std_logic;
SIGNAL \mylcd|line2[0][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~147_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~148_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~151_combout\ : std_logic;
SIGNAL \mylcd|line1[0][6]~q\ : std_logic;
SIGNAL \mylcd|line1[2][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~139_combout\ : std_logic;
SIGNAL \mylcd|line1[4][6]~q\ : std_logic;
SIGNAL \mylcd|line1[6][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~140_combout\ : std_logic;
SIGNAL \mylcd|line1[9][6]~q\ : std_logic;
SIGNAL \mylcd|line1[11][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~136_combout\ : std_logic;
SIGNAL \mylcd|line1[13][6]~q\ : std_logic;
SIGNAL \mylcd|line1[15][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[15][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~137_combout\ : std_logic;
SIGNAL \mylcd|line1[7][6]~q\ : std_logic;
SIGNAL \mylcd|line1[5][6]~q\ : std_logic;
SIGNAL \mylcd|line1[1][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[1][6]~q\ : std_logic;
SIGNAL \mylcd|line1[3][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~134_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~135_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~138_combout\ : std_logic;
SIGNAL \mylcd|line1[12][6]~q\ : std_logic;
SIGNAL \mylcd|line1[14][6]~q\ : std_logic;
SIGNAL \mylcd|line1[8][6]~feeder_combout\ : std_logic;
SIGNAL \mylcd|line1[8][6]~q\ : std_logic;
SIGNAL \mylcd|line1[10][6]~q\ : std_logic;
SIGNAL \mylcd|curbuf[6]~132_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~133_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~141_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~152_combout\ : std_logic;
SIGNAL \mylcd|Equal6~1_combout\ : std_logic;
SIGNAL \mylcd|curbuf[0]~153_combout\ : std_logic;
SIGNAL \mylcd|curbuf[6]~154_combout\ : std_logic;
SIGNAL \mylcd|Selector8~0_combout\ : std_logic;
SIGNAL \mylcd|lcd_en~q\ : std_logic;
SIGNAL \mylcd|lcd_rs~q\ : std_logic;
SIGNAL \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myps2|tail\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myprocessor|my_alu|R_and\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \div|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|fifo_rtl_0_bypass\ : std_logic_vector(0 TO 17);
SIGNAL \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mylcd|delay\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \myps2|size\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \mylcd|index\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \myps2|fcount\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mylcd|lcd_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mylcd|ptr\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mylcd|count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myprocessor|my_alu|B_prime\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myprocessor|my_alu|R_or\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myprocessor|jrJal_mux|F\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myprocessor|my_regfile|inEnable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \myprocessor|my_alu|adder_inst|lower|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \myprocessor|my_alu|adder_inst|upper1|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \myprocessor|my_alu|adder_inst|upper0|sum\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \myps2|shift_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \myps2|head\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \myps2|bcount\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;

BEGIN

ww_inclock <= inclock;
ww_resetn <= resetn;
ww_ps2_clock <= ps2_clock;
ww_ps2_data <= ps2_data;
lcd_data <= ww_lcd_data;
leds <= ww_leds;
lcd_rw <= ww_lcd_rw;
lcd_en <= ww_lcd_en;
lcd_rs <= ww_lcd_rs;
lcd_on <= ww_lcd_on;
lcd_blon <= ww_lcd_blon;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\div|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \inclock~input_o\);

\div|altpll_component|auto_generated|wire_pll1_clk\(0) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(0);
\div|altpll_component|auto_generated|wire_pll1_clk\(1) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(1);
\div|altpll_component|auto_generated|wire_pll1_clk\(2) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(2);
\div|altpll_component|auto_generated|wire_pll1_clk\(3) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(3);
\div|altpll_component|auto_generated|wire_pll1_clk\(4) <= \div|altpll_component|auto_generated|pll1_CLK_bus\(4);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\myprocessor|Jr_mux|F[11]~15_combout\ & \myprocessor|Jr_mux|F[10]~14_combout\ & \myprocessor|Jr_mux|F[9]~13_combout\ & \myprocessor|Jr_mux|F[8]~12_combout\ & 
\myprocessor|Jr_mux|F[7]~11_combout\ & \myprocessor|Jr_mux|F[6]~10_combout\ & \myprocessor|Jr_mux|F[5]~9_combout\ & \myprocessor|Jr_mux|F[4]~8_combout\ & \myprocessor|Jr_mux|F[3]~7_combout\ & \myprocessor|Jr_mux|F[2]~6_combout\ & 
\myprocessor|Jr_mux|F[1]~5_combout\ & \myprocessor|Jr_mux|F[0]~4_combout\);

\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16) <= \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[6]~50_combout\ & \myprocessor|my_regfile|valB[5]~30_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(5) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(6) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[2]~90_combout\ & \myprocessor|my_regfile|valB[0]~70_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(0) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(2) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\myps2|Mux0~8_combout\ & \myps2|Mux7~17_combout\ & \myps2|Mux2~11_combout\ & \myps2|Mux3~6_combout\ & \myps2|Mux4~8_combout\ & \myps2|Mux5~7_combout\ & \myps2|Mux6~9_combout\);

\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\myps2|tail\(4) & \myps2|tail\(3) & \myps2|tail\(2) & \myps2|tail\(1) & \myps2|tail\(0));

\myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\myps2|Add4~8_combout\ & \myps2|Add4~6_combout\ & \myps2|Add4~4_combout\ & \myps2|Add4~2_combout\ & \myps2|Add4~0_combout\);

\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\myps2|fifo_rtl_0|auto_generated|ram_block1a1\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\myps2|fifo_rtl_0|auto_generated|ram_block1a2\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\myps2|fifo_rtl_0|auto_generated|ram_block1a3\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\myps2|fifo_rtl_0|auto_generated|ram_block1a4\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\myps2|fifo_rtl_0|auto_generated|ram_block1a5\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\myps2|fifo_rtl_0|auto_generated|ram_block1a6\ <= \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[4]~130_combout\ & \myprocessor|my_regfile|valB[3]~110_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(3) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(4) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[7]~150_combout\ & \myprocessor|my_regfile|valB[1]~170_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(1) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(7) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[15]~190_combout\ & \myprocessor|my_regfile|valB[14]~210_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(14) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(15) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[13]~230_combout\ & \myprocessor|my_regfile|valB[12]~250_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(12) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(13) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[11]~270_combout\ & \myprocessor|my_regfile|valB[10]~290_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(10) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(11) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[9]~310_combout\ & \myprocessor|my_regfile|valB[8]~330_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(8) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(9) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[30]~350_combout\ & \myprocessor|my_regfile|valB[29]~370_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(29) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(30) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[28]~390_combout\ & \myprocessor|my_regfile|valB[27]~410_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(27) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(28) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[26]~430_combout\ & \myprocessor|my_regfile|valB[25]~450_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(25) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(26) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[24]~470_combout\ & \myprocessor|my_regfile|valB[23]~490_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(23) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(24) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[22]~510_combout\ & \myprocessor|my_regfile|valB[21]~530_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(21) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(22) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[20]~550_combout\ & \myprocessor|my_regfile|valB[19]~570_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(19) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(20) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[18]~590_combout\ & \myprocessor|my_regfile|valB[16]~610_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(16) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(18) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ <= (\myprocessor|my_regfile|valB[31]~650_combout\ & \myprocessor|my_regfile|valB[17]~630_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\myprocessor|my_alu|R[11]~73_combout\ & \myprocessor|my_alu|R[10]~80_combout\ & \myprocessor|my_alu|R[9]~87_combout\ & \myprocessor|my_alu|R[8]~95_combout\ & 
\myprocessor|my_alu|R[7]~59_combout\ & \myprocessor|my_alu|R[6]~21_combout\ & \myprocessor|my_alu|R[5]~13_combout\ & \myprocessor|my_alu|R[4]~51_combout\ & \myprocessor|my_alu|R[3]~46_combout\ & \myprocessor|my_alu|R[2]~40_combout\ & 
\myprocessor|my_alu|R[1]~65_combout\ & \myprocessor|my_alu|R[0]~32_combout\);

\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(17) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);
\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(31) <= \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(1);

\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \div|altpll_component|auto_generated|wire_pll1_clk\(0));
\div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;

-- Location: IOOBUF_X0_Y52_N16
\lcd_data[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(0),
	devoe => ww_devoe,
	o => ww_lcd_data(0));

-- Location: IOOBUF_X0_Y44_N9
\lcd_data[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(1),
	devoe => ww_devoe,
	o => ww_lcd_data(1));

-- Location: IOOBUF_X0_Y44_N2
\lcd_data[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(2),
	devoe => ww_devoe,
	o => ww_lcd_data(2));

-- Location: IOOBUF_X0_Y49_N9
\lcd_data[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(3),
	devoe => ww_devoe,
	o => ww_lcd_data(3));

-- Location: IOOBUF_X0_Y54_N9
\lcd_data[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(4),
	devoe => ww_devoe,
	o => ww_lcd_data(4));

-- Location: IOOBUF_X0_Y55_N23
\lcd_data[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(5),
	devoe => ww_devoe,
	o => ww_lcd_data(5));

-- Location: IOOBUF_X0_Y51_N16
\lcd_data[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(6),
	devoe => ww_devoe,
	o => ww_lcd_data(6));

-- Location: IOOBUF_X0_Y47_N2
\lcd_data[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_data\(7),
	devoe => ww_devoe,
	o => ww_lcd_data(7));

-- Location: IOOBUF_X107_Y73_N9
\leds[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(0));

-- Location: IOOBUF_X111_Y73_N9
\leds[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_leds(1));

-- Location: IOOBUF_X83_Y73_N2
\leds[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(2));

-- Location: IOOBUF_X85_Y73_N23
\leds[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_leds(3));

-- Location: IOOBUF_X72_Y73_N16
\leds[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(4));

-- Location: IOOBUF_X74_Y73_N16
\leds[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_leds(5));

-- Location: IOOBUF_X72_Y73_N23
\leds[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(6));

-- Location: IOOBUF_X74_Y73_N23
\leds[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_leds(7));

-- Location: IOOBUF_X0_Y44_N23
\lcd_rw~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_lcd_rw);

-- Location: IOOBUF_X0_Y52_N2
\lcd_en~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_en~q\,
	devoe => ww_devoe,
	o => ww_lcd_en);

-- Location: IOOBUF_X0_Y44_N16
\lcd_rs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mylcd|lcd_rs~q\,
	devoe => ww_devoe,
	o => ww_lcd_rs);

-- Location: IOOBUF_X0_Y58_N16
\lcd_on~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lcd_on);

-- Location: IOOBUF_X0_Y47_N23
\lcd_blon~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_lcd_blon);

-- Location: IOIBUF_X0_Y36_N15
\inclock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_inclock,
	o => \inclock~input_o\);

-- Location: PLL_1
\div|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \div|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \div|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \div|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \div|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X63_Y45_N4
\myps2|size[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[0]~6_combout\ = \myps2|size\(0) $ (VCC)
-- \myps2|size[0]~7\ = CARRY(\myps2|size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|size\(0),
	datad => VCC,
	combout => \myps2|size[0]~6_combout\,
	cout => \myps2|size[0]~7\);

-- Location: IOIBUF_X115_Y40_N8
\resetn~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_resetn,
	o => \resetn~input_o\);

-- Location: FF_X52_Y43_N31
\myprocessor|my_PC|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[10]~14_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:10:r~q\);

-- Location: FF_X54_Y42_N3
\myprocessor|my_PC|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|Jr_mux|F[9]~13_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:9:r~q\);

-- Location: FF_X52_Y43_N29
\myprocessor|my_PC|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[8]~12_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:8:r~q\);

-- Location: FF_X52_Y43_N3
\myprocessor|my_PC|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[7]~11_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:7:r~q\);

-- Location: FF_X52_Y43_N9
\myprocessor|my_PC|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[6]~10_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:6:r~q\);

-- Location: FF_X52_Y43_N15
\myprocessor|my_PC|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[5]~9_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:5:r~q\);

-- Location: FF_X52_Y43_N21
\myprocessor|my_PC|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[4]~8_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:4:r~q\);

-- Location: FF_X52_Y43_N19
\myprocessor|my_PC|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[3]~7_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:3:r~q\);

-- Location: FF_X52_Y43_N17
\myprocessor|my_PC|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[2]~6_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:2:r~q\);

-- Location: FF_X52_Y43_N7
\myprocessor|my_PC|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[1]~5_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:1:r~q\);

-- Location: FF_X50_Y41_N23
\myprocessor|my_PC|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[0]~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:0:r~q\);

-- Location: LCCOMB_X55_Y43_N4
\myprocessor|PCNew[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[0]~0_combout\ = \myprocessor|my_PC|bits:0:r~q\ $ (VCC)
-- \myprocessor|PCNew[0]~1\ = CARRY(\myprocessor|my_PC|bits:0:r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_PC|bits:0:r~q\,
	datad => VCC,
	combout => \myprocessor|PCNew[0]~0_combout\,
	cout => \myprocessor|PCNew[0]~1\);

-- Location: LCCOMB_X55_Y43_N6
\myprocessor|PCNew[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[1]~2_combout\ = (\myprocessor|my_PC|bits:1:r~q\ & (!\myprocessor|PCNew[0]~1\)) # (!\myprocessor|my_PC|bits:1:r~q\ & ((\myprocessor|PCNew[0]~1\) # (GND)))
-- \myprocessor|PCNew[1]~3\ = CARRY((!\myprocessor|PCNew[0]~1\) # (!\myprocessor|my_PC|bits:1:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_PC|bits:1:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[0]~1\,
	combout => \myprocessor|PCNew[1]~2_combout\,
	cout => \myprocessor|PCNew[1]~3\);

-- Location: LCCOMB_X55_Y43_N8
\myprocessor|PCNew[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[2]~4_combout\ = (\myprocessor|my_PC|bits:2:r~q\ & (\myprocessor|PCNew[1]~3\ $ (GND))) # (!\myprocessor|my_PC|bits:2:r~q\ & (!\myprocessor|PCNew[1]~3\ & VCC))
-- \myprocessor|PCNew[2]~5\ = CARRY((\myprocessor|my_PC|bits:2:r~q\ & !\myprocessor|PCNew[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_PC|bits:2:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[1]~3\,
	combout => \myprocessor|PCNew[2]~4_combout\,
	cout => \myprocessor|PCNew[2]~5\);

-- Location: LCCOMB_X55_Y43_N10
\myprocessor|PCNew[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[3]~6_combout\ = (\myprocessor|my_PC|bits:3:r~q\ & (!\myprocessor|PCNew[2]~5\)) # (!\myprocessor|my_PC|bits:3:r~q\ & ((\myprocessor|PCNew[2]~5\) # (GND)))
-- \myprocessor|PCNew[3]~7\ = CARRY((!\myprocessor|PCNew[2]~5\) # (!\myprocessor|my_PC|bits:3:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_PC|bits:3:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[2]~5\,
	combout => \myprocessor|PCNew[3]~6_combout\,
	cout => \myprocessor|PCNew[3]~7\);

-- Location: LCCOMB_X55_Y43_N12
\myprocessor|PCNew[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[4]~8_combout\ = (\myprocessor|my_PC|bits:4:r~q\ & (\myprocessor|PCNew[3]~7\ $ (GND))) # (!\myprocessor|my_PC|bits:4:r~q\ & (!\myprocessor|PCNew[3]~7\ & VCC))
-- \myprocessor|PCNew[4]~9\ = CARRY((\myprocessor|my_PC|bits:4:r~q\ & !\myprocessor|PCNew[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_PC|bits:4:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[3]~7\,
	combout => \myprocessor|PCNew[4]~8_combout\,
	cout => \myprocessor|PCNew[4]~9\);

-- Location: LCCOMB_X55_Y43_N14
\myprocessor|PCNew[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[5]~10_combout\ = (\myprocessor|my_PC|bits:5:r~q\ & (!\myprocessor|PCNew[4]~9\)) # (!\myprocessor|my_PC|bits:5:r~q\ & ((\myprocessor|PCNew[4]~9\) # (GND)))
-- \myprocessor|PCNew[5]~11\ = CARRY((!\myprocessor|PCNew[4]~9\) # (!\myprocessor|my_PC|bits:5:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_PC|bits:5:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[4]~9\,
	combout => \myprocessor|PCNew[5]~10_combout\,
	cout => \myprocessor|PCNew[5]~11\);

-- Location: LCCOMB_X55_Y43_N16
\myprocessor|PCNew[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[6]~12_combout\ = (\myprocessor|my_PC|bits:6:r~q\ & (\myprocessor|PCNew[5]~11\ $ (GND))) # (!\myprocessor|my_PC|bits:6:r~q\ & (!\myprocessor|PCNew[5]~11\ & VCC))
-- \myprocessor|PCNew[6]~13\ = CARRY((\myprocessor|my_PC|bits:6:r~q\ & !\myprocessor|PCNew[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_PC|bits:6:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[5]~11\,
	combout => \myprocessor|PCNew[6]~12_combout\,
	cout => \myprocessor|PCNew[6]~13\);

-- Location: LCCOMB_X55_Y43_N18
\myprocessor|PCNew[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[7]~14_combout\ = (\myprocessor|my_PC|bits:7:r~q\ & (!\myprocessor|PCNew[6]~13\)) # (!\myprocessor|my_PC|bits:7:r~q\ & ((\myprocessor|PCNew[6]~13\) # (GND)))
-- \myprocessor|PCNew[7]~15\ = CARRY((!\myprocessor|PCNew[6]~13\) # (!\myprocessor|my_PC|bits:7:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_PC|bits:7:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[6]~13\,
	combout => \myprocessor|PCNew[7]~14_combout\,
	cout => \myprocessor|PCNew[7]~15\);

-- Location: LCCOMB_X55_Y43_N20
\myprocessor|PCNew[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[8]~16_combout\ = (\myprocessor|my_PC|bits:8:r~q\ & (\myprocessor|PCNew[7]~15\ $ (GND))) # (!\myprocessor|my_PC|bits:8:r~q\ & (!\myprocessor|PCNew[7]~15\ & VCC))
-- \myprocessor|PCNew[8]~17\ = CARRY((\myprocessor|my_PC|bits:8:r~q\ & !\myprocessor|PCNew[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_PC|bits:8:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[7]~15\,
	combout => \myprocessor|PCNew[8]~16_combout\,
	cout => \myprocessor|PCNew[8]~17\);

-- Location: LCCOMB_X55_Y43_N22
\myprocessor|PCNew[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[9]~18_combout\ = (\myprocessor|my_PC|bits:9:r~q\ & (!\myprocessor|PCNew[8]~17\)) # (!\myprocessor|my_PC|bits:9:r~q\ & ((\myprocessor|PCNew[8]~17\) # (GND)))
-- \myprocessor|PCNew[9]~19\ = CARRY((!\myprocessor|PCNew[8]~17\) # (!\myprocessor|my_PC|bits:9:r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_PC|bits:9:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[8]~17\,
	combout => \myprocessor|PCNew[9]~18_combout\,
	cout => \myprocessor|PCNew[9]~19\);

-- Location: LCCOMB_X55_Y43_N24
\myprocessor|PCNew[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[10]~20_combout\ = (\myprocessor|my_PC|bits:10:r~q\ & (\myprocessor|PCNew[9]~19\ $ (GND))) # (!\myprocessor|my_PC|bits:10:r~q\ & (!\myprocessor|PCNew[9]~19\ & VCC))
-- \myprocessor|PCNew[10]~21\ = CARRY((\myprocessor|my_PC|bits:10:r~q\ & !\myprocessor|PCNew[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_PC|bits:10:r~q\,
	datad => VCC,
	cin => \myprocessor|PCNew[9]~19\,
	combout => \myprocessor|PCNew[10]~20_combout\,
	cout => \myprocessor|PCNew[10]~21\);

-- Location: LCCOMB_X50_Y42_N14
\myprocessor|my_control|MemWrite~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|MemWrite~0_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_control|MemWrite~0_combout\);

-- Location: LCCOMB_X45_Y41_N8
\myprocessor|my_alu|R[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~30_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_alu|R[1]~30_combout\);

-- Location: LCCOMB_X50_Y41_N0
\myprocessor|my_control|ALUSrc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|ALUSrc~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) 
-- & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|my_control|ALUSrc~0_combout\);

-- Location: LCCOMB_X45_Y41_N26
\myprocessor|my_regfile|valB[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~3_combout\ = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) $ (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_regfile|valB[13]~3_combout\);

-- Location: M9K_X51_Y37_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042E5731433C682C3B01532425100AB87860EB8044904902",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y37_N10
\myprocessor|my_regfile|inEnable[7]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[7]~51_combout\ = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24))) # (!\myprocessor|my_regfile|valB[13]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|inEnable[7]~51_combout\);

-- Location: LCCOMB_X45_Y41_N28
\myprocessor|my_regfile|inEnable[9]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[9]~41_combout\ = ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_regfile|inEnable[9]~41_combout\);

-- Location: LCCOMB_X45_Y36_N8
\myprocessor|my_regfile|inEnable[9]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[9]~42_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & \myprocessor|my_regfile|inEnable[9]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|my_regfile|inEnable[9]~41_combout\,
	combout => \myprocessor|my_regfile|inEnable[9]~42_combout\);

-- Location: LCCOMB_X45_Y37_N28
\myprocessor|my_regfile|inEnable[15]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[15]~82_combout\ = (\myprocessor|my_regfile|inEnable[7]~51_combout\ & (\myprocessor|my_regfile|inEnable[9]~42_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[7]~51_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datad => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[15]~82_combout\);

-- Location: FF_X54_Y41_N21
\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q\);

-- Location: M9K_X37_Y38_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000453140050510808074C800404340C00000000000441400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y37_N6
\myprocessor|my_regfile|inEnable[5]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[5]~49_combout\ = (\myprocessor|my_regfile|valB[13]~3_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|inEnable[5]~49_combout\);

-- Location: LCCOMB_X45_Y37_N26
\myprocessor|my_regfile|inEnable[13]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[13]~81_combout\ = (\myprocessor|my_regfile|inEnable[5]~49_combout\ & (\myprocessor|my_regfile|inEnable[9]~42_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[5]~49_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datad => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[13]~81_combout\);

-- Location: FF_X57_Y35_N19
\myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y37_N18
\myprocessor|my_regfile|inEnable[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[6]~47_combout\ = (\myprocessor|my_regfile|valB[13]~3_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|inEnable[6]~47_combout\);

-- Location: LCCOMB_X45_Y37_N16
\myprocessor|my_regfile|inEnable[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[14]~61_combout\ = (\myprocessor|my_regfile|inEnable[9]~42_combout\ & (\myprocessor|my_regfile|inEnable[6]~47_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datad => \myprocessor|my_regfile|inEnable[6]~47_combout\,
	combout => \myprocessor|my_regfile|inEnable[14]~61_combout\);

-- Location: FF_X60_Y35_N13
\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X60_Y35_N30
\myprocessor|my_regfile|valA[11]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~242_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valA[11]~242_combout\);

-- Location: LCCOMB_X57_Y35_N18
\myprocessor|my_regfile|valA[11]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~243_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[11]~242_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[11]~242_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[11]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valA[11]~242_combout\,
	combout => \myprocessor|my_regfile|valA[11]~243_combout\);

-- Location: M9K_X37_Y35_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000501401505101014000000000015004040140000441400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040044010140510100100144040400110111014041014010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y37_N10
\myprocessor|my_regfile|valA[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~13_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21),
	combout => \myprocessor|my_regfile|valA[7]~13_combout\);

-- Location: LCCOMB_X48_Y38_N14
\myprocessor|my_regfile|valA[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~18_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[7]~18_combout\);

-- Location: LCCOMB_X49_Y39_N8
\myprocessor|my_regfile|valA[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~17_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[7]~17_combout\);

-- Location: LCCOMB_X45_Y36_N14
\myprocessor|my_regfile|inEnable[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[9]~44_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_regfile|valB[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[9]~44_combout\);

-- Location: LCCOMB_X45_Y36_N24
\myprocessor|my_regfile|inEnable[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[4]~45_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & \myprocessor|my_regfile|inEnable[9]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|my_regfile|inEnable[9]~41_combout\,
	combout => \myprocessor|my_regfile|inEnable[4]~45_combout\);

-- Location: LCCOMB_X45_Y36_N20
\myprocessor|my_regfile|inEnable[1]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[1]~69_combout\ = (\myprocessor|my_regfile|inEnable[9]~44_combout\ & (\myprocessor|my_regfile|inEnable[4]~45_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~3_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|inEnable[9]~44_combout\,
	datad => \myprocessor|my_regfile|inEnable[4]~45_combout\,
	combout => \myprocessor|my_regfile|inEnable[1]~69_combout\);

-- Location: FF_X52_Y39_N31
\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y37_N14
\myprocessor|my_regfile|inEnable[5]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[5]~70_combout\ = (\myprocessor|my_regfile|inEnable[5]~49_combout\ & (\myprocessor|my_regfile|inEnable[4]~45_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[5]~49_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|inEnable[4]~45_combout\,
	datad => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[5]~70_combout\);

-- Location: FF_X53_Y40_N31
\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y37_N0
\myprocessor|my_regfile|inEnable[7]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[7]~71_combout\ = (\myprocessor|my_regfile|inEnable[7]~51_combout\ & (\myprocessor|my_regfile|inEnable[4]~45_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[7]~51_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|inEnable[4]~45_combout\,
	datad => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[7]~71_combout\);

-- Location: FF_X52_Y39_N9
\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y37_N24
\myprocessor|my_regfile|inEnable[4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[4]~50_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[13]~3_combout\ & (\myprocessor|my_regfile|inEnable[4]~45_combout\ & 
-- \myprocessor|my_regfile|inEnable[6]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_regfile|inEnable[4]~45_combout\,
	datad => \myprocessor|my_regfile|inEnable[6]~47_combout\,
	combout => \myprocessor|my_regfile|inEnable[4]~50_combout\);

-- Location: FF_X53_Y39_N27
\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y37_N20
\myprocessor|my_regfile|inEnable[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[6]~48_combout\ = (\myprocessor|my_regfile|inEnable[4]~45_combout\ & (\myprocessor|my_regfile|inEnable[6]~47_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_regfile|inEnable[4]~45_combout\,
	datad => \myprocessor|my_regfile|inEnable[6]~47_combout\,
	combout => \myprocessor|my_regfile|inEnable[6]~48_combout\);

-- Location: FF_X53_Y39_N17
\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X53_Y39_N26
\myprocessor|my_regfile|valA[11]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~237_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valA[11]~237_combout\);

-- Location: LCCOMB_X52_Y39_N8
\myprocessor|my_regfile|valA[11]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~238_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[11]~237_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[11]~237_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[11]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valA[11]~237_combout\,
	combout => \myprocessor|my_regfile|valA[11]~238_combout\);

-- Location: LCCOMB_X52_Y39_N30
\myprocessor|my_regfile|valA[11]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~239_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[11]~238_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valA[11]~238_combout\,
	combout => \myprocessor|my_regfile|valA[11]~239_combout\);

-- Location: LCCOMB_X45_Y36_N10
\myprocessor|my_regfile|inEnable[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[11]~43_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_regfile|valB[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[11]~43_combout\);

-- Location: LCCOMB_X45_Y36_N26
\myprocessor|my_regfile|inEnable[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[3]~68_combout\ = (\myprocessor|my_regfile|inEnable[4]~45_combout\ & (\myprocessor|my_regfile|inEnable[11]~43_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~3_combout\,
	datab => \myprocessor|my_regfile|inEnable[4]~45_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|inEnable[11]~43_combout\,
	combout => \myprocessor|my_regfile|inEnable[3]~68_combout\);

-- Location: FF_X52_Y38_N3
\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y37_N8
\myprocessor|my_regfile|inEnable[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[6]~46_combout\ = (\myprocessor|my_regfile|inEnable[4]~45_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # (!\myprocessor|my_regfile|valB[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|inEnable[4]~45_combout\,
	datad => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[6]~46_combout\);

-- Location: LCCOMB_X45_Y37_N12
\myprocessor|my_regfile|inEnable[2]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[2]~67_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[13]~3_combout\ & (\myprocessor|my_regfile|inEnable[6]~46_combout\ & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_regfile|inEnable[6]~46_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|inEnable[2]~67_combout\);

-- Location: FF_X52_Y38_N17
\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X47_Y38_N8
\myprocessor|my_regfile|valA[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~14_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[7]~14_combout\);

-- Location: LCCOMB_X52_Y38_N16
\myprocessor|my_regfile|valA[11]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~240_combout\ = (\myprocessor|my_regfile|valA[11]~239_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q\) # ((!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[11]~239_combout\ & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q\ & \myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~239_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[11]~240_combout\);

-- Location: LCCOMB_X47_Y37_N16
\myprocessor|my_regfile|valA[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~10_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(21),
	combout => \myprocessor|my_regfile|valA[7]~10_combout\);

-- Location: LCCOMB_X45_Y36_N12
\myprocessor|jrJal_mux|F[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|jrJal_mux|F\(0) = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # (!\myprocessor|my_regfile|valB[13]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|jrJal_mux|F\(0));

-- Location: LCCOMB_X46_Y36_N26
\myprocessor|my_regfile|inEnable[24]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[24]~57_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (\myprocessor|my_regfile|inEnable[9]~41_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & 
-- !\myprocessor|jrJal_mux|F\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datab => \myprocessor|my_regfile|inEnable[9]~41_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datad => \myprocessor|jrJal_mux|F\(0),
	combout => \myprocessor|my_regfile|inEnable[24]~57_combout\);

-- Location: LCCOMB_X47_Y35_N26
\myprocessor|my_regfile|inEnable[24]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[24]~59_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|inEnable[24]~57_combout\ & 
-- \myprocessor|my_regfile|valB[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|inEnable[24]~57_combout\,
	datad => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[24]~59_combout\);

-- Location: FF_X52_Y32_N29
\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y36_N16
\myprocessor|my_regfile|inEnable[17]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[17]~73_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & \myprocessor|my_regfile|inEnable[9]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|my_regfile|inEnable[9]~41_combout\,
	combout => \myprocessor|my_regfile|inEnable[17]~73_combout\);

-- Location: LCCOMB_X46_Y36_N28
\myprocessor|my_regfile|inEnable[16]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[16]~77_combout\ = (\myprocessor|my_regfile|inEnable[17]~73_combout\ & (\myprocessor|my_regfile|valB[13]~3_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- \myprocessor|my_regfile|inEnable[9]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[17]~73_combout\,
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|inEnable[9]~44_combout\,
	combout => \myprocessor|my_regfile|inEnable[16]~77_combout\);

-- Location: FF_X56_Y34_N17
\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X56_Y34_N16
\myprocessor|my_regfile|valA[11]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~231_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[11]~231_combout\);

-- Location: LCCOMB_X47_Y35_N8
\myprocessor|my_regfile|inEnable[28]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[28]~80_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_regfile|inEnable[24]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|inEnable[24]~57_combout\,
	combout => \myprocessor|my_regfile|inEnable[28]~80_combout\);

-- Location: FF_X56_Y34_N3
\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y37_N30
\myprocessor|my_regfile|inEnable[20]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[20]~54_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[13]~3_combout\ & (\myprocessor|my_regfile|inEnable[17]~73_combout\ & 
-- \myprocessor|my_regfile|inEnable[6]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_regfile|inEnable[17]~73_combout\,
	datad => \myprocessor|my_regfile|inEnable[6]~47_combout\,
	combout => \myprocessor|my_regfile|inEnable[20]~54_combout\);

-- Location: FF_X55_Y34_N15
\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X56_Y34_N2
\myprocessor|my_regfile|valA[11]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~232_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[11]~231_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[11]~231_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[11]~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[11]~231_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valA[11]~232_combout\);

-- Location: LCCOMB_X47_Y37_N14
\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~feeder_combout\ = \myprocessor|keyIn_mux|F~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~45_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~feeder_combout\);

-- Location: LCCOMB_X47_Y35_N24
\myprocessor|my_regfile|inEnable[26]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[26]~58_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (\myprocessor|my_regfile|inEnable[24]~57_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|inEnable[24]~57_combout\,
	datad => \myprocessor|my_regfile|valB[13]~3_combout\,
	combout => \myprocessor|my_regfile|inEnable[26]~58_combout\);

-- Location: FF_X47_Y37_N15
\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y36_N28
\myprocessor|my_regfile|inEnable[18]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[18]~75_combout\ = (\myprocessor|my_regfile|inEnable[11]~43_combout\ & (\myprocessor|my_regfile|inEnable[17]~73_combout\ & (\myprocessor|my_regfile|valB[13]~3_combout\ & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[11]~43_combout\,
	datab => \myprocessor|my_regfile|inEnable[17]~73_combout\,
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|inEnable[18]~75_combout\);

-- Location: FF_X52_Y33_N19
\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X53_Y31_N16
\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~feeder_combout\ = \myprocessor|keyIn_mux|F~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~45_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~feeder_combout\);

-- Location: LCCOMB_X45_Y37_N4
\myprocessor|my_regfile|inEnable[22]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[22]~53_combout\ = (\myprocessor|my_regfile|inEnable[17]~73_combout\ & (\myprocessor|my_regfile|inEnable[6]~47_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_regfile|inEnable[17]~73_combout\,
	datad => \myprocessor|my_regfile|inEnable[6]~47_combout\,
	combout => \myprocessor|my_regfile|inEnable[22]~53_combout\);

-- Location: FF_X53_Y31_N17
\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X52_Y33_N18
\myprocessor|my_regfile|valA[11]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~229_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valA[11]~229_combout\);

-- Location: LCCOMB_X45_Y41_N6
\myprocessor|my_control|RegWrite~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|RegWrite~0_combout\ = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) $ (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))) 
-- # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_control|RegWrite~0_combout\);

-- Location: LCCOMB_X46_Y36_N0
\myprocessor|my_regfile|valB[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|valB[13]~2_combout\);

-- Location: LCCOMB_X46_Y36_N20
\myprocessor|my_regfile|inEnable[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable\(30) = (\myprocessor|my_control|RegWrite~0_combout\ & (\myprocessor|my_regfile|valB[13]~3_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|valB[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|RegWrite~0_combout\,
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|valB[13]~2_combout\,
	combout => \myprocessor|my_regfile|inEnable\(30));

-- Location: FF_X52_Y33_N29
\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X52_Y33_N28
\myprocessor|my_regfile|valA[11]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~230_combout\ = (\myprocessor|my_regfile|valA[11]~229_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[11]~229_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_regfile|valA[11]~229_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[11]~230_combout\);

-- Location: LCCOMB_X52_Y35_N0
\myprocessor|my_regfile|valA[11]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~233_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[11]~230_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[11]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[11]~232_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[11]~230_combout\,
	combout => \myprocessor|my_regfile|valA[11]~233_combout\);

-- Location: LCCOMB_X45_Y36_N4
\myprocessor|my_regfile|inEnable[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[25]~55_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (\myprocessor|my_regfile|inEnable[9]~41_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & 
-- \myprocessor|jrJal_mux|F\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_regfile|inEnable[9]~41_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|jrJal_mux|F\(0),
	combout => \myprocessor|my_regfile|inEnable[25]~55_combout\);

-- Location: LCCOMB_X47_Y35_N20
\myprocessor|my_regfile|inEnable[27]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[27]~60_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (\myprocessor|my_regfile|inEnable[25]~55_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~3_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_regfile|inEnable[25]~55_combout\,
	combout => \myprocessor|my_regfile|inEnable[27]~60_combout\);

-- Location: FF_X52_Y32_N15
\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X46_Y36_N8
\myprocessor|my_regfile|inEnable[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable\(31) = (\myprocessor|my_control|RegWrite~0_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|valB[13]~2_combout\)) # (!\myprocessor|my_regfile|valB[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|RegWrite~0_combout\,
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|valB[13]~2_combout\,
	combout => \myprocessor|my_regfile|inEnable\(31));

-- Location: FF_X53_Y35_N21
\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X49_Y38_N16
\myprocessor|my_regfile|valB[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~14_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	combout => \myprocessor|my_regfile|valB[13]~14_combout\);

-- Location: LCCOMB_X45_Y36_N2
\myprocessor|my_regfile|inEnable[21]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[21]~52_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|inEnable[9]~41_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	datad => \myprocessor|my_regfile|inEnable[9]~41_combout\,
	combout => \myprocessor|my_regfile|inEnable[21]~52_combout\);

-- Location: LCCOMB_X45_Y36_N18
\myprocessor|my_regfile|inEnable[23]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[23]~74_combout\ = (\myprocessor|my_regfile|inEnable[21]~52_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	datad => \myprocessor|my_regfile|inEnable[21]~52_combout\,
	combout => \myprocessor|my_regfile|inEnable[23]~74_combout\);

-- Location: FF_X55_Y30_N9
\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y36_N22
\myprocessor|my_regfile|inEnable[19]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[19]~78_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[13]~3_combout\ & 
-- \myprocessor|my_regfile|inEnable[21]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	datad => \myprocessor|my_regfile|inEnable[21]~52_combout\,
	combout => \myprocessor|my_regfile|inEnable[19]~78_combout\);

-- Location: FF_X53_Y35_N23
\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X53_Y35_N22
\myprocessor|my_regfile|valA[11]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~234_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[11]~234_combout\);

-- Location: LCCOMB_X53_Y35_N20
\myprocessor|my_regfile|valA[11]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~235_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[11]~234_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[11]~234_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[11]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valA[11]~234_combout\,
	combout => \myprocessor|my_regfile|valA[11]~235_combout\);

-- Location: LCCOMB_X57_Y35_N16
\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout\ = \myprocessor|keyIn_mux|F~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~45_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout\);

-- Location: LCCOMB_X47_Y35_N22
\myprocessor|my_regfile|inEnable[25]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[25]~56_combout\ = (\myprocessor|my_regfile|valB[13]~3_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & 
-- \myprocessor|my_regfile|inEnable[25]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~3_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_regfile|inEnable[25]~55_combout\,
	combout => \myprocessor|my_regfile|inEnable[25]~56_combout\);

-- Location: FF_X57_Y35_N17
\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X46_Y36_N10
\myprocessor|my_regfile|inEnable[17]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[17]~76_combout\ = (\myprocessor|my_regfile|inEnable[17]~73_combout\ & (\myprocessor|my_regfile|inEnable[9]~44_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[17]~73_combout\,
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|inEnable[9]~44_combout\,
	combout => \myprocessor|my_regfile|inEnable[17]~76_combout\);

-- Location: FF_X52_Y34_N1
\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X52_Y34_N0
\myprocessor|my_regfile|valA[11]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~227_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[11]~227_combout\);

-- Location: LCCOMB_X47_Y35_N30
\myprocessor|my_regfile|inEnable[29]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[29]~79_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_regfile|inEnable[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_regfile|inEnable[25]~55_combout\,
	combout => \myprocessor|my_regfile|inEnable[29]~79_combout\);

-- Location: FF_X52_Y34_N3
\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X55_Y34_N28
\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~feeder_combout\ = \myprocessor|keyIn_mux|F~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~45_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~feeder_combout\);

-- Location: LCCOMB_X45_Y36_N30
\myprocessor|my_regfile|inEnable[21]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[21]~72_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[13]~3_combout\ & 
-- \myprocessor|my_regfile|inEnable[21]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	datad => \myprocessor|my_regfile|inEnable[21]~52_combout\,
	combout => \myprocessor|my_regfile|inEnable[21]~72_combout\);

-- Location: FF_X55_Y34_N29
\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X52_Y34_N2
\myprocessor|my_regfile|valA[11]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~228_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[11]~227_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[11]~227_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[11]~227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[11]~227_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valA[11]~228_combout\);

-- Location: LCCOMB_X52_Y35_N2
\myprocessor|my_regfile|valA[11]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~236_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[11]~233_combout\ & (\myprocessor|my_regfile|valA[11]~235_combout\)) # 
-- (!\myprocessor|my_regfile|valA[11]~233_combout\ & ((\myprocessor|my_regfile|valA[11]~228_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[11]~233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[11]~233_combout\,
	datac => \myprocessor|my_regfile|valA[11]~235_combout\,
	datad => \myprocessor|my_regfile|valA[11]~228_combout\,
	combout => \myprocessor|my_regfile|valA[11]~236_combout\);

-- Location: LCCOMB_X52_Y35_N4
\myprocessor|my_regfile|valA[11]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~241_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- ((\myprocessor|my_regfile|valA[11]~236_combout\))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[11]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~240_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[11]~236_combout\,
	combout => \myprocessor|my_regfile|valA[11]~241_combout\);

-- Location: LCCOMB_X46_Y36_N16
\myprocessor|my_regfile|inEnable[8]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[8]~65_combout\ = (\myprocessor|my_regfile|inEnable[9]~42_combout\ & (\myprocessor|my_regfile|valB[13]~3_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- \myprocessor|my_regfile|inEnable[9]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|inEnable[9]~44_combout\,
	combout => \myprocessor|my_regfile|inEnable[8]~65_combout\);

-- Location: FF_X53_Y37_N23
\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X46_Y36_N30
\myprocessor|my_regfile|inEnable[9]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[9]~64_combout\ = (\myprocessor|my_regfile|inEnable[9]~42_combout\ & (\myprocessor|my_regfile|inEnable[9]~44_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|inEnable[9]~44_combout\,
	combout => \myprocessor|my_regfile|inEnable[9]~64_combout\);

-- Location: FF_X53_Y37_N29
\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X53_Y37_N22
\myprocessor|my_regfile|valA[11]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~225_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valA[11]~225_combout\);

-- Location: LCCOMB_X45_Y36_N6
\myprocessor|my_regfile|inEnable[10]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[10]~63_combout\ = (\myprocessor|my_regfile|inEnable[9]~42_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[13]~3_combout\ & 
-- \myprocessor|my_regfile|inEnable[11]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	datad => \myprocessor|my_regfile|inEnable[11]~43_combout\,
	combout => \myprocessor|my_regfile|inEnable[10]~63_combout\);

-- Location: FF_X55_Y37_N17
\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X45_Y36_N0
\myprocessor|my_regfile|inEnable[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[11]~66_combout\ = (\myprocessor|my_regfile|inEnable[9]~42_combout\ & (\myprocessor|my_regfile|inEnable[11]~43_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # 
-- (!\myprocessor|my_regfile|valB[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|valB[13]~3_combout\,
	datad => \myprocessor|my_regfile|inEnable[11]~43_combout\,
	combout => \myprocessor|my_regfile|inEnable[11]~66_combout\);

-- Location: FF_X55_Y37_N19
\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X55_Y37_N16
\myprocessor|my_regfile|valA[11]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~226_combout\ = (\myprocessor|my_regfile|valA[11]~225_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[11]~225_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~225_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valA[11]~226_combout\);

-- Location: LCCOMB_X52_Y35_N14
\myprocessor|my_regfile|valA[11]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[11]~244_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[11]~241_combout\ & (\myprocessor|my_regfile|valA[11]~243_combout\)) # (!\myprocessor|my_regfile|valA[11]~241_combout\ & 
-- ((\myprocessor|my_regfile|valA[11]~226_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[11]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~243_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[11]~241_combout\,
	datad => \myprocessor|my_regfile|valA[11]~226_combout\,
	combout => \myprocessor|my_regfile|valA[11]~244_combout\);

-- Location: LCCOMB_X45_Y41_N18
\myprocessor|my_control|func[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|func[1]~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|my_control|func[1]~2_combout\);

-- Location: LCCOMB_X45_Y41_N12
\myprocessor|my_control|func[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|func[0]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_control|func[0]~0_combout\);

-- Location: M9K_X51_Y44_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000300F00000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N0
\myprocessor|ALUSrc_mux|F[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[11]~4_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[11]~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[11]~270_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11),
	combout => \myprocessor|ALUSrc_mux|F[11]~4_combout\);

-- Location: FF_X53_Y37_N1
\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q\);

-- Location: FF_X53_Y36_N19
\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q\);

-- Location: FF_X60_Y37_N1
\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q\);

-- Location: FF_X53_Y36_N25
\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X60_Y37_N0
\myprocessor|my_regfile|valA[10]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~215_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valA[10]~215_combout\);

-- Location: LCCOMB_X53_Y36_N18
\myprocessor|my_regfile|valA[10]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~216_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[10]~215_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[10]~215_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[10]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valA[10]~215_combout\,
	combout => \myprocessor|my_regfile|valA[10]~216_combout\);

-- Location: FF_X52_Y36_N13
\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q\);

-- Location: FF_X52_Y37_N29
\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q\);

-- Location: FF_X46_Y39_N27
\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q\);

-- Location: FF_X50_Y36_N27
\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X46_Y39_N26
\myprocessor|my_regfile|valA[10]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~217_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valA[10]~217_combout\);

-- Location: FF_X46_Y39_N25
\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q\);

-- Location: FF_X46_Y40_N25
\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X46_Y39_N24
\myprocessor|my_regfile|valA[10]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~218_combout\ = (\myprocessor|my_regfile|valA[10]~217_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[10]~217_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[10]~217_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valA[10]~218_combout\);

-- Location: FF_X49_Y39_N7
\myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X49_Y39_N22
\myprocessor|my_regfile|valA[10]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~219_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[10]~218_combout\) # ((!\myprocessor|my_regfile|valA[7]~17_combout\)))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (((\myprocessor|my_regfile|valA[7]~17_combout\ & \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[10]~218_combout\,
	datac => \myprocessor|my_regfile|valA[7]~17_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valA[10]~219_combout\);

-- Location: LCCOMB_X52_Y37_N28
\myprocessor|my_regfile|valA[10]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~220_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[10]~219_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_regfile|valA[10]~219_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[10]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valA[10]~219_combout\,
	combout => \myprocessor|my_regfile|valA[10]~220_combout\);

-- Location: LCCOMB_X52_Y37_N20
\myprocessor|my_regfile|valA[10]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~221_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[10]~216_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[10]~220_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[10]~216_combout\,
	datad => \myprocessor|my_regfile|valA[10]~220_combout\,
	combout => \myprocessor|my_regfile|valA[10]~221_combout\);

-- Location: LCCOMB_X45_Y37_N2
\myprocessor|my_regfile|inEnable[12]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[12]~62_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[13]~3_combout\ & (\myprocessor|my_regfile|inEnable[9]~42_combout\ & 
-- \myprocessor|my_regfile|inEnable[6]~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_regfile|inEnable[9]~42_combout\,
	datad => \myprocessor|my_regfile|inEnable[6]~47_combout\,
	combout => \myprocessor|my_regfile|inEnable[12]~62_combout\);

-- Location: FF_X60_Y37_N11
\myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q\);

-- Location: FF_X57_Y35_N23
\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X60_Y37_N10
\myprocessor|my_regfile|valA[10]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~222_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valA[10]~222_combout\);

-- Location: FF_X59_Y37_N9
\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q\);

-- Location: FF_X54_Y41_N15
\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X59_Y37_N8
\myprocessor|my_regfile|valA[10]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~223_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[10]~222_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[10]~222_combout\ & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[10]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[10]~222_combout\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valA[10]~223_combout\);

-- Location: FF_X49_Y33_N19
\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q\);

-- Location: FF_X49_Y33_N25
\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q\);

-- Location: FF_X52_Y33_N15
\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X53_Y31_N2
\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~feeder_combout\ = \myprocessor|keyIn_mux|F~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~47_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~feeder_combout\);

-- Location: FF_X53_Y31_N3
\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X52_Y33_N14
\myprocessor|my_regfile|valA[10]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~205_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valA[10]~205_combout\);

-- Location: LCCOMB_X49_Y33_N24
\myprocessor|my_regfile|valA[10]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~206_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[10]~205_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[10]~205_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[10]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valA[10]~205_combout\,
	combout => \myprocessor|my_regfile|valA[10]~206_combout\);

-- Location: LCCOMB_X49_Y35_N8
\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~feeder_combout\ = \myprocessor|keyIn_mux|F~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~47_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~feeder_combout\);

-- Location: FF_X49_Y35_N9
\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X57_Y35_N20
\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~feeder_combout\ = \myprocessor|keyIn_mux|F~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~47_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~feeder_combout\);

-- Location: FF_X57_Y35_N21
\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q\);

-- Location: FF_X52_Y34_N5
\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X52_Y34_N4
\myprocessor|my_regfile|valA[10]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~207_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[10]~207_combout\);

-- Location: FF_X52_Y34_N7
\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X52_Y34_N6
\myprocessor|my_regfile|valA[10]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~208_combout\ = (\myprocessor|my_regfile|valA[10]~207_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[10]~207_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_regfile|valA[10]~207_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[10]~208_combout\);

-- Location: FF_X55_Y32_N25
\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q\);

-- Location: FF_X56_Y34_N7
\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q\);

-- Location: FF_X52_Y32_N5
\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q\);

-- Location: FF_X56_Y34_N21
\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X56_Y34_N20
\myprocessor|my_regfile|valA[10]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~209_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[10]~209_combout\);

-- Location: LCCOMB_X56_Y34_N6
\myprocessor|my_regfile|valA[10]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~210_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[10]~209_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[10]~209_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[10]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valA[10]~209_combout\,
	combout => \myprocessor|my_regfile|valA[10]~210_combout\);

-- Location: LCCOMB_X52_Y37_N24
\myprocessor|my_regfile|valA[10]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~211_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[10]~208_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[10]~210_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[10]~208_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[10]~210_combout\,
	combout => \myprocessor|my_regfile|valA[10]~211_combout\);

-- Location: FF_X52_Y32_N7
\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q\);

-- Location: FF_X55_Y32_N27
\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q\);

-- Location: FF_X53_Y35_N11
\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X53_Y35_N10
\myprocessor|my_regfile|valA[10]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~212_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[10]~212_combout\);

-- Location: LCCOMB_X53_Y35_N0
\myprocessor|my_regfile|valA[10]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~213_combout\ = (\myprocessor|my_regfile|valA[10]~212_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[10]~212_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_regfile|valA[10]~212_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[10]~213_combout\);

-- Location: LCCOMB_X52_Y37_N10
\myprocessor|my_regfile|valA[10]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~214_combout\ = (\myprocessor|my_regfile|valA[10]~211_combout\ & (((\myprocessor|my_regfile|valA[10]~213_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[10]~211_combout\ & (\myprocessor|my_regfile|valA[10]~206_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[10]~206_combout\,
	datab => \myprocessor|my_regfile|valA[10]~211_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[10]~213_combout\,
	combout => \myprocessor|my_regfile|valA[10]~214_combout\);

-- Location: LCCOMB_X52_Y37_N30
\myprocessor|my_regfile|valA[10]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[10]~224_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[10]~221_combout\ & (\myprocessor|my_regfile|valA[10]~223_combout\)) # (!\myprocessor|my_regfile|valA[10]~221_combout\ & 
-- ((\myprocessor|my_regfile|valA[10]~214_combout\))))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[10]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[10]~221_combout\,
	datac => \myprocessor|my_regfile|valA[10]~223_combout\,
	datad => \myprocessor|my_regfile|valA[10]~214_combout\,
	combout => \myprocessor|my_regfile|valA[10]~224_combout\);

-- Location: LCCOMB_X53_Y44_N8
\myprocessor|ALUSrc_mux|F[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[10]~5_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[10]~290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[10]~290_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	combout => \myprocessor|ALUSrc_mux|F[10]~5_combout\);

-- Location: LCCOMB_X50_Y41_N26
\myprocessor|my_control|Jal\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Jal~combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|my_control|Jal~combout\);

-- Location: LCCOMB_X63_Y43_N14
\myps2|tail[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[0]~5_combout\ = \myps2|tail\(0) $ (VCC)
-- \myps2|tail[0]~6\ = CARRY(\myps2|tail\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|tail\(0),
	datad => VCC,
	combout => \myps2|tail[0]~5_combout\,
	cout => \myps2|tail[0]~6\);

-- Location: FF_X63_Y43_N15
\myps2|tail[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[0]~5_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(0));

-- Location: LCCOMB_X63_Y43_N16
\myps2|tail[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[1]~7_combout\ = (\myps2|tail\(1) & (!\myps2|tail[0]~6\)) # (!\myps2|tail\(1) & ((\myps2|tail[0]~6\) # (GND)))
-- \myps2|tail[1]~8\ = CARRY((!\myps2|tail[0]~6\) # (!\myps2|tail\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|tail\(1),
	datad => VCC,
	cin => \myps2|tail[0]~6\,
	combout => \myps2|tail[1]~7_combout\,
	cout => \myps2|tail[1]~8\);

-- Location: FF_X63_Y43_N17
\myps2|tail[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[1]~7_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(1));

-- Location: LCCOMB_X63_Y43_N18
\myps2|tail[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[2]~9_combout\ = (\myps2|tail\(2) & (\myps2|tail[1]~8\ $ (GND))) # (!\myps2|tail\(2) & (!\myps2|tail[1]~8\ & VCC))
-- \myps2|tail[2]~10\ = CARRY((\myps2|tail\(2) & !\myps2|tail[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|tail\(2),
	datad => VCC,
	cin => \myps2|tail[1]~8\,
	combout => \myps2|tail[2]~9_combout\,
	cout => \myps2|tail[2]~10\);

-- Location: FF_X63_Y43_N19
\myps2|tail[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[2]~9_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(2));

-- Location: LCCOMB_X63_Y43_N20
\myps2|tail[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[3]~11_combout\ = (\myps2|tail\(3) & (!\myps2|tail[2]~10\)) # (!\myps2|tail\(3) & ((\myps2|tail[2]~10\) # (GND)))
-- \myps2|tail[3]~12\ = CARRY((!\myps2|tail[2]~10\) # (!\myps2|tail\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|tail\(3),
	datad => VCC,
	cin => \myps2|tail[2]~10\,
	combout => \myps2|tail[3]~11_combout\,
	cout => \myps2|tail[3]~12\);

-- Location: FF_X63_Y43_N21
\myps2|tail[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[3]~11_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(3));

-- Location: LCCOMB_X63_Y43_N22
\myps2|tail[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|tail[4]~13_combout\ = \myps2|tail\(4) $ (!\myps2|tail[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|tail\(4),
	cin => \myps2|tail[3]~12\,
	combout => \myps2|tail[4]~13_combout\);

-- Location: FF_X63_Y43_N23
\myps2|tail[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|tail[4]~13_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|fifo~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|tail\(4));

-- Location: FF_X63_Y43_N11
\myps2|fifo_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|tail\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(9));

-- Location: FF_X63_Y43_N9
\myps2|fifo_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(0));

-- Location: FF_X65_Y43_N19
\myps2|head[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~8_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(4));

-- Location: LCCOMB_X65_Y43_N10
\myps2|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~0_combout\ = (\myps2|head\(0) & (\myps2|process_2~0_combout\ $ (VCC))) # (!\myps2|head\(0) & (\myps2|process_2~0_combout\ & VCC))
-- \myps2|Add4~1\ = CARRY((\myps2|head\(0) & \myps2|process_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head\(0),
	datab => \myps2|process_2~0_combout\,
	datad => VCC,
	combout => \myps2|Add4~0_combout\,
	cout => \myps2|Add4~1\);

-- Location: FF_X65_Y43_N11
\myps2|head[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(0));

-- Location: LCCOMB_X65_Y43_N12
\myps2|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~2_combout\ = (\myps2|head\(1) & (!\myps2|Add4~1\)) # (!\myps2|head\(1) & ((\myps2|Add4~1\) # (GND)))
-- \myps2|Add4~3\ = CARRY((!\myps2|Add4~1\) # (!\myps2|head\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head\(1),
	datad => VCC,
	cin => \myps2|Add4~1\,
	combout => \myps2|Add4~2_combout\,
	cout => \myps2|Add4~3\);

-- Location: FF_X65_Y43_N13
\myps2|head[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(1));

-- Location: LCCOMB_X65_Y43_N14
\myps2|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~4_combout\ = (\myps2|head\(2) & (\myps2|Add4~3\ $ (GND))) # (!\myps2|head\(2) & (!\myps2|Add4~3\ & VCC))
-- \myps2|Add4~5\ = CARRY((\myps2|head\(2) & !\myps2|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|head\(2),
	datad => VCC,
	cin => \myps2|Add4~3\,
	combout => \myps2|Add4~4_combout\,
	cout => \myps2|Add4~5\);

-- Location: FF_X65_Y43_N15
\myps2|head[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(2));

-- Location: LCCOMB_X65_Y43_N16
\myps2|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~6_combout\ = (\myps2|head\(3) & (!\myps2|Add4~5\)) # (!\myps2|head\(3) & ((\myps2|Add4~5\) # (GND)))
-- \myps2|Add4~7\ = CARRY((!\myps2|Add4~5\) # (!\myps2|head\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|head\(3),
	datad => VCC,
	cin => \myps2|Add4~5\,
	combout => \myps2|Add4~6_combout\,
	cout => \myps2|Add4~7\);

-- Location: FF_X65_Y43_N17
\myps2|head[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Add4~6_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|head\(3));

-- Location: LCCOMB_X65_Y43_N18
\myps2|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add4~8_combout\ = \myps2|head\(4) $ (!\myps2|Add4~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head\(4),
	cin => \myps2|Add4~7\,
	combout => \myps2|Add4~8_combout\);

-- Location: FF_X63_Y43_N29
\myps2|fifo_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~8_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(10));

-- Location: LCCOMB_X63_Y43_N30
\myps2|fifo_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[6]~feeder_combout\ = \myps2|Add4~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|Add4~4_combout\,
	combout => \myps2|fifo_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X63_Y43_N31
\myps2|fifo_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[6]~feeder_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(6));

-- Location: LCCOMB_X63_Y43_N4
\myps2|fifo_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[7]~feeder_combout\ = \myps2|tail\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|tail\(3),
	combout => \myps2|fifo_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X63_Y43_N5
\myps2|fifo_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(7));

-- Location: FF_X63_Y43_N1
\myps2|fifo_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~6_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(8));

-- Location: LCCOMB_X63_Y43_N12
\myps2|fifo_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[5]~feeder_combout\ = \myps2|tail\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|tail\(2),
	combout => \myps2|fifo_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X63_Y43_N13
\myps2|fifo_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(5));

-- Location: LCCOMB_X63_Y43_N0
\myps2|fifo~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~22_combout\ = (\myps2|fifo_rtl_0_bypass\(6) & ((\myps2|fifo_rtl_0_bypass\(7) $ (\myps2|fifo_rtl_0_bypass\(8))) # (!\myps2|fifo_rtl_0_bypass\(5)))) # (!\myps2|fifo_rtl_0_bypass\(6) & ((\myps2|fifo_rtl_0_bypass\(5)) # 
-- (\myps2|fifo_rtl_0_bypass\(7) $ (\myps2|fifo_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0_bypass\(6),
	datab => \myps2|fifo_rtl_0_bypass\(7),
	datac => \myps2|fifo_rtl_0_bypass\(8),
	datad => \myps2|fifo_rtl_0_bypass\(5),
	combout => \myps2|fifo~22_combout\);

-- Location: LCCOMB_X63_Y43_N28
\myps2|fifo~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~23_combout\ = ((\myps2|fifo~22_combout\) # (\myps2|fifo_rtl_0_bypass\(9) $ (\myps2|fifo_rtl_0_bypass\(10)))) # (!\myps2|fifo_rtl_0_bypass\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0_bypass\(9),
	datab => \myps2|fifo_rtl_0_bypass\(0),
	datac => \myps2|fifo_rtl_0_bypass\(10),
	datad => \myps2|fifo~22_combout\,
	combout => \myps2|fifo~23_combout\);

-- Location: LCCOMB_X58_Y43_N10
\myps2|fifo_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[2]~feeder_combout\ = \myps2|Add4~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|Add4~0_combout\,
	combout => \myps2|fifo_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X58_Y43_N11
\myps2|fifo_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[2]~feeder_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(2));

-- Location: FF_X63_Y43_N27
\myps2|fifo_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|tail\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(1));

-- Location: FF_X63_Y43_N3
\myps2|fifo_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Add4~2_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(4));

-- Location: FF_X63_Y43_N25
\myps2|fifo_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|tail\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(3));

-- Location: LCCOMB_X63_Y43_N2
\myps2|fifo~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~21_combout\ = (\myps2|fifo_rtl_0_bypass\(2) & ((\myps2|fifo_rtl_0_bypass\(4) $ (\myps2|fifo_rtl_0_bypass\(3))) # (!\myps2|fifo_rtl_0_bypass\(1)))) # (!\myps2|fifo_rtl_0_bypass\(2) & ((\myps2|fifo_rtl_0_bypass\(1)) # 
-- (\myps2|fifo_rtl_0_bypass\(4) $ (\myps2|fifo_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0_bypass\(2),
	datab => \myps2|fifo_rtl_0_bypass\(1),
	datac => \myps2|fifo_rtl_0_bypass\(4),
	datad => \myps2|fifo_rtl_0_bypass\(3),
	combout => \myps2|fifo~21_combout\);

-- Location: LCCOMB_X58_Y43_N24
\myps2|fifo~13feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~13feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \myps2|fifo~13feeder_combout\);

-- Location: FF_X58_Y43_N25
\myps2|fifo~13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo~13feeder_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~13_q\);

-- Location: LCCOMB_X58_Y43_N12
\myprocessor|keyIn_mux|F[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[0]~4_combout\ = (\myps2|head~0_combout\ & ((\myps2|fifo~13_q\) # ((!\myps2|fifo~23_combout\ & !\myps2|fifo~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head~0_combout\,
	datab => \myps2|fifo~23_combout\,
	datac => \myps2|fifo~21_combout\,
	datad => \myps2|fifo~13_q\,
	combout => \myprocessor|keyIn_mux|F[0]~4_combout\);

-- Location: LCCOMB_X58_Y43_N6
\myprocessor|keyIn_mux|F[0]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[0]~86_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & ((\myps2|fifo~23_combout\) # (\myps2|fifo~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myps2|fifo~23_combout\,
	datac => \myps2|fifo~21_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|keyIn_mux|F[0]~86_combout\);

-- Location: IOIBUF_X0_Y59_N22
\ps2_data~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ps2_data,
	o => \ps2_data~input_o\);

-- Location: IOIBUF_X0_Y67_N15
\ps2_clock~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ps2_clock,
	o => \ps2_clock~input_o\);

-- Location: LCCOMB_X63_Y44_N2
\myps2|last_value~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|last_value~feeder_combout\ = \ps2_clock~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ps2_clock~input_o\,
	combout => \myps2|last_value~feeder_combout\);

-- Location: FF_X63_Y44_N3
\myps2|last_value\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|last_value~feeder_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|last_value~q\);

-- Location: LCCOMB_X68_Y44_N10
\myps2|fcount[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[0]~5_combout\ = \myps2|fcount\(0) $ (VCC)
-- \myps2|fcount[0]~6\ = CARRY(\myps2|fcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fcount\(0),
	datad => VCC,
	combout => \myps2|fcount[0]~5_combout\,
	cout => \myps2|fcount[0]~6\);

-- Location: LCCOMB_X63_Y44_N14
\myps2|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|process_0~0_combout\ = \ps2_clock~input_o\ $ (\myps2|last_value~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ps2_clock~input_o\,
	datad => \myps2|last_value~q\,
	combout => \myps2|process_0~0_combout\);

-- Location: FF_X68_Y44_N11
\myps2|fcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[0]~5_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(0));

-- Location: LCCOMB_X68_Y44_N12
\myps2|fcount[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[1]~7_combout\ = (\myps2|fcount\(1) & (!\myps2|fcount[0]~6\)) # (!\myps2|fcount\(1) & ((\myps2|fcount[0]~6\) # (GND)))
-- \myps2|fcount[1]~8\ = CARRY((!\myps2|fcount[0]~6\) # (!\myps2|fcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fcount\(1),
	datad => VCC,
	cin => \myps2|fcount[0]~6\,
	combout => \myps2|fcount[1]~7_combout\,
	cout => \myps2|fcount[1]~8\);

-- Location: FF_X68_Y44_N13
\myps2|fcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[1]~7_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(1));

-- Location: LCCOMB_X68_Y44_N14
\myps2|fcount[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[2]~9_combout\ = (\myps2|fcount\(2) & (\myps2|fcount[1]~8\ $ (GND))) # (!\myps2|fcount\(2) & (!\myps2|fcount[1]~8\ & VCC))
-- \myps2|fcount[2]~10\ = CARRY((\myps2|fcount\(2) & !\myps2|fcount[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fcount\(2),
	datad => VCC,
	cin => \myps2|fcount[1]~8\,
	combout => \myps2|fcount[2]~9_combout\,
	cout => \myps2|fcount[2]~10\);

-- Location: FF_X68_Y44_N15
\myps2|fcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[2]~9_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(2));

-- Location: LCCOMB_X68_Y44_N16
\myps2|fcount[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[3]~11_combout\ = (\myps2|fcount\(3) & (!\myps2|fcount[2]~10\)) # (!\myps2|fcount\(3) & ((\myps2|fcount[2]~10\) # (GND)))
-- \myps2|fcount[3]~12\ = CARRY((!\myps2|fcount[2]~10\) # (!\myps2|fcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fcount\(3),
	datad => VCC,
	cin => \myps2|fcount[2]~10\,
	combout => \myps2|fcount[3]~11_combout\,
	cout => \myps2|fcount[3]~12\);

-- Location: FF_X68_Y44_N17
\myps2|fcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[3]~11_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(3));

-- Location: LCCOMB_X68_Y44_N18
\myps2|fcount[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fcount[4]~13_combout\ = \myps2|fcount[3]~12\ $ (!\myps2|fcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \myps2|fcount\(4),
	cin => \myps2|fcount[3]~12\,
	combout => \myps2|fcount[4]~13_combout\);

-- Location: FF_X68_Y44_N19
\myps2|fcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fcount[4]~13_combout\,
	clrn => \resetn~input_o\,
	sclr => \myps2|process_0~0_combout\,
	ena => \myps2|ps2_clock_filtered~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fcount\(4));

-- Location: LCCOMB_X68_Y44_N24
\myps2|ps2_clock_filtered~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|ps2_clock_filtered~0_combout\ = (\myps2|fcount\(1) & (\myps2|fcount\(0) & (\ps2_clock~input_o\ $ (!\myps2|last_value~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fcount\(1),
	datab => \ps2_clock~input_o\,
	datac => \myps2|last_value~q\,
	datad => \myps2|fcount\(0),
	combout => \myps2|ps2_clock_filtered~0_combout\);

-- Location: LCCOMB_X68_Y44_N2
\myps2|ps2_clock_filtered~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|ps2_clock_filtered~1_combout\ = (((!\myps2|ps2_clock_filtered~0_combout\) # (!\myps2|fcount\(2))) # (!\myps2|fcount\(3))) # (!\myps2|fcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fcount\(4),
	datab => \myps2|fcount\(3),
	datac => \myps2|fcount\(2),
	datad => \myps2|ps2_clock_filtered~0_combout\,
	combout => \myps2|ps2_clock_filtered~1_combout\);

-- Location: LCCOMB_X63_Y44_N20
\myps2|ps2_clock_filtered~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|ps2_clock_filtered~2_combout\ = (\myps2|ps2_clock_filtered~1_combout\ & ((\myps2|ps2_clock_filtered~q\))) # (!\myps2|ps2_clock_filtered~1_combout\ & (!\myps2|last_value~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|last_value~q\,
	datac => \myps2|ps2_clock_filtered~q\,
	datad => \myps2|ps2_clock_filtered~1_combout\,
	combout => \myps2|ps2_clock_filtered~2_combout\);

-- Location: FF_X63_Y44_N21
\myps2|ps2_clock_filtered\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|ps2_clock_filtered~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|ps2_clock_filtered~q\);

-- Location: FF_X63_Y44_N17
\myps2|prev_clock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|ps2_clock_filtered~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|prev_clock~q\);

-- Location: LCCOMB_X63_Y44_N28
\myps2|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|process_1~0_combout\ = (!\myps2|prev_clock~q\ & \myps2|ps2_clock_filtered~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|prev_clock~q\,
	datad => \myps2|ps2_clock_filtered~q\,
	combout => \myps2|process_1~0_combout\);

-- Location: LCCOMB_X63_Y44_N0
\myps2|reading_key~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|reading_key~2_combout\ = (\myps2|prev_clock~q\ & (((\myps2|reading_key~q\)))) # (!\myps2|prev_clock~q\ & ((\myps2|reading_key~q\ & ((!\myps2|ps2_clock_filtered~q\) # (!\myps2|Equal1~0_combout\))) # (!\myps2|reading_key~q\ & 
-- ((\myps2|ps2_clock_filtered~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal1~0_combout\,
	datab => \myps2|prev_clock~q\,
	datac => \myps2|reading_key~q\,
	datad => \myps2|ps2_clock_filtered~q\,
	combout => \myps2|reading_key~2_combout\);

-- Location: FF_X63_Y44_N1
\myps2|reading_key\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|reading_key~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|reading_key~q\);

-- Location: LCCOMB_X63_Y44_N22
\myps2|bcount[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[0]~3_combout\ = (\myps2|reading_key~q\ & (\myps2|bcount\(0) $ (((!\myps2|Equal1~0_combout\ & \myps2|process_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal1~0_combout\,
	datab => \myps2|process_1~0_combout\,
	datac => \myps2|bcount\(0),
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[0]~3_combout\);

-- Location: FF_X63_Y44_N23
\myps2|bcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[0]~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(0));

-- Location: LCCOMB_X63_Y44_N24
\myps2|bcount[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[1]~6_combout\ = (\myps2|reading_key~q\ & ((\myps2|Equal1~0_combout\) # ((\myps2|prev_clock~q\) # (!\myps2|ps2_clock_filtered~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal1~0_combout\,
	datab => \myps2|prev_clock~q\,
	datac => \myps2|ps2_clock_filtered~q\,
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[1]~6_combout\);

-- Location: LCCOMB_X63_Y44_N30
\myps2|bcount[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[1]~5_combout\ = (\myps2|bcount[1]~6_combout\ & (((\myps2|bcount\(1))))) # (!\myps2|bcount[1]~6_combout\ & (\myps2|reading_key~q\ & (\myps2|bcount\(0) $ (\myps2|bcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount\(0),
	datab => \myps2|bcount[1]~6_combout\,
	datac => \myps2|bcount\(1),
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[1]~5_combout\);

-- Location: FF_X63_Y44_N31
\myps2|bcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[1]~5_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(1));

-- Location: LCCOMB_X63_Y44_N6
\myps2|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add1~1_combout\ = \myps2|bcount\(2) $ (((\myps2|bcount\(0) & \myps2|bcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount\(2),
	datac => \myps2|bcount\(0),
	datad => \myps2|bcount\(1),
	combout => \myps2|Add1~1_combout\);

-- Location: LCCOMB_X63_Y44_N10
\myps2|bcount[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[2]~4_combout\ = (\myps2|bcount[1]~6_combout\ & (((\myps2|bcount\(2))))) # (!\myps2|bcount[1]~6_combout\ & (\myps2|Add1~1_combout\ & ((\myps2|reading_key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Add1~1_combout\,
	datab => \myps2|bcount[1]~6_combout\,
	datac => \myps2|bcount\(2),
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[2]~4_combout\);

-- Location: FF_X63_Y44_N11
\myps2|bcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[2]~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(2));

-- Location: LCCOMB_X63_Y44_N12
\myps2|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Add1~0_combout\ = \myps2|bcount\(3) $ (((\myps2|bcount\(0) & (\myps2|bcount\(1) & \myps2|bcount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount\(0),
	datab => \myps2|bcount\(1),
	datac => \myps2|bcount\(3),
	datad => \myps2|bcount\(2),
	combout => \myps2|Add1~0_combout\);

-- Location: LCCOMB_X63_Y44_N4
\myps2|bcount[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|bcount[3]~2_combout\ = (\myps2|bcount[1]~6_combout\ & (((\myps2|bcount\(3))))) # (!\myps2|bcount[1]~6_combout\ & (\myps2|Add1~0_combout\ & ((\myps2|reading_key~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Add1~0_combout\,
	datab => \myps2|bcount[1]~6_combout\,
	datac => \myps2|bcount\(3),
	datad => \myps2|reading_key~q\,
	combout => \myps2|bcount[3]~2_combout\);

-- Location: FF_X63_Y44_N5
\myps2|bcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|bcount[3]~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|bcount\(3));

-- Location: LCCOMB_X63_Y44_N8
\myps2|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal1~0_combout\ = (\myps2|bcount\(0) & (!\myps2|bcount\(1) & (\myps2|bcount\(3) & !\myps2|bcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|bcount\(0),
	datab => \myps2|bcount\(1),
	datac => \myps2|bcount\(3),
	datad => \myps2|bcount\(2),
	combout => \myps2|Equal1~0_combout\);

-- Location: LCCOMB_X63_Y44_N26
\myps2|shift_reg[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift_reg[7]~2_combout\ = (!\myps2|Equal1~0_combout\ & (!\myps2|prev_clock~q\ & (\myps2|ps2_clock_filtered~q\ & \myps2|reading_key~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal1~0_combout\,
	datab => \myps2|prev_clock~q\,
	datac => \myps2|ps2_clock_filtered~q\,
	datad => \myps2|reading_key~q\,
	combout => \myps2|shift_reg[7]~2_combout\);

-- Location: FF_X59_Y44_N21
\myps2|shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ps2_data~input_o\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(8));

-- Location: LCCOMB_X59_Y44_N4
\myps2|shift_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift_reg[7]~feeder_combout\ = \myps2|shift_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|shift_reg\(8),
	combout => \myps2|shift_reg[7]~feeder_combout\);

-- Location: FF_X59_Y44_N5
\myps2|shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|shift_reg[7]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(7));

-- Location: FF_X59_Y44_N15
\myps2|shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(7),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(6));

-- Location: FF_X59_Y44_N13
\myps2|shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(6),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(5));

-- Location: FF_X59_Y44_N17
\myps2|shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(5),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(4));

-- Location: FF_X59_Y44_N19
\myps2|shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(4),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(3));

-- Location: FF_X59_Y44_N7
\myps2|shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(3),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(2));

-- Location: FF_X59_Y44_N25
\myps2|shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(2),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(1));

-- Location: FF_X59_Y44_N29
\myps2|shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|shift_reg\(1),
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myps2|shift_reg[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift_reg\(0));

-- Location: LCCOMB_X60_Y45_N14
\myps2|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~5_combout\ = (\myps2|shift_reg\(3) & (\myps2|shift_reg\(1) $ (((\myps2|shift_reg\(0) & \myps2|shift_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~5_combout\);

-- Location: LCCOMB_X60_Y45_N16
\myps2|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~0_combout\ = (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(3) & (\myps2|shift_reg\(0) & !\myps2|shift_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux7~0_combout\);

-- Location: LCCOMB_X60_Y45_N26
\myps2|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~3_combout\ = (\myps2|shift_reg\(3) & (!\myps2|shift_reg\(4) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(3) & (\myps2|shift_reg\(1) $ (((\myps2|shift_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~3_combout\);

-- Location: LCCOMB_X60_Y45_N28
\myps2|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~4_combout\ = (\myps2|shift_reg\(0) & (\myps2|Mux7~0_combout\ & ((!\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(0) & ((\myps2|Mux5~3_combout\) # ((\myps2|Mux7~0_combout\ & !\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|Mux7~0_combout\,
	datac => \myps2|Mux5~3_combout\,
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~4_combout\);

-- Location: LCCOMB_X60_Y45_N0
\myps2|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~6_combout\ = (\myps2|shift_reg\(6) & (((\myps2|Mux5~4_combout\)))) # (!\myps2|shift_reg\(6) & (\myps2|shift_reg\(4) & (\myps2|Mux5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux5~5_combout\,
	datac => \myps2|Mux5~4_combout\,
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux5~6_combout\);

-- Location: LCCOMB_X59_Y43_N10
\myps2|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~1_combout\ = (\myps2|shift_reg\(1) & ((\myps2|shift_reg\(3) & ((!\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(3) & (!\myps2|shift_reg\(0) & \myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) $ 
-- (!\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~1_combout\);

-- Location: LCCOMB_X59_Y43_N24
\myps2|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~0_combout\ = (\myps2|shift_reg\(3) & (\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(3) & (\myps2|shift_reg\(0) $ (((\myps2|shift_reg\(1)) # (\myps2|shift_reg\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux5~0_combout\);

-- Location: LCCOMB_X59_Y43_N4
\myps2|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~0_combout\ = (\myps2|shift_reg\(5) & !\myps2|shift_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(6),
	combout => \myps2|Mux2~0_combout\);

-- Location: LCCOMB_X59_Y43_N12
\myps2|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~2_combout\ = (\myps2|Mux2~0_combout\ & ((\myps2|shift_reg\(4) & ((\myps2|Mux5~0_combout\))) # (!\myps2|shift_reg\(4) & (\myps2|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux5~1_combout\,
	datab => \myps2|Mux5~0_combout\,
	datac => \myps2|Mux2~0_combout\,
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux5~2_combout\);

-- Location: LCCOMB_X60_Y43_N26
\myps2|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux5~7_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|Mux5~2_combout\) # ((\myps2|Mux5~6_combout\ & !\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(7),
	datab => \myps2|Mux5~6_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux5~2_combout\,
	combout => \myps2|Mux5~7_combout\);

-- Location: LCCOMB_X63_Y43_N24
\myps2|fifo~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~26_combout\ = (!\myps2|tail\(2) & (!\myps2|tail\(0) & (!\myps2|tail\(1) & !\myps2|tail\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|tail\(2),
	datab => \myps2|tail\(0),
	datac => \myps2|tail\(1),
	datad => \myps2|tail\(3),
	combout => \myps2|fifo~26_combout\);

-- Location: LCCOMB_X63_Y43_N6
\myps2|fifo~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~27_combout\ = (\resetn~input_o\ & (\myps2|fifo~24_combout\ & (!\myps2|tail\(4) & \myps2|fifo~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \resetn~input_o\,
	datab => \myps2|fifo~24_combout\,
	datac => \myps2|tail\(4),
	datad => \myps2|fifo~26_combout\,
	combout => \myps2|fifo~27_combout\);

-- Location: FF_X60_Y43_N13
\myps2|fifo~15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux5~7_combout\,
	sload => VCC,
	ena => \myps2|fifo~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~15_q\);

-- Location: LCCOMB_X60_Y43_N12
\myprocessor|keyIn_mux|F[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[1]~31_combout\ = (\myprocessor|keyIn_mux|F[0]~4_combout\ & (\myprocessor|keyIn_mux|F[0]~86_combout\)) # (!\myprocessor|keyIn_mux|F[0]~4_combout\ & ((\myprocessor|keyIn_mux|F[0]~86_combout\ & (\myps2|fifo~15_q\)) # 
-- (!\myprocessor|keyIn_mux|F[0]~86_combout\ & ((\myprocessor|PCNew[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[0]~4_combout\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myps2|fifo~15_q\,
	datad => \myprocessor|PCNew[1]~2_combout\,
	combout => \myprocessor|keyIn_mux|F[1]~31_combout\);

-- Location: LCCOMB_X59_Y45_N8
\myps2|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~3_combout\ = (\myps2|shift_reg\(1) & ((\myps2|shift_reg\(3) $ (!\myps2|shift_reg\(4))) # (!\myps2|shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(3),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux6~3_combout\);

-- Location: LCCOMB_X60_Y45_N24
\myps2|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~7_combout\ = (\myps2|shift_reg\(4) & ((\myps2|shift_reg\(1)) # ((\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(4) & (((\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux6~7_combout\);

-- Location: LCCOMB_X60_Y45_N4
\myps2|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~5_combout\ = (\myps2|shift_reg\(1) & (\myps2|shift_reg\(3) & (\myps2|shift_reg\(0) & \myps2|shift_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux6~5_combout\);

-- Location: LCCOMB_X60_Y45_N10
\myps2|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~4_combout\ = (\myps2|shift_reg\(3) & (!\myps2|shift_reg\(1) & ((\myps2|shift_reg\(0)) # (\myps2|shift_reg\(4))))) # (!\myps2|shift_reg\(3) & (\myps2|shift_reg\(4) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux6~4_combout\);

-- Location: LCCOMB_X60_Y45_N6
\myps2|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~6_combout\ = (\myps2|shift_reg\(6) & (\myps2|shift_reg\(2))) # (!\myps2|shift_reg\(6) & ((\myps2|shift_reg\(2) & ((\myps2|Mux6~4_combout\))) # (!\myps2|shift_reg\(2) & (\myps2|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(6),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|Mux6~5_combout\,
	datad => \myps2|Mux6~4_combout\,
	combout => \myps2|Mux6~6_combout\);

-- Location: LCCOMB_X60_Y45_N2
\myps2|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~8_combout\ = (\myps2|Mux6~6_combout\ & (((!\myps2|shift_reg\(6)) # (!\myps2|Mux6~7_combout\)))) # (!\myps2|Mux6~6_combout\ & (\myps2|Mux6~3_combout\ & ((\myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux6~3_combout\,
	datab => \myps2|Mux6~7_combout\,
	datac => \myps2|Mux6~6_combout\,
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux6~8_combout\);

-- Location: LCCOMB_X59_Y43_N6
\myps2|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~0_combout\ = (\myps2|shift_reg\(0) & (!\myps2|shift_reg\(3) & (!\myps2|shift_reg\(4) & !\myps2|shift_reg\(1)))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) & (\myps2|shift_reg\(4) & \myps2|shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(1),
	combout => \myps2|Mux6~0_combout\);

-- Location: LCCOMB_X59_Y43_N16
\myps2|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~1_combout\ = (\myps2|shift_reg\(4) & (((\myps2|shift_reg\(1))))) # (!\myps2|shift_reg\(4) & ((\myps2|shift_reg\(0)) # ((\myps2|shift_reg\(3) & !\myps2|shift_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(1),
	combout => \myps2|Mux6~1_combout\);

-- Location: LCCOMB_X59_Y43_N2
\myps2|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~2_combout\ = (\myps2|Mux2~0_combout\ & ((\myps2|shift_reg\(2) & ((!\myps2|Mux6~1_combout\))) # (!\myps2|shift_reg\(2) & (\myps2|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux6~0_combout\,
	datab => \myps2|Mux6~1_combout\,
	datac => \myps2|Mux2~0_combout\,
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux6~2_combout\);

-- Location: LCCOMB_X60_Y43_N22
\myps2|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux6~9_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|Mux6~2_combout\) # ((\myps2|Mux6~8_combout\ & !\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(7),
	datab => \myps2|Mux6~8_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux6~2_combout\,
	combout => \myps2|Mux6~9_combout\);

-- Location: LCCOMB_X59_Y45_N6
\myps2|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~6_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(0) & (\myps2|shift_reg\(4) $ (!\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(4) & \myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux4~6_combout\);

-- Location: LCCOMB_X59_Y45_N4
\myps2|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~9_combout\ = (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(4) & (!\myps2|shift_reg\(0))) # (!\myps2|shift_reg\(4) & ((!\myps2|shift_reg\(1)))))) # (!\myps2|shift_reg\(2) & (\myps2|shift_reg\(0) & (\myps2|shift_reg\(4) $ (\myps2|shift_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux4~9_combout\);

-- Location: LCCOMB_X59_Y45_N22
\myps2|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~10_combout\ = (\myps2|shift_reg\(6) & (((\myps2|shift_reg\(1))))) # (!\myps2|shift_reg\(6) & (\myps2|shift_reg\(5) & ((\myps2|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|Mux4~9_combout\,
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~10_combout\);

-- Location: LCCOMB_X59_Y45_N24
\myps2|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal3~0_combout\ = (!\myps2|shift_reg\(5) & (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(4) & !\myps2|shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Equal3~0_combout\);

-- Location: LCCOMB_X59_Y45_N26
\myps2|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~7_combout\ = (\myps2|shift_reg\(6) & ((\myps2|Mux4~10_combout\ & ((\myps2|Equal3~0_combout\))) # (!\myps2|Mux4~10_combout\ & (\myps2|Mux4~6_combout\)))) # (!\myps2|shift_reg\(6) & (((\myps2|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux4~6_combout\,
	datab => \myps2|shift_reg\(6),
	datac => \myps2|Mux4~10_combout\,
	datad => \myps2|Equal3~0_combout\,
	combout => \myps2|Mux4~7_combout\);

-- Location: LCCOMB_X59_Y45_N10
\myps2|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~0_combout\ = (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(5) & ((!\myps2|shift_reg\(6)))) # (!\myps2|shift_reg\(5) & (\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y45_N18
\myps2|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~4_combout\ = (!\myps2|shift_reg\(2) & ((\myps2|shift_reg\(5) & (!\myps2|shift_reg\(6) & !\myps2|shift_reg\(0))) # (!\myps2|shift_reg\(5) & (\myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(6),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux4~4_combout\);

-- Location: LCCOMB_X59_Y45_N14
\myps2|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~2_combout\ = (\myps2|shift_reg\(5) & (\myps2|shift_reg\(2) & (!\myps2|shift_reg\(0) & !\myps2|shift_reg\(6)))) # (!\myps2|shift_reg\(5) & (!\myps2|shift_reg\(2) & (\myps2|shift_reg\(0) & \myps2|shift_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~2_combout\);

-- Location: LCCOMB_X59_Y45_N28
\myps2|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~1_combout\ = (\myps2|shift_reg\(2) & (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(5) $ (\myps2|shift_reg\(6))))) # (!\myps2|shift_reg\(2) & (\myps2|shift_reg\(5) $ (((\myps2|shift_reg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux4~1_combout\);

-- Location: LCCOMB_X59_Y45_N0
\myps2|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~3_combout\ = (\myps2|shift_reg\(4) & (\myps2|shift_reg\(1))) # (!\myps2|shift_reg\(4) & ((\myps2|shift_reg\(1) & ((\myps2|Mux4~1_combout\))) # (!\myps2|shift_reg\(1) & (\myps2|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|Mux4~2_combout\,
	datad => \myps2|Mux4~1_combout\,
	combout => \myps2|Mux4~3_combout\);

-- Location: LCCOMB_X59_Y45_N12
\myps2|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~5_combout\ = (\myps2|shift_reg\(4) & ((\myps2|Mux4~3_combout\ & ((\myps2|Mux4~4_combout\))) # (!\myps2|Mux4~3_combout\ & (\myps2|Mux4~0_combout\)))) # (!\myps2|shift_reg\(4) & (((\myps2|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux4~0_combout\,
	datab => \myps2|Mux4~4_combout\,
	datac => \myps2|shift_reg\(4),
	datad => \myps2|Mux4~3_combout\,
	combout => \myps2|Mux4~5_combout\);

-- Location: LCCOMB_X59_Y45_N20
\myps2|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux4~8_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|shift_reg\(3) & ((\myps2|Mux4~5_combout\))) # (!\myps2|shift_reg\(3) & (\myps2|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux4~7_combout\,
	datab => \myps2|shift_reg\(7),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|Mux4~5_combout\,
	combout => \myps2|Mux4~8_combout\);

-- Location: LCCOMB_X60_Y45_N30
\myps2|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~4_combout\ = (\myps2|shift_reg\(1) & (\myps2|shift_reg\(3) & ((!\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0)) # (!\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~4_combout\);

-- Location: LCCOMB_X60_Y45_N20
\myps2|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~3_combout\ = (\myps2|shift_reg\(0) & (\myps2|shift_reg\(2))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(2) & !\myps2|shift_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(1),
	combout => \myps2|Mux3~3_combout\);

-- Location: LCCOMB_X60_Y45_N12
\myps2|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~7_combout\ = (\myps2|shift_reg\(3) & ((\myps2|shift_reg\(1) & (!\myps2|shift_reg\(0) & !\myps2|shift_reg\(2))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(0) & \myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~7_combout\);

-- Location: LCCOMB_X60_Y45_N22
\myps2|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~8_combout\ = (\myps2|shift_reg\(6) & (((\myps2|shift_reg\(4))))) # (!\myps2|shift_reg\(6) & (\myps2|Mux3~7_combout\ & (\myps2|shift_reg\(0) $ (\myps2|shift_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|Mux3~7_combout\,
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux3~8_combout\);

-- Location: LCCOMB_X60_Y45_N8
\myps2|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~5_combout\ = (\myps2|Mux3~8_combout\ & ((\myps2|Mux3~4_combout\) # ((!\myps2|shift_reg\(6))))) # (!\myps2|Mux3~8_combout\ & (((!\myps2|Mux3~3_combout\ & \myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux3~4_combout\,
	datab => \myps2|Mux3~3_combout\,
	datac => \myps2|Mux3~8_combout\,
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux3~5_combout\);

-- Location: LCCOMB_X59_Y43_N30
\myps2|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~1_combout\ = (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) & (!\myps2|shift_reg\(3) & !\myps2|shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~1_combout\);

-- Location: LCCOMB_X59_Y43_N20
\myps2|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~0_combout\ = (\myps2|shift_reg\(0) & ((\myps2|shift_reg\(1) & ((!\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(1) & (!\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) & (\myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux3~0_combout\);

-- Location: LCCOMB_X59_Y43_N8
\myps2|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~2_combout\ = (\myps2|Mux2~0_combout\ & ((\myps2|shift_reg\(4) & ((\myps2|Mux3~0_combout\))) # (!\myps2|shift_reg\(4) & (\myps2|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux3~1_combout\,
	datab => \myps2|Mux3~0_combout\,
	datac => \myps2|Mux2~0_combout\,
	datad => \myps2|shift_reg\(4),
	combout => \myps2|Mux3~2_combout\);

-- Location: LCCOMB_X60_Y43_N0
\myps2|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux3~6_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|Mux3~2_combout\) # ((\myps2|Mux3~5_combout\ & !\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(7),
	datab => \myps2|Mux3~5_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux3~2_combout\,
	combout => \myps2|Mux3~6_combout\);

-- Location: LCCOMB_X59_Y43_N26
\myps2|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~8_combout\ = (\myps2|shift_reg\(0) & (!\myps2|shift_reg\(5) & (\myps2|shift_reg\(4)))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(6) & (\myps2|shift_reg\(5) $ (\myps2|shift_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(6),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux2~8_combout\);

-- Location: LCCOMB_X59_Y44_N14
\myps2|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~7_combout\ = (!\myps2|shift_reg\(4) & (!\myps2|shift_reg\(3) & !\myps2|shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux2~7_combout\);

-- Location: LCCOMB_X59_Y43_N28
\myps2|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~9_combout\ = (\myps2|Mux2~8_combout\ & ((\myps2|shift_reg\(3)) # ((\myps2|Mux2~0_combout\ & \myps2|Mux2~7_combout\)))) # (!\myps2|Mux2~8_combout\ & (\myps2|Mux2~0_combout\ & ((\myps2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~8_combout\,
	datab => \myps2|Mux2~0_combout\,
	datac => \myps2|shift_reg\(3),
	datad => \myps2|Mux2~7_combout\,
	combout => \myps2|Mux2~9_combout\);

-- Location: LCCOMB_X59_Y44_N0
\myps2|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~5_combout\ = (!\myps2|shift_reg\(4) & (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(5) & !\myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(5),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux2~5_combout\);

-- Location: LCCOMB_X59_Y44_N2
\myps2|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~1_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(0)) # (\myps2|shift_reg\(4) $ (\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(5),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux2~1_combout\);

-- Location: LCCOMB_X59_Y44_N12
\myps2|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~3_combout\ = (\myps2|shift_reg\(5) & (((\myps2|shift_reg\(3)) # (\myps2|shift_reg\(0))))) # (!\myps2|shift_reg\(5) & (\myps2|shift_reg\(4) & ((\myps2|shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(5),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux2~3_combout\);

-- Location: LCCOMB_X59_Y44_N16
\myps2|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~2_combout\ = (\myps2|shift_reg\(0)) # ((!\myps2|shift_reg\(5) & !\myps2|shift_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(4),
	combout => \myps2|Mux2~2_combout\);

-- Location: LCCOMB_X59_Y44_N10
\myps2|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~4_combout\ = (\myps2|shift_reg\(1) & (((\myps2|shift_reg\(6)) # (!\myps2|Mux2~2_combout\)))) # (!\myps2|shift_reg\(1) & (\myps2|Mux2~3_combout\ & ((!\myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~3_combout\,
	datab => \myps2|Mux2~2_combout\,
	datac => \myps2|shift_reg\(1),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux2~4_combout\);

-- Location: LCCOMB_X59_Y44_N30
\myps2|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~6_combout\ = (\myps2|Mux2~4_combout\ & ((\myps2|Mux2~5_combout\) # ((!\myps2|shift_reg\(6))))) # (!\myps2|Mux2~4_combout\ & (((\myps2|Mux2~1_combout\ & \myps2|shift_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~5_combout\,
	datab => \myps2|Mux2~1_combout\,
	datac => \myps2|Mux2~4_combout\,
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Mux2~6_combout\);

-- Location: LCCOMB_X59_Y43_N22
\myps2|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~10_combout\ = (\myps2|shift_reg\(2) & (((\myps2|Mux2~6_combout\)))) # (!\myps2|shift_reg\(2) & (\myps2|Mux2~9_combout\ & (\myps2|shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux2~9_combout\,
	datab => \myps2|shift_reg\(1),
	datac => \myps2|Mux2~6_combout\,
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux2~10_combout\);

-- Location: LCCOMB_X60_Y43_N6
\myps2|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux2~11_combout\ = (!\myps2|shift_reg\(7) & \myps2|Mux2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myps2|shift_reg\(7),
	datad => \myps2|Mux2~10_combout\,
	combout => \myps2|Mux2~11_combout\);

-- Location: LCCOMB_X60_Y44_N8
\myps2|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~14_combout\ = (\myps2|shift_reg\(1) & (!\myps2|shift_reg\(0) & ((\myps2|shift_reg\(2)) # (\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(0) $ (((\myps2|shift_reg\(2) & \myps2|shift_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux7~14_combout\);

-- Location: LCCOMB_X60_Y44_N6
\myps2|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~13_combout\ = (!\myps2|shift_reg\(3) & ((\myps2|shift_reg\(0) & (!\myps2|shift_reg\(1) & \myps2|shift_reg\(2))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) & !\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux7~13_combout\);

-- Location: LCCOMB_X60_Y44_N26
\myps2|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~15_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(4) & ((\myps2|Mux7~13_combout\))) # (!\myps2|shift_reg\(4) & (\myps2|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|Mux7~14_combout\,
	datac => \myps2|shift_reg\(4),
	datad => \myps2|Mux7~13_combout\,
	combout => \myps2|Mux7~15_combout\);

-- Location: LCCOMB_X59_Y45_N2
\myps2|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal2~1_combout\ = (\myps2|shift_reg\(5) & (!\myps2|shift_reg\(1) & (!\myps2|shift_reg\(3) & \myps2|shift_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(6),
	combout => \myps2|Equal2~1_combout\);

-- Location: LCCOMB_X59_Y45_N16
\myps2|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal2~0_combout\ = (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(4) & (\myps2|shift_reg\(7) & !\myps2|shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(4),
	datac => \myps2|shift_reg\(7),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Equal2~0_combout\);

-- Location: LCCOMB_X63_Y44_N18
\myps2|shift~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift~3_combout\ = (\myps2|Equal1~0_combout\ & (!\myps2|prev_clock~q\ & (\myps2|ps2_clock_filtered~q\ & \myps2|reading_key~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal1~0_combout\,
	datab => \myps2|prev_clock~q\,
	datac => \myps2|ps2_clock_filtered~q\,
	datad => \myps2|reading_key~q\,
	combout => \myps2|shift~3_combout\);

-- Location: LCCOMB_X63_Y45_N26
\myps2|break_code~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|break_code~0_combout\ = (\myps2|shift~3_combout\ & (\myps2|Equal2~1_combout\ & (\myps2|Equal2~0_combout\))) # (!\myps2|shift~3_combout\ & (((\myps2|break_code~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal2~1_combout\,
	datab => \myps2|Equal2~0_combout\,
	datac => \myps2|break_code~q\,
	datad => \myps2|shift~3_combout\,
	combout => \myps2|break_code~0_combout\);

-- Location: FF_X63_Y45_N27
\myps2|break_code\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|break_code~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|break_code~q\);

-- Location: LCCOMB_X60_Y45_N18
\myps2|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal3~1_combout\ = (!\myps2|shift_reg\(6) & (!\myps2|shift_reg\(3) & (!\myps2|shift_reg\(7) & \myps2|shift_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(6),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(7),
	datad => \myps2|shift_reg\(1),
	combout => \myps2|Equal3~1_combout\);

-- Location: LCCOMB_X59_Y45_N30
\myps2|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal3~2_combout\ = (\myps2|Equal3~0_combout\ & \myps2|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|Equal3~0_combout\,
	datad => \myps2|Equal3~1_combout\,
	combout => \myps2|Equal3~2_combout\);

-- Location: LCCOMB_X63_Y45_N0
\myps2|shift~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|shift~2_combout\ = (\myps2|Equal3~2_combout\ & ((\myps2|shift~3_combout\ & (!\myps2|break_code~q\)) # (!\myps2|shift~3_combout\ & ((\myps2|shift~q\))))) # (!\myps2|Equal3~2_combout\ & (((\myps2|shift~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|break_code~q\,
	datab => \myps2|Equal3~2_combout\,
	datac => \myps2|shift~q\,
	datad => \myps2|shift~3_combout\,
	combout => \myps2|shift~2_combout\);

-- Location: FF_X63_Y45_N1
\myps2|shift\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|shift~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|shift~q\);

-- Location: LCCOMB_X60_Y44_N24
\myps2|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~1_combout\ = (\myps2|shift_reg\(3) & ((\myps2|shift_reg\(1)) # (!\myps2|shift_reg\(4)))) # (!\myps2|shift_reg\(3) & (\myps2|shift_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|shift_reg\(1),
	combout => \myps2|Mux7~1_combout\);

-- Location: LCCOMB_X60_Y44_N2
\myps2|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~2_combout\ = (\myps2|Mux7~1_combout\ & (((!\myps2|shift_reg\(0) & \myps2|shift_reg\(1))))) # (!\myps2|Mux7~1_combout\ & (\myps2|shift_reg\(5) & (\myps2|shift_reg\(0) $ (\myps2|shift_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|shift_reg\(0),
	datac => \myps2|shift_reg\(1),
	datad => \myps2|Mux7~1_combout\,
	combout => \myps2|Mux7~2_combout\);

-- Location: LCCOMB_X60_Y44_N4
\myps2|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~3_combout\ = (\myps2|shift_reg\(2) & (((\myps2|Mux7~2_combout\)))) # (!\myps2|shift_reg\(2) & (\myps2|Mux7~0_combout\ & ((\myps2|shift_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux7~0_combout\,
	datab => \myps2|Mux7~2_combout\,
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Mux7~3_combout\);

-- Location: LCCOMB_X59_Y44_N24
\myps2|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~6_combout\ = (\myps2|shift_reg\(0) & (\myps2|shift_reg\(2) & \myps2|shift_reg\(1))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(2) & !\myps2|shift_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(1),
	combout => \myps2|Mux7~6_combout\);

-- Location: LCCOMB_X59_Y44_N6
\myps2|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~7_combout\ = (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0) & ((!\myps2|shift_reg\(1)))) # (!\myps2|shift_reg\(0) & ((\myps2|shift_reg\(3)) # (\myps2|shift_reg\(1)))))) # (!\myps2|shift_reg\(2) & (((\myps2|shift_reg\(3) & 
-- \myps2|shift_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(1),
	combout => \myps2|Mux7~7_combout\);

-- Location: LCCOMB_X60_Y44_N18
\myps2|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~8_combout\ = (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & \myps2|shift_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux7~8_combout\);

-- Location: LCCOMB_X59_Y44_N8
\myps2|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~9_combout\ = (\myps2|shift_reg\(5) & (((\myps2|shift_reg\(4))))) # (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(4) & (\myps2|Mux7~7_combout\)) # (!\myps2|shift_reg\(4) & ((\myps2|Mux7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux7~7_combout\,
	datab => \myps2|shift_reg\(5),
	datac => \myps2|shift_reg\(4),
	datad => \myps2|Mux7~8_combout\,
	combout => \myps2|Mux7~9_combout\);

-- Location: LCCOMB_X59_Y44_N28
\myps2|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~10_combout\ = (\myps2|shift_reg\(1) & (((!\myps2|shift_reg\(0))) # (!\myps2|shift_reg\(2)))) # (!\myps2|shift_reg\(1) & ((\myps2|shift_reg\(2)) # ((\myps2|shift_reg\(0) & !\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(1),
	datab => \myps2|shift_reg\(2),
	datac => \myps2|shift_reg\(0),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux7~10_combout\);

-- Location: LCCOMB_X59_Y44_N26
\myps2|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~11_combout\ = (\myps2|Mux7~9_combout\ & (((\myps2|Mux7~10_combout\) # (!\myps2|shift_reg\(5))))) # (!\myps2|Mux7~9_combout\ & (!\myps2|Mux7~6_combout\ & (\myps2|shift_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux7~6_combout\,
	datab => \myps2|Mux7~9_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux7~10_combout\,
	combout => \myps2|Mux7~11_combout\);

-- Location: LCCOMB_X60_Y44_N22
\myps2|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~4_combout\ = (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0) & ((!\myps2|shift_reg\(1)))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(4))))) # (!\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0) & (!\myps2|shift_reg\(4))) # 
-- (!\myps2|shift_reg\(0) & ((\myps2|shift_reg\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(0),
	combout => \myps2|Mux7~4_combout\);

-- Location: LCCOMB_X60_Y44_N0
\myps2|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~5_combout\ = (\myps2|Mux7~4_combout\ & (!\myps2|shift_reg\(5) & ((!\myps2|shift_reg\(3)) # (!\myps2|shift_reg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|Mux7~4_combout\,
	datad => \myps2|shift_reg\(5),
	combout => \myps2|Mux7~5_combout\);

-- Location: LCCOMB_X60_Y44_N28
\myps2|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~12_combout\ = (\myps2|shift_reg\(6) & ((\myps2|shift~q\) # ((\myps2|Mux7~5_combout\)))) # (!\myps2|shift_reg\(6) & (!\myps2|shift~q\ & (\myps2|Mux7~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(6),
	datab => \myps2|shift~q\,
	datac => \myps2|Mux7~11_combout\,
	datad => \myps2|Mux7~5_combout\,
	combout => \myps2|Mux7~12_combout\);

-- Location: LCCOMB_X60_Y44_N20
\myps2|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~16_combout\ = (\myps2|shift~q\ & ((\myps2|Mux7~12_combout\ & (\myps2|Mux7~15_combout\)) # (!\myps2|Mux7~12_combout\ & ((\myps2|Mux7~3_combout\))))) # (!\myps2|shift~q\ & (((\myps2|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux7~15_combout\,
	datab => \myps2|shift~q\,
	datac => \myps2|Mux7~3_combout\,
	datad => \myps2|Mux7~12_combout\,
	combout => \myps2|Mux7~16_combout\);

-- Location: LCCOMB_X60_Y44_N14
\myps2|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux7~17_combout\ = (!\myps2|shift_reg\(7) & \myps2|Mux7~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myps2|shift_reg\(7),
	datad => \myps2|Mux7~16_combout\,
	combout => \myps2|Mux7~17_combout\);

-- Location: LCCOMB_X59_Y44_N22
\myps2|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~0_combout\ = \myps2|shift_reg\(2) $ (((\myps2|shift_reg\(1)) # ((\myps2|shift_reg\(0) & !\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(3),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(1),
	combout => \myps2|Mux0~0_combout\);

-- Location: LCCOMB_X60_Y44_N16
\myps2|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~1_combout\ = (\myps2|shift_reg\(1) & (((!\myps2|shift_reg\(2) & \myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0)) # (\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux0~1_combout\);

-- Location: LCCOMB_X60_Y44_N10
\myps2|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~2_combout\ = (\myps2|shift_reg\(5) & (((\myps2|shift_reg\(4))))) # (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(4) & (\myps2|Mux0~1_combout\)) # (!\myps2|shift_reg\(4) & ((\myps2|Mux7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|Mux0~1_combout\,
	datac => \myps2|shift_reg\(4),
	datad => \myps2|Mux7~8_combout\,
	combout => \myps2|Mux0~2_combout\);

-- Location: LCCOMB_X60_Y44_N12
\myps2|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~3_combout\ = (\myps2|shift_reg\(1) & (((!\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(1) & ((\myps2|shift_reg\(0) & ((!\myps2|shift_reg\(3)))) # (!\myps2|shift_reg\(0) & (\myps2|shift_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(2),
	datad => \myps2|shift_reg\(3),
	combout => \myps2|Mux0~3_combout\);

-- Location: LCCOMB_X60_Y44_N30
\myps2|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~4_combout\ = (\myps2|shift_reg\(5) & ((\myps2|Mux0~2_combout\ & ((\myps2|Mux0~3_combout\))) # (!\myps2|Mux0~2_combout\ & (\myps2|Mux0~0_combout\)))) # (!\myps2|shift_reg\(5) & (((\myps2|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(5),
	datab => \myps2|Mux0~0_combout\,
	datac => \myps2|Mux0~2_combout\,
	datad => \myps2|Mux0~3_combout\,
	combout => \myps2|Mux0~4_combout\);

-- Location: LCCOMB_X59_Y43_N0
\myps2|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~5_combout\ = (\myps2|shift_reg\(0) & (\myps2|shift_reg\(3) & (\myps2|shift_reg\(1) $ (\myps2|shift_reg\(2))))) # (!\myps2|shift_reg\(0) & (!\myps2|shift_reg\(1) & (!\myps2|shift_reg\(3) & \myps2|shift_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux0~5_combout\);

-- Location: LCCOMB_X59_Y43_N18
\myps2|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~6_combout\ = (\myps2|shift_reg\(1) & (!\myps2|shift_reg\(2) & ((\myps2|shift_reg\(0)) # (!\myps2|shift_reg\(3))))) # (!\myps2|shift_reg\(1) & (\myps2|shift_reg\(2) & (\myps2|shift_reg\(0) $ (!\myps2|shift_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(0),
	datab => \myps2|shift_reg\(1),
	datac => \myps2|shift_reg\(3),
	datad => \myps2|shift_reg\(2),
	combout => \myps2|Mux0~6_combout\);

-- Location: LCCOMB_X59_Y43_N14
\myps2|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~7_combout\ = (!\myps2|shift_reg\(5) & ((\myps2|shift_reg\(4) & (\myps2|Mux0~5_combout\)) # (!\myps2|shift_reg\(4) & ((\myps2|Mux0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(4),
	datab => \myps2|Mux0~5_combout\,
	datac => \myps2|shift_reg\(5),
	datad => \myps2|Mux0~6_combout\,
	combout => \myps2|Mux0~7_combout\);

-- Location: LCCOMB_X60_Y43_N14
\myps2|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Mux0~8_combout\ = (!\myps2|shift_reg\(7) & ((\myps2|shift_reg\(6) & ((\myps2|Mux0~7_combout\))) # (!\myps2|shift_reg\(6) & (\myps2|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|shift_reg\(7),
	datab => \myps2|shift_reg\(6),
	datac => \myps2|Mux0~4_combout\,
	datad => \myps2|Mux0~7_combout\,
	combout => \myps2|Mux0~8_combout\);

-- Location: M9K_X64_Y43_N0
\myps2|fifo_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 7,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 7,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myps2|fifo~25_combout\,
	portbre => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \myps2|fifo_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X60_Y43_N19
\myps2|fifo_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux5~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(12));

-- Location: LCCOMB_X60_Y43_N18
\myprocessor|keyIn_mux|F[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[1]~32_combout\ = (\myprocessor|keyIn_mux|F[1]~31_combout\ & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a1\) # ((!\myprocessor|keyIn_mux|F[0]~4_combout\)))) # (!\myprocessor|keyIn_mux|F[1]~31_combout\ & 
-- (((\myps2|fifo_rtl_0_bypass\(12) & \myprocessor|keyIn_mux|F[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[1]~31_combout\,
	datab => \myps2|fifo_rtl_0|auto_generated|ram_block1a1\,
	datac => \myps2|fifo_rtl_0_bypass\(12),
	datad => \myprocessor|keyIn_mux|F[0]~4_combout\,
	combout => \myprocessor|keyIn_mux|F[1]~32_combout\);

-- Location: FF_X48_Y35_N23
\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q\);

-- Location: FF_X49_Y36_N23
\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y36_N3
\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q\);

-- Location: FF_X47_Y36_N19
\myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X48_Y36_N14
\myprocessor|my_regfile|valA[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~34_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valA[1]~34_combout\);

-- Location: LCCOMB_X49_Y36_N22
\myprocessor|my_regfile|valA[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~35_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[1]~34_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[1]~34_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valA[1]~34_combout\,
	combout => \myprocessor|my_regfile|valA[1]~35_combout\);

-- Location: LCCOMB_X48_Y37_N18
\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|keyIn_mux|F[1]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[1]~33_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X48_Y37_N19
\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y34_N23
\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y34_N29
\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X57_Y37_N10
\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|keyIn_mux|F[1]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[1]~33_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X57_Y37_N11
\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X48_Y34_N28
\myprocessor|my_regfile|valA[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~27_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valA[1]~27_combout\);

-- Location: LCCOMB_X48_Y34_N22
\myprocessor|my_regfile|valA[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~28_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[1]~27_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[1]~27_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[1]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valA[1]~27_combout\,
	combout => \myprocessor|my_regfile|valA[1]~28_combout\);

-- Location: FF_X48_Y36_N1
\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q\);

-- Location: FF_X47_Y36_N9
\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y35_N29
\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X48_Y35_N8
\myprocessor|my_regfile|valA[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~31_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valA[1]~31_combout\);

-- Location: FF_X49_Y34_N7
\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X49_Y34_N12
\myprocessor|my_regfile|valA[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~32_combout\ = (\myprocessor|my_regfile|valA[1]~31_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[1]~31_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_regfile|valA[1]~31_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valA[1]~32_combout\);

-- Location: LCCOMB_X49_Y35_N20
\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|keyIn_mux|F[1]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[1]~33_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X49_Y35_N21
\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X47_Y34_N12
\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~feeder_combout\ = \myprocessor|keyIn_mux|F[1]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[1]~33_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~feeder_combout\);

-- Location: FF_X47_Y34_N13
\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X47_Y34_N14
\myprocessor|my_regfile|valA[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~29_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valA[1]~29_combout\);

-- Location: FF_X49_Y34_N25
\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X49_Y34_N24
\myprocessor|my_regfile|valA[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~30_combout\ = (\myprocessor|my_regfile|valA[1]~29_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[1]~29_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_regfile|valA[1]~29_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[1]~30_combout\);

-- Location: LCCOMB_X49_Y34_N22
\myprocessor|my_regfile|valA[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~33_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # (\myprocessor|my_regfile|valA[1]~30_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[1]~32_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[1]~32_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[1]~30_combout\,
	combout => \myprocessor|my_regfile|valA[1]~33_combout\);

-- Location: LCCOMB_X48_Y37_N4
\myprocessor|my_regfile|valA[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~36_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[1]~33_combout\ & (\myprocessor|my_regfile|valA[1]~35_combout\)) # 
-- (!\myprocessor|my_regfile|valA[1]~33_combout\ & ((\myprocessor|my_regfile|valA[1]~28_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[1]~35_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|valA[1]~28_combout\,
	datad => \myprocessor|my_regfile|valA[1]~33_combout\,
	combout => \myprocessor|my_regfile|valA[1]~36_combout\);

-- Location: FF_X49_Y38_N1
\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q\);

-- Location: FF_X49_Y38_N19
\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y38_N27
\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q\);

-- Location: FF_X47_Y39_N7
\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y39_N31
\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q\);

-- Location: FF_X47_Y39_N13
\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y39_N29
\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X48_Y39_N28
\myprocessor|my_regfile|valA[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~37_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[1]~37_combout\);

-- Location: LCCOMB_X48_Y39_N30
\myprocessor|my_regfile|valA[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~38_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[1]~37_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[1]~37_combout\ & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[1]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valA[1]~37_combout\,
	combout => \myprocessor|my_regfile|valA[1]~38_combout\);

-- Location: LCCOMB_X49_Y38_N10
\myprocessor|my_regfile|valA[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~39_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[1]~38_combout\) # (!\myprocessor|my_regfile|valA[7]~17_combout\)))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q\ & (\myprocessor|my_regfile|valA[7]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|valA[7]~17_combout\,
	datad => \myprocessor|my_regfile|valA[1]~38_combout\,
	combout => \myprocessor|my_regfile|valA[1]~39_combout\);

-- Location: LCCOMB_X49_Y38_N18
\myprocessor|my_regfile|valA[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~40_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[1]~39_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_regfile|valA[1]~39_combout\ & 
-- (\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[1]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valA[1]~39_combout\,
	combout => \myprocessor|my_regfile|valA[1]~40_combout\);

-- Location: LCCOMB_X49_Y37_N28
\myprocessor|my_regfile|valA[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~41_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (\myprocessor|my_regfile|valA[1]~36_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[1]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[1]~36_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[1]~40_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[1]~41_combout\);

-- Location: FF_X55_Y39_N17
\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q\);

-- Location: FF_X55_Y39_N11
\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X55_Y39_N16
\myprocessor|my_regfile|valA[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~42_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valA[1]~42_combout\);

-- Location: FF_X56_Y40_N25
\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q\);

-- Location: FF_X56_Y40_N7
\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X56_Y40_N24
\myprocessor|my_regfile|valA[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~43_combout\ = (\myprocessor|my_regfile|valA[1]~42_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_regfile|valA[1]~42_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[1]~42_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valA[1]~43_combout\);

-- Location: FF_X49_Y37_N1
\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q\);

-- Location: FF_X48_Y37_N1
\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X48_Y37_N0
\myprocessor|my_regfile|valA[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~25_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[1]~25_combout\);

-- Location: FF_X50_Y37_N21
\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q\);

-- Location: FF_X49_Y37_N19
\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X49_Y37_N18
\myprocessor|my_regfile|valA[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~26_combout\ = (\myprocessor|my_regfile|valA[1]~25_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[1]~25_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[1]~25_combout\,
	datab => \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[1]~26_combout\);

-- Location: LCCOMB_X49_Y37_N14
\myprocessor|my_regfile|valA[1]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[1]~44_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[1]~41_combout\ & (\myprocessor|my_regfile|valA[1]~43_combout\)) # (!\myprocessor|my_regfile|valA[1]~41_combout\ & 
-- ((\myprocessor|my_regfile|valA[1]~26_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[1]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[1]~41_combout\,
	datac => \myprocessor|my_regfile|valA[1]~43_combout\,
	datad => \myprocessor|my_regfile|valA[1]~26_combout\,
	combout => \myprocessor|my_regfile|valA[1]~44_combout\);

-- Location: LCCOMB_X52_Y41_N20
\myprocessor|my_alu|R_or[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(1) = (\myprocessor|my_regfile|valA[1]~44_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[1]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valA[1]~44_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \myprocessor|my_alu|R_or\(1));

-- Location: LCCOMB_X43_Y44_N28
\myprocessor|my_alu|R[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~23_combout\ = (\myprocessor|my_control|func[0]~0_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[4]~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|R[1]~23_combout\);

-- Location: FF_X60_Y43_N29
\myps2|fifo~14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux6~9_combout\,
	sload => VCC,
	ena => \myps2|fifo~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~14_q\);

-- Location: FF_X60_Y43_N31
\myps2|fifo_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux6~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(11));

-- Location: LCCOMB_X60_Y43_N30
\myprocessor|keyIn_mux|F[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[0]~13_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & (((\myprocessor|keyIn_mux|F[0]~4_combout\)))) # (!\myprocessor|keyIn_mux|F[0]~86_combout\ & ((\myprocessor|keyIn_mux|F[0]~4_combout\ & ((\myps2|fifo_rtl_0_bypass\(11)))) 
-- # (!\myprocessor|keyIn_mux|F[0]~4_combout\ & (\myprocessor|PCNew[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PCNew[0]~0_combout\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(11),
	datad => \myprocessor|keyIn_mux|F[0]~4_combout\,
	combout => \myprocessor|keyIn_mux|F[0]~13_combout\);

-- Location: LCCOMB_X60_Y43_N28
\myprocessor|keyIn_mux|F[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[0]~14_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & ((\myprocessor|keyIn_mux|F[0]~13_combout\ & (\myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\myprocessor|keyIn_mux|F[0]~13_combout\ & 
-- ((\myps2|fifo~14_q\))))) # (!\myprocessor|keyIn_mux|F[0]~86_combout\ & (((\myprocessor|keyIn_mux|F[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myps2|fifo~14_q\,
	datad => \myprocessor|keyIn_mux|F[0]~13_combout\,
	combout => \myprocessor|keyIn_mux|F[0]~14_combout\);

-- Location: LCCOMB_X61_Y43_N24
\myps2|fifo_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_rtl_0_bypass[13]~feeder_combout\ = \myps2|Mux4~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|Mux4~8_combout\,
	combout => \myps2|fifo_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X61_Y43_N25
\myps2|fifo_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(13));

-- Location: LCCOMB_X61_Y43_N26
\myprocessor|keyIn_mux|F[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[2]~17_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & (\myprocessor|keyIn_mux|F[0]~4_combout\)) # (!\myprocessor|keyIn_mux|F[0]~86_combout\ & ((\myprocessor|keyIn_mux|F[0]~4_combout\ & ((\myps2|fifo_rtl_0_bypass\(13)))) # 
-- (!\myprocessor|keyIn_mux|F[0]~4_combout\ & (\myprocessor|PCNew[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datab => \myprocessor|keyIn_mux|F[0]~4_combout\,
	datac => \myprocessor|PCNew[2]~4_combout\,
	datad => \myps2|fifo_rtl_0_bypass\(13),
	combout => \myprocessor|keyIn_mux|F[2]~17_combout\);

-- Location: FF_X61_Y43_N31
\myps2|fifo~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux4~8_combout\,
	sload => VCC,
	ena => \myps2|fifo~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~16_q\);

-- Location: LCCOMB_X61_Y43_N30
\myprocessor|keyIn_mux|F[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[2]~18_combout\ = (\myprocessor|keyIn_mux|F[2]~17_combout\ & ((\myps2|fifo_rtl_0|auto_generated|ram_block1a2\) # ((!\myprocessor|keyIn_mux|F[0]~86_combout\)))) # (!\myprocessor|keyIn_mux|F[2]~17_combout\ & (((\myps2|fifo~16_q\ & 
-- \myprocessor|keyIn_mux|F[0]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[2]~17_combout\,
	datab => \myps2|fifo_rtl_0|auto_generated|ram_block1a2\,
	datac => \myps2|fifo~16_q\,
	datad => \myprocessor|keyIn_mux|F[0]~86_combout\,
	combout => \myprocessor|keyIn_mux|F[2]~18_combout\);

-- Location: FF_X60_Y43_N9
\myps2|fifo_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux3~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(14));

-- Location: FF_X60_Y43_N3
\myps2|fifo~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux3~6_combout\,
	sload => VCC,
	ena => \myps2|fifo~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~17_q\);

-- Location: LCCOMB_X60_Y43_N2
\myprocessor|keyIn_mux|F[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[3]~21_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & (((\myps2|fifo~17_q\) # (\myprocessor|keyIn_mux|F[0]~4_combout\)))) # (!\myprocessor|keyIn_mux|F[0]~86_combout\ & (\myprocessor|PCNew[3]~6_combout\ & 
-- ((!\myprocessor|keyIn_mux|F[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PCNew[3]~6_combout\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myps2|fifo~17_q\,
	datad => \myprocessor|keyIn_mux|F[0]~4_combout\,
	combout => \myprocessor|keyIn_mux|F[3]~21_combout\);

-- Location: LCCOMB_X60_Y43_N8
\myprocessor|keyIn_mux|F[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[3]~22_combout\ = (\myprocessor|keyIn_mux|F[0]~4_combout\ & ((\myprocessor|keyIn_mux|F[3]~21_combout\ & (\myps2|fifo_rtl_0|auto_generated|ram_block1a3\)) # (!\myprocessor|keyIn_mux|F[3]~21_combout\ & 
-- ((\myps2|fifo_rtl_0_bypass\(14)))))) # (!\myprocessor|keyIn_mux|F[0]~4_combout\ & (((\myprocessor|keyIn_mux|F[3]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[0]~4_combout\,
	datab => \myps2|fifo_rtl_0|auto_generated|ram_block1a3\,
	datac => \myps2|fifo_rtl_0_bypass\(14),
	datad => \myprocessor|keyIn_mux|F[3]~21_combout\,
	combout => \myprocessor|keyIn_mux|F[3]~22_combout\);

-- Location: FF_X47_Y38_N25
\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q\);

-- Location: FF_X47_Y38_N27
\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q\);

-- Location: FF_X46_Y39_N31
\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q\);

-- Location: FF_X47_Y39_N5
\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X46_Y39_N30
\myprocessor|my_regfile|valA[4]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~97_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~97_combout\);

-- Location: FF_X46_Y39_N21
\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q\);

-- Location: FF_X47_Y39_N31
\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X46_Y39_N20
\myprocessor|my_regfile|valA[4]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~98_combout\ = (\myprocessor|my_regfile|valA[4]~97_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[4]~97_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[4]~97_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~98_combout\);

-- Location: FF_X49_Y39_N27
\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X49_Y39_N20
\myprocessor|my_regfile|valA[4]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~99_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[4]~98_combout\) # ((!\myprocessor|my_regfile|valA[7]~17_combout\)))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q\ & \myprocessor|my_regfile|valA[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[4]~98_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~17_combout\,
	combout => \myprocessor|my_regfile|valA[4]~99_combout\);

-- Location: LCCOMB_X47_Y38_N26
\myprocessor|my_regfile|valA[4]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~100_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[4]~99_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_regfile|valA[4]~99_combout\ & 
-- (\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[4]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|valA[4]~99_combout\,
	combout => \myprocessor|my_regfile|valA[4]~100_combout\);

-- Location: FF_X47_Y37_N29
\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q\);

-- Location: FF_X49_Y37_N25
\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X47_Y37_N28
\myprocessor|my_regfile|valA[4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~95_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~95_combout\);

-- Location: FF_X48_Y37_N11
\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q\);

-- Location: FF_X49_Y37_N27
\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X48_Y37_N10
\myprocessor|my_regfile|valA[4]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~96_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[4]~95_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[4]~95_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[4]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[4]~95_combout\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~96_combout\);

-- Location: LCCOMB_X48_Y37_N6
\myprocessor|my_regfile|valA[4]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~101_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- ((\myprocessor|my_regfile|valA[4]~96_combout\))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[4]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[4]~100_combout\,
	datad => \myprocessor|my_regfile|valA[4]~96_combout\,
	combout => \myprocessor|my_regfile|valA[4]~101_combout\);

-- Location: FF_X57_Y39_N13
\myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q\);

-- Location: FF_X57_Y38_N19
\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X57_Y39_N12
\myprocessor|my_regfile|valA[4]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~102_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~102_combout\);

-- Location: FF_X57_Y38_N1
\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X57_Y38_N0
\myprocessor|my_regfile|valA[4]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~103_combout\ = (\myprocessor|my_regfile|valA[4]~102_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[4]~102_combout\ & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_regfile|valA[4]~102_combout\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[4]~103_combout\);

-- Location: FF_X47_Y34_N31
\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q\);

-- Location: FF_X47_Y34_N5
\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X47_Y34_N30
\myprocessor|my_regfile|valA[4]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~85_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~85_combout\);

-- Location: FF_X49_Y33_N3
\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q\);

-- Location: FF_X49_Y34_N5
\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X49_Y33_N2
\myprocessor|my_regfile|valA[4]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~86_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[4]~85_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[4]~85_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[4]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[4]~85_combout\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~86_combout\);

-- Location: FF_X55_Y34_N1
\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q\);

-- Location: FF_X48_Y34_N5
\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q\);

-- Location: FF_X54_Y34_N29
\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X48_Y34_N4
\myprocessor|my_regfile|valA[4]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~87_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~87_combout\);

-- Location: FF_X48_Y34_N31
\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X48_Y34_N30
\myprocessor|my_regfile|valA[4]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~88_combout\ = (\myprocessor|my_regfile|valA[4]~87_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[4]~87_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_regfile|valA[4]~87_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[4]~88_combout\);

-- Location: FF_X46_Y34_N29
\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q\);

-- Location: FF_X57_Y34_N1
\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X46_Y34_N24
\myprocessor|my_regfile|valA[4]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~89_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # (\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~89_combout\);

-- Location: FF_X49_Y34_N27
\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q\);

-- Location: FF_X55_Y34_N19
\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X49_Y33_N12
\myprocessor|my_regfile|valA[4]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~90_combout\ = (\myprocessor|my_regfile|valA[4]~89_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_regfile|valA[4]~89_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[4]~89_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valA[4]~90_combout\);

-- Location: LCCOMB_X49_Y33_N30
\myprocessor|my_regfile|valA[4]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~91_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[4]~88_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[4]~90_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[4]~88_combout\,
	datab => \myprocessor|my_regfile|valA[4]~90_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[4]~91_combout\);

-- Location: FF_X46_Y34_N7
\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q\);

-- Location: FF_X54_Y34_N11
\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X46_Y34_N26
\myprocessor|my_regfile|valA[4]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~92_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[4]~92_combout\);

-- Location: FF_X50_Y34_N5
\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q\);

-- Location: FF_X50_Y34_N9
\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X50_Y34_N8
\myprocessor|my_regfile|valA[4]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~93_combout\ = (\myprocessor|my_regfile|valA[4]~92_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[4]~92_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[4]~92_combout\,
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[4]~93_combout\);

-- Location: LCCOMB_X49_Y33_N8
\myprocessor|my_regfile|valA[4]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~94_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[4]~91_combout\ & ((\myprocessor|my_regfile|valA[4]~93_combout\))) # 
-- (!\myprocessor|my_regfile|valA[4]~91_combout\ & (\myprocessor|my_regfile|valA[4]~86_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[4]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[4]~86_combout\,
	datac => \myprocessor|my_regfile|valA[4]~91_combout\,
	datad => \myprocessor|my_regfile|valA[4]~93_combout\,
	combout => \myprocessor|my_regfile|valA[4]~94_combout\);

-- Location: LCCOMB_X50_Y33_N4
\myprocessor|my_regfile|valA[4]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[4]~104_combout\ = (\myprocessor|my_regfile|valA[4]~101_combout\ & ((\myprocessor|my_regfile|valA[4]~103_combout\) # ((!\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[4]~101_combout\ & 
-- (((\myprocessor|my_regfile|valA[7]~10_combout\ & \myprocessor|my_regfile|valA[4]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[4]~101_combout\,
	datab => \myprocessor|my_regfile|valA[4]~103_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[4]~94_combout\,
	combout => \myprocessor|my_regfile|valA[4]~104_combout\);

-- Location: LCCOMB_X45_Y42_N10
\myprocessor|my_alu|R_and[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(4) = (\myprocessor|my_regfile|valA[4]~104_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[4]~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_regfile|valA[4]~104_combout\,
	datad => \myprocessor|my_regfile|valB[4]~130_combout\,
	combout => \myprocessor|my_alu|R_and\(4));

-- Location: FF_X49_Y35_N15
\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q\);

-- Location: FF_X48_Y36_N7
\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q\);

-- Location: FF_X47_Y34_N29
\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q\);

-- Location: FF_X48_Y36_N29
\myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X48_Y36_N28
\myprocessor|my_regfile|valB[2]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~73_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[2]~73_combout\);

-- Location: LCCOMB_X48_Y36_N6
\myprocessor|my_regfile|valB[2]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~74_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[2]~73_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[2]~73_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[2]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valB[2]~73_combout\,
	combout => \myprocessor|my_regfile|valB[2]~74_combout\);

-- Location: FF_X48_Y34_N7
\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X49_Y34_N0
\myprocessor|my_regfile|valB[13]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~23_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|valB[13]~23_combout\);

-- Location: FF_X49_Y34_N15
\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X49_Y33_N0
\myprocessor|my_regfile|inEnable[29]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|inEnable[29]~40_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|inEnable[29]~40_combout\);

-- Location: FF_X49_Y34_N21
\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q\);

-- Location: FF_X47_Y35_N1
\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q\);

-- Location: FF_X49_Y35_N25
\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X47_Y35_N0
\myprocessor|my_regfile|valB[2]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~82_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~82_combout\);

-- Location: FF_X47_Y35_N3
\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q\);

-- Location: FF_X57_Y37_N1
\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X47_Y35_N2
\myprocessor|my_regfile|valB[2]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~83_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[2]~82_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[2]~82_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[2]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[2]~82_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~83_combout\);

-- Location: LCCOMB_X49_Y34_N20
\myprocessor|my_regfile|valB[2]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~84_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q\))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\) # ((\myprocessor|my_regfile|valB[2]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valB[2]~83_combout\,
	combout => \myprocessor|my_regfile|valB[2]~84_combout\);

-- Location: LCCOMB_X49_Y34_N14
\myprocessor|my_regfile|valB[2]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~85_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[2]~84_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_regfile|valB[2]~84_combout\ & 
-- (\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|valB[2]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valB[2]~84_combout\,
	combout => \myprocessor|my_regfile|valB[2]~85_combout\);

-- Location: LCCOMB_X52_Y36_N26
\myprocessor|my_regfile|valB[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~17_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)) # 
-- (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	combout => \myprocessor|my_regfile|valB[13]~17_combout\);

-- Location: FF_X46_Y34_N5
\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q\);

-- Location: FF_X48_Y34_N13
\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X46_Y34_N4
\myprocessor|my_regfile|valB[2]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~79_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~79_combout\);

-- Location: FF_X46_Y34_N31
\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q\);

-- Location: FF_X47_Y34_N23
\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X46_Y34_N30
\myprocessor|my_regfile|valB[2]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~80_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[2]~79_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[2]~79_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[2]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[2]~79_combout\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~80_combout\);

-- Location: FF_X52_Y37_N27
\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X48_Y38_N22
\myprocessor|my_regfile|valB[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~11_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|valB[13]~11_combout\);

-- Location: FF_X46_Y39_N9
\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q\);

-- Location: FF_X47_Y39_N23
\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q\);

-- Location: FF_X47_Y39_N21
\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q\);

-- Location: FF_X46_Y39_N11
\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X47_Y39_N20
\myprocessor|my_regfile|valB[2]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~75_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~75_combout\);

-- Location: LCCOMB_X47_Y39_N22
\myprocessor|my_regfile|valB[2]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~76_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[2]~75_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[2]~75_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[2]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valB[2]~75_combout\,
	combout => \myprocessor|my_regfile|valB[2]~76_combout\);

-- Location: FF_X48_Y38_N3
\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X48_Y38_N12
\myprocessor|my_regfile|valB[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~10_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24)) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|my_regfile|valB[13]~10_combout\);

-- Location: LCCOMB_X48_Y38_N2
\myprocessor|my_regfile|valB[2]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~77_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[2]~76_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[2]~76_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[2]~77_combout\);

-- Location: FF_X48_Y38_N25
\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X52_Y36_N0
\myprocessor|my_regfile|valB[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~7_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[13]~7_combout\);

-- Location: LCCOMB_X48_Y38_N24
\myprocessor|my_regfile|valB[2]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~78_combout\ = (\myprocessor|my_regfile|valB[2]~77_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q\) # ((!\myprocessor|my_regfile|valB[13]~7_combout\)))) # (!\myprocessor|my_regfile|valB[2]~77_combout\ & 
-- (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q\ & \myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_regfile|valB[2]~77_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[2]~78_combout\);

-- Location: LCCOMB_X48_Y38_N28
\myprocessor|my_regfile|valB[2]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~81_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (\myprocessor|my_regfile|valB[2]~80_combout\)) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[2]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[2]~80_combout\,
	datab => \myprocessor|my_regfile|valB[2]~78_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[2]~81_combout\);

-- Location: LCCOMB_X48_Y38_N30
\myprocessor|my_regfile|valB[2]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~86_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[2]~81_combout\ & ((\myprocessor|my_regfile|valB[2]~85_combout\))) # (!\myprocessor|my_regfile|valB[2]~81_combout\ & 
-- (\myprocessor|my_regfile|valB[2]~74_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[2]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[2]~74_combout\,
	datab => \myprocessor|my_regfile|valB[2]~85_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[2]~81_combout\,
	combout => \myprocessor|my_regfile|valB[2]~86_combout\);

-- Location: FF_X50_Y37_N15
\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q\);

-- Location: FF_X49_Y41_N9
\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q\);

-- Location: FF_X52_Y37_N17
\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X49_Y41_N8
\myprocessor|my_regfile|valB[2]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~71_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~71_combout\);

-- Location: FF_X49_Y41_N11
\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X49_Y41_N10
\myprocessor|my_regfile|valB[2]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~72_combout\ = (\myprocessor|my_regfile|valB[2]~71_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[2]~71_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_regfile|valB[2]~71_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[2]~72_combout\);

-- Location: LCCOMB_X49_Y41_N20
\myprocessor|my_regfile|valB[2]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~87_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\) # (\myprocessor|my_regfile|valB[2]~72_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[2]~86_combout\ & (!\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[2]~86_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[2]~72_combout\,
	combout => \myprocessor|my_regfile|valB[2]~87_combout\);

-- Location: FF_X50_Y37_N13
\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q\);

-- Location: FF_X57_Y38_N31
\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q\);

-- Location: FF_X57_Y38_N21
\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X57_Y38_N30
\myprocessor|my_regfile|valB[2]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~88_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~88_combout\);

-- Location: FF_X57_Y39_N25
\myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X56_Y39_N24
\myprocessor|my_regfile|valB[2]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~89_combout\ = (\myprocessor|my_regfile|valB[2]~88_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[2]~88_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_regfile|valB[2]~88_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valB[2]~89_combout\);

-- Location: LCCOMB_X49_Y41_N22
\myprocessor|my_regfile|valB[2]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[2]~90_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[2]~87_combout\ & ((\myprocessor|my_regfile|valB[2]~89_combout\))) # (!\myprocessor|my_regfile|valB[2]~87_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[2]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[2]~87_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valB[2]~89_combout\,
	combout => \myprocessor|my_regfile|valB[2]~90_combout\);

-- Location: LCCOMB_X49_Y41_N16
\myprocessor|ALUSrc_mux|F[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[2]~13_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[2]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	combout => \myprocessor|ALUSrc_mux|F[2]~13_combout\);

-- Location: FF_X48_Y35_N19
\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q\);

-- Location: FF_X46_Y36_N15
\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q\);

-- Location: FF_X47_Y36_N15
\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q\);

-- Location: FF_X48_Y36_N11
\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X47_Y36_N28
\myprocessor|my_regfile|valA[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~7_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[0]~7_combout\);

-- Location: LCCOMB_X46_Y36_N14
\myprocessor|my_regfile|valA[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~8_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[0]~7_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[0]~7_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valA[0]~7_combout\,
	combout => \myprocessor|my_regfile|valA[0]~8_combout\);

-- Location: FF_X48_Y34_N3
\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q\);

-- Location: FF_X48_Y34_N25
\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X50_Y31_N8
\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout\ = \myprocessor|keyIn_mux|F[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F[0]~15_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout\);

-- Location: FF_X50_Y31_N9
\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X48_Y34_N24
\myprocessor|my_regfile|valA[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valA[0]~2_combout\);

-- Location: LCCOMB_X48_Y34_N2
\myprocessor|my_regfile|valA[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~3_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[0]~2_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[0]~2_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valA[0]~2_combout\,
	combout => \myprocessor|my_regfile|valA[0]~3_combout\);

-- Location: FF_X49_Y34_N9
\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q\);

-- Location: FF_X48_Y35_N25
\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q\);

-- Location: FF_X47_Y36_N21
\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q\);

-- Location: FF_X48_Y36_N17
\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X47_Y37_N24
\myprocessor|my_regfile|valA[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~4_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # (\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valA[0]~4_combout\);

-- Location: LCCOMB_X47_Y37_N18
\myprocessor|my_regfile|valA[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~5_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[0]~4_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[0]~4_combout\ & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valA[0]~4_combout\,
	combout => \myprocessor|my_regfile|valA[0]~5_combout\);

-- Location: LCCOMB_X47_Y37_N4
\myprocessor|my_regfile|valA[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~6_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|valA[0]~3_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[0]~3_combout\,
	datad => \myprocessor|my_regfile|valA[0]~5_combout\,
	combout => \myprocessor|my_regfile|valA[0]~6_combout\);

-- Location: FF_X47_Y34_N11
\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q\);

-- Location: FF_X47_Y34_N25
\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X47_Y34_N10
\myprocessor|my_regfile|valA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valA[0]~0_combout\);

-- Location: FF_X47_Y37_N3
\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q\);

-- Location: FF_X49_Y34_N19
\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X47_Y37_N2
\myprocessor|my_regfile|valA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~1_combout\ = (\myprocessor|my_regfile|valA[0]~0_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[0]~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valA[0]~1_combout\);

-- Location: LCCOMB_X47_Y37_N30
\myprocessor|my_regfile|valA[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~9_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[0]~6_combout\ & (\myprocessor|my_regfile|valA[0]~8_combout\)) # (!\myprocessor|my_regfile|valA[0]~6_combout\ & 
-- ((\myprocessor|my_regfile|valA[0]~1_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~8_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[0]~6_combout\,
	datad => \myprocessor|my_regfile|valA[0]~1_combout\,
	combout => \myprocessor|my_regfile|valA[0]~9_combout\);

-- Location: FF_X57_Y39_N15
\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q\);

-- Location: FF_X55_Y39_N25
\myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q\);

-- Location: FF_X55_Y39_N27
\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q\);

-- Location: FF_X57_Y39_N5
\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X57_Y39_N4
\myprocessor|my_regfile|valA[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~22_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[0]~22_combout\);

-- Location: LCCOMB_X55_Y39_N24
\myprocessor|my_regfile|valA[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~23_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[0]~22_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[0]~22_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valA[0]~22_combout\,
	combout => \myprocessor|my_regfile|valA[0]~23_combout\);

-- Location: FF_X48_Y38_N1
\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q\);

-- Location: FF_X47_Y38_N31
\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q\);

-- Location: FF_X48_Y38_N11
\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q\);

-- Location: FF_X47_Y39_N9
\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q\);

-- Location: FF_X46_Y39_N15
\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X46_Y39_N14
\myprocessor|my_regfile|valA[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~15_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[0]~15_combout\);

-- Location: FF_X46_Y39_N13
\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q\);

-- Location: FF_X47_Y39_N19
\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X46_Y39_N12
\myprocessor|my_regfile|valA[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~16_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[0]~15_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[0]~15_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[0]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[0]~15_combout\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valA[0]~16_combout\);

-- Location: LCCOMB_X47_Y38_N18
\myprocessor|my_regfile|valA[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~19_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[0]~16_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valA[0]~16_combout\,
	combout => \myprocessor|my_regfile|valA[0]~19_combout\);

-- Location: LCCOMB_X47_Y38_N30
\myprocessor|my_regfile|valA[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~20_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[0]~19_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_regfile|valA[0]~19_combout\ & 
-- (\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valA[0]~19_combout\,
	combout => \myprocessor|my_regfile|valA[0]~20_combout\);

-- Location: FF_X47_Y37_N9
\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q\);

-- Location: FF_X49_Y37_N17
\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X47_Y37_N8
\myprocessor|my_regfile|valA[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~11_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valA[0]~11_combout\);

-- Location: FF_X48_Y37_N13
\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q\);

-- Location: FF_X49_Y37_N3
\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X48_Y37_N12
\myprocessor|my_regfile|valA[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~12_combout\ = (\myprocessor|my_regfile|valA[0]~11_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_regfile|valA[0]~11_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~11_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valA[0]~12_combout\);

-- Location: LCCOMB_X47_Y37_N12
\myprocessor|my_regfile|valA[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~21_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[0]~12_combout\) # (\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[0]~20_combout\ & ((!\myprocessor|my_regfile|valA[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[0]~20_combout\,
	datac => \myprocessor|my_regfile|valA[0]~12_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[0]~21_combout\);

-- Location: LCCOMB_X47_Y41_N16
\myprocessor|my_regfile|valA[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[0]~24_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[0]~21_combout\ & ((\myprocessor|my_regfile|valA[0]~23_combout\))) # (!\myprocessor|my_regfile|valA[0]~21_combout\ & 
-- (\myprocessor|my_regfile|valA[0]~9_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~9_combout\,
	datab => \myprocessor|my_regfile|valA[0]~23_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[0]~21_combout\,
	combout => \myprocessor|my_regfile|valA[0]~24_combout\);

-- Location: LCCOMB_X52_Y41_N24
\myprocessor|my_alu|adder_inst|lower|carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry~0_combout\ = ((\myprocessor|my_control|ALUSrc~0_combout\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0))) # (!\myprocessor|my_control|func[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	combout => \myprocessor|my_alu|adder_inst|lower|carry~0_combout\);

-- Location: LCCOMB_X52_Y41_N10
\myprocessor|my_alu|adder_inst|lower|carry~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry~1_combout\ = (\myprocessor|my_regfile|valA[0]~24_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry~0_combout\) # ((!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- \myprocessor|my_regfile|valB[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~24_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry~1_combout\);

-- Location: LCCOMB_X52_Y41_N4
\myprocessor|my_alu|adder_inst|lower|carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry~2_combout\ = (\myprocessor|my_control|func[0]~0_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	combout => \myprocessor|my_alu|adder_inst|lower|carry~2_combout\);

-- Location: LCCOMB_X52_Y41_N6
\myprocessor|my_alu|B_prime[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|B_prime\(1) = \myprocessor|my_control|func[0]~0_combout\ $ (((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[1]~170_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \myprocessor|my_alu|B_prime\(1));

-- Location: LCCOMB_X52_Y41_N16
\myprocessor|my_alu|adder_inst|lower|carry[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\ = (\myprocessor|my_regfile|valA[1]~44_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry~1_combout\) # ((!\myprocessor|my_alu|B_prime\(1)) # 
-- (!\myprocessor|my_alu|adder_inst|lower|carry~2_combout\)))) # (!\myprocessor|my_regfile|valA[1]~44_combout\ & (!\myprocessor|my_alu|B_prime\(1) & ((\myprocessor|my_alu|adder_inst|lower|carry~1_combout\) # 
-- (!\myprocessor|my_alu|adder_inst|lower|carry~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry~1_combout\,
	datab => \myprocessor|my_regfile|valA[1]~44_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry~2_combout\,
	datad => \myprocessor|my_alu|B_prime\(1),
	combout => \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\);

-- Location: LCCOMB_X52_Y41_N26
\myprocessor|my_alu|adder_inst|lower|carry[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ = (\myprocessor|my_regfile|valA[2]~64_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[2]~13_combout\)))) # (!\myprocessor|my_regfile|valA[2]~64_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_regfile|valA[2]~64_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\);

-- Location: M9K_X37_Y45_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C020300F1010012D2880C00000033200100CD028020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y45_N24
\myprocessor|ALUSrc_mux|F[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[3]~12_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[3]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[3]~110_combout\,
	combout => \myprocessor|ALUSrc_mux|F[3]~12_combout\);

-- Location: LCCOMB_X53_Y43_N0
\myprocessor|my_alu|adder_inst|lower|carry[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ & ((\myprocessor|my_regfile|valA[3]~84_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[3]~12_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ & (\myprocessor|my_regfile|valA[3]~84_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_regfile|valA[3]~84_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\);

-- Location: LCCOMB_X53_Y43_N20
\myprocessor|my_alu|adder_inst|lower|sum[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(4) = \myprocessor|my_regfile|valA[4]~104_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[4]~11_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[4]~104_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(4));

-- Location: LCCOMB_X45_Y41_N24
\myprocessor|my_alu|R[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~6_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_alu|R[4]~6_combout\);

-- Location: LCCOMB_X49_Y41_N4
\myprocessor|my_control|func[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|func[2]~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_control|func[2]~1_combout\);

-- Location: LCCOMB_X53_Y43_N30
\myprocessor|my_alu|R[4]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~49_combout\ = (\myprocessor|my_alu|R[4]~6_combout\ & (\myprocessor|my_alu|R_and\(4) & ((!\myprocessor|my_control|func[2]~1_combout\)))) # (!\myprocessor|my_alu|R[4]~6_combout\ & (((\myprocessor|my_control|func[2]~1_combout\) # 
-- (!\myprocessor|my_alu|adder_inst|lower|sum\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(4),
	datab => \myprocessor|my_alu|adder_inst|lower|sum\(4),
	datac => \myprocessor|my_alu|R[4]~6_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|my_alu|R[4]~49_combout\);

-- Location: LCCOMB_X49_Y44_N18
\myprocessor|my_alu|R[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~3_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[4]~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|R[4]~3_combout\);

-- Location: LCCOMB_X49_Y43_N24
\myprocessor|my_alu|R[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~2_combout\ = (\myprocessor|ALUSrc_mux|F[4]~11_combout\) # ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & !\myprocessor|ALUSrc_mux|F[3]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	combout => \myprocessor|my_alu|R[4]~2_combout\);

-- Location: LCCOMB_X50_Y44_N26
\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[11]~244_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[9]~204_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~244_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[9]~204_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1_combout\);

-- Location: LCCOMB_X45_Y41_N2
\myprocessor|my_alu|R[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~12_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_alu|R[4]~12_combout\);

-- Location: LCCOMB_X50_Y41_N20
\myprocessor|MemtoReg_mux|F[27]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~42_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|MemtoReg_mux|F[27]~42_combout\);

-- Location: LCCOMB_X50_Y41_N2
\myprocessor|keyIn_mux|F~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~56_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|keyIn_mux|F~56_combout\);

-- Location: LCCOMB_X50_Y41_N24
\myprocessor|keyIn_mux|F~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~55_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|keyIn_mux|F~55_combout\);

-- Location: LCCOMB_X45_Y41_N14
\myprocessor|MemtoReg_mux|F[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~27_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)))) 
-- # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|MemtoReg_mux|F[28]~27_combout\);

-- Location: M9K_X37_Y39_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000100500000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X53_Y31_N19
\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q\);

-- Location: FF_X55_Y33_N29
\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q\);

-- Location: FF_X49_Y30_N11
\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X54_Y30_N22
\myprocessor|my_regfile|valB[24]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~459_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~459_combout\);

-- Location: FF_X56_Y30_N19
\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X54_Y30_N8
\myprocessor|my_regfile|valB[24]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~460_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[24]~459_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[24]~459_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[24]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_regfile|valB[24]~459_combout\,
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~460_combout\);

-- Location: FF_X50_Y40_N7
\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q\);

-- Location: FF_X49_Y40_N15
\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q\);

-- Location: FF_X50_Y40_N21
\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q\);

-- Location: FF_X53_Y40_N29
\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X53_Y40_N28
\myprocessor|my_regfile|valB[24]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~455_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[24]~455_combout\);

-- Location: LCCOMB_X49_Y40_N14
\myprocessor|my_regfile|valB[24]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~456_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[24]~455_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[24]~455_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[24]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|valB[24]~455_combout\,
	combout => \myprocessor|my_regfile|valB[24]~456_combout\);

-- Location: FF_X49_Y40_N13
\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X49_Y40_N24
\myprocessor|my_regfile|valB[24]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~457_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[24]~456_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (\myprocessor|my_regfile|valB[13]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[13]~11_combout\,
	datac => \myprocessor|my_regfile|valB[24]~456_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~457_combout\);

-- Location: FF_X50_Y39_N11
\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q\);

-- Location: FF_X50_Y39_N25
\myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X50_Y39_N10
\myprocessor|my_regfile|valB[24]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~458_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[24]~457_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_regfile|valB[24]~457_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[24]~457_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[24]~457_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~458_combout\);

-- Location: LCCOMB_X56_Y33_N10
\myprocessor|my_regfile|valB[24]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~461_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (\myprocessor|my_regfile|valB[24]~460_combout\)) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[24]~458_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[24]~460_combout\,
	datab => \myprocessor|my_regfile|valB[24]~458_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[24]~461_combout\);

-- Location: LCCOMB_X53_Y31_N24
\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~feeder_combout\ = \myprocessor|keyIn_mux|F~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~62_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~feeder_combout\);

-- Location: FF_X53_Y31_N25
\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q\);

-- Location: FF_X52_Y31_N7
\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X52_Y31_N6
\myprocessor|my_regfile|valB[24]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~453_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[24]~453_combout\);

-- Location: FF_X55_Y30_N29
\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X55_Y30_N28
\myprocessor|my_regfile|valB[24]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~454_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[24]~453_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[24]~453_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[24]~453_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[24]~453_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~454_combout\);

-- Location: FF_X52_Y31_N17
\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q\);

-- Location: FF_X49_Y30_N29
\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q\);

-- Location: FF_X49_Y31_N11
\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X49_Y30_N28
\myprocessor|my_regfile|valB[24]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~462_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~462_combout\);

-- Location: FF_X57_Y33_N23
\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X57_Y37_N28
\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~feeder_combout\ = \myprocessor|keyIn_mux|F~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~62_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~feeder_combout\);

-- Location: FF_X57_Y37_N29
\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X57_Y33_N22
\myprocessor|my_regfile|valB[24]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~463_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[24]~462_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[24]~462_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[24]~462_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[24]~462_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~463_combout\);

-- Location: LCCOMB_X49_Y31_N12
\myprocessor|my_regfile|valB[24]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~464_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\ 
-- & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[24]~463_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[24]~463_combout\,
	combout => \myprocessor|my_regfile|valB[24]~464_combout\);

-- Location: FF_X49_Y31_N23
\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q\);

-- Location: FF_X55_Y33_N15
\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X49_Y31_N22
\myprocessor|my_regfile|valB[24]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~465_combout\ = (\myprocessor|my_regfile|valB[24]~464_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\))) # 
-- (!\myprocessor|my_regfile|valB[24]~464_combout\ & (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[24]~464_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~465_combout\);

-- Location: LCCOMB_X56_Y33_N4
\myprocessor|my_regfile|valB[24]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~466_combout\ = (\myprocessor|my_regfile|valB[24]~461_combout\ & (((\myprocessor|my_regfile|valB[24]~465_combout\) # (!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[24]~461_combout\ & 
-- (\myprocessor|my_regfile|valB[24]~454_combout\ & (\myprocessor|my_regfile|valB[13]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[24]~461_combout\,
	datab => \myprocessor|my_regfile|valB[24]~454_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[24]~465_combout\,
	combout => \myprocessor|my_regfile|valB[24]~466_combout\);

-- Location: FF_X58_Y37_N23
\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q\);

-- Location: FF_X57_Y37_N27
\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q\);

-- Location: FF_X56_Y37_N15
\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q\);

-- Location: FF_X56_Y37_N17
\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X56_Y37_N14
\myprocessor|my_regfile|valB[24]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~451_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~451_combout\);

-- Location: LCCOMB_X57_Y37_N26
\myprocessor|my_regfile|valB[24]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~452_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[24]~451_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[24]~451_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[24]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|valB[24]~451_combout\,
	combout => \myprocessor|my_regfile|valB[24]~452_combout\);

-- Location: LCCOMB_X58_Y38_N12
\myprocessor|my_regfile|valB[24]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~467_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\) # (\myprocessor|my_regfile|valB[24]~452_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[24]~466_combout\ & (!\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[24]~466_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[24]~452_combout\,
	combout => \myprocessor|my_regfile|valB[24]~467_combout\);

-- Location: FF_X57_Y33_N21
\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q\);

-- Location: FF_X55_Y38_N29
\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q\);

-- Location: FF_X55_Y38_N31
\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X55_Y37_N4
\myprocessor|my_regfile|valB[24]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~468_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[24]~468_combout\);

-- Location: FF_X56_Y38_N21
\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q\);

-- Location: FF_X56_Y38_N7
\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~62_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X56_Y38_N20
\myprocessor|my_regfile|valB[24]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~469_combout\ = (\myprocessor|my_regfile|valB[24]~468_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[24]~468_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[24]~468_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valB[24]~469_combout\);

-- Location: LCCOMB_X58_Y38_N22
\myprocessor|my_regfile|valB[24]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[24]~470_combout\ = (\myprocessor|my_regfile|valB[24]~467_combout\ & (((\myprocessor|my_regfile|valB[24]~469_combout\) # (!\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[24]~467_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q\ & (\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[24]~467_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[24]~469_combout\,
	combout => \myprocessor|my_regfile|valB[24]~470_combout\);

-- Location: LCCOMB_X56_Y42_N16
\myprocessor|my_alu|R_or[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(24) = (\myprocessor|my_regfile|valA[24]~504_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[24]~470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[24]~504_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valB[24]~470_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|my_alu|R_or\(24));

-- Location: LCCOMB_X56_Y42_N22
\myprocessor|my_alu|R_and[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(24) = (\myprocessor|my_regfile|valA[24]~504_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[24]~470_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[24]~504_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valB[24]~470_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|my_alu|R_and\(24));

-- Location: FF_X55_Y37_N11
\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q\);

-- Location: FF_X54_Y37_N9
\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y37_N31
\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y37_N29
\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y37_N30
\myprocessor|my_regfile|valA[27]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~545_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valA[27]~545_combout\);

-- Location: LCCOMB_X54_Y37_N8
\myprocessor|my_regfile|valA[27]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~546_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[27]~545_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[27]~545_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[27]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valA[27]~545_combout\,
	combout => \myprocessor|my_regfile|valA[27]~546_combout\);

-- Location: FF_X55_Y38_N15
\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q\);

-- Location: FF_X55_Y38_N13
\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X55_Y38_N14
\myprocessor|my_regfile|valA[27]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~562_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valA[27]~562_combout\);

-- Location: FF_X56_Y38_N3
\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y38_N17
\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y38_N16
\myprocessor|my_regfile|valA[27]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~563_combout\ = (\myprocessor|my_regfile|valA[27]~562_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[27]~562_combout\ & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~562_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[27]~563_combout\);

-- Location: FF_X54_Y36_N7
\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q\);

-- Location: FF_X54_Y36_N13
\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q\);

-- Location: FF_X54_Y40_N19
\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q\);

-- Location: FF_X53_Y40_N23
\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q\);

-- Location: FF_X50_Y40_N3
\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q\);

-- Location: FF_X54_Y40_N5
\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X50_Y40_N2
\myprocessor|my_regfile|valA[27]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~557_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valA[27]~557_combout\);

-- Location: FF_X53_Y40_N17
\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X53_Y40_N16
\myprocessor|my_regfile|valA[27]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~558_combout\ = (\myprocessor|my_regfile|valA[27]~557_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[27]~557_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_regfile|valA[27]~557_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[27]~558_combout\);

-- Location: LCCOMB_X54_Y40_N18
\myprocessor|my_regfile|valA[27]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~559_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[27]~558_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|valA[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~17_combout\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valA[27]~558_combout\,
	combout => \myprocessor|my_regfile|valA[27]~559_combout\);

-- Location: LCCOMB_X54_Y36_N12
\myprocessor|my_regfile|valA[27]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~560_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[27]~559_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_regfile|valA[27]~559_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[27]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valA[27]~559_combout\,
	combout => \myprocessor|my_regfile|valA[27]~560_combout\);

-- Location: FF_X55_Y32_N29
\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q\);

-- Location: FF_X55_Y35_N27
\myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q\);

-- Location: FF_X52_Y32_N31
\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q\);

-- Location: FF_X55_Y35_N1
\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X55_Y35_N0
\myprocessor|my_regfile|valA[27]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~551_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[27]~551_combout\);

-- Location: LCCOMB_X55_Y35_N26
\myprocessor|my_regfile|valA[27]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~552_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[27]~551_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[27]~551_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[27]~551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valA[27]~551_combout\,
	combout => \myprocessor|my_regfile|valA[27]~552_combout\);

-- Location: LCCOMB_X49_Y35_N10
\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~feeder_combout\ = \myprocessor|keyIn_mux|F~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~59_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~feeder_combout\);

-- Location: FF_X49_Y35_N11
\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q\);

-- Location: FF_X54_Y30_N19
\myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X53_Y31_N26
\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~feeder_combout\ = \myprocessor|keyIn_mux|F~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~59_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~feeder_combout\);

-- Location: FF_X53_Y31_N27
\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X54_Y30_N18
\myprocessor|my_regfile|valA[27]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~549_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valA[27]~549_combout\);

-- Location: LCCOMB_X54_Y30_N28
\myprocessor|my_regfile|valA[27]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~550_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[27]~549_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[27]~549_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[27]~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valA[27]~549_combout\,
	combout => \myprocessor|my_regfile|valA[27]~550_combout\);

-- Location: LCCOMB_X55_Y35_N16
\myprocessor|my_regfile|valA[27]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~553_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[27]~550_combout\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[27]~552_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~552_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[27]~550_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[27]~553_combout\);

-- Location: LCCOMB_X56_Y32_N28
\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~feeder_combout\ = \myprocessor|keyIn_mux|F~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~59_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~feeder_combout\);

-- Location: FF_X56_Y32_N29
\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q\);

-- Location: FF_X54_Y32_N9
\myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q\);

-- Location: FF_X54_Y32_N7
\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X54_Y37_N10
\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout\ = \myprocessor|keyIn_mux|F~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~59_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout\);

-- Location: FF_X54_Y37_N11
\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X54_Y32_N6
\myprocessor|my_regfile|valA[27]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~547_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valA[27]~547_combout\);

-- Location: LCCOMB_X54_Y32_N8
\myprocessor|my_regfile|valA[27]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~548_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[27]~547_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[27]~547_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[27]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valA[27]~547_combout\,
	combout => \myprocessor|my_regfile|valA[27]~548_combout\);

-- Location: FF_X55_Y32_N31
\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y30_N9
\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y30_N8
\myprocessor|my_regfile|valA[27]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~554_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[27]~554_combout\);

-- Location: FF_X56_Y32_N3
\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q\);

-- Location: FF_X56_Y30_N11
\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X56_Y32_N2
\myprocessor|my_regfile|valA[27]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~555_combout\ = (\myprocessor|my_regfile|valA[27]~554_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[27]~554_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~554_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valA[27]~555_combout\);

-- Location: LCCOMB_X55_Y35_N18
\myprocessor|my_regfile|valA[27]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~556_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[27]~553_combout\ & ((\myprocessor|my_regfile|valA[27]~555_combout\))) # 
-- (!\myprocessor|my_regfile|valA[27]~553_combout\ & (\myprocessor|my_regfile|valA[27]~548_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[27]~553_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[27]~553_combout\,
	datac => \myprocessor|my_regfile|valA[27]~548_combout\,
	datad => \myprocessor|my_regfile|valA[27]~555_combout\,
	combout => \myprocessor|my_regfile|valA[27]~556_combout\);

-- Location: LCCOMB_X55_Y35_N12
\myprocessor|my_regfile|valA[27]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~561_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\) # (\myprocessor|my_regfile|valA[27]~556_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (\myprocessor|my_regfile|valA[27]~560_combout\ & (!\myprocessor|my_regfile|valA[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~560_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[27]~556_combout\,
	combout => \myprocessor|my_regfile|valA[27]~561_combout\);

-- Location: LCCOMB_X55_Y35_N22
\myprocessor|my_regfile|valA[27]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[27]~564_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[27]~561_combout\ & ((\myprocessor|my_regfile|valA[27]~563_combout\))) # (!\myprocessor|my_regfile|valA[27]~561_combout\ & 
-- (\myprocessor|my_regfile|valA[27]~546_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[27]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~546_combout\,
	datab => \myprocessor|my_regfile|valA[27]~563_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[27]~561_combout\,
	combout => \myprocessor|my_regfile|valA[27]~564_combout\);

-- Location: LCCOMB_X54_Y42_N10
\myprocessor|my_alu|R_or[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(27) = (\myprocessor|my_regfile|valA[27]~564_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[27]~410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[27]~410_combout\,
	datac => \myprocessor|my_regfile|valA[27]~564_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_or\(27));

-- Location: LCCOMB_X47_Y42_N22
\myprocessor|MemtoReg_mux|F[27]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~105_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (!\myprocessor|my_control|func[0]~0_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|MemtoReg_mux|F[27]~105_combout\);

-- Location: FF_X49_Y37_N9
\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q\);

-- Location: FF_X48_Y37_N9
\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X48_Y37_N8
\myprocessor|my_regfile|valA[5]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~105_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[5]~105_combout\);

-- Location: FF_X50_Y37_N25
\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X49_Y37_N10
\myprocessor|my_regfile|valA[5]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~106_combout\ = (\myprocessor|my_regfile|valA[5]~105_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[5]~105_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~105_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valA[5]~106_combout\);

-- Location: FF_X48_Y38_N19
\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q\);

-- Location: FF_X47_Y39_N3
\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q\);

-- Location: FF_X48_Y39_N3
\myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q\);

-- Location: FF_X47_Y39_N17
\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q\);

-- Location: FF_X48_Y39_N17
\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X48_Y39_N16
\myprocessor|my_regfile|valA[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~117_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[5]~117_combout\);

-- Location: LCCOMB_X48_Y39_N2
\myprocessor|my_regfile|valA[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~118_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[5]~117_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[5]~117_combout\ & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[5]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valA[5]~117_combout\,
	combout => \myprocessor|my_regfile|valA[5]~118_combout\);

-- Location: LCCOMB_X47_Y38_N22
\myprocessor|my_regfile|valA[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~119_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[5]~118_combout\) # (!\myprocessor|my_regfile|valA[7]~17_combout\)))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q\ & ((\myprocessor|my_regfile|valA[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|valA[5]~118_combout\,
	datad => \myprocessor|my_regfile|valA[7]~17_combout\,
	combout => \myprocessor|my_regfile|valA[5]~119_combout\);

-- Location: FF_X48_Y38_N9
\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q\);

-- Location: FF_X47_Y38_N17
\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X47_Y38_N16
\myprocessor|my_regfile|valA[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~120_combout\ = (\myprocessor|my_regfile|valA[5]~119_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q\) # (!\myprocessor|my_regfile|valA[7]~14_combout\)))) # (!\myprocessor|my_regfile|valA[5]~119_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q\ & ((\myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~119_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[5]~120_combout\);

-- Location: FF_X48_Y35_N27
\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q\);

-- Location: FF_X46_Y36_N13
\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q\);

-- Location: FF_X48_Y36_N19
\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q\);

-- Location: FF_X47_Y36_N27
\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X47_Y36_N4
\myprocessor|my_regfile|valA[5]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~114_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[5]~114_combout\);

-- Location: LCCOMB_X46_Y36_N12
\myprocessor|my_regfile|valA[5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~115_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[5]~114_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[5]~114_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[5]~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valA[5]~114_combout\,
	combout => \myprocessor|my_regfile|valA[5]~115_combout\);

-- Location: FF_X48_Y37_N27
\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q\);

-- Location: FF_X48_Y34_N27
\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q\);

-- Location: FF_X48_Y34_N9
\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q\);

-- Location: FF_X54_Y37_N25
\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X48_Y34_N8
\myprocessor|my_regfile|valA[5]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~107_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valA[5]~107_combout\);

-- Location: LCCOMB_X48_Y34_N26
\myprocessor|my_regfile|valA[5]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~108_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[5]~107_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[5]~107_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[5]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valA[5]~107_combout\,
	combout => \myprocessor|my_regfile|valA[5]~108_combout\);

-- Location: FF_X53_Y34_N17
\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q\);

-- Location: FF_X49_Y35_N1
\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q\);

-- Location: FF_X47_Y34_N27
\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X47_Y34_N0
\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~feeder_combout\ = \myprocessor|keyIn_mux|F[5]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[5]~7_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~feeder_combout\);

-- Location: FF_X47_Y34_N1
\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X47_Y34_N26
\myprocessor|my_regfile|valA[5]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~109_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valA[5]~109_combout\);

-- Location: LCCOMB_X49_Y35_N0
\myprocessor|my_regfile|valA[5]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~110_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[5]~109_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[5]~109_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[5]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valA[5]~109_combout\,
	combout => \myprocessor|my_regfile|valA[5]~110_combout\);

-- Location: FF_X48_Y35_N17
\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q\);

-- Location: FF_X47_Y36_N1
\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X47_Y36_N30
\myprocessor|my_regfile|valA[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~111_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[5]~111_combout\);

-- Location: FF_X48_Y36_N25
\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q\);

-- Location: FF_X49_Y34_N3
\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X47_Y36_N24
\myprocessor|my_regfile|valA[5]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~112_combout\ = (\myprocessor|my_regfile|valA[5]~111_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[5]~111_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~111_combout\,
	datab => \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[5]~112_combout\);

-- Location: LCCOMB_X47_Y36_N10
\myprocessor|my_regfile|valA[5]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~113_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[5]~110_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|valA[5]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~110_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[5]~112_combout\,
	combout => \myprocessor|my_regfile|valA[5]~113_combout\);

-- Location: LCCOMB_X47_Y36_N22
\myprocessor|my_regfile|valA[5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~116_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[5]~113_combout\ & (\myprocessor|my_regfile|valA[5]~115_combout\)) # 
-- (!\myprocessor|my_regfile|valA[5]~113_combout\ & ((\myprocessor|my_regfile|valA[5]~108_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[5]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~115_combout\,
	datab => \myprocessor|my_regfile|valA[5]~108_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[5]~113_combout\,
	combout => \myprocessor|my_regfile|valA[5]~116_combout\);

-- Location: LCCOMB_X47_Y36_N16
\myprocessor|my_regfile|valA[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~121_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- ((\myprocessor|my_regfile|valA[5]~116_combout\))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[5]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[5]~120_combout\,
	datac => \myprocessor|my_regfile|valA[5]~116_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[5]~121_combout\);

-- Location: FF_X55_Y38_N9
\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q\);

-- Location: FF_X55_Y38_N19
\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X55_Y38_N8
\myprocessor|my_regfile|valA[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~122_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valA[5]~122_combout\);

-- Location: FF_X56_Y40_N17
\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q\);

-- Location: FF_X46_Y36_N19
\myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X47_Y36_N2
\myprocessor|my_regfile|valA[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~123_combout\ = (\myprocessor|my_regfile|valA[5]~122_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[5]~122_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~122_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valA[5]~123_combout\);

-- Location: LCCOMB_X47_Y36_N12
\myprocessor|my_regfile|valA[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[5]~124_combout\ = (\myprocessor|my_regfile|valA[5]~121_combout\ & (((\myprocessor|my_regfile|valA[5]~123_combout\) # (!\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[5]~121_combout\ & 
-- (\myprocessor|my_regfile|valA[5]~106_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~106_combout\,
	datab => \myprocessor|my_regfile|valA[5]~121_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[5]~123_combout\,
	combout => \myprocessor|my_regfile|valA[5]~124_combout\);

-- Location: M9K_X37_Y43_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004004C010300F00000000000000000000000000001000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y43_N0
\myprocessor|ALUSrc_mux|F[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[7]~8_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[7]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	datac => \myprocessor|my_regfile|valB[7]~150_combout\,
	combout => \myprocessor|ALUSrc_mux|F[7]~8_combout\);

-- Location: FF_X50_Y40_N27
\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q\);

-- Location: FF_X49_Y40_N9
\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q\);

-- Location: FF_X50_Y40_N1
\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q\);

-- Location: FF_X53_Y40_N11
\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X53_Y40_N10
\myprocessor|my_regfile|valB[25]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~433_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[25]~433_combout\);

-- Location: LCCOMB_X49_Y40_N8
\myprocessor|my_regfile|valB[25]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~434_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[25]~433_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[25]~433_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[25]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valB[25]~433_combout\,
	combout => \myprocessor|my_regfile|valB[25]~434_combout\);

-- Location: FF_X49_Y40_N23
\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X49_Y40_N26
\myprocessor|my_regfile|valB[25]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~435_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[25]~434_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[25]~434_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~11_combout\,
	combout => \myprocessor|my_regfile|valB[25]~435_combout\);

-- Location: FF_X52_Y38_N29
\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q\);

-- Location: FF_X52_Y38_N11
\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X52_Y38_N28
\myprocessor|my_regfile|valB[25]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~436_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[25]~435_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_regfile|valB[25]~435_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[25]~435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[25]~435_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valB[25]~436_combout\);

-- Location: FF_X55_Y33_N27
\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y33_N21
\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y33_N6
\myprocessor|my_regfile|valB[25]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~444_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q\) # ((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q\ & \myprocessor|my_regfile|inEnable[29]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~23_combout\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[25]~444_combout\);

-- Location: FF_X49_Y32_N31
\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q\);

-- Location: FF_X49_Y30_N25
\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X49_Y35_N30
\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~feeder_combout\ = \myprocessor|keyIn_mux|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~61_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~feeder_combout\);

-- Location: FF_X49_Y35_N31
\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X49_Y30_N24
\myprocessor|my_regfile|valB[25]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~442_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valB[25]~442_combout\);

-- Location: LCCOMB_X57_Y37_N8
\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout\ = \myprocessor|keyIn_mux|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~61_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout\);

-- Location: FF_X57_Y37_N9
\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y30_N17
\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y30_N16
\myprocessor|my_regfile|valB[25]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~443_combout\ = (\myprocessor|my_regfile|valB[25]~442_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[25]~442_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[25]~442_combout\,
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[25]~443_combout\);

-- Location: LCCOMB_X56_Y33_N24
\myprocessor|my_regfile|valB[25]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~445_combout\ = (\myprocessor|my_regfile|valB[25]~444_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q\) # ((\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[25]~444_combout\ & (((\myprocessor|my_regfile|valB[25]~443_combout\ & !\myprocessor|my_regfile|inEnable[29]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[25]~444_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|valB[25]~443_combout\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[25]~445_combout\);

-- Location: LCCOMB_X53_Y31_N22
\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~feeder_combout\ = \myprocessor|keyIn_mux|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~61_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~feeder_combout\);

-- Location: FF_X53_Y31_N23
\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q\);

-- Location: FF_X52_Y31_N13
\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X52_Y31_N12
\myprocessor|my_regfile|valB[25]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~437_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[25]~437_combout\);

-- Location: FF_X55_Y30_N19
\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y32_N16
\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~feeder_combout\ = \myprocessor|keyIn_mux|F~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~61_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~feeder_combout\);

-- Location: FF_X56_Y32_N17
\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X55_Y30_N18
\myprocessor|my_regfile|valB[25]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~438_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[25]~437_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[25]~437_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[25]~437_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[25]~437_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valB[25]~438_combout\);

-- Location: FF_X49_Y32_N29
\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y30_N31
\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q\);

-- Location: FF_X55_Y33_N17
\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y33_N17
\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y33_N26
\myprocessor|my_regfile|valB[25]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~439_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valB[25]~439_combout\);

-- Location: LCCOMB_X58_Y33_N0
\myprocessor|my_regfile|valB[25]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~440_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[25]~439_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[25]~439_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[25]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valB[25]~439_combout\,
	combout => \myprocessor|my_regfile|valB[25]~440_combout\);

-- Location: LCCOMB_X58_Y38_N24
\myprocessor|my_regfile|valB[25]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~441_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[25]~438_combout\) # ((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~14_combout\ & \myprocessor|my_regfile|valB[25]~440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[25]~438_combout\,
	datab => \myprocessor|my_regfile|valB[13]~17_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[25]~440_combout\,
	combout => \myprocessor|my_regfile|valB[25]~441_combout\);

-- Location: LCCOMB_X58_Y38_N26
\myprocessor|my_regfile|valB[25]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~446_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[25]~441_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[25]~441_combout\ & 
-- ((\myprocessor|my_regfile|valB[25]~445_combout\))) # (!\myprocessor|my_regfile|valB[25]~441_combout\ & (\myprocessor|my_regfile|valB[25]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[25]~436_combout\,
	datab => \myprocessor|my_regfile|valB[25]~445_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[25]~441_combout\,
	combout => \myprocessor|my_regfile|valB[25]~446_combout\);

-- Location: FF_X55_Y36_N9
\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X55_Y36_N2
\myprocessor|my_regfile|valB[25]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~447_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q\))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[25]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~5_combout\,
	datab => \myprocessor|my_regfile|valB[25]~446_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valB[25]~447_combout\);

-- Location: FF_X56_Y38_N19
\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y38_N25
\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q\);

-- Location: FF_X60_Y35_N27
\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q\);

-- Location: FF_X60_Y35_N17
\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X60_Y35_N16
\myprocessor|my_regfile|valB[25]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~448_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[25]~448_combout\);

-- Location: LCCOMB_X55_Y36_N4
\myprocessor|my_regfile|valB[25]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~449_combout\ = (\myprocessor|my_regfile|valB[25]~448_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[25]~448_combout\ & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|valB[25]~448_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[25]~449_combout\);

-- Location: FF_X58_Y37_N29
\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y37_N11
\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q\);

-- Location: FF_X56_Y37_N21
\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y37_N10
\myprocessor|my_regfile|valB[25]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~431_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valB[25]~431_combout\);

-- Location: LCCOMB_X57_Y37_N30
\myprocessor|my_regfile|valB[25]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~432_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[25]~431_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[25]~431_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[25]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valB[25]~431_combout\,
	combout => \myprocessor|my_regfile|valB[25]~432_combout\);

-- Location: LCCOMB_X56_Y36_N16
\myprocessor|my_regfile|valB[25]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[25]~450_combout\ = (\myprocessor|my_regfile|valB[25]~447_combout\ & (((\myprocessor|my_regfile|valB[25]~449_combout\)) # (!\myprocessor|my_regfile|valB[13]~5_combout\))) # (!\myprocessor|my_regfile|valB[25]~447_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[25]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[25]~447_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[25]~449_combout\,
	datad => \myprocessor|my_regfile|valB[25]~432_combout\,
	combout => \myprocessor|my_regfile|valB[25]~450_combout\);

-- Location: LCCOMB_X54_Y42_N18
\myprocessor|my_alu|R_or[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(25) = (\myprocessor|my_regfile|valA[25]~524_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[25]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|my_regfile|valB[25]~450_combout\,
	combout => \myprocessor|my_alu|R_or\(25));

-- Location: LCCOMB_X50_Y41_N16
\myprocessor|Jal_mux|F[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jal_mux|F[11]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|Jal_mux|F[11]~0_combout\);

-- Location: FF_X60_Y35_N7
\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q\);

-- Location: FF_X60_Y35_N29
\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X60_Y35_N6
\myprocessor|my_regfile|valA[23]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~482_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~482_combout\);

-- Location: FF_X57_Y35_N5
\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X50_Y35_N18
\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|keyIn_mux|F~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~65_combout\,
	combout => \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X50_Y35_N19
\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X57_Y35_N4
\myprocessor|my_regfile|valA[23]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~483_combout\ = (\myprocessor|my_regfile|valA[23]~482_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_regfile|valA[23]~482_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[23]~482_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~483_combout\);

-- Location: FF_X54_Y36_N21
\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q\);

-- Location: FF_X54_Y40_N17
\myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q\);

-- Location: FF_X57_Y40_N27
\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q\);

-- Location: FF_X55_Y40_N3
\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q\);

-- Location: FF_X55_Y40_N17
\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q\);

-- Location: FF_X54_Y40_N3
\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X55_Y40_N16
\myprocessor|my_regfile|valA[23]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~477_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~477_combout\);

-- Location: LCCOMB_X55_Y40_N2
\myprocessor|my_regfile|valA[23]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~478_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[23]~477_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[23]~477_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[23]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valA[23]~477_combout\,
	combout => \myprocessor|my_regfile|valA[23]~478_combout\);

-- Location: LCCOMB_X54_Y40_N16
\myprocessor|my_regfile|valA[23]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~479_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[23]~478_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|valA[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~17_combout\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valA[23]~478_combout\,
	combout => \myprocessor|my_regfile|valA[23]~479_combout\);

-- Location: FF_X54_Y36_N27
\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X54_Y36_N26
\myprocessor|my_regfile|valA[23]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~480_combout\ = (\myprocessor|my_regfile|valA[23]~479_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q\) # ((!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[23]~479_combout\ & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q\ & \myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_regfile|valA[23]~479_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[23]~480_combout\);

-- Location: FF_X57_Y34_N11
\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q\);

-- Location: FF_X55_Y35_N9
\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X55_Y35_N8
\myprocessor|my_regfile|valA[23]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~471_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[23]~471_combout\);

-- Location: FF_X52_Y31_N19
\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X52_Y31_N28
\myprocessor|my_regfile|valA[23]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~472_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[23]~471_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[23]~471_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[23]~471_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[23]~471_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~472_combout\);

-- Location: LCCOMB_X57_Y34_N8
\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|keyIn_mux|F~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~65_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X57_Y34_N9
\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q\);

-- Location: FF_X55_Y31_N17
\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q\);

-- Location: FF_X55_Y31_N21
\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X53_Y31_N20
\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|keyIn_mux|F~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~65_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X53_Y31_N21
\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X55_Y31_N20
\myprocessor|my_regfile|valA[23]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~469_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~469_combout\);

-- Location: LCCOMB_X55_Y31_N16
\myprocessor|my_regfile|valA[23]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~470_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[23]~469_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[23]~469_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[23]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valA[23]~469_combout\,
	combout => \myprocessor|my_regfile|valA[23]~470_combout\);

-- Location: LCCOMB_X55_Y35_N20
\myprocessor|my_regfile|valA[23]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~473_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[23]~470_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[23]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[23]~472_combout\,
	datad => \myprocessor|my_regfile|valA[23]~470_combout\,
	combout => \myprocessor|my_regfile|valA[23]~473_combout\);

-- Location: FF_X55_Y36_N7
\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X57_Y37_N16
\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|keyIn_mux|F~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~65_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X57_Y37_N17
\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X55_Y36_N6
\myprocessor|my_regfile|valA[23]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~467_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~467_combout\);

-- Location: FF_X55_Y33_N1
\myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X57_Y31_N8
\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~feeder_combout\ = \myprocessor|keyIn_mux|F~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~65_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~feeder_combout\);

-- Location: FF_X57_Y31_N9
\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X55_Y33_N0
\myprocessor|my_regfile|valA[23]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~468_combout\ = (\myprocessor|my_regfile|valA[23]~467_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_regfile|valA[23]~467_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[23]~467_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~468_combout\);

-- Location: FF_X56_Y35_N27
\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q\);

-- Location: FF_X57_Y31_N27
\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X56_Y35_N26
\myprocessor|my_regfile|valA[23]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~474_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~474_combout\);

-- Location: FF_X56_Y35_N25
\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q\);

-- Location: FF_X50_Y35_N25
\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X56_Y35_N24
\myprocessor|my_regfile|valA[23]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~475_combout\ = (\myprocessor|my_regfile|valA[23]~474_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[23]~474_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[23]~474_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~475_combout\);

-- Location: LCCOMB_X55_Y35_N6
\myprocessor|my_regfile|valA[23]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~476_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[23]~473_combout\ & ((\myprocessor|my_regfile|valA[23]~475_combout\))) # 
-- (!\myprocessor|my_regfile|valA[23]~473_combout\ & (\myprocessor|my_regfile|valA[23]~468_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[23]~473_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[23]~473_combout\,
	datac => \myprocessor|my_regfile|valA[23]~468_combout\,
	datad => \myprocessor|my_regfile|valA[23]~475_combout\,
	combout => \myprocessor|my_regfile|valA[23]~476_combout\);

-- Location: LCCOMB_X55_Y35_N24
\myprocessor|my_regfile|valA[23]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~481_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\) # (\myprocessor|my_regfile|valA[23]~476_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (\myprocessor|my_regfile|valA[23]~480_combout\ & (!\myprocessor|my_regfile|valA[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[23]~480_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[23]~476_combout\,
	combout => \myprocessor|my_regfile|valA[23]~481_combout\);

-- Location: FF_X57_Y37_N15
\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q\);

-- Location: FF_X58_Y37_N17
\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q\);

-- Location: FF_X60_Y37_N17
\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q\);

-- Location: FF_X56_Y37_N19
\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X60_Y37_N16
\myprocessor|my_regfile|valA[23]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~465_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valA[23]~465_combout\);

-- Location: LCCOMB_X58_Y37_N16
\myprocessor|my_regfile|valA[23]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~466_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[23]~465_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[23]~465_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[23]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valA[23]~465_combout\,
	combout => \myprocessor|my_regfile|valA[23]~466_combout\);

-- Location: LCCOMB_X55_Y35_N10
\myprocessor|my_regfile|valA[23]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[23]~484_combout\ = (\myprocessor|my_regfile|valA[23]~481_combout\ & ((\myprocessor|my_regfile|valA[23]~483_combout\) # ((!\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[23]~481_combout\ & 
-- (((\myprocessor|my_regfile|valA[7]~13_combout\ & \myprocessor|my_regfile|valA[23]~466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[23]~483_combout\,
	datab => \myprocessor|my_regfile|valA[23]~481_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[23]~466_combout\,
	combout => \myprocessor|my_regfile|valA[23]~484_combout\);

-- Location: LCCOMB_X50_Y35_N4
\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~feeder_combout\ = \myprocessor|keyIn_mux|F~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~68_combout\,
	combout => \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~feeder_combout\);

-- Location: FF_X50_Y35_N5
\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q\);

-- Location: FF_X60_Y35_N9
\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q\);

-- Location: FF_X60_Y37_N13
\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q\);

-- Location: FF_X57_Y35_N27
\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X60_Y37_N12
\myprocessor|my_regfile|valA[22]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~462_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valA[22]~462_combout\);

-- Location: LCCOMB_X60_Y35_N8
\myprocessor|my_regfile|valA[22]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~463_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[22]~462_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[22]~462_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[22]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valA[22]~462_combout\,
	combout => \myprocessor|my_regfile|valA[22]~463_combout\);

-- Location: FF_X54_Y30_N31
\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q\);

-- Location: FF_X54_Y31_N23
\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q\);

-- Location: FF_X55_Y31_N29
\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X53_Y31_N14
\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~feeder_combout\ = \myprocessor|keyIn_mux|F~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~68_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~feeder_combout\);

-- Location: FF_X53_Y31_N15
\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X55_Y31_N28
\myprocessor|my_regfile|valA[22]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~445_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valA[22]~445_combout\);

-- Location: LCCOMB_X54_Y31_N22
\myprocessor|my_regfile|valA[22]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~446_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[22]~445_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[22]~445_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[22]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valA[22]~445_combout\,
	combout => \myprocessor|my_regfile|valA[22]~446_combout\);

-- Location: FF_X55_Y30_N15
\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q\);

-- Location: FF_X56_Y30_N29
\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X56_Y30_N28
\myprocessor|my_regfile|valA[22]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~452_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[22]~452_combout\);

-- Location: FF_X57_Y33_N1
\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q\);

-- Location: FF_X57_Y33_N11
\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X57_Y33_N0
\myprocessor|my_regfile|valA[22]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~453_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[22]~452_combout\ & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[22]~452_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[22]~452_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[22]~452_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valA[22]~453_combout\);

-- Location: LCCOMB_X56_Y32_N4
\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~feeder_combout\ = \myprocessor|keyIn_mux|F~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~68_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~feeder_combout\);

-- Location: FF_X56_Y32_N5
\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q\);

-- Location: FF_X55_Y33_N5
\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q\);

-- Location: FF_X55_Y33_N3
\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X57_Y35_N8
\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~feeder_combout\ = \myprocessor|keyIn_mux|F~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~68_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~feeder_combout\);

-- Location: FF_X57_Y35_N9
\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X55_Y33_N2
\myprocessor|my_regfile|valA[22]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~447_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valA[22]~447_combout\);

-- Location: LCCOMB_X55_Y33_N4
\myprocessor|my_regfile|valA[22]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~448_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[22]~447_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[22]~447_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[22]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valA[22]~447_combout\,
	combout => \myprocessor|my_regfile|valA[22]~448_combout\);

-- Location: FF_X52_Y31_N31
\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q\);

-- Location: FF_X53_Y30_N9
\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q\);

-- Location: FF_X54_Y31_N25
\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X53_Y30_N8
\myprocessor|my_regfile|valA[22]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~449_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valA[22]~449_combout\);

-- Location: FF_X52_Y31_N25
\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X52_Y31_N24
\myprocessor|my_regfile|valA[22]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~450_combout\ = (\myprocessor|my_regfile|valA[22]~449_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[22]~449_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_regfile|valA[22]~449_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[22]~450_combout\);

-- Location: LCCOMB_X55_Y36_N24
\myprocessor|my_regfile|valA[22]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~451_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[22]~448_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[22]~450_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[22]~448_combout\,
	datab => \myprocessor|my_regfile|valA[22]~450_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[22]~451_combout\);

-- Location: LCCOMB_X54_Y36_N10
\myprocessor|my_regfile|valA[22]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~454_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[22]~451_combout\ & ((\myprocessor|my_regfile|valA[22]~453_combout\))) # 
-- (!\myprocessor|my_regfile|valA[22]~451_combout\ & (\myprocessor|my_regfile|valA[22]~446_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[22]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[22]~446_combout\,
	datac => \myprocessor|my_regfile|valA[22]~453_combout\,
	datad => \myprocessor|my_regfile|valA[22]~451_combout\,
	combout => \myprocessor|my_regfile|valA[22]~454_combout\);

-- Location: FF_X54_Y38_N11
\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q\);

-- Location: FF_X54_Y38_N9
\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q\);

-- Location: FF_X49_Y40_N11
\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q\);

-- Location: FF_X49_Y40_N5
\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q\);

-- Location: FF_X50_Y40_N19
\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q\);

-- Location: FF_X50_Y40_N25
\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q\);

-- Location: FF_X52_Y40_N7
\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X50_Y40_N24
\myprocessor|my_regfile|valA[22]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~457_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valA[22]~457_combout\);

-- Location: LCCOMB_X50_Y40_N18
\myprocessor|my_regfile|valA[22]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~458_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[22]~457_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[22]~457_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[22]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valA[22]~457_combout\,
	combout => \myprocessor|my_regfile|valA[22]~458_combout\);

-- Location: LCCOMB_X49_Y40_N10
\myprocessor|my_regfile|valA[22]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~459_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[22]~458_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valA[22]~458_combout\,
	combout => \myprocessor|my_regfile|valA[22]~459_combout\);

-- Location: LCCOMB_X54_Y38_N8
\myprocessor|my_regfile|valA[22]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~460_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[22]~459_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_regfile|valA[22]~459_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[22]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valA[22]~459_combout\,
	combout => \myprocessor|my_regfile|valA[22]~460_combout\);

-- Location: FF_X57_Y37_N3
\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q\);

-- Location: FF_X60_Y37_N19
\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X60_Y37_N18
\myprocessor|my_regfile|valA[22]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~455_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[22]~455_combout\);

-- Location: FF_X56_Y37_N13
\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X57_Y40_N12
\myprocessor|my_regfile|valA[22]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~456_combout\ = (\myprocessor|my_regfile|valA[22]~455_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[22]~455_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[22]~455_combout\,
	datab => \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[22]~456_combout\);

-- Location: LCCOMB_X54_Y38_N28
\myprocessor|my_regfile|valA[22]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~461_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- ((\myprocessor|my_regfile|valA[22]~456_combout\))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[22]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[22]~460_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[22]~456_combout\,
	combout => \myprocessor|my_regfile|valA[22]~461_combout\);

-- Location: LCCOMB_X54_Y38_N22
\myprocessor|my_regfile|valA[22]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[22]~464_combout\ = (\myprocessor|my_regfile|valA[22]~461_combout\ & ((\myprocessor|my_regfile|valA[22]~463_combout\) # ((!\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[22]~461_combout\ & 
-- (((\myprocessor|my_regfile|valA[22]~454_combout\ & \myprocessor|my_regfile|valA[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[22]~463_combout\,
	datab => \myprocessor|my_regfile|valA[22]~454_combout\,
	datac => \myprocessor|my_regfile|valA[22]~461_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[22]~464_combout\);

-- Location: LCCOMB_X45_Y42_N26
\myprocessor|my_alu|R_and[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(22) = (\myprocessor|my_regfile|valA[22]~464_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[22]~510_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valB[22]~510_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|R_and\(22));

-- Location: LCCOMB_X45_Y41_N0
\myprocessor|MemtoReg_mux|F[17]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~71_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & 
-- ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~71_combout\);

-- Location: LCCOMB_X45_Y42_N18
\myprocessor|MemtoReg_mux|F[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~67_combout\ = ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[4]~130_combout\)))) # (!\myprocessor|my_control|func[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_regfile|valB[4]~130_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~67_combout\);

-- Location: FF_X52_Y36_N11
\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q\);

-- Location: FF_X54_Y32_N15
\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q\);

-- Location: FF_X54_Y33_N9
\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X50_Y36_N4
\myprocessor|my_regfile|valB[18]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~579_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[18]~579_combout\);

-- Location: LCCOMB_X52_Y36_N10
\myprocessor|my_regfile|valB[18]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~580_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[18]~579_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[18]~579_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[18]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[18]~579_combout\,
	combout => \myprocessor|my_regfile|valB[18]~580_combout\);

-- Location: FF_X50_Y39_N31
\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q\);

-- Location: FF_X50_Y39_N21
\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q\);

-- Location: FF_X49_Y40_N19
\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q\);

-- Location: FF_X50_Y40_N31
\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q\);

-- Location: FF_X50_Y40_N5
\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q\);

-- Location: FF_X52_Y40_N21
\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X52_Y40_N20
\myprocessor|my_regfile|valB[18]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~575_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[18]~575_combout\);

-- Location: LCCOMB_X50_Y40_N30
\myprocessor|my_regfile|valB[18]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~576_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[18]~575_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[18]~575_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[18]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[18]~575_combout\,
	combout => \myprocessor|my_regfile|valB[18]~576_combout\);

-- Location: FF_X49_Y40_N1
\myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X49_Y40_N0
\myprocessor|my_regfile|valB[18]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~577_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[18]~576_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[18]~576_combout\,
	datab => \myprocessor|my_regfile|valB[13]~11_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[18]~577_combout\);

-- Location: LCCOMB_X50_Y39_N20
\myprocessor|my_regfile|valB[18]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~578_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[18]~577_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_regfile|valB[18]~577_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[18]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[18]~577_combout\,
	combout => \myprocessor|my_regfile|valB[18]~578_combout\);

-- Location: LCCOMB_X52_Y36_N28
\myprocessor|my_regfile|valB[18]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~581_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[18]~580_combout\ & (!\myprocessor|my_regfile|valB[13]~17_combout\))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~17_combout\) # (\myprocessor|my_regfile|valB[18]~578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[18]~580_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[18]~578_combout\,
	combout => \myprocessor|my_regfile|valB[18]~581_combout\);

-- Location: FF_X54_Y31_N19
\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q\);

-- Location: FF_X54_Y31_N29
\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X54_Y31_N28
\myprocessor|my_regfile|valB[18]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~582_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[18]~582_combout\);

-- Location: FF_X59_Y33_N17
\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X57_Y37_N22
\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout\ = \myprocessor|keyIn_mux|F~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~80_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout\);

-- Location: FF_X57_Y37_N23
\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X59_Y33_N16
\myprocessor|my_regfile|valB[18]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~583_combout\ = (\myprocessor|my_regfile|valB[18]~582_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[18]~582_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[18]~582_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valB[18]~583_combout\);

-- Location: FF_X54_Y33_N11
\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X54_Y33_N10
\myprocessor|my_regfile|valB[18]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~584_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q\ & !\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[18]~583_combout\) # ((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|valB[18]~583_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[18]~584_combout\);

-- Location: FF_X55_Y31_N15
\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q\);

-- Location: FF_X55_Y33_N11
\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X55_Y31_N14
\myprocessor|my_regfile|valB[18]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~585_combout\ = (\myprocessor|my_regfile|valB[18]~584_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\))) # 
-- (!\myprocessor|my_regfile|valB[18]~584_combout\ & (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[18]~584_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valB[18]~585_combout\);

-- Location: FF_X56_Y31_N27
\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X56_Y31_N24
\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~feeder_combout\ = \myprocessor|keyIn_mux|F~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~80_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~feeder_combout\);

-- Location: FF_X56_Y31_N25
\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X56_Y31_N26
\myprocessor|my_regfile|valB[18]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~573_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valB[18]~573_combout\);

-- Location: FF_X56_Y32_N31
\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q\);

-- Location: FF_X55_Y30_N11
\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X56_Y32_N30
\myprocessor|my_regfile|valB[18]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~574_combout\ = (\myprocessor|my_regfile|valB[18]~573_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[18]~573_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[18]~573_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valB[18]~574_combout\);

-- Location: LCCOMB_X55_Y34_N8
\myprocessor|my_regfile|valB[18]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~586_combout\ = (\myprocessor|my_regfile|valB[18]~581_combout\ & (((\myprocessor|my_regfile|valB[18]~585_combout\)) # (!\myprocessor|my_regfile|valB[13]~17_combout\))) # (!\myprocessor|my_regfile|valB[18]~581_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[18]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[18]~581_combout\,
	datab => \myprocessor|my_regfile|valB[13]~17_combout\,
	datac => \myprocessor|my_regfile|valB[18]~585_combout\,
	datad => \myprocessor|my_regfile|valB[18]~574_combout\,
	combout => \myprocessor|my_regfile|valB[18]~586_combout\);

-- Location: LCCOMB_X55_Y37_N14
\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~feeder_combout\ = \myprocessor|keyIn_mux|F~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~80_combout\,
	combout => \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~feeder_combout\);

-- Location: FF_X55_Y37_N15
\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q\);

-- Location: FF_X55_Y37_N25
\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q\);

-- Location: FF_X56_Y37_N23
\myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q\);

-- Location: FF_X60_Y37_N29
\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X56_Y37_N22
\myprocessor|my_regfile|valB[18]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~571_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valB[18]~571_combout\);

-- Location: LCCOMB_X55_Y37_N24
\myprocessor|my_regfile|valB[18]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~572_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[18]~571_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[18]~571_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[18]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[18]~571_combout\,
	combout => \myprocessor|my_regfile|valB[18]~572_combout\);

-- Location: LCCOMB_X55_Y34_N10
\myprocessor|my_regfile|valB[18]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~587_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\) # ((\myprocessor|my_regfile|valB[18]~572_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[18]~586_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~5_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[18]~586_combout\,
	datad => \myprocessor|my_regfile|valB[18]~572_combout\,
	combout => \myprocessor|my_regfile|valB[18]~587_combout\);

-- Location: FF_X55_Y30_N17
\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q\);

-- Location: FF_X59_Y37_N19
\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X56_Y40_N28
\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~feeder_combout\ = \myprocessor|keyIn_mux|F~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~80_combout\,
	combout => \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~feeder_combout\);

-- Location: FF_X56_Y40_N29
\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q\);

-- Location: FF_X60_Y37_N15
\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q\);

-- Location: FF_X60_Y35_N23
\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X60_Y37_N14
\myprocessor|my_regfile|valB[18]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~588_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valB[18]~588_combout\);

-- Location: LCCOMB_X56_Y35_N20
\myprocessor|my_regfile|valB[18]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~589_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[18]~588_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[18]~588_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[18]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[18]~588_combout\,
	combout => \myprocessor|my_regfile|valB[18]~589_combout\);

-- Location: LCCOMB_X55_Y34_N20
\myprocessor|my_regfile|valB[18]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[18]~590_combout\ = (\myprocessor|my_regfile|valB[18]~587_combout\ & (((\myprocessor|my_regfile|valB[18]~589_combout\)) # (!\myprocessor|my_regfile|valB[13]~6_combout\))) # (!\myprocessor|my_regfile|valB[18]~587_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[18]~587_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valB[18]~589_combout\,
	combout => \myprocessor|my_regfile|valB[18]~590_combout\);

-- Location: LCCOMB_X45_Y39_N16
\myprocessor|ALUSrc_mux|F[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[18]~26_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[18]~590_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[18]~590_combout\,
	combout => \myprocessor|ALUSrc_mux|F[18]~26_combout\);

-- Location: LCCOMB_X45_Y39_N24
\myprocessor|keyIn_mux|F~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~78_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & ((\myprocessor|my_regfile|valA[18]~384_combout\) # (\myprocessor|ALUSrc_mux|F[18]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~384_combout\,
	datab => \myprocessor|my_alu|R[4]~12_combout\,
	datad => \myprocessor|ALUSrc_mux|F[18]~26_combout\,
	combout => \myprocessor|keyIn_mux|F~78_combout\);

-- Location: FF_X57_Y40_N21
\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q\);

-- Location: FF_X53_Y37_N31
\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q\);

-- Location: FF_X57_Y37_N25
\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q\);

-- Location: FF_X57_Y36_N1
\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X57_Y37_N24
\myprocessor|my_regfile|valA[16]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~335_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~335_combout\);

-- Location: LCCOMB_X53_Y37_N30
\myprocessor|my_regfile|valA[16]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~336_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[16]~335_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[16]~335_combout\ & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[16]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|valA[16]~335_combout\,
	combout => \myprocessor|my_regfile|valA[16]~336_combout\);

-- Location: FF_X54_Y36_N23
\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q\);

-- Location: FF_X46_Y37_N19
\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q\);

-- Location: FF_X50_Y40_N11
\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q\);

-- Location: FF_X46_Y39_N1
\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q\);

-- Location: FF_X46_Y39_N3
\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q\);

-- Location: FF_X50_Y40_N9
\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X46_Y39_N2
\myprocessor|my_regfile|valA[16]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~337_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~337_combout\);

-- Location: LCCOMB_X46_Y39_N0
\myprocessor|my_regfile|valA[16]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~338_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[16]~337_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[16]~337_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[16]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|valA[16]~337_combout\,
	combout => \myprocessor|my_regfile|valA[16]~338_combout\);

-- Location: LCCOMB_X46_Y39_N28
\myprocessor|my_regfile|valA[16]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~339_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[16]~338_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (((\myprocessor|my_regfile|valA[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|valA[7]~18_combout\,
	datad => \myprocessor|my_regfile|valA[16]~338_combout\,
	combout => \myprocessor|my_regfile|valA[16]~339_combout\);

-- Location: FF_X54_Y36_N1
\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X54_Y36_N0
\myprocessor|my_regfile|valA[16]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~340_combout\ = (\myprocessor|my_regfile|valA[16]~339_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q\) # (!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[16]~339_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q\ & ((\myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_regfile|valA[16]~339_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[16]~340_combout\);

-- Location: LCCOMB_X48_Y37_N2
\myprocessor|my_regfile|valA[16]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~341_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[16]~336_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[16]~340_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[16]~336_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[16]~340_combout\,
	combout => \myprocessor|my_regfile|valA[16]~341_combout\);

-- Location: FF_X57_Y39_N19
\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q\);

-- Location: FF_X55_Y38_N25
\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q\);

-- Location: FF_X55_Y38_N27
\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q\);

-- Location: FF_X57_Y39_N1
\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X57_Y39_N0
\myprocessor|my_regfile|valA[16]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~342_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[16]~342_combout\);

-- Location: LCCOMB_X55_Y38_N24
\myprocessor|my_regfile|valA[16]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~343_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[16]~342_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[16]~342_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[16]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|valA[16]~342_combout\,
	combout => \myprocessor|my_regfile|valA[16]~343_combout\);

-- Location: FF_X54_Y35_N11
\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q\);

-- Location: FF_X52_Y36_N23
\myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X56_Y36_N18
\myprocessor|my_regfile|valA[16]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~332_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~332_combout\);

-- Location: FF_X56_Y36_N21
\myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q\);

-- Location: FF_X50_Y31_N25
\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X56_Y36_N20
\myprocessor|my_regfile|valA[16]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~333_combout\ = (\myprocessor|my_regfile|valA[16]~332_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[16]~332_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[16]~332_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~333_combout\);

-- Location: FF_X52_Y33_N23
\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X53_Y31_N28
\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~feeder_combout\ = \myprocessor|keyIn_mux|F~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~81_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~feeder_combout\);

-- Location: FF_X53_Y31_N29
\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X52_Y33_N22
\myprocessor|my_regfile|valA[16]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~325_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~325_combout\);

-- Location: FF_X52_Y33_N9
\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q\);

-- Location: FF_X54_Y31_N15
\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X54_Y31_N14
\myprocessor|my_regfile|valA[16]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~326_combout\ = (\myprocessor|my_regfile|valA[16]~325_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[16]~325_combout\ & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[16]~325_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[16]~326_combout\);

-- Location: FF_X52_Y31_N23
\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q\);

-- Location: FF_X46_Y34_N21
\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q\);

-- Location: FF_X54_Y31_N9
\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X45_Y31_N24
\myprocessor|my_regfile|valA[16]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~329_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~329_combout\);

-- Location: LCCOMB_X45_Y31_N26
\myprocessor|my_regfile|valA[16]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~330_combout\ = (\myprocessor|my_regfile|valA[16]~329_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[16]~329_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_regfile|valA[16]~329_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~330_combout\);

-- Location: FF_X55_Y33_N21
\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X50_Y31_N6
\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout\ = \myprocessor|keyIn_mux|F~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~81_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout\);

-- Location: FF_X50_Y31_N7
\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X55_Y33_N20
\myprocessor|my_regfile|valA[16]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~327_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~327_combout\);

-- Location: FF_X55_Y33_N23
\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X57_Y32_N26
\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~feeder_combout\ = \myprocessor|keyIn_mux|F~81_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~81_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~feeder_combout\);

-- Location: FF_X57_Y32_N27
\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X55_Y33_N22
\myprocessor|my_regfile|valA[16]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~328_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[16]~327_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[16]~327_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[16]~327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[16]~327_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valA[16]~328_combout\);

-- Location: LCCOMB_X48_Y33_N2
\myprocessor|my_regfile|valA[16]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~331_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[16]~328_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[16]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[16]~330_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[16]~328_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[16]~331_combout\);

-- Location: LCCOMB_X48_Y37_N16
\myprocessor|my_regfile|valA[16]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~334_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[16]~331_combout\ & (\myprocessor|my_regfile|valA[16]~333_combout\)) # 
-- (!\myprocessor|my_regfile|valA[16]~331_combout\ & ((\myprocessor|my_regfile|valA[16]~326_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[16]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[16]~333_combout\,
	datac => \myprocessor|my_regfile|valA[16]~326_combout\,
	datad => \myprocessor|my_regfile|valA[16]~331_combout\,
	combout => \myprocessor|my_regfile|valA[16]~334_combout\);

-- Location: LCCOMB_X48_Y37_N20
\myprocessor|my_regfile|valA[16]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[16]~344_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[16]~341_combout\ & (\myprocessor|my_regfile|valA[16]~343_combout\)) # (!\myprocessor|my_regfile|valA[16]~341_combout\ & 
-- ((\myprocessor|my_regfile|valA[16]~334_combout\))))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[16]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[16]~341_combout\,
	datac => \myprocessor|my_regfile|valA[16]~343_combout\,
	datad => \myprocessor|my_regfile|valA[16]~334_combout\,
	combout => \myprocessor|my_regfile|valA[16]~344_combout\);

-- Location: LCCOMB_X46_Y42_N18
\myprocessor|ALUSrc_mux|F[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[16]~30_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[16]~610_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~610_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|ALUSrc_mux|F[16]~30_combout\);

-- Location: LCCOMB_X46_Y42_N12
\myprocessor|my_alu|R[16]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~109_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_regfile|valA[16]~344_combout\ & ((\myprocessor|ALUSrc_mux|F[16]~30_combout\) # (!\myprocessor|my_control|func[0]~0_combout\))) # 
-- (!\myprocessor|my_regfile|valA[16]~344_combout\ & (!\myprocessor|my_control|func[0]~0_combout\ & \myprocessor|ALUSrc_mux|F[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[1]~2_combout\,
	datab => \myprocessor|my_regfile|valA[16]~344_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[16]~30_combout\,
	combout => \myprocessor|my_alu|R[16]~109_combout\);

-- Location: LCCOMB_X45_Y42_N16
\myprocessor|my_alu|R[16]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~101_combout\ = (\myprocessor|my_control|func[0]~0_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[4]~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_regfile|valB[4]~130_combout\,
	combout => \myprocessor|my_alu|R[16]~101_combout\);

-- Location: LCCOMB_X52_Y41_N0
\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\ = (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_regfile|valB[0]~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valB[0]~70_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\);

-- Location: LCCOMB_X49_Y41_N6
\myprocessor|my_alu|shifter_inst|RxNxxx|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_regfile|valB[2]~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\);

-- Location: LCCOMB_X48_Y45_N8
\myprocessor|my_alu|R[16]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~104_combout\ = (\myprocessor|my_regfile|valA[0]~24_combout\ & (\myprocessor|my_alu|R[16]~101_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~24_combout\,
	datab => \myprocessor|my_alu|R[16]~101_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|R[16]~104_combout\);

-- Location: FF_X57_Y33_N19
\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q\);

-- Location: FF_X46_Y38_N9
\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q\);

-- Location: FF_X57_Y36_N19
\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q\);

-- Location: FF_X60_Y35_N15
\myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X60_Y35_N14
\myprocessor|my_regfile|valB[20]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~548_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~548_combout\);

-- Location: LCCOMB_X57_Y36_N18
\myprocessor|my_regfile|valB[20]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~549_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[20]~548_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[20]~548_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[20]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valB[20]~548_combout\,
	combout => \myprocessor|my_regfile|valB[20]~549_combout\);

-- Location: FF_X57_Y40_N17
\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q\);

-- Location: FF_X57_Y37_N21
\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q\);

-- Location: FF_X60_Y37_N27
\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q\);

-- Location: FF_X56_Y37_N25
\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X56_Y37_N24
\myprocessor|my_regfile|valB[20]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~531_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[20]~531_combout\);

-- Location: LCCOMB_X57_Y37_N20
\myprocessor|my_regfile|valB[20]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~532_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[20]~531_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[20]~531_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[20]~531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valB[20]~531_combout\,
	combout => \myprocessor|my_regfile|valB[20]~532_combout\);

-- Location: FF_X52_Y31_N5
\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q\);

-- Location: FF_X54_Y31_N31
\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q\);

-- Location: FF_X54_Y31_N17
\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X54_Y31_N16
\myprocessor|my_regfile|valB[20]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~542_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[20]~542_combout\);

-- Location: FF_X57_Y33_N29
\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X57_Y32_N28
\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout\ = \myprocessor|keyIn_mux|F~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~74_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout\);

-- Location: FF_X57_Y32_N29
\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X57_Y33_N28
\myprocessor|my_regfile|valB[20]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~543_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[20]~542_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[20]~542_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[20]~542_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[20]~542_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~543_combout\);

-- Location: LCCOMB_X55_Y31_N12
\myprocessor|my_regfile|valB[20]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~544_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\ 
-- & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[20]~543_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[20]~543_combout\,
	combout => \myprocessor|my_regfile|valB[20]~544_combout\);

-- Location: FF_X55_Y31_N31
\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q\);

-- Location: FF_X55_Y33_N13
\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X55_Y31_N30
\myprocessor|my_regfile|valB[20]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~545_combout\ = (\myprocessor|my_regfile|valB[20]~544_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\))) # 
-- (!\myprocessor|my_regfile|valB[20]~544_combout\ & (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[20]~544_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~545_combout\);

-- Location: LCCOMB_X53_Y31_N10
\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~feeder_combout\ = \myprocessor|keyIn_mux|F~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~74_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~feeder_combout\);

-- Location: FF_X53_Y31_N11
\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q\);

-- Location: FF_X52_Y31_N27
\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X52_Y31_N26
\myprocessor|my_regfile|valB[20]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~533_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[20]~533_combout\);

-- Location: FF_X55_Y30_N23
\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X57_Y32_N2
\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~feeder_combout\ = \myprocessor|keyIn_mux|F~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~74_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~feeder_combout\);

-- Location: FF_X57_Y32_N3
\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X55_Y30_N22
\myprocessor|my_regfile|valB[20]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~534_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[20]~533_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[20]~533_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[20]~533_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[20]~533_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~534_combout\);

-- Location: FF_X54_Y33_N21
\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q\);

-- Location: FF_X55_Y33_N19
\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X54_Y33_N14
\myprocessor|my_regfile|valB[20]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~539_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # (\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~539_combout\);

-- Location: FF_X55_Y31_N9
\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q\);

-- Location: FF_X56_Y30_N25
\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X55_Y31_N2
\myprocessor|my_regfile|valB[20]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~540_combout\ = (\myprocessor|my_regfile|valB[20]~539_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[20]~539_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[20]~539_combout\,
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~540_combout\);

-- Location: FF_X52_Y38_N23
\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q\);

-- Location: FF_X52_Y38_N9
\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q\);

-- Location: FF_X57_Y40_N3
\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q\);

-- Location: FF_X55_Y40_N1
\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X57_Y40_N2
\myprocessor|my_regfile|valB[20]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~535_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~535_combout\);

-- Location: FF_X54_Y40_N15
\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q\);

-- Location: FF_X55_Y40_N27
\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X54_Y40_N14
\myprocessor|my_regfile|valB[20]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~536_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[20]~535_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[20]~535_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[20]~535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[20]~535_combout\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~536_combout\);

-- Location: FF_X54_Y40_N29
\myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X54_Y40_N8
\myprocessor|my_regfile|valB[20]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~537_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[20]~536_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~10_combout\ & \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[20]~536_combout\,
	datac => \myprocessor|my_regfile|valB[13]~10_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valB[20]~537_combout\);

-- Location: LCCOMB_X52_Y38_N8
\myprocessor|my_regfile|valB[20]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~538_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[20]~537_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_regfile|valB[20]~537_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[20]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~7_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valB[20]~537_combout\,
	combout => \myprocessor|my_regfile|valB[20]~538_combout\);

-- Location: LCCOMB_X57_Y34_N24
\myprocessor|my_regfile|valB[20]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~541_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (\myprocessor|my_regfile|valB[20]~540_combout\)) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[20]~538_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[20]~540_combout\,
	datab => \myprocessor|my_regfile|valB[13]~17_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[20]~538_combout\,
	combout => \myprocessor|my_regfile|valB[20]~541_combout\);

-- Location: LCCOMB_X58_Y31_N16
\myprocessor|my_regfile|valB[20]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~546_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[20]~541_combout\ & (\myprocessor|my_regfile|valB[20]~545_combout\)) # (!\myprocessor|my_regfile|valB[20]~541_combout\ & 
-- ((\myprocessor|my_regfile|valB[20]~534_combout\))))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[20]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[20]~545_combout\,
	datab => \myprocessor|my_regfile|valB[13]~17_combout\,
	datac => \myprocessor|my_regfile|valB[20]~534_combout\,
	datad => \myprocessor|my_regfile|valB[20]~541_combout\,
	combout => \myprocessor|my_regfile|valB[20]~546_combout\);

-- Location: LCCOMB_X58_Y38_N16
\myprocessor|my_regfile|valB[20]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~547_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[20]~532_combout\) # ((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (((!\myprocessor|my_regfile|valB[13]~6_combout\ & \myprocessor|my_regfile|valB[20]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[20]~532_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[20]~546_combout\,
	combout => \myprocessor|my_regfile|valB[20]~547_combout\);

-- Location: LCCOMB_X58_Y38_N18
\myprocessor|my_regfile|valB[20]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[20]~550_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[20]~547_combout\ & ((\myprocessor|my_regfile|valB[20]~549_combout\))) # (!\myprocessor|my_regfile|valB[20]~547_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[20]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_regfile|valB[20]~549_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[20]~547_combout\,
	combout => \myprocessor|my_regfile|valB[20]~550_combout\);

-- Location: LCCOMB_X54_Y42_N2
\myprocessor|ALUSrc_mux|F[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[20]~24_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[20]~550_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[20]~550_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|ALUSrc_mux|F[20]~24_combout\);

-- Location: FF_X53_Y35_N9
\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q\);

-- Location: FF_X56_Y33_N23
\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q\);

-- Location: FF_X55_Y33_N31
\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X56_Y33_N8
\myprocessor|my_regfile|valB[19]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~559_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~559_combout\);

-- Location: FF_X55_Y31_N25
\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X56_Y33_N2
\myprocessor|my_regfile|valB[19]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~560_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[19]~559_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[19]~559_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[19]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|valB[19]~559_combout\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~560_combout\);

-- Location: FF_X56_Y31_N15
\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X56_Y31_N12
\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|keyIn_mux|F~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~77_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X56_Y31_N13
\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X56_Y31_N14
\myprocessor|my_regfile|valB[19]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~557_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~557_combout\);

-- Location: LCCOMB_X57_Y32_N22
\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|keyIn_mux|F~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~77_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X57_Y32_N23
\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q\);

-- Location: FF_X54_Y35_N25
\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X54_Y35_N24
\myprocessor|my_regfile|valB[19]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~558_combout\ = (\myprocessor|my_regfile|valB[19]~557_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[19]~557_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[19]~557_combout\,
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[19]~558_combout\);

-- Location: LCCOMB_X56_Y33_N28
\myprocessor|my_regfile|valB[19]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~561_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[19]~558_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[19]~560_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_regfile|valB[19]~560_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[19]~558_combout\,
	combout => \myprocessor|my_regfile|valB[19]~561_combout\);

-- Location: FF_X54_Y40_N27
\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q\);

-- Location: FF_X52_Y40_N27
\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q\);

-- Location: FF_X55_Y40_N21
\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X52_Y40_N26
\myprocessor|my_regfile|valB[19]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~553_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~553_combout\);

-- Location: FF_X52_Y40_N17
\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q\);

-- Location: FF_X55_Y40_N15
\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X52_Y40_N16
\myprocessor|my_regfile|valB[19]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~554_combout\ = (\myprocessor|my_regfile|valB[19]~553_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[19]~553_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[19]~553_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~554_combout\);

-- Location: LCCOMB_X54_Y40_N12
\myprocessor|my_regfile|valB[19]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~555_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & (((\myprocessor|my_regfile|valB[19]~554_combout\)) # (!\myprocessor|my_regfile|valB[13]~10_combout\))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~10_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[13]~10_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|valB[19]~554_combout\,
	combout => \myprocessor|my_regfile|valB[19]~555_combout\);

-- Location: FF_X54_Y36_N29
\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q\);

-- Location: FF_X54_Y36_N19
\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X54_Y36_N28
\myprocessor|my_regfile|valB[19]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~556_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[19]~555_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_regfile|valB[19]~555_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[19]~555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[19]~555_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~556_combout\);

-- Location: FF_X55_Y31_N11
\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q\);

-- Location: FF_X55_Y33_N9
\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q\);

-- Location: FF_X56_Y33_N15
\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X56_Y33_N0
\myprocessor|my_regfile|valB[19]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~564_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q\) # ((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q\ & \myprocessor|my_regfile|inEnable[29]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~23_combout\,
	datab => \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[19]~564_combout\);

-- Location: LCCOMB_X57_Y32_N16
\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|keyIn_mux|F~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~77_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X57_Y32_N17
\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q\);

-- Location: FF_X57_Y33_N9
\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X57_Y34_N2
\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~feeder_combout\ = \myprocessor|keyIn_mux|F~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~77_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~feeder_combout\);

-- Location: FF_X57_Y34_N3
\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q\);

-- Location: FF_X57_Y34_N29
\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X57_Y34_N28
\myprocessor|my_regfile|valB[19]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~562_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[19]~562_combout\);

-- Location: LCCOMB_X57_Y33_N8
\myprocessor|my_regfile|valB[19]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~563_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[19]~562_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[19]~562_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[19]~562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|valB[19]~562_combout\,
	combout => \myprocessor|my_regfile|valB[19]~563_combout\);

-- Location: LCCOMB_X56_Y33_N18
\myprocessor|my_regfile|valB[19]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~565_combout\ = (\myprocessor|my_regfile|valB[19]~564_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[19]~564_combout\ & (((\myprocessor|my_regfile|valB[19]~563_combout\ & !\myprocessor|my_regfile|inEnable[29]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_regfile|valB[19]~564_combout\,
	datac => \myprocessor|my_regfile|valB[19]~563_combout\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[19]~565_combout\);

-- Location: LCCOMB_X56_Y33_N12
\myprocessor|my_regfile|valB[19]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~566_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[19]~561_combout\)) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[19]~561_combout\ & 
-- ((\myprocessor|my_regfile|valB[19]~565_combout\))) # (!\myprocessor|my_regfile|valB[19]~561_combout\ & (\myprocessor|my_regfile|valB[19]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_regfile|valB[19]~561_combout\,
	datac => \myprocessor|my_regfile|valB[19]~556_combout\,
	datad => \myprocessor|my_regfile|valB[19]~565_combout\,
	combout => \myprocessor|my_regfile|valB[19]~566_combout\);

-- Location: FF_X57_Y33_N7
\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X57_Y33_N2
\myprocessor|my_regfile|valB[19]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~567_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\) # (\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ 
-- & (\myprocessor|my_regfile|valB[19]~566_combout\ & (!\myprocessor|my_regfile|valB[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[19]~566_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~567_combout\);

-- Location: FF_X50_Y35_N17
\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q\);

-- Location: FF_X60_Y35_N3
\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q\);

-- Location: FF_X60_Y35_N21
\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X60_Y35_N2
\myprocessor|my_regfile|valB[19]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~568_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~568_combout\);

-- Location: LCCOMB_X57_Y36_N28
\myprocessor|my_regfile|valB[19]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~569_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[19]~568_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[19]~568_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[19]~568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|valB[19]~568_combout\,
	combout => \myprocessor|my_regfile|valB[19]~569_combout\);

-- Location: FF_X56_Y37_N5
\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q\);

-- Location: FF_X56_Y37_N27
\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X56_Y37_N26
\myprocessor|my_regfile|valB[19]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~551_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[19]~551_combout\);

-- Location: FF_X58_Y36_N11
\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q\);

-- Location: FF_X58_Y36_N17
\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X58_Y36_N10
\myprocessor|my_regfile|valB[19]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~552_combout\ = (\myprocessor|my_regfile|valB[19]~551_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[19]~551_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[19]~551_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valB[19]~552_combout\);

-- Location: LCCOMB_X57_Y36_N22
\myprocessor|my_regfile|valB[19]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[19]~570_combout\ = (\myprocessor|my_regfile|valB[19]~567_combout\ & ((\myprocessor|my_regfile|valB[19]~569_combout\) # ((!\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[19]~567_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~5_combout\ & \myprocessor|my_regfile|valB[19]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[19]~567_combout\,
	datab => \myprocessor|my_regfile|valB[19]~569_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|valB[19]~552_combout\,
	combout => \myprocessor|my_regfile|valB[19]~570_combout\);

-- Location: LCCOMB_X46_Y42_N8
\myprocessor|ALUSrc_mux|F[19]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[19]~25_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[19]~570_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[19]~570_combout\,
	combout => \myprocessor|ALUSrc_mux|F[19]~25_combout\);

-- Location: LCCOMB_X45_Y39_N12
\myprocessor|keyIn_mux|F~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~75_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & ((\myprocessor|my_regfile|valA[19]~404_combout\) # (\myprocessor|ALUSrc_mux|F[19]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~404_combout\,
	datac => \myprocessor|ALUSrc_mux|F[19]~25_combout\,
	datad => \myprocessor|my_alu|R[4]~12_combout\,
	combout => \myprocessor|keyIn_mux|F~75_combout\);

-- Location: FF_X55_Y38_N23
\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q\);

-- Location: FF_X55_Y38_N21
\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X55_Y38_N22
\myprocessor|my_regfile|valB[17]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~628_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~628_combout\);

-- Location: FF_X57_Y36_N21
\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q\);

-- Location: FF_X57_Y39_N29
\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X57_Y36_N20
\myprocessor|my_regfile|valB[17]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~629_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[17]~628_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[17]~628_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[17]~628_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[17]~628_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~629_combout\);

-- Location: FF_X57_Y36_N11
\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q\);

-- Location: FF_X56_Y36_N29
\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X57_Y36_N10
\myprocessor|my_regfile|valB[17]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~611_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~611_combout\);

-- Location: FF_X57_Y37_N19
\myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q\);

-- Location: FF_X46_Y37_N21
\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X57_Y37_N18
\myprocessor|my_regfile|valB[17]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~612_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[17]~611_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[17]~611_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[17]~611_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[17]~611_combout\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~612_combout\);

-- Location: FF_X53_Y35_N19
\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q\);

-- Location: FF_X52_Y40_N23
\myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q\);

-- Location: FF_X53_Y39_N11
\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X52_Y40_N22
\myprocessor|my_regfile|valB[17]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~613_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~613_combout\);

-- Location: FF_X46_Y40_N19
\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X53_Y39_N0
\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~feeder_combout\ = \myprocessor|keyIn_mux|F~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~84_combout\,
	combout => \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~feeder_combout\);

-- Location: FF_X53_Y39_N1
\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X46_Y40_N18
\myprocessor|my_regfile|valB[17]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~614_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[17]~613_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[17]~613_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[17]~613_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[17]~613_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~614_combout\);

-- Location: FF_X49_Y39_N5
\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X49_Y39_N4
\myprocessor|my_regfile|valB[17]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~615_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[17]~614_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[17]~614_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[17]~615_combout\);

-- Location: FF_X52_Y38_N21
\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X52_Y38_N26
\myprocessor|my_regfile|valB[17]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~616_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[17]~615_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_regfile|valB[17]~615_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[17]~615_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[17]~615_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~616_combout\);

-- Location: FF_X53_Y35_N13
\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q\);

-- Location: FF_X52_Y33_N3
\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q\);

-- Location: FF_X54_Y33_N29
\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q\);

-- Location: FF_X54_Y32_N25
\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X54_Y32_N24
\myprocessor|my_regfile|valB[17]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~619_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[17]~619_combout\);

-- Location: LCCOMB_X54_Y35_N14
\myprocessor|my_regfile|valB[17]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~620_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[17]~619_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[17]~619_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[17]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|valB[17]~619_combout\,
	combout => \myprocessor|my_regfile|valB[17]~620_combout\);

-- Location: FF_X56_Y31_N7
\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X56_Y31_N28
\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~feeder_combout\ = \myprocessor|keyIn_mux|F~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~84_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~feeder_combout\);

-- Location: FF_X56_Y31_N29
\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X56_Y31_N6
\myprocessor|my_regfile|valB[17]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~617_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~617_combout\);

-- Location: FF_X57_Y32_N21
\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q\);

-- Location: FF_X54_Y35_N13
\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X54_Y35_N12
\myprocessor|my_regfile|valB[17]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~618_combout\ = (\myprocessor|my_regfile|valB[17]~617_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[17]~617_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[17]~617_combout\,
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[17]~618_combout\);

-- Location: LCCOMB_X54_Y35_N16
\myprocessor|my_regfile|valB[17]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~621_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[17]~618_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[17]~620_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[13]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_regfile|valB[13]~17_combout\,
	datac => \myprocessor|my_regfile|valB[17]~620_combout\,
	datad => \myprocessor|my_regfile|valB[17]~618_combout\,
	combout => \myprocessor|my_regfile|valB[17]~621_combout\);

-- Location: FF_X54_Y33_N23
\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q\);

-- Location: FF_X54_Y32_N11
\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X54_Y32_N10
\myprocessor|my_regfile|valB[17]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~624_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[17]~624_combout\);

-- Location: FF_X52_Y33_N21
\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q\);

-- Location: FF_X47_Y33_N17
\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X49_Y33_N26
\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~feeder_combout\ = \myprocessor|keyIn_mux|F~84_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~84_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~feeder_combout\);

-- Location: FF_X49_Y33_N27
\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X47_Y33_N16
\myprocessor|my_regfile|valB[17]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~622_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~622_combout\);

-- Location: FF_X57_Y33_N13
\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q\);

-- Location: FF_X57_Y32_N7
\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X57_Y33_N12
\myprocessor|my_regfile|valB[17]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~623_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[17]~622_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[17]~622_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[17]~622_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[17]~622_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valB[17]~623_combout\);

-- Location: LCCOMB_X55_Y32_N20
\myprocessor|my_regfile|valB[17]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~625_combout\ = (\myprocessor|my_regfile|valB[17]~624_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\) # ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q\)))) # 
-- (!\myprocessor|my_regfile|valB[17]~624_combout\ & (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[17]~623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[17]~624_combout\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|valB[17]~623_combout\,
	combout => \myprocessor|my_regfile|valB[17]~625_combout\);

-- Location: LCCOMB_X58_Y38_N28
\myprocessor|my_regfile|valB[17]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~626_combout\ = (\myprocessor|my_regfile|valB[17]~621_combout\ & (((\myprocessor|my_regfile|valB[13]~14_combout\) # (\myprocessor|my_regfile|valB[17]~625_combout\)))) # (!\myprocessor|my_regfile|valB[17]~621_combout\ & 
-- (\myprocessor|my_regfile|valB[17]~616_combout\ & (!\myprocessor|my_regfile|valB[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[17]~616_combout\,
	datab => \myprocessor|my_regfile|valB[17]~621_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[17]~625_combout\,
	combout => \myprocessor|my_regfile|valB[17]~626_combout\);

-- Location: LCCOMB_X58_Y38_N6
\myprocessor|my_regfile|valB[17]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~627_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[17]~626_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[17]~626_combout\,
	combout => \myprocessor|my_regfile|valB[17]~627_combout\);

-- Location: LCCOMB_X58_Y38_N0
\myprocessor|my_regfile|valB[17]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[17]~630_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[17]~627_combout\ & (\myprocessor|my_regfile|valB[17]~629_combout\)) # (!\myprocessor|my_regfile|valB[17]~627_combout\ & 
-- ((\myprocessor|my_regfile|valB[17]~612_combout\))))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[17]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[17]~629_combout\,
	datab => \myprocessor|my_regfile|valB[17]~612_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|valB[17]~627_combout\,
	combout => \myprocessor|my_regfile|valB[17]~630_combout\);

-- Location: LCCOMB_X56_Y40_N26
\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|keyIn_mux|F~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~54_combout\,
	combout => \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X56_Y40_N27
\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q\);

-- Location: FF_X54_Y39_N15
\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q\);

-- Location: FF_X55_Y39_N21
\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q\);

-- Location: FF_X55_Y39_N23
\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X54_Y39_N16
\myprocessor|my_regfile|valB[30]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~348_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~348_combout\);

-- Location: LCCOMB_X54_Y39_N14
\myprocessor|my_regfile|valB[30]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~349_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[30]~348_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[30]~348_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[30]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|valB[30]~348_combout\,
	combout => \myprocessor|my_regfile|valB[30]~349_combout\);

-- Location: FF_X56_Y32_N7
\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q\);

-- Location: FF_X50_Y32_N29
\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q\);

-- Location: FF_X49_Y33_N23
\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q\);

-- Location: FF_X49_Y30_N23
\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X49_Y30_N22
\myprocessor|my_regfile|valB[30]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~342_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[30]~342_combout\);

-- Location: LCCOMB_X54_Y37_N26
\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|keyIn_mux|F~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~54_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X54_Y37_N27
\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q\);

-- Location: FF_X56_Y30_N3
\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X56_Y30_N2
\myprocessor|my_regfile|valB[30]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~343_combout\ = (\myprocessor|my_regfile|valB[30]~342_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[30]~342_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[30]~342_combout\,
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[30]~343_combout\);

-- Location: LCCOMB_X50_Y32_N6
\myprocessor|my_regfile|valB[30]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~344_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q\ & ((!\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[30]~343_combout\) # (\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|valB[30]~343_combout\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[30]~344_combout\);

-- Location: FF_X50_Y32_N9
\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q\);

-- Location: FF_X54_Y32_N27
\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X50_Y32_N8
\myprocessor|my_regfile|valB[30]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~345_combout\ = (\myprocessor|my_regfile|valB[30]~344_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\))) # 
-- (!\myprocessor|my_regfile|valB[30]~344_combout\ & (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[30]~344_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~345_combout\);

-- Location: LCCOMB_X58_Y37_N24
\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|keyIn_mux|F~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~54_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X58_Y37_N25
\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q\);

-- Location: FF_X55_Y32_N3
\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X55_Y32_N2
\myprocessor|my_regfile|valB[30]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~333_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[30]~333_combout\);

-- Location: FF_X55_Y32_N13
\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X56_Y32_N8
\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~feeder_combout\ = \myprocessor|keyIn_mux|F~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~54_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~feeder_combout\);

-- Location: FF_X56_Y32_N9
\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X55_Y32_N12
\myprocessor|my_regfile|valB[30]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~334_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[30]~333_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[30]~333_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[30]~333_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[30]~333_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~334_combout\);

-- Location: FF_X55_Y40_N13
\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q\);

-- Location: FF_X52_Y40_N25
\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q\);

-- Location: FF_X52_Y40_N19
\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q\);

-- Location: FF_X55_Y40_N11
\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X52_Y40_N18
\myprocessor|my_regfile|valB[30]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~335_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~335_combout\);

-- Location: LCCOMB_X52_Y40_N24
\myprocessor|my_regfile|valB[30]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~336_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[30]~335_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[30]~335_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[30]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|valB[30]~335_combout\,
	combout => \myprocessor|my_regfile|valB[30]~336_combout\);

-- Location: FF_X49_Y39_N17
\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X49_Y39_N18
\myprocessor|my_regfile|valB[30]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~337_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[30]~336_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[30]~336_combout\,
	datac => \myprocessor|my_regfile|valB[13]~11_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~337_combout\);

-- Location: FF_X50_Y39_N7
\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q\);

-- Location: FF_X50_Y39_N29
\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X50_Y39_N6
\myprocessor|my_regfile|valB[30]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~338_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[30]~337_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q\)) # (!\myprocessor|my_regfile|valB[30]~337_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[30]~337_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[30]~337_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~338_combout\);

-- Location: FF_X49_Y32_N17
\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q\);

-- Location: FF_X49_Y30_N27
\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q\);

-- Location: FF_X54_Y32_N1
\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X49_Y30_N4
\myprocessor|my_regfile|valB[30]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~339_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~339_combout\);

-- Location: FF_X56_Y30_N1
\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X50_Y36_N24
\myprocessor|my_regfile|valB[30]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~340_combout\ = (\myprocessor|my_regfile|valB[30]~339_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[30]~339_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_regfile|valB[30]~339_combout\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[30]~340_combout\);

-- Location: LCCOMB_X50_Y36_N18
\myprocessor|my_regfile|valB[30]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~341_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[30]~340_combout\ & !\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- ((\myprocessor|my_regfile|valB[30]~338_combout\) # ((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[30]~338_combout\,
	datab => \myprocessor|my_regfile|valB[30]~340_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[30]~341_combout\);

-- Location: LCCOMB_X50_Y32_N18
\myprocessor|my_regfile|valB[30]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~346_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[30]~341_combout\ & (\myprocessor|my_regfile|valB[30]~345_combout\)) # (!\myprocessor|my_regfile|valB[30]~341_combout\ & 
-- ((\myprocessor|my_regfile|valB[30]~334_combout\))))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[30]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[30]~345_combout\,
	datac => \myprocessor|my_regfile|valB[30]~334_combout\,
	datad => \myprocessor|my_regfile|valB[30]~341_combout\,
	combout => \myprocessor|my_regfile|valB[30]~346_combout\);

-- Location: FF_X53_Y37_N25
\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X53_Y37_N14
\myprocessor|my_regfile|valB[30]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~331_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valB[30]~331_combout\);

-- Location: FF_X55_Y37_N23
\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q\);

-- Location: FF_X54_Y37_N1
\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X54_Y37_N0
\myprocessor|my_regfile|valB[30]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~332_combout\ = (\myprocessor|my_regfile|valB[30]~331_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[30]~331_combout\ & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[30]~331_combout\,
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[30]~332_combout\);

-- Location: LCCOMB_X54_Y39_N12
\myprocessor|my_regfile|valB[30]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~347_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\) # (\myprocessor|my_regfile|valB[30]~332_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[30]~346_combout\ & (!\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[30]~346_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[30]~332_combout\,
	combout => \myprocessor|my_regfile|valB[30]~347_combout\);

-- Location: LCCOMB_X54_Y39_N10
\myprocessor|my_regfile|valB[30]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[30]~350_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[30]~347_combout\ & (\myprocessor|my_regfile|valB[30]~349_combout\)) # (!\myprocessor|my_regfile|valB[30]~347_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[30]~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[30]~349_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|valB[30]~347_combout\,
	combout => \myprocessor|my_regfile|valB[30]~350_combout\);

-- Location: LCCOMB_X54_Y42_N16
\myprocessor|ALUSrc_mux|F[30]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[30]~14_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[30]~350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[30]~350_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|ALUSrc_mux|F[30]~14_combout\);

-- Location: LCCOMB_X48_Y42_N16
\myprocessor|MemtoReg_mux|F[30]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[30]~25_combout\ = (\myprocessor|ALUSrc_mux|F[30]~14_combout\ & ((\myprocessor|my_regfile|valA[30]~624_combout\) # (!\myprocessor|my_control|func[0]~0_combout\))) # (!\myprocessor|ALUSrc_mux|F[30]~14_combout\ & 
-- (\myprocessor|my_regfile|valA[30]~624_combout\ & !\myprocessor|my_control|func[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[30]~14_combout\,
	datab => \myprocessor|my_regfile|valA[30]~624_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|MemtoReg_mux|F[30]~25_combout\);

-- Location: FF_X55_Y37_N9
\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q\);

-- Location: FF_X56_Y37_N9
\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q\);

-- Location: FF_X56_Y37_N3
\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X56_Y37_N8
\myprocessor|my_regfile|valB[28]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~371_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valB[28]~371_combout\);

-- Location: FF_X54_Y37_N13
\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X54_Y37_N12
\myprocessor|my_regfile|valB[28]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~372_combout\ = (\myprocessor|my_regfile|valB[28]~371_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[28]~371_combout\ & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_regfile|valB[28]~371_combout\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[28]~372_combout\);

-- Location: FF_X52_Y31_N11
\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q\);

-- Location: FF_X49_Y30_N13
\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q\);

-- Location: FF_X49_Y35_N17
\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X49_Y30_N12
\myprocessor|my_regfile|valB[28]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~382_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valB[28]~382_combout\);

-- Location: FF_X50_Y31_N27
\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X54_Y37_N30
\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|keyIn_mux|F~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~58_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X54_Y37_N31
\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X50_Y31_N26
\myprocessor|my_regfile|valB[28]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~383_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[28]~382_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[28]~382_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[28]~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[28]~382_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valB[28]~383_combout\);

-- Location: LCCOMB_X50_Y31_N4
\myprocessor|my_regfile|valB[28]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~384_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q\ & ((!\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[28]~383_combout\) # (\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|valB[28]~383_combout\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[28]~384_combout\);

-- Location: FF_X49_Y32_N9
\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q\);

-- Location: FF_X54_Y32_N21
\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X49_Y32_N8
\myprocessor|my_regfile|valB[28]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~385_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[28]~384_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_regfile|valB[28]~384_combout\ 
-- & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|valB[28]~384_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~23_combout\,
	datab => \myprocessor|my_regfile|valB[28]~384_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valB[28]~385_combout\);

-- Location: FF_X53_Y32_N29
\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q\);

-- Location: FF_X49_Y32_N15
\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q\);

-- Location: FF_X53_Y32_N17
\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q\);

-- Location: FF_X54_Y32_N19
\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X53_Y32_N2
\myprocessor|my_regfile|valB[28]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~379_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valB[28]~379_combout\);

-- Location: LCCOMB_X53_Y32_N30
\myprocessor|my_regfile|valB[28]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~380_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[28]~379_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[28]~379_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[28]~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valB[28]~379_combout\,
	combout => \myprocessor|my_regfile|valB[28]~380_combout\);

-- Location: FF_X54_Y38_N1
\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q\);

-- Location: FF_X54_Y38_N19
\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q\);

-- Location: FF_X53_Y40_N3
\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q\);

-- Location: FF_X52_Y40_N1
\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q\);

-- Location: FF_X55_Y40_N31
\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q\);

-- Location: FF_X52_Y40_N11
\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X52_Y40_N10
\myprocessor|my_regfile|valB[28]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~375_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[28]~375_combout\);

-- Location: LCCOMB_X52_Y40_N0
\myprocessor|my_regfile|valB[28]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~376_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[28]~375_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[28]~375_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[28]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valB[28]~375_combout\,
	combout => \myprocessor|my_regfile|valB[28]~376_combout\);

-- Location: LCCOMB_X53_Y40_N20
\myprocessor|my_regfile|valB[28]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~377_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[28]~376_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[28]~376_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[28]~377_combout\);

-- Location: LCCOMB_X54_Y38_N18
\myprocessor|my_regfile|valB[28]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~378_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[28]~377_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_regfile|valB[28]~377_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[28]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~7_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valB[28]~377_combout\,
	combout => \myprocessor|my_regfile|valB[28]~378_combout\);

-- Location: LCCOMB_X53_Y32_N0
\myprocessor|my_regfile|valB[28]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~381_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[28]~380_combout\ & (!\myprocessor|my_regfile|valB[13]~17_combout\))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~17_combout\) # (\myprocessor|my_regfile|valB[28]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[28]~380_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[28]~378_combout\,
	combout => \myprocessor|my_regfile|valB[28]~381_combout\);

-- Location: LCCOMB_X53_Y31_N8
\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|keyIn_mux|F~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~58_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X53_Y31_N9
\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q\);

-- Location: FF_X52_Y31_N1
\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X52_Y31_N0
\myprocessor|my_regfile|valB[28]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~373_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[28]~373_combout\);

-- Location: LCCOMB_X56_Y32_N0
\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~feeder_combout\ = \myprocessor|keyIn_mux|F~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~58_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~feeder_combout\);

-- Location: FF_X56_Y32_N1
\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q\);

-- Location: FF_X55_Y32_N19
\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X55_Y32_N18
\myprocessor|my_regfile|valB[28]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~374_combout\ = (\myprocessor|my_regfile|valB[28]~373_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[28]~373_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[28]~373_combout\,
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[28]~374_combout\);

-- Location: LCCOMB_X53_Y32_N18
\myprocessor|my_regfile|valB[28]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~386_combout\ = (\myprocessor|my_regfile|valB[28]~381_combout\ & ((\myprocessor|my_regfile|valB[28]~385_combout\) # ((!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[28]~381_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~17_combout\ & \myprocessor|my_regfile|valB[28]~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[28]~385_combout\,
	datab => \myprocessor|my_regfile|valB[28]~381_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[28]~374_combout\,
	combout => \myprocessor|my_regfile|valB[28]~386_combout\);

-- Location: LCCOMB_X53_Y32_N20
\myprocessor|my_regfile|valB[28]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~387_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[28]~372_combout\)) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[28]~386_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[28]~372_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|valB[28]~386_combout\,
	combout => \myprocessor|my_regfile|valB[28]~387_combout\);

-- Location: FF_X56_Y32_N23
\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q\);

-- Location: FF_X50_Y41_N29
\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q\);

-- Location: FF_X57_Y35_N3
\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q\);

-- Location: FF_X55_Y39_N3
\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q\);

-- Location: FF_X55_Y39_N9
\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X58_Y39_N16
\myprocessor|my_regfile|valB[28]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~388_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valB[28]~388_combout\);

-- Location: LCCOMB_X57_Y35_N2
\myprocessor|my_regfile|valB[28]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~389_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[28]~388_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[28]~388_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[28]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valB[28]~388_combout\,
	combout => \myprocessor|my_regfile|valB[28]~389_combout\);

-- Location: LCCOMB_X53_Y32_N14
\myprocessor|my_regfile|valB[28]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[28]~390_combout\ = (\myprocessor|my_regfile|valB[28]~387_combout\ & (((\myprocessor|my_regfile|valB[28]~389_combout\) # (!\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[28]~387_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q\ & (\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[28]~387_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[28]~389_combout\,
	combout => \myprocessor|my_regfile|valB[28]~390_combout\);

-- Location: LCCOMB_X47_Y42_N24
\myprocessor|ALUSrc_mux|F[28]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[28]~16_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[28]~390_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[28]~390_combout\,
	combout => \myprocessor|ALUSrc_mux|F[28]~16_combout\);

-- Location: LCCOMB_X54_Y42_N24
\myprocessor|ALUSrc_mux|F[25]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[25]~19_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[25]~450_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[25]~450_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|ALUSrc_mux|F[25]~19_combout\);

-- Location: LCCOMB_X50_Y42_N6
\myprocessor|my_alu|adder_inst|upper1|carry[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ & ((\myprocessor|my_regfile|valA[25]~524_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[25]~19_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ & (\myprocessor|my_regfile|valA[25]~524_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[25]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\,
	datab => \myprocessor|my_regfile|valA[25]~524_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[25]~19_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\);

-- Location: FF_X60_Y37_N31
\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q\);

-- Location: FF_X56_Y37_N1
\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X56_Y37_N0
\myprocessor|my_regfile|valB[26]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~411_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[26]~411_combout\);

-- Location: FF_X57_Y37_N13
\myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q\);

-- Location: FF_X58_Y37_N3
\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X57_Y37_N12
\myprocessor|my_regfile|valB[26]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~412_combout\ = (\myprocessor|my_regfile|valB[26]~411_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[26]~411_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[26]~411_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~412_combout\);

-- Location: LCCOMB_X56_Y32_N14
\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~feeder_combout\ = \myprocessor|keyIn_mux|F~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~60_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~feeder_combout\);

-- Location: FF_X56_Y32_N15
\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q\);

-- Location: FF_X55_Y32_N17
\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X53_Y31_N12
\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~feeder_combout\ = \myprocessor|keyIn_mux|F~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~60_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~feeder_combout\);

-- Location: FF_X53_Y31_N13
\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X55_Y32_N16
\myprocessor|my_regfile|valB[26]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~413_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~413_combout\);

-- Location: FF_X55_Y32_N11
\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X55_Y32_N10
\myprocessor|my_regfile|valB[26]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~414_combout\ = (\myprocessor|my_regfile|valB[26]~413_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[26]~413_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_regfile|valB[26]~413_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[26]~414_combout\);

-- Location: FF_X54_Y32_N5
\myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q\);

-- Location: FF_X49_Y32_N23
\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q\);

-- Location: FF_X55_Y35_N15
\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q\);

-- Location: FF_X49_Y30_N15
\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q\);

-- Location: FF_X49_Y35_N29
\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X49_Y30_N14
\myprocessor|my_regfile|valB[26]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~422_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~422_combout\);

-- Location: LCCOMB_X57_Y32_N12
\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~feeder_combout\ = \myprocessor|keyIn_mux|F~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~60_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~feeder_combout\);

-- Location: FF_X57_Y32_N13
\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X57_Y33_N26
\myprocessor|my_regfile|valB[26]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~423_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[26]~422_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[26]~422_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[26]~422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[26]~422_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~423_combout\);

-- Location: LCCOMB_X54_Y33_N18
\myprocessor|my_regfile|valB[26]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~424_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q\ & ((!\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[26]~423_combout\) # (\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|valB[26]~423_combout\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[26]~424_combout\);

-- Location: LCCOMB_X49_Y32_N22
\myprocessor|my_regfile|valB[26]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~425_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[26]~424_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[26]~424_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|valB[26]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~23_combout\,
	datab => \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valB[26]~424_combout\,
	combout => \myprocessor|my_regfile|valB[26]~425_combout\);

-- Location: FF_X52_Y40_N13
\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q\);

-- Location: FF_X50_Y40_N29
\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X52_Y40_N12
\myprocessor|my_regfile|valB[26]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~415_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~415_combout\);

-- Location: FF_X50_Y40_N23
\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q\);

-- Location: FF_X49_Y40_N3
\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X49_Y40_N2
\myprocessor|my_regfile|valB[26]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~416_combout\ = (\myprocessor|my_regfile|valB[26]~415_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[26]~415_combout\ & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[26]~415_combout\,
	datab => \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[26]~416_combout\);

-- Location: FF_X49_Y40_N17
\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X49_Y40_N28
\myprocessor|my_regfile|valB[26]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~417_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[26]~416_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[26]~416_combout\,
	datac => \myprocessor|my_regfile|valB[13]~11_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~417_combout\);

-- Location: FF_X54_Y38_N31
\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q\);

-- Location: FF_X54_Y38_N13
\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X54_Y38_N30
\myprocessor|my_regfile|valB[26]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~418_combout\ = (\myprocessor|my_regfile|valB[26]~417_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_regfile|valB[13]~7_combout\))) # 
-- (!\myprocessor|my_regfile|valB[26]~417_combout\ & (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[26]~417_combout\,
	datab => \myprocessor|my_regfile|valB[13]~7_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~418_combout\);

-- Location: FF_X49_Y32_N11
\myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q\);

-- Location: FF_X56_Y30_N5
\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q\);

-- Location: FF_X54_Y32_N3
\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q\);

-- Location: FF_X55_Y35_N29
\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X47_Y32_N8
\myprocessor|my_regfile|valB[26]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~419_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~419_combout\);

-- Location: LCCOMB_X48_Y32_N8
\myprocessor|my_regfile|valB[26]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~420_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[26]~419_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[26]~419_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[26]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valB[26]~419_combout\,
	combout => \myprocessor|my_regfile|valB[26]~420_combout\);

-- Location: LCCOMB_X49_Y32_N20
\myprocessor|my_regfile|valB[26]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~421_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- ((\myprocessor|my_regfile|valB[26]~420_combout\))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[26]~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[26]~418_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[26]~420_combout\,
	combout => \myprocessor|my_regfile|valB[26]~421_combout\);

-- Location: LCCOMB_X49_Y32_N0
\myprocessor|my_regfile|valB[26]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~426_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[26]~421_combout\ & ((\myprocessor|my_regfile|valB[26]~425_combout\))) # (!\myprocessor|my_regfile|valB[26]~421_combout\ & 
-- (\myprocessor|my_regfile|valB[26]~414_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[26]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[26]~414_combout\,
	datac => \myprocessor|my_regfile|valB[26]~425_combout\,
	datad => \myprocessor|my_regfile|valB[26]~421_combout\,
	combout => \myprocessor|my_regfile|valB[26]~426_combout\);

-- Location: LCCOMB_X49_Y32_N26
\myprocessor|my_regfile|valB[26]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~427_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[13]~5_combout\)) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[26]~412_combout\)) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[26]~426_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[26]~412_combout\,
	datad => \myprocessor|my_regfile|valB[26]~426_combout\,
	combout => \myprocessor|my_regfile|valB[26]~427_combout\);

-- Location: FF_X57_Y33_N25
\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q\);

-- Location: FF_X55_Y38_N11
\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q\);

-- Location: FF_X55_Y38_N17
\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X59_Y38_N24
\myprocessor|my_regfile|valB[26]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~428_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~428_combout\);

-- Location: FF_X56_Y38_N5
\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q\);

-- Location: FF_X56_Y38_N23
\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X56_Y38_N4
\myprocessor|my_regfile|valB[26]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~429_combout\ = (\myprocessor|my_regfile|valB[26]~428_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[26]~428_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[26]~428_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valB[26]~429_combout\);

-- Location: LCCOMB_X56_Y42_N0
\myprocessor|my_regfile|valB[26]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[26]~430_combout\ = (\myprocessor|my_regfile|valB[26]~427_combout\ & (((\myprocessor|my_regfile|valB[26]~429_combout\) # (!\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[26]~427_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q\ & (\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[26]~427_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[26]~429_combout\,
	combout => \myprocessor|my_regfile|valB[26]~430_combout\);

-- Location: LCCOMB_X56_Y42_N26
\myprocessor|ALUSrc_mux|F[26]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[26]~18_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[26]~430_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_regfile|valB[26]~430_combout\,
	combout => \myprocessor|ALUSrc_mux|F[26]~18_combout\);

-- Location: LCCOMB_X53_Y42_N20
\myprocessor|my_alu|adder_inst|upper1|carry[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ = (\myprocessor|my_regfile|valA[26]~544_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[26]~18_combout\)))) # (!\myprocessor|my_regfile|valA[26]~544_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[26]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[26]~544_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[26]~18_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\);

-- Location: LCCOMB_X54_Y42_N22
\myprocessor|ALUSrc_mux|F[27]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[27]~17_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[27]~410_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[27]~410_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|ALUSrc_mux|F[27]~17_combout\);

-- Location: LCCOMB_X53_Y42_N22
\myprocessor|my_alu|adder_inst|upper1|carry[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\ = (\myprocessor|my_regfile|valA[27]~564_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[27]~17_combout\)))) # (!\myprocessor|my_regfile|valA[27]~564_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[27]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~564_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[27]~17_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\);

-- Location: LCCOMB_X48_Y42_N20
\myprocessor|my_alu|adder_inst|upper1|carry[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ = (\myprocessor|my_regfile|valA[28]~584_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\) # (\myprocessor|ALUSrc_mux|F[28]~16_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[28]~584_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\ & (\myprocessor|ALUSrc_mux|F[28]~16_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[28]~16_combout\,
	datab => \myprocessor|my_regfile|valA[28]~584_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\);

-- Location: FF_X50_Y41_N19
\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q\);

-- Location: FF_X57_Y35_N25
\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q\);

-- Location: FF_X55_Y38_N1
\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q\);

-- Location: FF_X55_Y38_N3
\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X55_Y38_N0
\myprocessor|my_regfile|valB[29]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~368_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~368_combout\);

-- Location: LCCOMB_X53_Y36_N22
\myprocessor|my_regfile|valB[29]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~369_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[29]~368_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[29]~368_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[29]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|valB[29]~368_combout\,
	combout => \myprocessor|my_regfile|valB[29]~369_combout\);

-- Location: FF_X49_Y32_N13
\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q\);

-- Location: FF_X49_Y30_N3
\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X49_Y33_N16
\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~feeder_combout\ = \myprocessor|keyIn_mux|F~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~57_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~feeder_combout\);

-- Location: FF_X49_Y33_N17
\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X49_Y30_N2
\myprocessor|my_regfile|valB[29]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~362_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~362_combout\);

-- Location: LCCOMB_X57_Y32_N10
\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout\ = \myprocessor|keyIn_mux|F~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~57_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout\);

-- Location: FF_X57_Y32_N11
\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q\);

-- Location: FF_X56_Y30_N23
\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X56_Y30_N22
\myprocessor|my_regfile|valB[29]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~363_combout\ = (\myprocessor|my_regfile|valB[29]~362_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[29]~362_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[29]~362_combout\,
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[29]~363_combout\);

-- Location: FF_X54_Y32_N23
\myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q\);

-- Location: FF_X50_Y32_N21
\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X54_Y32_N16
\myprocessor|my_regfile|valB[29]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~364_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~23_combout\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~364_combout\);

-- Location: LCCOMB_X50_Y32_N14
\myprocessor|my_regfile|valB[29]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~365_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[29]~364_combout\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[29]~364_combout\ 
-- & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_regfile|valB[29]~364_combout\ & ((\myprocessor|my_regfile|valB[29]~363_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_regfile|valB[29]~363_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[29]~364_combout\,
	combout => \myprocessor|my_regfile|valB[29]~365_combout\);

-- Location: FF_X49_Y30_N9
\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q\);

-- Location: FF_X54_Y32_N29
\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X53_Y32_N22
\myprocessor|my_regfile|valB[29]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~359_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~359_combout\);

-- Location: FF_X56_Y30_N21
\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X53_Y36_N6
\myprocessor|my_regfile|valB[29]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~360_combout\ = (\myprocessor|my_regfile|valB[29]~359_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[29]~359_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_regfile|valB[29]~359_combout\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[29]~360_combout\);

-- Location: FF_X55_Y32_N23
\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X53_Y31_N6
\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~feeder_combout\ = \myprocessor|keyIn_mux|F~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~57_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~feeder_combout\);

-- Location: FF_X53_Y31_N7
\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X55_Y32_N22
\myprocessor|my_regfile|valB[29]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~357_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~357_combout\);

-- Location: LCCOMB_X56_Y32_N12
\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~feeder_combout\ = \myprocessor|keyIn_mux|F~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~57_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~feeder_combout\);

-- Location: FF_X56_Y32_N13
\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q\);

-- Location: FF_X55_Y32_N1
\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X55_Y32_N0
\myprocessor|my_regfile|valB[29]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~358_combout\ = (\myprocessor|my_regfile|valB[29]~357_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[29]~357_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[29]~357_combout\,
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[29]~358_combout\);

-- Location: LCCOMB_X53_Y36_N0
\myprocessor|my_regfile|valB[29]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~361_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[29]~358_combout\) # (!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[29]~360_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[29]~360_combout\,
	datab => \myprocessor|my_regfile|valB[29]~358_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[29]~361_combout\);

-- Location: FF_X54_Y36_N9
\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q\);

-- Location: FF_X54_Y36_N3
\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q\);

-- Location: FF_X52_Y40_N31
\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q\);

-- Location: FF_X50_Y40_N17
\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X52_Y40_N30
\myprocessor|my_regfile|valB[29]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~353_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~353_combout\);

-- Location: FF_X52_Y40_N29
\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q\);

-- Location: FF_X52_Y39_N13
\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X52_Y40_N28
\myprocessor|my_regfile|valB[29]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~354_combout\ = (\myprocessor|my_regfile|valB[29]~353_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[29]~353_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[29]~353_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~354_combout\);

-- Location: FF_X52_Y39_N19
\myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X52_Y39_N6
\myprocessor|my_regfile|valB[29]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~355_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[29]~354_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~10_combout\ & \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[29]~354_combout\,
	datab => \myprocessor|my_regfile|valB[13]~11_combout\,
	datac => \myprocessor|my_regfile|valB[13]~10_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~355_combout\);

-- Location: LCCOMB_X54_Y36_N2
\myprocessor|my_regfile|valB[29]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~356_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[29]~355_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_regfile|valB[29]~355_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[29]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|valB[29]~355_combout\,
	combout => \myprocessor|my_regfile|valB[29]~356_combout\);

-- Location: LCCOMB_X53_Y36_N2
\myprocessor|my_regfile|valB[29]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~366_combout\ = (\myprocessor|my_regfile|valB[29]~361_combout\ & ((\myprocessor|my_regfile|valB[29]~365_combout\) # ((\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[29]~361_combout\ & 
-- (((\myprocessor|my_regfile|valB[29]~356_combout\ & !\myprocessor|my_regfile|valB[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[29]~365_combout\,
	datab => \myprocessor|my_regfile|valB[29]~361_combout\,
	datac => \myprocessor|my_regfile|valB[29]~356_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[29]~366_combout\);

-- Location: FF_X56_Y32_N27
\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X53_Y36_N20
\myprocessor|my_regfile|valB[29]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~367_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\) # (\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ 
-- & (\myprocessor|my_regfile|valB[29]~366_combout\ & (!\myprocessor|my_regfile|valB[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[29]~366_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~367_combout\);

-- Location: FF_X53_Y36_N27
\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q\);

-- Location: FF_X53_Y37_N27
\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q\);

-- Location: FF_X53_Y37_N13
\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X53_Y37_N26
\myprocessor|my_regfile|valB[29]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~351_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valB[29]~351_combout\);

-- Location: FF_X53_Y36_N29
\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X53_Y36_N28
\myprocessor|my_regfile|valB[29]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~352_combout\ = (\myprocessor|my_regfile|valB[29]~351_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[29]~351_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_regfile|valB[29]~351_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[29]~352_combout\);

-- Location: LCCOMB_X53_Y36_N16
\myprocessor|my_regfile|valB[29]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[29]~370_combout\ = (\myprocessor|my_regfile|valB[29]~367_combout\ & ((\myprocessor|my_regfile|valB[29]~369_combout\) # ((!\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[29]~367_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~5_combout\ & \myprocessor|my_regfile|valB[29]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[29]~369_combout\,
	datab => \myprocessor|my_regfile|valB[29]~367_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|valB[29]~352_combout\,
	combout => \myprocessor|my_regfile|valB[29]~370_combout\);

-- Location: LCCOMB_X54_Y42_N26
\myprocessor|ALUSrc_mux|F[29]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[29]~15_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[29]~370_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[29]~370_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|ALUSrc_mux|F[29]~15_combout\);

-- Location: LCCOMB_X48_Y42_N6
\myprocessor|my_alu|adder_inst|upper1|carry[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ & ((\myprocessor|my_regfile|valA[29]~604_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[29]~15_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ & (\myprocessor|my_regfile|valA[29]~604_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[29]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\,
	datac => \myprocessor|my_regfile|valA[29]~604_combout\,
	datad => \myprocessor|ALUSrc_mux|F[29]~15_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\);

-- Location: LCCOMB_X48_Y42_N28
\myprocessor|my_alu|adder_inst|upper0|sum[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout\ = \myprocessor|ALUSrc_mux|F[30]~14_combout\ $ (\myprocessor|my_regfile|valA[30]~624_combout\ $ (\myprocessor|my_control|func[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[30]~14_combout\,
	datab => \myprocessor|my_regfile|valA[30]~624_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout\);

-- Location: LCCOMB_X46_Y41_N26
\myprocessor|my_alu|adder_inst|upper0|carry[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ = (\myprocessor|my_regfile|valA[23]~484_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[23]~21_combout\)))) # (!\myprocessor|my_regfile|valA[23]~484_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[23]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_regfile|valA[23]~484_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\,
	datad => \myprocessor|ALUSrc_mux|F[23]~21_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\);

-- Location: LCCOMB_X56_Y42_N12
\myprocessor|ALUSrc_mux|F[24]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[24]~20_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[24]~470_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valB[24]~470_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|ALUSrc_mux|F[24]~20_combout\);

-- Location: LCCOMB_X50_Y42_N0
\myprocessor|my_alu|adder_inst|upper0|carry[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ = (\myprocessor|my_regfile|valA[24]~504_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[24]~20_combout\)))) # (!\myprocessor|my_regfile|valA[24]~504_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[24]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_regfile|valA[24]~504_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\,
	datad => \myprocessor|ALUSrc_mux|F[24]~20_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\);

-- Location: LCCOMB_X50_Y42_N26
\myprocessor|my_alu|adder_inst|upper0|carry[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ & ((\myprocessor|my_regfile|valA[25]~524_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[25]~19_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ & (\myprocessor|my_regfile|valA[25]~524_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[25]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|ALUSrc_mux|F[25]~19_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\);

-- Location: LCCOMB_X53_Y42_N24
\myprocessor|my_alu|adder_inst|upper0|carry[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ = (\myprocessor|my_regfile|valA[26]~544_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[26]~18_combout\)))) # (!\myprocessor|my_regfile|valA[26]~544_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[26]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[26]~544_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[26]~18_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\);

-- Location: LCCOMB_X53_Y42_N10
\myprocessor|my_alu|adder_inst|upper0|carry[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\ = (\myprocessor|my_regfile|valA[27]~564_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[27]~17_combout\)))) # (!\myprocessor|my_regfile|valA[27]~564_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[27]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~564_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[27]~17_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\);

-- Location: LCCOMB_X49_Y42_N24
\myprocessor|my_alu|adder_inst|upper0|carry[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ = (\myprocessor|my_regfile|valA[28]~584_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[28]~16_combout\)))) # (!\myprocessor|my_regfile|valA[28]~584_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[28]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[28]~16_combout\,
	datac => \myprocessor|my_regfile|valA[28]~584_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\);

-- Location: LCCOMB_X48_Y42_N24
\myprocessor|my_alu|adder_inst|upper0|carry[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ & ((\myprocessor|my_regfile|valA[29]~604_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[29]~15_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ & (\myprocessor|my_regfile|valA[29]~604_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[29]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\,
	datac => \myprocessor|my_regfile|valA[29]~604_combout\,
	datad => \myprocessor|ALUSrc_mux|F[29]~15_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\);

-- Location: LCCOMB_X48_Y42_N22
\myprocessor|my_alu|R[30]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~103_combout\ = \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout\ $ (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & (!\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\)) # 
-- (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|sum[14]~1_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\,
	combout => \myprocessor|my_alu|R[30]~103_combout\);

-- Location: FF_X52_Y33_N11
\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X58_Y37_N14
\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|keyIn_mux|F~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~39_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X58_Y37_N15
\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X52_Y33_N10
\myprocessor|my_regfile|valA[14]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~285_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~285_combout\);

-- Location: FF_X53_Y34_N15
\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X57_Y34_N14
\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|keyIn_mux|F~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~39_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X57_Y34_N15
\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X53_Y34_N14
\myprocessor|my_regfile|valA[14]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~286_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[14]~285_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[14]~285_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[14]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[14]~285_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~286_combout\);

-- Location: LCCOMB_X55_Y34_N26
\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|keyIn_mux|F~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~39_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X55_Y34_N27
\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q\);

-- Location: FF_X52_Y34_N15
\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X54_Y34_N20
\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~feeder_combout\ = \myprocessor|keyIn_mux|F~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~39_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~feeder_combout\);

-- Location: FF_X54_Y34_N21
\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q\);

-- Location: FF_X52_Y34_N13
\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X52_Y34_N12
\myprocessor|my_regfile|valA[14]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~287_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[14]~287_combout\);

-- Location: LCCOMB_X52_Y34_N14
\myprocessor|my_regfile|valA[14]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~288_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[14]~287_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[14]~287_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[14]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|valA[14]~287_combout\,
	combout => \myprocessor|my_regfile|valA[14]~288_combout\);

-- Location: FF_X56_Y34_N29
\myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q\);

-- Location: FF_X57_Y34_N17
\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X56_Y34_N28
\myprocessor|my_regfile|valA[14]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~289_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~289_combout\);

-- Location: FF_X56_Y34_N31
\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q\);

-- Location: FF_X55_Y34_N13
\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X56_Y34_N30
\myprocessor|my_regfile|valA[14]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~290_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[14]~289_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[14]~289_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[14]~289_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[14]~289_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~290_combout\);

-- Location: LCCOMB_X52_Y35_N24
\myprocessor|my_regfile|valA[14]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~291_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[14]~288_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[14]~290_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[14]~288_combout\,
	datab => \myprocessor|my_regfile|valA[14]~290_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[14]~291_combout\);

-- Location: FF_X53_Y34_N11
\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q\);

-- Location: FF_X54_Y34_N1
\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q\);

-- Location: FF_X53_Y35_N29
\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X53_Y35_N28
\myprocessor|my_regfile|valA[14]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~292_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[14]~292_combout\);

-- Location: LCCOMB_X53_Y35_N2
\myprocessor|my_regfile|valA[14]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~293_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[14]~292_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[14]~292_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[14]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|valA[14]~292_combout\,
	combout => \myprocessor|my_regfile|valA[14]~293_combout\);

-- Location: LCCOMB_X52_Y35_N10
\myprocessor|my_regfile|valA[14]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~294_combout\ = (\myprocessor|my_regfile|valA[14]~291_combout\ & (((\myprocessor|my_regfile|valA[14]~293_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[14]~291_combout\ & (\myprocessor|my_regfile|valA[14]~286_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[14]~286_combout\,
	datab => \myprocessor|my_regfile|valA[14]~291_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[14]~293_combout\,
	combout => \myprocessor|my_regfile|valA[14]~294_combout\);

-- Location: FF_X60_Y37_N25
\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q\);

-- Location: FF_X57_Y35_N11
\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X60_Y37_N24
\myprocessor|my_regfile|valA[14]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~302_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~302_combout\);

-- Location: FF_X60_Y35_N25
\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q\);

-- Location: FF_X56_Y38_N9
\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X60_Y35_N24
\myprocessor|my_regfile|valA[14]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~303_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[14]~302_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[14]~302_combout\ & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[14]~302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[14]~302_combout\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~303_combout\);

-- Location: FF_X53_Y37_N21
\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q\);

-- Location: FF_X58_Y37_N21
\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q\);

-- Location: FF_X53_Y37_N7
\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q\);

-- Location: FF_X54_Y37_N23
\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X53_Y37_N6
\myprocessor|my_regfile|valA[14]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~295_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~295_combout\);

-- Location: LCCOMB_X58_Y37_N20
\myprocessor|my_regfile|valA[14]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~296_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[14]~295_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[14]~295_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[14]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|valA[14]~295_combout\,
	combout => \myprocessor|my_regfile|valA[14]~296_combout\);

-- Location: FF_X50_Y39_N23
\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q\);

-- Location: FF_X50_Y39_N5
\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q\);

-- Location: FF_X49_Y39_N13
\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q\);

-- Location: FF_X53_Y39_N15
\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q\);

-- Location: FF_X53_Y40_N27
\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X53_Y39_N14
\myprocessor|my_regfile|valA[14]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~297_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~297_combout\);

-- Location: FF_X52_Y39_N15
\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q\);

-- Location: FF_X53_Y39_N21
\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X52_Y39_N14
\myprocessor|my_regfile|valA[14]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~298_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[14]~297_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[14]~297_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[14]~297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[14]~297_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valA[14]~298_combout\);

-- Location: LCCOMB_X49_Y39_N12
\myprocessor|my_regfile|valA[14]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~299_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[14]~298_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|valA[14]~298_combout\,
	combout => \myprocessor|my_regfile|valA[14]~299_combout\);

-- Location: LCCOMB_X50_Y39_N4
\myprocessor|my_regfile|valA[14]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~300_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[14]~299_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q\)) # (!\myprocessor|my_regfile|valA[14]~299_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[14]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|valA[14]~299_combout\,
	combout => \myprocessor|my_regfile|valA[14]~300_combout\);

-- Location: LCCOMB_X52_Y35_N28
\myprocessor|my_regfile|valA[14]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~301_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[14]~296_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[14]~300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[14]~296_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[14]~300_combout\,
	combout => \myprocessor|my_regfile|valA[14]~301_combout\);

-- Location: LCCOMB_X52_Y35_N6
\myprocessor|my_regfile|valA[14]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[14]~304_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[14]~301_combout\ & ((\myprocessor|my_regfile|valA[14]~303_combout\))) # (!\myprocessor|my_regfile|valA[14]~301_combout\ & 
-- (\myprocessor|my_regfile|valA[14]~294_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[14]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[14]~294_combout\,
	datab => \myprocessor|my_regfile|valA[14]~303_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[14]~301_combout\,
	combout => \myprocessor|my_regfile|valA[14]~304_combout\);

-- Location: LCCOMB_X49_Y45_N30
\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\ = (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & \myprocessor|ALUSrc_mux|F[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\);

-- Location: LCCOMB_X47_Y43_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[1]~44_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[3]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[3]~84_combout\,
	datad => \myprocessor|my_regfile|valA[1]~44_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\);

-- Location: LCCOMB_X47_Y43_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[2]~64_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[4]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[4]~104_combout\,
	datad => \myprocessor|my_regfile|valA[2]~64_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1_combout\);

-- Location: LCCOMB_X47_Y43_N14
\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout\);

-- Location: FF_X60_Y43_N17
\myps2|fifo~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux0~8_combout\,
	sload => VCC,
	ena => \myps2|fifo~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~20_q\);

-- Location: FF_X60_Y43_N11
\myps2|fifo_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux0~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(17));

-- Location: LCCOMB_X60_Y43_N10
\myprocessor|keyIn_mux|F[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[6]~9_combout\ = (\myprocessor|keyIn_mux|F[0]~4_combout\ & ((\myprocessor|keyIn_mux|F[0]~86_combout\) # ((\myps2|fifo_rtl_0_bypass\(17))))) # (!\myprocessor|keyIn_mux|F[0]~4_combout\ & (!\myprocessor|keyIn_mux|F[0]~86_combout\ & 
-- ((\myprocessor|PCNew[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[0]~4_combout\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(17),
	datad => \myprocessor|PCNew[6]~12_combout\,
	combout => \myprocessor|keyIn_mux|F[6]~9_combout\);

-- Location: LCCOMB_X60_Y43_N16
\myprocessor|keyIn_mux|F[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[6]~10_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & ((\myprocessor|keyIn_mux|F[6]~9_combout\ & (\myps2|fifo_rtl_0|auto_generated|ram_block1a6\)) # (!\myprocessor|keyIn_mux|F[6]~9_combout\ & ((\myps2|fifo~20_q\))))) # 
-- (!\myprocessor|keyIn_mux|F[0]~86_combout\ & (((\myprocessor|keyIn_mux|F[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0|auto_generated|ram_block1a6\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myps2|fifo~20_q\,
	datad => \myprocessor|keyIn_mux|F[6]~9_combout\,
	combout => \myprocessor|keyIn_mux|F[6]~10_combout\);

-- Location: LCCOMB_X45_Y44_N24
\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[20]~424_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[18]~384_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|my_regfile|valA[20]~424_combout\,
	datad => \myprocessor|my_regfile|valA[18]~384_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3_combout\);

-- Location: FF_X60_Y37_N9
\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q\);

-- Location: FF_X56_Y37_N7
\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X56_Y37_N6
\myprocessor|my_regfile|valB[21]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~511_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[21]~511_combout\);

-- Location: FF_X58_Y36_N19
\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q\);

-- Location: FF_X58_Y36_N9
\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X58_Y36_N18
\myprocessor|my_regfile|valB[21]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~512_combout\ = (\myprocessor|my_regfile|valB[21]~511_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[21]~511_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[21]~511_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~512_combout\);

-- Location: FF_X57_Y33_N5
\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q\);

-- Location: FF_X57_Y40_N31
\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q\);

-- Location: FF_X55_Y40_N29
\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X57_Y40_N30
\myprocessor|my_regfile|valB[21]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~513_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~513_combout\);

-- Location: FF_X55_Y40_N23
\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q\);

-- Location: FF_X54_Y40_N25
\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X54_Y40_N24
\myprocessor|my_regfile|valB[21]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~514_combout\ = (\myprocessor|my_regfile|valB[21]~513_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[21]~513_combout\ & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[21]~513_combout\,
	datab => \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[21]~514_combout\);

-- Location: LCCOMB_X54_Y40_N10
\myprocessor|my_regfile|valB[21]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~515_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[21]~514_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~10_combout\ & \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[21]~514_combout\,
	datac => \myprocessor|my_regfile|valB[13]~10_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~515_combout\);

-- Location: FF_X54_Y36_N15
\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q\);

-- Location: FF_X54_Y36_N17
\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X54_Y36_N16
\myprocessor|my_regfile|valB[21]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~516_combout\ = (\myprocessor|my_regfile|valB[21]~515_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q\) # (!\myprocessor|my_regfile|valB[13]~7_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[21]~515_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q\ & ((\myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[21]~515_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[21]~516_combout\);

-- Location: FF_X54_Y33_N31
\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q\);

-- Location: FF_X55_Y33_N25
\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X54_Y33_N0
\myprocessor|my_regfile|valB[21]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~524_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[21]~524_combout\);

-- Location: FF_X54_Y30_N11
\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q\);

-- Location: FF_X54_Y31_N21
\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X54_Y31_N10
\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|keyIn_mux|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~71_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X54_Y31_N11
\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X54_Y31_N20
\myprocessor|my_regfile|valB[21]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~522_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~522_combout\);

-- Location: FF_X57_Y33_N31
\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X57_Y32_N0
\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|keyIn_mux|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~71_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X57_Y32_N1
\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X57_Y33_N30
\myprocessor|my_regfile|valB[21]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~523_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[21]~522_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[21]~522_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[21]~522_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[21]~522_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~523_combout\);

-- Location: LCCOMB_X54_Y33_N2
\myprocessor|my_regfile|valB[21]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~525_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|valB[21]~524_combout\)) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[21]~524_combout\ & 
-- (\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_regfile|valB[21]~524_combout\ & ((\myprocessor|my_regfile|valB[21]~523_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|valB[21]~524_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valB[21]~523_combout\,
	combout => \myprocessor|my_regfile|valB[21]~525_combout\);

-- Location: LCCOMB_X57_Y32_N30
\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|keyIn_mux|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~71_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X57_Y32_N31
\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q\);

-- Location: FF_X55_Y30_N13
\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q\);

-- Location: FF_X56_Y31_N19
\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X53_Y31_N0
\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|keyIn_mux|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~71_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X53_Y31_N1
\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X56_Y31_N18
\myprocessor|my_regfile|valB[21]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~517_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~517_combout\);

-- Location: LCCOMB_X55_Y30_N12
\myprocessor|my_regfile|valB[21]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~518_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[21]~517_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[21]~517_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[21]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valB[21]~517_combout\,
	combout => \myprocessor|my_regfile|valB[21]~518_combout\);

-- Location: FF_X54_Y30_N25
\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q\);

-- Location: FF_X56_Y30_N15
\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q\);

-- Location: FF_X55_Y33_N7
\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q\);

-- Location: FF_X54_Y33_N13
\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X57_Y34_N12
\myprocessor|my_regfile|valB[21]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~519_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~519_combout\);

-- Location: LCCOMB_X57_Y34_N30
\myprocessor|my_regfile|valB[21]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~520_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[21]~519_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[21]~519_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[21]~519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valB[21]~519_combout\,
	combout => \myprocessor|my_regfile|valB[21]~520_combout\);

-- Location: LCCOMB_X58_Y34_N28
\myprocessor|my_regfile|valB[21]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~521_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & (\myprocessor|my_regfile|valB[21]~518_combout\)) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- ((\myprocessor|my_regfile|valB[21]~520_combout\))))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[21]~518_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[21]~520_combout\,
	combout => \myprocessor|my_regfile|valB[21]~521_combout\);

-- Location: LCCOMB_X58_Y33_N2
\myprocessor|my_regfile|valB[21]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~526_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[21]~521_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[21]~521_combout\ & 
-- ((\myprocessor|my_regfile|valB[21]~525_combout\))) # (!\myprocessor|my_regfile|valB[21]~521_combout\ & (\myprocessor|my_regfile|valB[21]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[21]~516_combout\,
	datab => \myprocessor|my_regfile|valB[21]~525_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[21]~521_combout\,
	combout => \myprocessor|my_regfile|valB[21]~526_combout\);

-- Location: LCCOMB_X57_Y33_N16
\myprocessor|my_regfile|valB[21]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~527_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q\) # ((\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ 
-- & (((!\myprocessor|my_regfile|valB[13]~5_combout\ & \myprocessor|my_regfile|valB[21]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|valB[21]~526_combout\,
	combout => \myprocessor|my_regfile|valB[21]~527_combout\);

-- Location: LCCOMB_X50_Y35_N22
\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~feeder_combout\ = \myprocessor|keyIn_mux|F~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~71_combout\,
	combout => \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~feeder_combout\);

-- Location: FF_X50_Y35_N23
\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q\);

-- Location: FF_X60_Y35_N11
\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q\);

-- Location: FF_X60_Y35_N5
\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X60_Y35_N10
\myprocessor|my_regfile|valB[21]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~528_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~528_combout\);

-- Location: FF_X59_Y35_N11
\myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X59_Y35_N12
\myprocessor|my_regfile|valB[21]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~529_combout\ = (\myprocessor|my_regfile|valB[21]~528_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[21]~528_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_regfile|valB[21]~528_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valB[21]~529_combout\);

-- Location: LCCOMB_X58_Y36_N4
\myprocessor|my_regfile|valB[21]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[21]~530_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[21]~527_combout\ & ((\myprocessor|my_regfile|valB[21]~529_combout\))) # (!\myprocessor|my_regfile|valB[21]~527_combout\ & 
-- (\myprocessor|my_regfile|valB[21]~512_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[21]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[21]~512_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[21]~527_combout\,
	datad => \myprocessor|my_regfile|valB[21]~529_combout\,
	combout => \myprocessor|my_regfile|valB[21]~530_combout\);

-- Location: LCCOMB_X58_Y36_N30
\myprocessor|ALUSrc_mux|F[21]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[21]~23_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[21]~530_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[21]~530_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|ALUSrc_mux|F[21]~23_combout\);

-- Location: LCCOMB_X46_Y38_N10
\myprocessor|keyIn_mux|F~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~69_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & ((\myprocessor|my_regfile|valA[21]~444_combout\) # (\myprocessor|ALUSrc_mux|F[21]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[21]~444_combout\,
	datac => \myprocessor|my_alu|R[4]~12_combout\,
	datad => \myprocessor|ALUSrc_mux|F[21]~23_combout\,
	combout => \myprocessor|keyIn_mux|F~69_combout\);

-- Location: LCCOMB_X46_Y42_N4
\myprocessor|my_alu|B_prime[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|B_prime\(17) = \myprocessor|my_control|func[0]~0_combout\ $ (((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[17]~630_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_regfile|valB[17]~630_combout\,
	combout => \myprocessor|my_alu|B_prime\(17));

-- Location: LCCOMB_X46_Y42_N10
\myprocessor|my_alu|B_prime[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|B_prime\(16) = \myprocessor|my_control|func[0]~0_combout\ $ (((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[16]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~610_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|B_prime\(16));

-- Location: LCCOMB_X46_Y42_N16
\myprocessor|my_alu|adder_inst|upper1|carry[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ = (\myprocessor|my_regfile|valA[17]~364_combout\ & ((\myprocessor|my_regfile|valA[16]~344_combout\) # ((!\myprocessor|my_alu|B_prime\(16)) # (!\myprocessor|my_alu|B_prime\(17))))) # 
-- (!\myprocessor|my_regfile|valA[17]~364_combout\ & (!\myprocessor|my_alu|B_prime\(17) & ((\myprocessor|my_regfile|valA[16]~344_combout\) # (!\myprocessor|my_alu|B_prime\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~364_combout\,
	datab => \myprocessor|my_regfile|valA[16]~344_combout\,
	datac => \myprocessor|my_alu|B_prime\(17),
	datad => \myprocessor|my_alu|B_prime\(16),
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\);

-- Location: LCCOMB_X45_Y39_N6
\myprocessor|my_alu|adder_inst|upper1|carry[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\ = (\myprocessor|my_regfile|valA[18]~384_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[18]~26_combout\)))) # (!\myprocessor|my_regfile|valA[18]~384_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[18]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~384_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[18]~26_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\);

-- Location: LCCOMB_X45_Y39_N8
\myprocessor|my_alu|adder_inst|upper1|carry[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ = (\myprocessor|my_regfile|valA[19]~404_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[19]~25_combout\)))) # (!\myprocessor|my_regfile|valA[19]~404_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~404_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[19]~25_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\);

-- Location: LCCOMB_X46_Y38_N30
\myprocessor|my_alu|adder_inst|upper1|carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ & ((\myprocessor|my_regfile|valA[20]~424_combout\) # (\myprocessor|ALUSrc_mux|F[20]~24_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ & (\myprocessor|my_regfile|valA[20]~424_combout\ & (\myprocessor|ALUSrc_mux|F[20]~24_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[20]~24_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\);

-- Location: LCCOMB_X46_Y38_N28
\myprocessor|my_alu|adder_inst|upper1|sum[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(5) = \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ $ (\myprocessor|ALUSrc_mux|F[21]~23_combout\ $ (\myprocessor|my_regfile|valA[21]~444_combout\ $ (\myprocessor|my_control|func[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\,
	datab => \myprocessor|ALUSrc_mux|F[21]~23_combout\,
	datac => \myprocessor|my_regfile|valA[21]~444_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(5));

-- Location: LCCOMB_X46_Y38_N18
\myprocessor|my_alu|adder_inst|upper0|carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ & ((\myprocessor|my_regfile|valA[20]~424_combout\) # (\myprocessor|ALUSrc_mux|F[20]~24_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ & (\myprocessor|my_regfile|valA[20]~424_combout\ & (\myprocessor|ALUSrc_mux|F[20]~24_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[20]~24_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\);

-- Location: LCCOMB_X46_Y38_N14
\myprocessor|my_alu|adder_inst|upper0|sum[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(5) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[21]~23_combout\ $ (\myprocessor|my_regfile|valA[21]~444_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[21]~23_combout\,
	datac => \myprocessor|my_regfile|valA[21]~444_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(5));

-- Location: LCCOMB_X46_Y38_N0
\myprocessor|my_alu|R_and[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(21) = (\myprocessor|my_regfile|valA[21]~444_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[21]~530_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[21]~444_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valB[21]~530_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|my_alu|R_and\(21));

-- Location: LCCOMB_X45_Y40_N6
\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[15]~324_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[17]~364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[17]~364_combout\,
	datad => \myprocessor|my_regfile|valA[15]~324_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32_combout\);

-- Location: LCCOMB_X45_Y40_N28
\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[14]~304_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[16]~344_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[14]~304_combout\,
	datab => \myprocessor|my_regfile|valA[16]~344_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41_combout\);

-- Location: LCCOMB_X45_Y40_N14
\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42_combout\);

-- Location: LCCOMB_X47_Y44_N10
\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[19]~404_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[21]~444_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[21]~444_combout\,
	datac => \myprocessor|my_regfile|valA[19]~404_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35_combout\);

-- Location: LCCOMB_X45_Y40_N24
\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[18]~384_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[20]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[18]~384_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43_combout\);

-- Location: LCCOMB_X45_Y40_N2
\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44_combout\);

-- Location: LCCOMB_X43_Y43_N20
\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8_combout\);

-- Location: LCCOMB_X45_Y44_N6
\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[16]~344_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[14]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[14]~304_combout\,
	datad => \myprocessor|my_regfile|valA[16]~344_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6_combout\);

-- Location: LCCOMB_X45_Y44_N16
\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[15]~324_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[13]~284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[13]~284_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[15]~324_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout\);

-- Location: LCCOMB_X45_Y44_N10
\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\);

-- Location: LCCOMB_X45_Y44_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[19]~404_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[17]~364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[17]~364_combout\,
	datad => \myprocessor|my_regfile|valA[19]~404_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4_combout\);

-- Location: LCCOMB_X45_Y44_N20
\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\);

-- Location: LCCOMB_X45_Y44_N28
\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\);

-- Location: LCCOMB_X46_Y43_N14
\myprocessor|MemtoReg_mux|F[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[13]~14_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & (((\myprocessor|my_alu|R[1]~22_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[1]~22_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\)) # (!\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\,
	datac => \myprocessor|my_alu|R[1]~23_combout\,
	datad => \myprocessor|my_alu|R[1]~22_combout\,
	combout => \myprocessor|MemtoReg_mux|F[13]~14_combout\);

-- Location: LCCOMB_X48_Y42_N26
\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[30]~624_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[30]~624_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\);

-- Location: LCCOMB_X46_Y44_N26
\myprocessor|my_alu|shifter_inst|RxNxxx|F~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\ = (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\);

-- Location: LCCOMB_X47_Y43_N18
\myprocessor|my_alu|shifter_inst|LxxxNx|F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\ = (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[0]~24_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_regfile|valA[1]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[1]~44_combout\,
	datad => \myprocessor|my_regfile|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\);

-- Location: LCCOMB_X47_Y43_N22
\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[3]~84_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[5]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~124_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[3]~84_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2_combout\);

-- Location: LCCOMB_X47_Y43_N24
\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\);

-- Location: LCCOMB_X43_Y43_N10
\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7_combout\);

-- Location: LCCOMB_X43_Y43_N22
\myprocessor|my_alu|shifter_inst|LNxxxx|F~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7_combout\)) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout\);

-- Location: LCCOMB_X46_Y43_N0
\myprocessor|MemtoReg_mux|F[13]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[13]~15_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|MemtoReg_mux|F[13]~14_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\)) # (!\myprocessor|MemtoReg_mux|F[13]~14_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout\))))) # (!\myprocessor|my_alu|R[1]~23_combout\ & (\myprocessor|MemtoReg_mux|F[13]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~23_combout\,
	datab => \myprocessor|MemtoReg_mux|F[13]~14_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~17_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LNxxxx|F~18_combout\,
	combout => \myprocessor|MemtoReg_mux|F[13]~15_combout\);

-- Location: FF_X53_Y37_N17
\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q\);

-- Location: FF_X53_Y37_N19
\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X53_Y37_N16
\myprocessor|my_regfile|valB[13]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~211_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~211_combout\);

-- Location: FF_X57_Y40_N25
\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X54_Y37_N16
\myprocessor|my_regfile|valB[13]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~212_combout\ = (\myprocessor|my_regfile|valB[13]~211_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[13]~211_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~211_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~212_combout\);

-- Location: FF_X52_Y38_N1
\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q\);

-- Location: FF_X52_Y38_N19
\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q\);

-- Location: FF_X52_Y39_N17
\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q\);

-- Location: FF_X52_Y39_N27
\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q\);

-- Location: FF_X53_Y39_N25
\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q\);

-- Location: FF_X54_Y39_N25
\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q\);

-- Location: FF_X53_Y39_N19
\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X54_Y39_N24
\myprocessor|my_regfile|valB[13]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~213_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~213_combout\);

-- Location: LCCOMB_X53_Y39_N24
\myprocessor|my_regfile|valB[13]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~214_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[13]~213_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[13]~213_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[13]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~213_combout\,
	combout => \myprocessor|my_regfile|valB[13]~214_combout\);

-- Location: LCCOMB_X52_Y39_N28
\myprocessor|my_regfile|valB[13]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~215_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & (((\myprocessor|my_regfile|valB[13]~214_combout\) # (!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q\ & (\myprocessor|my_regfile|valB[13]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~10_combout\,
	datad => \myprocessor|my_regfile|valB[13]~214_combout\,
	combout => \myprocessor|my_regfile|valB[13]~215_combout\);

-- Location: LCCOMB_X52_Y38_N18
\myprocessor|my_regfile|valB[13]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~216_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[13]~215_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_regfile|valB[13]~215_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[13]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~215_combout\,
	combout => \myprocessor|my_regfile|valB[13]~216_combout\);

-- Location: FF_X52_Y34_N19
\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q\);

-- Location: FF_X56_Y34_N27
\myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X49_Y31_N26
\myprocessor|my_regfile|valB[13]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~224_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q\) # ((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|inEnable[29]~40_combout\ & \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~224_combout\);

-- Location: FF_X49_Y31_N5
\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q\);

-- Location: FF_X49_Y30_N1
\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X49_Y31_N24
\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~feeder_combout\ = \myprocessor|keyIn_mux|F~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~41_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~feeder_combout\);

-- Location: FF_X49_Y31_N25
\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X49_Y30_N0
\myprocessor|my_regfile|valB[13]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~222_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~222_combout\);

-- Location: FF_X50_Y34_N19
\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X54_Y37_N18
\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout\ = \myprocessor|keyIn_mux|F~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~41_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout\);

-- Location: FF_X54_Y37_N19
\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X50_Y34_N18
\myprocessor|my_regfile|valB[13]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~223_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[13]~222_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[13]~222_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[13]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[13]~222_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~223_combout\);

-- Location: LCCOMB_X49_Y31_N14
\myprocessor|my_regfile|valB[13]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~225_combout\ = (\myprocessor|my_regfile|valB[13]~224_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q\) # ((\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~224_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\ & \myprocessor|my_regfile|valB[13]~223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~224_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[13]~223_combout\,
	combout => \myprocessor|my_regfile|valB[13]~225_combout\);

-- Location: FF_X53_Y35_N7
\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q\);

-- Location: FF_X52_Y33_N13
\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q\);

-- Location: FF_X52_Y34_N9
\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q\);

-- Location: FF_X56_Y34_N25
\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X57_Y34_N18
\myprocessor|my_regfile|valB[13]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~219_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~219_combout\);

-- Location: LCCOMB_X53_Y33_N10
\myprocessor|my_regfile|valB[13]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~220_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[13]~219_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[13]~219_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[13]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~219_combout\,
	combout => \myprocessor|my_regfile|valB[13]~220_combout\);

-- Location: FF_X55_Y34_N17
\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X56_Y31_N8
\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~feeder_combout\ = \myprocessor|keyIn_mux|F~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~41_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~feeder_combout\);

-- Location: FF_X56_Y31_N9
\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X55_Y34_N16
\myprocessor|my_regfile|valB[13]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~217_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~217_combout\);

-- Location: FF_X54_Y34_N17
\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X55_Y34_N30
\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~feeder_combout\ = \myprocessor|keyIn_mux|F~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~41_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~feeder_combout\);

-- Location: FF_X55_Y34_N31
\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X54_Y34_N16
\myprocessor|my_regfile|valB[13]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~218_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[13]~217_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[13]~217_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[13]~217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[13]~217_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~218_combout\);

-- Location: LCCOMB_X54_Y30_N0
\myprocessor|my_regfile|valB[13]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~221_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[13]~218_combout\) # (!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~220_combout\ & (\myprocessor|my_regfile|valB[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[13]~220_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[13]~218_combout\,
	combout => \myprocessor|my_regfile|valB[13]~221_combout\);

-- Location: LCCOMB_X49_Y31_N0
\myprocessor|my_regfile|valB[13]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~226_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~221_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~221_combout\ & 
-- ((\myprocessor|my_regfile|valB[13]~225_combout\))) # (!\myprocessor|my_regfile|valB[13]~221_combout\ & (\myprocessor|my_regfile|valB[13]~216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_regfile|valB[13]~216_combout\,
	datac => \myprocessor|my_regfile|valB[13]~225_combout\,
	datad => \myprocessor|my_regfile|valB[13]~221_combout\,
	combout => \myprocessor|my_regfile|valB[13]~226_combout\);

-- Location: FF_X50_Y34_N1
\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X50_Y34_N12
\myprocessor|my_regfile|valB[13]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~227_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[13]~226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~226_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~227_combout\);

-- Location: FF_X57_Y38_N23
\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q\);

-- Location: FF_X57_Y38_N29
\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X57_Y38_N28
\myprocessor|my_regfile|valB[13]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~228_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[13]~228_combout\);

-- Location: FF_X56_Y38_N27
\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q\);

-- Location: FF_X56_Y38_N13
\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X57_Y38_N8
\myprocessor|my_regfile|valB[13]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~229_combout\ = (\myprocessor|my_regfile|valB[13]~228_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[13]~228_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~228_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valB[13]~229_combout\);

-- Location: LCCOMB_X57_Y38_N10
\myprocessor|my_regfile|valB[13]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~230_combout\ = (\myprocessor|my_regfile|valB[13]~227_combout\ & (((\myprocessor|my_regfile|valB[13]~229_combout\) # (!\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~227_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~212_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~212_combout\,
	datab => \myprocessor|my_regfile|valB[13]~227_combout\,
	datac => \myprocessor|my_regfile|valB[13]~229_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[13]~230_combout\);

-- Location: M9K_X37_Y41_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800C000300F0A088880800C0018F800000180000800400",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y41_N2
\myprocessor|MemtoReg_mux|F[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[13]~16_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[13]~230_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|MemtoReg_mux|F[13]~16_combout\);

-- Location: LCCOMB_X53_Y41_N20
\myprocessor|MemtoReg_mux|F[13]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[13]~17_combout\ = (\myprocessor|my_regfile|valA[13]~284_combout\ & ((\myprocessor|my_alu|R[1]~30_combout\) # ((\myprocessor|MemtoReg_mux|F[13]~16_combout\ & \myprocessor|my_control|func[1]~2_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[13]~284_combout\ & (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|MemtoReg_mux|F[13]~16_combout\) # (!\myprocessor|my_control|func[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~284_combout\,
	datab => \myprocessor|MemtoReg_mux|F[13]~16_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R[1]~30_combout\,
	combout => \myprocessor|MemtoReg_mux|F[13]~17_combout\);

-- Location: LCCOMB_X53_Y41_N8
\myprocessor|ALUSrc_mux|F[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[13]~2_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[13]~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[13]~230_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(13),
	combout => \myprocessor|ALUSrc_mux|F[13]~2_combout\);

-- Location: FF_X53_Y35_N17
\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q\);

-- Location: FF_X56_Y38_N31
\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q\);

-- Location: FF_X60_Y37_N23
\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q\);

-- Location: FF_X57_Y38_N13
\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X60_Y35_N18
\myprocessor|my_regfile|valB[12]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~248_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~248_combout\);

-- Location: LCCOMB_X57_Y35_N30
\myprocessor|my_regfile|valB[12]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~249_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[12]~248_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[12]~248_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[12]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|valB[12]~248_combout\,
	combout => \myprocessor|my_regfile|valB[12]~249_combout\);

-- Location: FF_X49_Y39_N25
\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q\);

-- Location: FF_X53_Y39_N31
\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q\);

-- Location: FF_X53_Y40_N13
\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X53_Y40_N12
\myprocessor|my_regfile|valB[12]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~235_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[12]~235_combout\);

-- Location: FF_X53_Y39_N13
\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q\);

-- Location: FF_X49_Y39_N11
\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X53_Y39_N12
\myprocessor|my_regfile|valB[12]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~236_combout\ = (\myprocessor|my_regfile|valB[12]~235_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[12]~235_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[12]~235_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~236_combout\);

-- Location: LCCOMB_X49_Y39_N28
\myprocessor|my_regfile|valB[12]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~237_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[12]~236_combout\))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~11_combout\,
	datad => \myprocessor|my_regfile|valB[12]~236_combout\,
	combout => \myprocessor|my_regfile|valB[12]~237_combout\);

-- Location: FF_X52_Y38_N31
\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q\);

-- Location: FF_X52_Y38_N13
\myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X52_Y38_N30
\myprocessor|my_regfile|valB[12]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~238_combout\ = (\myprocessor|my_regfile|valB[12]~237_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_regfile|valB[13]~7_combout\))) # 
-- (!\myprocessor|my_regfile|valB[12]~237_combout\ & (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[12]~237_combout\,
	datab => \myprocessor|my_regfile|valB[13]~7_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~238_combout\);

-- Location: FF_X53_Y35_N27
\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q\);

-- Location: FF_X52_Y34_N21
\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q\);

-- Location: FF_X56_Y34_N5
\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X57_Y34_N4
\myprocessor|my_regfile|valB[12]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~239_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[12]~239_combout\);

-- Location: FF_X52_Y33_N7
\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X57_Y34_N22
\myprocessor|my_regfile|valB[12]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~240_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[12]~239_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[12]~239_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[12]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_regfile|valB[12]~239_combout\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~240_combout\);

-- Location: LCCOMB_X58_Y34_N8
\myprocessor|my_regfile|valB[12]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~241_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- ((\myprocessor|my_regfile|valB[12]~240_combout\))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[12]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[12]~238_combout\,
	datab => \myprocessor|my_regfile|valB[12]~240_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[12]~241_combout\);

-- Location: LCCOMB_X58_Y37_N10
\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|keyIn_mux|F~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~43_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X58_Y37_N11
\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q\);

-- Location: FF_X55_Y34_N3
\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X55_Y34_N2
\myprocessor|my_regfile|valB[12]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~233_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[12]~233_combout\);

-- Location: FF_X54_Y35_N5
\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X56_Y32_N24
\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|keyIn_mux|F~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~43_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X56_Y32_N25
\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X54_Y35_N4
\myprocessor|my_regfile|valB[12]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~234_combout\ = (\myprocessor|my_regfile|valB[12]~233_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[12]~233_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[12]~233_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~234_combout\);

-- Location: FF_X52_Y34_N23
\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q\);

-- Location: FF_X52_Y33_N1
\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X57_Y35_N28
\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|keyIn_mux|F~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~43_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X57_Y35_N29
\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X49_Y35_N6
\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~feeder_combout\ = \myprocessor|keyIn_mux|F~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~43_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~feeder_combout\);

-- Location: FF_X49_Y35_N7
\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q\);

-- Location: FF_X52_Y32_N9
\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X52_Y32_N8
\myprocessor|my_regfile|valB[12]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~242_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[12]~242_combout\);

-- Location: FF_X52_Y32_N19
\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X52_Y32_N18
\myprocessor|my_regfile|valB[12]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~243_combout\ = (\myprocessor|my_regfile|valB[12]~242_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[12]~242_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_regfile|valB[12]~242_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[12]~243_combout\);

-- Location: FF_X56_Y34_N23
\myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X59_Y34_N12
\myprocessor|my_regfile|valB[12]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~244_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\ 
-- & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|valB[12]~243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[12]~243_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~244_combout\);

-- Location: LCCOMB_X59_Y34_N30
\myprocessor|my_regfile|valB[12]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~245_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[12]~244_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[12]~244_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|valB[12]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~23_combout\,
	datad => \myprocessor|my_regfile|valB[12]~244_combout\,
	combout => \myprocessor|my_regfile|valB[12]~245_combout\);

-- Location: LCCOMB_X59_Y34_N8
\myprocessor|my_regfile|valB[12]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~246_combout\ = (\myprocessor|my_regfile|valB[12]~241_combout\ & (((\myprocessor|my_regfile|valB[12]~245_combout\) # (!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[12]~241_combout\ & 
-- (\myprocessor|my_regfile|valB[12]~234_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[12]~241_combout\,
	datab => \myprocessor|my_regfile|valB[12]~234_combout\,
	datac => \myprocessor|my_regfile|valB[12]~245_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[12]~246_combout\);

-- Location: FF_X59_Y34_N3
\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q\);

-- Location: FF_X60_Y37_N5
\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X59_Y34_N2
\myprocessor|my_regfile|valB[12]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~231_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~231_combout\);

-- Location: FF_X59_Y34_N25
\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q\);

-- Location: FF_X58_Y37_N9
\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X59_Y34_N24
\myprocessor|my_regfile|valB[12]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~232_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[12]~231_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[12]~231_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[12]~231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[12]~231_combout\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valB[12]~232_combout\);

-- Location: LCCOMB_X59_Y34_N18
\myprocessor|my_regfile|valB[12]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~247_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\) # (\myprocessor|my_regfile|valB[12]~232_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[12]~246_combout\ & (!\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~5_combout\,
	datab => \myprocessor|my_regfile|valB[12]~246_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[12]~232_combout\,
	combout => \myprocessor|my_regfile|valB[12]~247_combout\);

-- Location: LCCOMB_X59_Y34_N28
\myprocessor|my_regfile|valB[12]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[12]~250_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[12]~247_combout\ & ((\myprocessor|my_regfile|valB[12]~249_combout\))) # (!\myprocessor|my_regfile|valB[12]~247_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[12]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_regfile|valB[12]~249_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[12]~247_combout\,
	combout => \myprocessor|my_regfile|valB[12]~250_combout\);

-- Location: LCCOMB_X53_Y41_N10
\myprocessor|ALUSrc_mux|F[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[12]~3_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[12]~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datad => \myprocessor|my_regfile|valB[12]~250_combout\,
	combout => \myprocessor|ALUSrc_mux|F[12]~3_combout\);

-- Location: LCCOMB_X53_Y44_N12
\myprocessor|my_alu|adder_inst|lower|carry[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ = (\myprocessor|my_regfile|valA[11]~244_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[11]~4_combout\)))) # (!\myprocessor|my_regfile|valA[11]~244_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[11]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~244_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[11]~4_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\);

-- Location: LCCOMB_X53_Y41_N12
\myprocessor|my_alu|adder_inst|lower|carry[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\ = (\myprocessor|my_regfile|valA[12]~264_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\) # (\myprocessor|ALUSrc_mux|F[12]~3_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[12]~264_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\ & (\myprocessor|ALUSrc_mux|F[12]~3_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[12]~3_combout\,
	datab => \myprocessor|my_regfile|valA[12]~264_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\);

-- Location: LCCOMB_X53_Y41_N0
\myprocessor|my_alu|adder_inst|lower|sum[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(13) = \myprocessor|my_regfile|valA[13]~284_combout\ $ (\myprocessor|ALUSrc_mux|F[13]~2_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~284_combout\,
	datab => \myprocessor|ALUSrc_mux|F[13]~2_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(13));

-- Location: LCCOMB_X53_Y41_N30
\myprocessor|MemtoReg_mux|F[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[13]~18_combout\ = (\myprocessor|MemtoReg_mux|F[13]~17_combout\ & ((\myprocessor|MemtoReg_mux|F[13]~15_combout\) # ((\myprocessor|my_control|func[1]~2_combout\)))) # (!\myprocessor|MemtoReg_mux|F[13]~17_combout\ & 
-- (((!\myprocessor|my_control|func[1]~2_combout\ & !\myprocessor|my_alu|adder_inst|lower|sum\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[13]~15_combout\,
	datab => \myprocessor|MemtoReg_mux|F[13]~17_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(13),
	combout => \myprocessor|MemtoReg_mux|F[13]~18_combout\);

-- Location: LCCOMB_X45_Y41_N20
\myprocessor|keyIn_mux|F~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~36_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|keyIn_mux|F~36_combout\);

-- Location: LCCOMB_X50_Y41_N30
\myprocessor|keyIn_mux|F~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~34_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|keyIn_mux|F~34_combout\);

-- Location: LCCOMB_X50_Y41_N4
\myprocessor|my_control|func[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|func[1]~3_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|my_control|func[1]~3_combout\);

-- Location: M9K_X64_Y46_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y38_N10
\myprocessor|keyIn_mux|F~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~40_combout\ = (\myprocessor|my_control|func[1]~3_combout\ & ((\myprocessor|keyIn_mux|F~34_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(13))) # (!\myprocessor|keyIn_mux|F~34_combout\ & 
-- ((\myprocessor|MemtoReg_mux|F[13]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~34_combout\,
	datab => \myprocessor|my_control|func[1]~3_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(13),
	datad => \myprocessor|MemtoReg_mux|F[13]~18_combout\,
	combout => \myprocessor|keyIn_mux|F~40_combout\);

-- Location: LCCOMB_X56_Y38_N12
\myprocessor|keyIn_mux|F~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~41_combout\ = (\myprocessor|keyIn_mux|F~40_combout\) # ((\myprocessor|MemtoReg_mux|F[13]~18_combout\ & \myprocessor|keyIn_mux|F~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|MemtoReg_mux|F[13]~18_combout\,
	datac => \myprocessor|keyIn_mux|F~36_combout\,
	datad => \myprocessor|keyIn_mux|F~40_combout\,
	combout => \myprocessor|keyIn_mux|F~41_combout\);

-- Location: FF_X54_Y37_N17
\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~41_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q\);

-- Location: LCCOMB_X53_Y37_N18
\myprocessor|my_regfile|valA[13]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~265_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valA[13]~265_combout\);

-- Location: LCCOMB_X57_Y40_N24
\myprocessor|my_regfile|valA[13]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~266_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[13]~265_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[13]~265_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[13]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valA[13]~265_combout\,
	combout => \myprocessor|my_regfile|valA[13]~266_combout\);

-- Location: LCCOMB_X57_Y38_N22
\myprocessor|my_regfile|valA[13]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~282_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valA[13]~282_combout\);

-- Location: LCCOMB_X56_Y38_N26
\myprocessor|my_regfile|valA[13]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~283_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[13]~282_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[13]~282_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[13]~282_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[13]~282_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valA[13]~283_combout\);

-- Location: LCCOMB_X52_Y34_N8
\myprocessor|my_regfile|valA[13]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~267_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[13]~267_combout\);

-- Location: LCCOMB_X52_Y34_N18
\myprocessor|my_regfile|valA[13]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~268_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[13]~267_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[13]~267_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[13]~267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[13]~267_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valA[13]~268_combout\);

-- Location: LCCOMB_X53_Y35_N6
\myprocessor|my_regfile|valA[13]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~274_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[13]~274_combout\);

-- Location: LCCOMB_X50_Y34_N0
\myprocessor|my_regfile|valA[13]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~275_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[13]~274_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[13]~274_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[13]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valA[13]~274_combout\,
	combout => \myprocessor|my_regfile|valA[13]~275_combout\);

-- Location: LCCOMB_X52_Y33_N12
\myprocessor|my_regfile|valA[13]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~269_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valA[13]~269_combout\);

-- Location: LCCOMB_X49_Y31_N4
\myprocessor|my_regfile|valA[13]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~270_combout\ = (\myprocessor|my_regfile|valA[13]~269_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[13]~269_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~269_combout\,
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[13]~270_combout\);

-- Location: LCCOMB_X56_Y34_N24
\myprocessor|my_regfile|valA[13]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~271_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valA[13]~271_combout\);

-- Location: LCCOMB_X56_Y34_N26
\myprocessor|my_regfile|valA[13]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~272_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[13]~271_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[13]~271_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[13]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:13:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valA[13]~271_combout\,
	combout => \myprocessor|my_regfile|valA[13]~272_combout\);

-- Location: LCCOMB_X48_Y39_N6
\myprocessor|my_regfile|valA[13]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~273_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[13]~270_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[13]~272_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~270_combout\,
	datab => \myprocessor|my_regfile|valA[13]~272_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[13]~273_combout\);

-- Location: LCCOMB_X48_Y39_N24
\myprocessor|my_regfile|valA[13]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~276_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[13]~273_combout\ & ((\myprocessor|my_regfile|valA[13]~275_combout\))) # 
-- (!\myprocessor|my_regfile|valA[13]~273_combout\ & (\myprocessor|my_regfile|valA[13]~268_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[13]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~268_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|valA[13]~275_combout\,
	datad => \myprocessor|my_regfile|valA[13]~273_combout\,
	combout => \myprocessor|my_regfile|valA[13]~276_combout\);

-- Location: LCCOMB_X53_Y39_N18
\myprocessor|my_regfile|valA[13]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~277_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:6:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[13]~277_combout\);

-- Location: LCCOMB_X52_Y39_N26
\myprocessor|my_regfile|valA[13]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~278_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[13]~277_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[13]~277_combout\ & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[13]~277_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[13]~277_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:13:r~q\,
	combout => \myprocessor|my_regfile|valA[13]~278_combout\);

-- Location: LCCOMB_X52_Y39_N16
\myprocessor|my_regfile|valA[13]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~279_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & (\myprocessor|my_regfile|valA[13]~278_combout\)) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (((\myprocessor|my_regfile|valA[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~278_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~18_combout\,
	combout => \myprocessor|my_regfile|valA[13]~279_combout\);

-- Location: LCCOMB_X52_Y38_N0
\myprocessor|my_regfile|valA[13]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~280_combout\ = (\myprocessor|my_regfile|valA[13]~279_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q\) # ((!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[13]~279_combout\ & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q\ & \myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~279_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:13:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:13:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[13]~280_combout\);

-- Location: LCCOMB_X48_Y39_N10
\myprocessor|my_regfile|valA[13]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~281_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (\myprocessor|my_regfile|valA[13]~276_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[13]~280_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[13]~276_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[13]~280_combout\,
	combout => \myprocessor|my_regfile|valA[13]~281_combout\);

-- Location: LCCOMB_X56_Y39_N2
\myprocessor|my_regfile|valA[13]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[13]~284_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[13]~281_combout\ & ((\myprocessor|my_regfile|valA[13]~283_combout\))) # (!\myprocessor|my_regfile|valA[13]~281_combout\ & 
-- (\myprocessor|my_regfile|valA[13]~266_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[13]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~266_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[13]~283_combout\,
	datad => \myprocessor|my_regfile|valA[13]~281_combout\,
	combout => \myprocessor|my_regfile|valA[13]~284_combout\);

-- Location: LCCOMB_X47_Y44_N22
\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[11]~244_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[13]~284_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~244_combout\,
	datac => \myprocessor|my_regfile|valA[13]~284_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22_combout\);

-- Location: LCCOMB_X50_Y44_N10
\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[10]~224_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[12]~264_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|my_regfile|valA[10]~224_combout\,
	datac => \myprocessor|my_regfile|valA[12]~264_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26_combout\);

-- Location: LCCOMB_X47_Y44_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27_combout\);

-- Location: LCCOMB_X48_Y41_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[7]~164_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[9]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[9]~204_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[7]~164_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20_combout\);

-- Location: LCCOMB_X48_Y41_N6
\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25_combout\);

-- Location: LCCOMB_X43_Y43_N4
\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\);

-- Location: LCCOMB_X45_Y42_N20
\myprocessor|MemtoReg_mux|F[17]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~68_combout\ = ((!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & \myprocessor|ALUSrc_mux|F[3]~12_combout\)) # (!\myprocessor|my_control|func[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~68_combout\);

-- Location: LCCOMB_X43_Y43_N6
\myprocessor|MemtoReg_mux|F[21]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[21]~78_combout\ = (\myprocessor|MemtoReg_mux|F[17]~67_combout\ & (((\myprocessor|MemtoReg_mux|F[17]~68_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~68_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\))) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\,
	datad => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	combout => \myprocessor|MemtoReg_mux|F[21]~78_combout\);

-- Location: LCCOMB_X43_Y43_N24
\myprocessor|my_alu|shifter_inst|LxNxxx|F~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\);

-- Location: LCCOMB_X45_Y42_N2
\myprocessor|my_alu|shifter_inst|RNxxxx|F~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_regfile|valB[4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[4]~130_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout\);

-- Location: LCCOMB_X43_Y43_N16
\myprocessor|MemtoReg_mux|F[21]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[21]~79_combout\ = (\myprocessor|MemtoReg_mux|F[21]~78_combout\ & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout\) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\)))) # (!\myprocessor|MemtoReg_mux|F[21]~78_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[21]~78_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~17_combout\,
	datad => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	combout => \myprocessor|MemtoReg_mux|F[21]~79_combout\);

-- Location: LCCOMB_X46_Y39_N22
\myprocessor|MemtoReg_mux|F[21]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[21]~80_combout\ = (\myprocessor|MemtoReg_mux|F[17]~71_combout\ & (\myprocessor|my_alu|R_and\(21) & (!\myprocessor|MemtoReg_mux|F[28]~27_combout\))) # (!\myprocessor|MemtoReg_mux|F[17]~71_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[28]~27_combout\) # (\myprocessor|MemtoReg_mux|F[21]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~71_combout\,
	datab => \myprocessor|my_alu|R_and\(21),
	datac => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datad => \myprocessor|MemtoReg_mux|F[21]~79_combout\,
	combout => \myprocessor|MemtoReg_mux|F[21]~80_combout\);

-- Location: LCCOMB_X46_Y38_N2
\myprocessor|MemtoReg_mux|F[21]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[21]~81_combout\ = (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & ((\myprocessor|MemtoReg_mux|F[21]~80_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|sum\(5)))) # (!\myprocessor|MemtoReg_mux|F[21]~80_combout\ & 
-- (!\myprocessor|my_alu|adder_inst|upper1|sum\(5))))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (((\myprocessor|MemtoReg_mux|F[21]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|sum\(5),
	datac => \myprocessor|my_alu|adder_inst|upper0|sum\(5),
	datad => \myprocessor|MemtoReg_mux|F[21]~80_combout\,
	combout => \myprocessor|MemtoReg_mux|F[21]~81_combout\);

-- Location: M9K_X51_Y39_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y35_N6
\myprocessor|keyIn_mux|F~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~70_combout\ = (\myprocessor|Jal_mux|F[11]~0_combout\ & (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(21))))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[21]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|Jal_mux|F[11]~0_combout\,
	datab => \myprocessor|my_alu|R[4]~12_combout\,
	datac => \myprocessor|MemtoReg_mux|F[21]~81_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(21),
	combout => \myprocessor|keyIn_mux|F~70_combout\);

-- Location: LCCOMB_X50_Y35_N8
\myprocessor|keyIn_mux|F~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~71_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|keyIn_mux|F~69_combout\) # (\myprocessor|keyIn_mux|F~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datac => \myprocessor|keyIn_mux|F~69_combout\,
	datad => \myprocessor|keyIn_mux|F~70_combout\,
	combout => \myprocessor|keyIn_mux|F~71_combout\);

-- Location: FF_X54_Y40_N7
\myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~71_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q\);

-- Location: LCCOMB_X55_Y40_N28
\myprocessor|my_regfile|valA[21]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~437_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~437_combout\);

-- Location: LCCOMB_X55_Y40_N22
\myprocessor|my_regfile|valA[21]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~438_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[21]~437_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[21]~437_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[21]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valA[21]~437_combout\,
	combout => \myprocessor|my_regfile|valA[21]~438_combout\);

-- Location: LCCOMB_X54_Y40_N6
\myprocessor|my_regfile|valA[21]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~439_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[21]~438_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|valA[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~17_combout\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valA[21]~438_combout\,
	combout => \myprocessor|my_regfile|valA[21]~439_combout\);

-- Location: LCCOMB_X54_Y36_N14
\myprocessor|my_regfile|valA[21]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~440_combout\ = (\myprocessor|my_regfile|valA[21]~439_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_regfile|valA[7]~14_combout\))) # 
-- (!\myprocessor|my_regfile|valA[21]~439_combout\ & (\myprocessor|my_regfile|valA[7]~14_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[21]~439_combout\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~440_combout\);

-- Location: LCCOMB_X54_Y30_N24
\myprocessor|my_regfile|valA[21]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~429_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~429_combout\);

-- Location: LCCOMB_X54_Y30_N10
\myprocessor|my_regfile|valA[21]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~430_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[21]~429_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[21]~429_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[21]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valA[21]~429_combout\,
	combout => \myprocessor|my_regfile|valA[21]~430_combout\);

-- Location: LCCOMB_X54_Y33_N12
\myprocessor|my_regfile|valA[21]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~431_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[21]~431_combout\);

-- Location: LCCOMB_X54_Y33_N30
\myprocessor|my_regfile|valA[21]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~432_combout\ = (\myprocessor|my_regfile|valA[21]~431_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_regfile|valA[21]~431_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[21]~431_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~432_combout\);

-- Location: LCCOMB_X53_Y33_N14
\myprocessor|my_regfile|valA[21]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~433_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[21]~430_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|valA[21]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[21]~430_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[21]~432_combout\,
	combout => \myprocessor|my_regfile|valA[21]~433_combout\);

-- Location: LCCOMB_X55_Y33_N6
\myprocessor|my_regfile|valA[21]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~427_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:21:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[21]~427_combout\);

-- Location: LCCOMB_X55_Y33_N24
\myprocessor|my_regfile|valA[21]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~428_combout\ = (\myprocessor|my_regfile|valA[21]~427_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_regfile|valA[21]~427_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[21]~427_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~428_combout\);

-- Location: LCCOMB_X56_Y30_N14
\myprocessor|my_regfile|valA[21]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~434_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:23:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[21]~434_combout\);

-- Location: LCCOMB_X57_Y33_N4
\myprocessor|my_regfile|valA[21]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~435_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[21]~434_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[21]~434_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[21]~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valA[21]~434_combout\,
	combout => \myprocessor|my_regfile|valA[21]~435_combout\);

-- Location: LCCOMB_X58_Y36_N24
\myprocessor|my_regfile|valA[21]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~436_combout\ = (\myprocessor|my_regfile|valA[21]~433_combout\ & (((\myprocessor|my_regfile|valA[21]~435_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[21]~433_combout\ & (\myprocessor|my_regfile|valA[21]~428_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[21]~433_combout\,
	datab => \myprocessor|my_regfile|valA[21]~428_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[21]~435_combout\,
	combout => \myprocessor|my_regfile|valA[21]~436_combout\);

-- Location: LCCOMB_X58_Y36_N2
\myprocessor|my_regfile|valA[21]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~441_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\) # (\myprocessor|my_regfile|valA[21]~436_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (\myprocessor|my_regfile|valA[21]~440_combout\ & (!\myprocessor|my_regfile|valA[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[21]~440_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[21]~436_combout\,
	combout => \myprocessor|my_regfile|valA[21]~441_combout\);

-- Location: LCCOMB_X60_Y37_N8
\myprocessor|my_regfile|valA[21]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~425_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~425_combout\);

-- Location: LCCOMB_X58_Y36_N8
\myprocessor|my_regfile|valA[21]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~426_combout\ = (\myprocessor|my_regfile|valA[21]~425_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[21]~425_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[21]~425_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~426_combout\);

-- Location: LCCOMB_X60_Y35_N4
\myprocessor|my_regfile|valA[21]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~442_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:21:r~q\,
	combout => \myprocessor|my_regfile|valA[21]~442_combout\);

-- Location: LCCOMB_X59_Y35_N10
\myprocessor|my_regfile|valA[21]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~443_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[21]~442_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[21]~442_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[21]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:21:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:21:r~q\,
	datad => \myprocessor|my_regfile|valA[21]~442_combout\,
	combout => \myprocessor|my_regfile|valA[21]~443_combout\);

-- Location: LCCOMB_X58_Y36_N28
\myprocessor|my_regfile|valA[21]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[21]~444_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[21]~441_combout\ & ((\myprocessor|my_regfile|valA[21]~443_combout\))) # (!\myprocessor|my_regfile|valA[21]~441_combout\ & 
-- (\myprocessor|my_regfile|valA[21]~426_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[21]~441_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[21]~441_combout\,
	datac => \myprocessor|my_regfile|valA[21]~426_combout\,
	datad => \myprocessor|my_regfile|valA[21]~443_combout\,
	combout => \myprocessor|my_regfile|valA[21]~444_combout\);

-- Location: LCCOMB_X47_Y44_N14
\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[21]~444_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[19]~404_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[21]~444_combout\,
	datac => \myprocessor|my_regfile|valA[19]~404_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19_combout\);

-- Location: LCCOMB_X48_Y44_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~3_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20_combout\);

-- Location: LCCOMB_X49_Y44_N26
\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\);

-- Location: LCCOMB_X49_Y44_N12
\myprocessor|my_alu|shifter_inst|RxNxxx|F~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\);

-- Location: LCCOMB_X45_Y43_N16
\myprocessor|my_alu|shifter_inst|LNxxxx|F~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((!\myprocessor|ALUSrc_mux|F[3]~12_combout\) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout\);

-- Location: LCCOMB_X52_Y37_N18
\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[8]~184_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[10]~224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[8]~184_combout\,
	datac => \myprocessor|my_regfile|valA[10]~224_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14_combout\);

-- Location: LCCOMB_X48_Y41_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~20_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21_combout\);

-- Location: LCCOMB_X49_Y36_N28
\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~6_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1) & (((\myprocessor|my_regfile|valA[4]~104_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valA[6]~144_combout\)) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valA[4]~104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[6]~144_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valA[4]~104_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~6_combout\);

-- Location: LCCOMB_X49_Y36_N6
\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7_combout\ = (\myprocessor|my_regfile|valB[1]~170_combout\ & (((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~6_combout\)))) # (!\myprocessor|my_regfile|valB[1]~170_combout\ & 
-- ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~6_combout\))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valA[6]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[6]~144_combout\,
	datab => \myprocessor|my_regfile|valB[1]~170_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~6_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7_combout\);

-- Location: LCCOMB_X47_Y43_N6
\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\);

-- Location: LCCOMB_X45_Y43_N30
\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\);

-- Location: LCCOMB_X45_Y43_N26
\myprocessor|my_alu|shifter_inst|LNxxxx|F~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout\ = (\myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\)) # 
-- (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~20_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout\);

-- Location: LCCOMB_X50_Y44_N20
\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[13]~284_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[11]~244_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|my_regfile|valA[13]~284_combout\,
	datad => \myprocessor|my_regfile|valA[11]~244_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23_combout\);

-- Location: LCCOMB_X50_Y44_N24
\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[12]~264_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[10]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|my_regfile|valA[10]~224_combout\,
	datac => \myprocessor|my_regfile|valA[12]~264_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0_combout\);

-- Location: LCCOMB_X50_Y44_N14
\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24_combout\);

-- Location: LCCOMB_X45_Y44_N22
\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[17]~364_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[15]~324_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[17]~364_combout\,
	datad => \myprocessor|my_regfile|valA[15]~324_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21_combout\);

-- Location: LCCOMB_X45_Y44_N0
\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~6_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\);

-- Location: LCCOMB_X49_Y44_N28
\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\);

-- Location: LCCOMB_X52_Y44_N6
\myprocessor|my_alu|R[10]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~74_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & (((\myprocessor|my_alu|R[1]~23_combout\)))) # (!\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|R[1]~23_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout\)) # (!\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~22_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~21_combout\,
	datac => \myprocessor|my_alu|R[1]~23_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\,
	combout => \myprocessor|my_alu|R[10]~74_combout\);

-- Location: LCCOMB_X52_Y44_N8
\myprocessor|my_alu|R[10]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~75_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|R[10]~74_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\))) # (!\myprocessor|my_alu|R[10]~74_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\)))) # (!\myprocessor|my_alu|R[1]~22_combout\ & (((\myprocessor|my_alu|R[10]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~19_combout\,
	datac => \myprocessor|my_alu|R[1]~22_combout\,
	datad => \myprocessor|my_alu|R[10]~74_combout\,
	combout => \myprocessor|my_alu|R[10]~75_combout\);

-- Location: LCCOMB_X53_Y44_N24
\myprocessor|my_alu|R_or[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(10) = (\myprocessor|my_regfile|valA[10]~224_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[10]~290_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[10]~290_combout\,
	datac => \myprocessor|my_regfile|valA[10]~224_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	combout => \myprocessor|my_alu|R_or\(10));

-- Location: LCCOMB_X53_Y44_N16
\myprocessor|my_alu|R[10]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~76_combout\ = \myprocessor|my_regfile|valA[10]~224_combout\ $ (((!\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[10]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[10]~224_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[10]~5_combout\,
	datad => \myprocessor|my_control|func[1]~2_combout\,
	combout => \myprocessor|my_alu|R[10]~76_combout\);

-- Location: LCCOMB_X53_Y44_N18
\myprocessor|my_alu|R[10]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~77_combout\ = (\myprocessor|my_alu|R[10]~76_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[10]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_alu|R[10]~76_combout\,
	datac => \myprocessor|my_regfile|valB[10]~290_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	combout => \myprocessor|my_alu|R[10]~77_combout\);

-- Location: LCCOMB_X53_Y44_N4
\myprocessor|my_alu|R[10]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~78_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_control|func[1]~2_combout\)) # (!\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[10]~77_combout\) # 
-- (!\myprocessor|my_control|func[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R[10]~77_combout\,
	combout => \myprocessor|my_alu|R[10]~78_combout\);

-- Location: LCCOMB_X53_Y44_N6
\myprocessor|my_alu|R[10]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~79_combout\ = (\myprocessor|my_alu|R[10]~78_combout\ & ((\myprocessor|my_control|func[1]~2_combout\) # (\myprocessor|my_alu|R[10]~76_combout\ $ (!\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[1]~2_combout\,
	datab => \myprocessor|my_alu|R[10]~76_combout\,
	datac => \myprocessor|my_alu|R[10]~78_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\,
	combout => \myprocessor|my_alu|R[10]~79_combout\);

-- Location: LCCOMB_X53_Y44_N26
\myprocessor|my_alu|R[10]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[10]~80_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[10]~79_combout\ & ((\myprocessor|my_alu|R_or\(10)))) # (!\myprocessor|my_alu|R[10]~79_combout\ & (\myprocessor|my_alu|R[10]~75_combout\)))) # 
-- (!\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_alu|R[10]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[10]~75_combout\,
	datab => \myprocessor|my_alu|R_or\(10),
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|R[10]~79_combout\,
	combout => \myprocessor|my_alu|R[10]~80_combout\);

-- Location: FF_X48_Y34_N15
\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q\);

-- Location: FF_X49_Y34_N31
\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X48_Y33_N16
\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout\ = \myprocessor|keyIn_mux|F[6]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[6]~11_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout\);

-- Location: FF_X48_Y33_N17
\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q\);

-- Location: FF_X49_Y35_N5
\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q\);

-- Location: FF_X48_Y35_N21
\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X48_Y35_N20
\myprocessor|my_regfile|valB[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~42_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[6]~42_combout\);

-- Location: LCCOMB_X48_Y35_N30
\myprocessor|my_regfile|valB[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~43_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[6]~42_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[6]~42_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[6]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valB[6]~42_combout\,
	combout => \myprocessor|my_regfile|valB[6]~43_combout\);

-- Location: FF_X49_Y34_N29
\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X49_Y34_N28
\myprocessor|my_regfile|valB[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~44_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q\ & !\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[6]~43_combout\) # ((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~43_combout\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[6]~44_combout\);

-- Location: LCCOMB_X49_Y34_N30
\myprocessor|my_regfile|valB[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~45_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[6]~44_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_regfile|valB[6]~44_combout\ & 
-- (\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|valB[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valB[6]~44_combout\,
	combout => \myprocessor|my_regfile|valB[6]~45_combout\);

-- Location: LCCOMB_X47_Y34_N20
\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~feeder_combout\ = \myprocessor|keyIn_mux|F[6]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[6]~11_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~feeder_combout\);

-- Location: FF_X47_Y34_N21
\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q\);

-- Location: FF_X48_Y36_N31
\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X48_Y36_N30
\myprocessor|my_regfile|valB[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~33_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[6]~33_combout\);

-- Location: FF_X48_Y36_N9
\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X49_Y35_N18
\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~feeder_combout\ = \myprocessor|keyIn_mux|F[6]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[6]~11_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~feeder_combout\);

-- Location: FF_X49_Y35_N19
\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X48_Y36_N8
\myprocessor|my_regfile|valB[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~34_combout\ = (\myprocessor|my_regfile|valB[6]~33_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[6]~33_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~33_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valB[6]~34_combout\);

-- Location: FF_X47_Y34_N7
\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q\);

-- Location: FF_X46_Y34_N11
\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q\);

-- Location: FF_X46_Y34_N1
\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q\);

-- Location: FF_X48_Y34_N21
\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X46_Y34_N0
\myprocessor|my_regfile|valB[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~39_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valB[6]~39_combout\);

-- Location: LCCOMB_X46_Y34_N10
\myprocessor|my_regfile|valB[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~40_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[6]~39_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[6]~39_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[6]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valB[6]~39_combout\,
	combout => \myprocessor|my_regfile|valB[6]~40_combout\);

-- Location: FF_X46_Y37_N25
\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q\);

-- Location: FF_X46_Y39_N17
\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q\);

-- Location: FF_X47_Y39_N15
\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q\);

-- Location: FF_X47_Y39_N29
\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q\);

-- Location: FF_X46_Y39_N19
\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X47_Y39_N28
\myprocessor|my_regfile|valB[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~35_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valB[6]~35_combout\);

-- Location: LCCOMB_X47_Y39_N14
\myprocessor|my_regfile|valB[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~36_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[6]~35_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[6]~35_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[6]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valB[6]~35_combout\,
	combout => \myprocessor|my_regfile|valB[6]~36_combout\);

-- Location: LCCOMB_X46_Y37_N24
\myprocessor|my_regfile|valB[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~37_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & (((\myprocessor|my_regfile|valB[6]~36_combout\)) # (!\myprocessor|my_regfile|valB[13]~10_combout\))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~10_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[13]~10_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valB[6]~36_combout\,
	combout => \myprocessor|my_regfile|valB[6]~37_combout\);

-- Location: FF_X47_Y38_N5
\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q\);

-- Location: FF_X47_Y38_N11
\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X47_Y38_N10
\myprocessor|my_regfile|valB[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~38_combout\ = (\myprocessor|my_regfile|valB[6]~37_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q\) # ((!\myprocessor|my_regfile|valB[13]~7_combout\)))) # (!\myprocessor|my_regfile|valB[6]~37_combout\ & 
-- (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q\ & \myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~37_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[6]~38_combout\);

-- Location: LCCOMB_X48_Y36_N26
\myprocessor|my_regfile|valB[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~41_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[6]~40_combout\ & ((!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (((\myprocessor|my_regfile|valB[6]~38_combout\) # (\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~40_combout\,
	datab => \myprocessor|my_regfile|valB[6]~38_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[6]~41_combout\);

-- Location: LCCOMB_X48_Y36_N12
\myprocessor|my_regfile|valB[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~46_combout\ = (\myprocessor|my_regfile|valB[6]~41_combout\ & ((\myprocessor|my_regfile|valB[6]~45_combout\) # ((!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[6]~41_combout\ & 
-- (((\myprocessor|my_regfile|valB[6]~34_combout\ & \myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~45_combout\,
	datab => \myprocessor|my_regfile|valB[6]~34_combout\,
	datac => \myprocessor|my_regfile|valB[6]~41_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[6]~46_combout\);

-- Location: FF_X50_Y37_N19
\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q\);

-- Location: FF_X49_Y36_N11
\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q\);

-- Location: FF_X49_Y37_N21
\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X49_Y37_N20
\myprocessor|my_regfile|valB[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~31_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[6]~31_combout\);

-- Location: FF_X49_Y37_N7
\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X49_Y37_N6
\myprocessor|my_regfile|valB[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~32_combout\ = (\myprocessor|my_regfile|valB[6]~31_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[6]~31_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_regfile|valB[6]~31_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[6]~32_combout\);

-- Location: LCCOMB_X48_Y36_N22
\myprocessor|my_regfile|valB[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~47_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- ((\myprocessor|my_regfile|valB[6]~32_combout\))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (\myprocessor|my_regfile|valB[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~46_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[6]~32_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[6]~47_combout\);

-- Location: FF_X57_Y39_N3
\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q\);

-- Location: FF_X57_Y38_N3
\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q\);

-- Location: FF_X57_Y38_N25
\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X57_Y38_N2
\myprocessor|my_regfile|valB[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~48_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valB[6]~48_combout\);

-- Location: FF_X57_Y39_N9
\myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X50_Y38_N0
\myprocessor|my_regfile|valB[6]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~49_combout\ = (\myprocessor|my_regfile|valB[6]~48_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[6]~48_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_regfile|valB[6]~48_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valB[6]~49_combout\);

-- Location: FF_X49_Y36_N1
\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X49_Y36_N4
\myprocessor|my_regfile|valB[6]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[6]~50_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[6]~47_combout\ & (\myprocessor|my_regfile|valB[6]~49_combout\)) # (!\myprocessor|my_regfile|valB[6]~47_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[6]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[6]~47_combout\,
	datac => \myprocessor|my_regfile|valB[6]~49_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valB[6]~50_combout\);

-- Location: M9K_X64_Y48_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015C77DFE",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y39_N6
\myprocessor|keyIn_mux|F[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[6]~8_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(6))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|my_alu|R[6]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(6),
	datab => \myprocessor|my_alu|R[6]~21_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|Jal_mux|F[11]~0_combout\,
	combout => \myprocessor|keyIn_mux|F[6]~8_combout\);

-- Location: LCCOMB_X57_Y39_N2
\myprocessor|keyIn_mux|F[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[6]~11_combout\ = (\myprocessor|keyIn_mux|F[6]~8_combout\) # ((\myprocessor|keyIn_mux|F[6]~10_combout\ & !\myprocessor|keyIn_mux|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F[6]~10_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F[6]~8_combout\,
	combout => \myprocessor|keyIn_mux|F[6]~11_combout\);

-- Location: FF_X48_Y35_N31
\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[6]~11_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q\);

-- Location: LCCOMB_X49_Y36_N20
\myprocessor|my_regfile|valA[6]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~132_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valA[6]~132_combout\);

-- Location: LCCOMB_X49_Y36_N0
\myprocessor|my_regfile|valA[6]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~133_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[6]~132_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[6]~132_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[6]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valA[6]~132_combout\,
	combout => \myprocessor|my_regfile|valA[6]~133_combout\);

-- Location: LCCOMB_X48_Y34_N20
\myprocessor|my_regfile|valA[6]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~127_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valA[6]~127_combout\);

-- Location: LCCOMB_X48_Y34_N14
\myprocessor|my_regfile|valA[6]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~128_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[6]~127_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[6]~127_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[6]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valA[6]~127_combout\,
	combout => \myprocessor|my_regfile|valA[6]~128_combout\);

-- Location: LCCOMB_X48_Y35_N2
\myprocessor|my_regfile|valA[6]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~129_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valA[6]~129_combout\);

-- Location: LCCOMB_X49_Y36_N16
\myprocessor|my_regfile|valA[6]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~130_combout\ = (\myprocessor|my_regfile|valA[6]~129_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[6]~129_combout\ & (((\myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_regfile|regs:20:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_regfile|valA[6]~129_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[6]~130_combout\);

-- Location: LCCOMB_X49_Y36_N26
\myprocessor|my_regfile|valA[6]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~131_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[6]~128_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[6]~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[6]~128_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[6]~130_combout\,
	combout => \myprocessor|my_regfile|valA[6]~131_combout\);

-- Location: LCCOMB_X47_Y34_N6
\myprocessor|my_regfile|valA[6]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~125_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valA[6]~125_combout\);

-- Location: LCCOMB_X49_Y35_N4
\myprocessor|my_regfile|valA[6]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~126_combout\ = (\myprocessor|my_regfile|valA[6]~125_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[6]~125_combout\ & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[6]~125_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[6]~126_combout\);

-- Location: LCCOMB_X49_Y36_N30
\myprocessor|my_regfile|valA[6]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~134_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[6]~131_combout\ & (\myprocessor|my_regfile|valA[6]~133_combout\)) # 
-- (!\myprocessor|my_regfile|valA[6]~131_combout\ & ((\myprocessor|my_regfile|valA[6]~126_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[6]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[6]~133_combout\,
	datac => \myprocessor|my_regfile|valA[6]~131_combout\,
	datad => \myprocessor|my_regfile|valA[6]~126_combout\,
	combout => \myprocessor|my_regfile|valA[6]~134_combout\);

-- Location: LCCOMB_X57_Y39_N8
\myprocessor|my_regfile|valA[6]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~142_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[6]~142_combout\);

-- Location: LCCOMB_X57_Y38_N24
\myprocessor|my_regfile|valA[6]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~143_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[6]~142_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[6]~142_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[6]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:6:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valA[6]~142_combout\,
	combout => \myprocessor|my_regfile|valA[6]~143_combout\);

-- Location: LCCOMB_X50_Y37_N18
\myprocessor|my_regfile|valA[6]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~135_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[6]~135_combout\);

-- Location: LCCOMB_X49_Y36_N10
\myprocessor|my_regfile|valA[6]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~136_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[6]~135_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[6]~135_combout\ & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[6]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:11:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valA[6]~135_combout\,
	combout => \myprocessor|my_regfile|valA[6]~136_combout\);

-- Location: LCCOMB_X46_Y39_N18
\myprocessor|my_regfile|valA[6]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~137_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valA[6]~137_combout\);

-- Location: LCCOMB_X46_Y39_N16
\myprocessor|my_regfile|valA[6]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~138_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[6]~137_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[6]~137_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[6]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valA[6]~137_combout\,
	combout => \myprocessor|my_regfile|valA[6]~138_combout\);

-- Location: LCCOMB_X47_Y38_N0
\myprocessor|my_regfile|valA[6]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~139_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[6]~138_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|valA[6]~138_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:6:r~q\,
	combout => \myprocessor|my_regfile|valA[6]~139_combout\);

-- Location: LCCOMB_X47_Y38_N4
\myprocessor|my_regfile|valA[6]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~140_combout\ = (\myprocessor|my_regfile|valA[6]~139_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q\) # (!\myprocessor|my_regfile|valA[7]~14_combout\)))) # (!\myprocessor|my_regfile|valA[6]~139_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q\ & ((\myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:6:r~q\,
	datab => \myprocessor|my_regfile|valA[6]~139_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:6:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[6]~140_combout\);

-- Location: LCCOMB_X49_Y36_N8
\myprocessor|my_regfile|valA[6]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~141_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[6]~136_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[6]~140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[6]~136_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[6]~140_combout\,
	combout => \myprocessor|my_regfile|valA[6]~141_combout\);

-- Location: LCCOMB_X49_Y36_N2
\myprocessor|my_regfile|valA[6]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[6]~144_combout\ = (\myprocessor|my_regfile|valA[6]~141_combout\ & (((\myprocessor|my_regfile|valA[6]~143_combout\) # (!\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[6]~141_combout\ & 
-- (\myprocessor|my_regfile|valA[6]~134_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[6]~134_combout\,
	datab => \myprocessor|my_regfile|valA[6]~143_combout\,
	datac => \myprocessor|my_regfile|valA[6]~141_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[6]~144_combout\);

-- Location: LCCOMB_X48_Y41_N12
\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[6]~144_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[8]~184_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[6]~144_combout\,
	datac => \myprocessor|my_regfile|valA[8]~184_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24_combout\);

-- Location: LCCOMB_X47_Y43_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~24_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28_combout\);

-- Location: LCCOMB_X46_Y44_N30
\myprocessor|my_alu|R[16]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~88_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28_combout\,
	combout => \myprocessor|my_alu|R[16]~88_combout\);

-- Location: LCCOMB_X46_Y44_N24
\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10_combout\ = (\myprocessor|my_regfile|valA[0]~24_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\) # ((\myprocessor|my_alu|R[16]~88_combout\ & 
-- !\myprocessor|ALUSrc_mux|F[3]~12_combout\)))) # (!\myprocessor|my_regfile|valA[0]~24_combout\ & (((\myprocessor|my_alu|R[16]~88_combout\ & !\myprocessor|ALUSrc_mux|F[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~24_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\,
	datac => \myprocessor|my_alu|R[16]~88_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10_combout\);

-- Location: LCCOMB_X43_Y44_N18
\myprocessor|my_alu|shifter_inst|LNxxxx|F~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout\ = (\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_regfile|valB[4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout\);

-- Location: LCCOMB_X50_Y44_N12
\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[14]~304_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[12]~264_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[14]~304_combout\,
	datab => \myprocessor|my_regfile|valA[12]~264_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33_combout\);

-- Location: LCCOMB_X49_Y44_N6
\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~7_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33_combout\,
	datad => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34_combout\);

-- Location: LCCOMB_X49_Y44_N0
\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\);

-- Location: LCCOMB_X45_Y44_N12
\myprocessor|my_alu|R[8]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~89_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[1]~22_combout\) # ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & 
-- (!\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~23_combout\,
	datab => \myprocessor|my_alu|R[1]~22_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~27_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\,
	combout => \myprocessor|my_alu|R[8]~89_combout\);

-- Location: LCCOMB_X50_Y45_N6
\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[26]~544_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[24]~504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[26]~544_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[24]~504_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41_combout\);

-- Location: LCCOMB_X50_Y45_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[27]~564_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[25]~524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|my_regfile|valA[27]~564_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12_combout\);

-- Location: LCCOMB_X49_Y45_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\);

-- Location: LCCOMB_X48_Y44_N12
\myprocessor|my_alu|shifter_inst|RxNxxx|F~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~21_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~21_combout\);

-- Location: LCCOMB_X48_Y44_N6
\myprocessor|my_alu|R[8]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~90_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|R[8]~89_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~21_combout\))) # (!\myprocessor|my_alu|R[8]~89_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\)))) # (!\myprocessor|my_alu|R[1]~22_combout\ & (((\myprocessor|my_alu|R[8]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\,
	datab => \myprocessor|my_alu|R[1]~22_combout\,
	datac => \myprocessor|my_alu|R[8]~89_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~21_combout\,
	combout => \myprocessor|my_alu|R[8]~90_combout\);

-- Location: M9K_X51_Y38_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000300F00000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y44_N24
\myprocessor|ALUSrc_mux|F[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[8]~7_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[8]~330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[8]~330_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|ALUSrc_mux|F[8]~7_combout\);

-- Location: LCCOMB_X54_Y44_N26
\myprocessor|my_alu|R[8]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~91_combout\ = \myprocessor|my_regfile|valA[8]~184_combout\ $ (((!\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[8]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[8]~7_combout\,
	datac => \myprocessor|my_regfile|valA[8]~184_combout\,
	datad => \myprocessor|my_control|func[1]~2_combout\,
	combout => \myprocessor|my_alu|R[8]~91_combout\);

-- Location: LCCOMB_X54_Y44_N20
\myprocessor|my_alu|R[8]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~92_combout\ = (\myprocessor|my_alu|R[8]~91_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[8]~330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[8]~91_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	datac => \myprocessor|my_regfile|valB[8]~330_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|my_alu|R[8]~92_combout\);

-- Location: LCCOMB_X54_Y44_N14
\myprocessor|my_alu|R[8]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~93_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R[1]~30_combout\) # (\myprocessor|my_alu|R[8]~92_combout\))) # (!\myprocessor|my_control|func[1]~2_combout\ & 
-- (!\myprocessor|my_alu|R[1]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|R[8]~92_combout\,
	combout => \myprocessor|my_alu|R[8]~93_combout\);

-- Location: LCCOMB_X52_Y43_N10
\myprocessor|ALUSrc_mux|F[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[6]~9_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[6]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[6]~50_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|ALUSrc_mux|F[6]~9_combout\);

-- Location: M9K_X37_Y44_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004004C0C03C0F30300030108080400020101000300020060",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y43_N12
\myprocessor|ALUSrc_mux|F[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[5]~10_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[5]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	datac => \myprocessor|my_regfile|valB[5]~30_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|ALUSrc_mux|F[5]~10_combout\);

-- Location: LCCOMB_X53_Y43_N18
\myprocessor|my_alu|adder_inst|lower|carry[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ = (\myprocessor|my_regfile|valA[4]~104_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[4]~11_combout\)))) # (!\myprocessor|my_regfile|valA[4]~104_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[4]~104_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[4]~5_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\);

-- Location: LCCOMB_X53_Y43_N28
\myprocessor|my_alu|adder_inst|lower|carry[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\ = (\myprocessor|my_regfile|valA[5]~124_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\) # (\myprocessor|ALUSrc_mux|F[5]~10_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[5]~124_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\ & (\myprocessor|ALUSrc_mux|F[5]~10_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[5]~10_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_regfile|valA[5]~124_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\);

-- Location: LCCOMB_X53_Y43_N22
\myprocessor|my_alu|adder_inst|lower|carry[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\ = (\myprocessor|my_regfile|valA[6]~144_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\) # (\myprocessor|ALUSrc_mux|F[6]~9_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[6]~144_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\ & (\myprocessor|ALUSrc_mux|F[6]~9_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[6]~9_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_regfile|valA[6]~144_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\);

-- Location: LCCOMB_X54_Y44_N2
\myprocessor|my_alu|adder_inst|lower|carry[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ = (\myprocessor|my_regfile|valA[7]~164_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[7]~8_combout\)))) # (!\myprocessor|my_regfile|valA[7]~164_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_regfile|valA[7]~164_combout\,
	datac => \myprocessor|ALUSrc_mux|F[7]~8_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\);

-- Location: LCCOMB_X54_Y44_N16
\myprocessor|my_alu|R[8]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~94_combout\ = (\myprocessor|my_alu|R[8]~93_combout\ & ((\myprocessor|my_control|func[1]~2_combout\) # (\myprocessor|my_alu|R[8]~91_combout\ $ (!\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[1]~2_combout\,
	datab => \myprocessor|my_alu|R[8]~93_combout\,
	datac => \myprocessor|my_alu|R[8]~91_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\,
	combout => \myprocessor|my_alu|R[8]~94_combout\);

-- Location: LCCOMB_X54_Y44_N10
\myprocessor|my_alu|R_or[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(8) = (\myprocessor|my_regfile|valA[8]~184_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[8]~330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[8]~330_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valA[8]~184_combout\,
	combout => \myprocessor|my_alu|R_or\(8));

-- Location: LCCOMB_X54_Y44_N4
\myprocessor|my_alu|R[8]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[8]~95_combout\ = (\myprocessor|my_alu|R[8]~94_combout\ & (((\myprocessor|my_alu|R_or\(8)) # (!\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|my_alu|R[8]~94_combout\ & (\myprocessor|my_alu|R[8]~90_combout\ & 
-- (\myprocessor|my_alu|R[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[8]~90_combout\,
	datab => \myprocessor|my_alu|R[8]~94_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|R_or\(8),
	combout => \myprocessor|my_alu|R[8]~95_combout\);

-- Location: FF_X52_Y31_N21
\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q\);

-- Location: FF_X54_Y32_N31
\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X49_Y31_N30
\myprocessor|my_regfile|valB[31]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~644_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q\) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q\ & (\myprocessor|my_regfile|inEnable[29]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~644_combout\);

-- Location: FF_X49_Y31_N19
\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X49_Y31_N16
\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|keyIn_mux|F~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~85_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X49_Y31_N17
\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q\);

-- Location: FF_X49_Y30_N31
\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X49_Y30_N30
\myprocessor|my_regfile|valB[31]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~642_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[31]~642_combout\);

-- Location: FF_X56_Y30_N27
\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X57_Y32_N18
\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|keyIn_mux|F~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~85_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X57_Y32_N19
\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X56_Y30_N26
\myprocessor|my_regfile|valB[31]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~643_combout\ = (\myprocessor|my_regfile|valB[31]~642_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[31]~642_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[31]~642_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~643_combout\);

-- Location: LCCOMB_X49_Y31_N8
\myprocessor|my_regfile|valB[31]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~645_combout\ = (\myprocessor|my_regfile|valB[31]~644_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q\) # ((\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[31]~644_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\ & \myprocessor|my_regfile|valB[31]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[31]~644_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[31]~643_combout\,
	combout => \myprocessor|my_regfile|valB[31]~645_combout\);

-- Location: FF_X54_Y36_N5
\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q\);

-- Location: FF_X50_Y40_N15
\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q\);

-- Location: FF_X50_Y40_N13
\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q\);

-- Location: FF_X52_Y40_N9
\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X52_Y40_N8
\myprocessor|my_regfile|valB[31]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~633_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[31]~633_combout\);

-- Location: FF_X52_Y40_N3
\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X52_Y40_N2
\myprocessor|my_regfile|valB[31]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~634_combout\ = (\myprocessor|my_regfile|valB[31]~633_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[31]~633_combout\ & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_regfile|valB[31]~633_combout\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[31]~634_combout\);

-- Location: FF_X54_Y40_N23
\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X53_Y40_N6
\myprocessor|my_regfile|valB[31]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~635_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[31]~634_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[31]~634_combout\,
	datab => \myprocessor|my_regfile|valB[13]~10_combout\,
	datac => \myprocessor|my_regfile|valB[13]~11_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~635_combout\);

-- Location: LCCOMB_X54_Y36_N30
\myprocessor|my_regfile|valB[31]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~636_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[31]~635_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_regfile|valB[31]~635_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[31]~635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valB[31]~635_combout\,
	combout => \myprocessor|my_regfile|valB[31]~636_combout\);

-- Location: FF_X54_Y32_N13
\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q\);

-- Location: FF_X49_Y30_N17
\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X49_Y30_N18
\myprocessor|my_regfile|valB[31]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~639_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~639_combout\);

-- Location: FF_X49_Y32_N25
\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q\);

-- Location: FF_X56_Y30_N13
\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X49_Y30_N20
\myprocessor|my_regfile|valB[31]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~640_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[31]~639_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[31]~639_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[31]~639_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[31]~639_combout\,
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~640_combout\);

-- Location: LCCOMB_X53_Y31_N30
\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|keyIn_mux|F~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~85_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X53_Y31_N31
\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q\);

-- Location: FF_X52_Y31_N3
\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X52_Y31_N2
\myprocessor|my_regfile|valB[31]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~637_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[31]~637_combout\);

-- Location: FF_X54_Y34_N19
\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X57_Y32_N24
\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~feeder_combout\ = \myprocessor|keyIn_mux|F~85_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~85_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~feeder_combout\);

-- Location: FF_X57_Y32_N25
\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X54_Y34_N18
\myprocessor|my_regfile|valB[31]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~638_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[31]~637_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[31]~637_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[31]~637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[31]~637_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~638_combout\);

-- Location: LCCOMB_X49_Y31_N28
\myprocessor|my_regfile|valB[31]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~641_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[31]~638_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[31]~640_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[13]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_regfile|valB[13]~17_combout\,
	datac => \myprocessor|my_regfile|valB[31]~640_combout\,
	datad => \myprocessor|my_regfile|valB[31]~638_combout\,
	combout => \myprocessor|my_regfile|valB[31]~641_combout\);

-- Location: LCCOMB_X49_Y31_N2
\myprocessor|my_regfile|valB[31]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~646_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[31]~641_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[31]~641_combout\ & 
-- (\myprocessor|my_regfile|valB[31]~645_combout\)) # (!\myprocessor|my_regfile|valB[31]~641_combout\ & ((\myprocessor|my_regfile|valB[31]~636_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_regfile|valB[31]~645_combout\,
	datac => \myprocessor|my_regfile|valB[31]~636_combout\,
	datad => \myprocessor|my_regfile|valB[31]~641_combout\,
	combout => \myprocessor|my_regfile|valB[31]~646_combout\);

-- Location: FF_X56_Y36_N25
\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X56_Y36_N26
\myprocessor|my_regfile|valB[31]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~647_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\) # ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ 
-- & (!\myprocessor|my_regfile|valB[13]~5_combout\ & (\myprocessor|my_regfile|valB[31]~646_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[31]~646_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~647_combout\);

-- Location: FF_X56_Y40_N31
\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q\);

-- Location: FF_X55_Y39_N7
\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q\);

-- Location: FF_X55_Y39_N29
\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X55_Y39_N28
\myprocessor|my_regfile|valB[31]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~648_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[31]~648_combout\);

-- Location: FF_X56_Y40_N9
\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X56_Y40_N8
\myprocessor|my_regfile|valB[31]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~649_combout\ = (\myprocessor|my_regfile|valB[31]~648_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[31]~648_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_regfile|valB[31]~648_combout\,
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[31]~649_combout\);

-- Location: FF_X55_Y37_N31
\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q\);

-- Location: FF_X57_Y37_N5
\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q\);

-- Location: FF_X56_Y36_N23
\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q\);

-- Location: FF_X57_Y36_N27
\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X56_Y36_N22
\myprocessor|my_regfile|valB[31]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~631_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valB[31]~631_combout\);

-- Location: LCCOMB_X57_Y37_N4
\myprocessor|my_regfile|valB[31]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~632_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[31]~631_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[31]~631_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[31]~631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valB[31]~631_combout\,
	combout => \myprocessor|my_regfile|valB[31]~632_combout\);

-- Location: LCCOMB_X56_Y36_N12
\myprocessor|my_regfile|valB[31]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[31]~650_combout\ = (\myprocessor|my_regfile|valB[31]~647_combout\ & ((\myprocessor|my_regfile|valB[31]~649_combout\) # ((!\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[31]~647_combout\ & 
-- (((\myprocessor|my_regfile|valB[31]~632_combout\ & \myprocessor|my_regfile|valB[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[31]~647_combout\,
	datab => \myprocessor|my_regfile|valB[31]~649_combout\,
	datac => \myprocessor|my_regfile|valB[31]~632_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[31]~650_combout\);

-- Location: M9K_X64_Y40_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X48_Y42_N8
\myprocessor|my_alu|adder_inst|upper1|carry[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\ & ((\myprocessor|my_regfile|valA[30]~624_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[30]~14_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\ & (\myprocessor|my_regfile|valA[30]~624_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[30]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[14]~12_combout\,
	datab => \myprocessor|my_regfile|valA[30]~624_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[30]~14_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\);

-- Location: LCCOMB_X48_Y42_N10
\myprocessor|my_alu|adder_inst|upper0|carry[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\ = (\myprocessor|my_regfile|valA[30]~624_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\) # (\myprocessor|ALUSrc_mux|F[30]~14_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[30]~624_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\ & (\myprocessor|ALUSrc_mux|F[30]~14_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[30]~14_combout\,
	datab => \myprocessor|my_regfile|valA[30]~624_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[14]~12_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\);

-- Location: LCCOMB_X54_Y42_N4
\myprocessor|ALUSrc_mux|F[31]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[31]~27_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[31]~650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[31]~650_combout\,
	combout => \myprocessor|ALUSrc_mux|F[31]~27_combout\);

-- Location: LCCOMB_X48_Y45_N16
\myprocessor|my_alu|adder_inst|upper0|sum[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout\ = \myprocessor|my_regfile|valA[31]~644_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[31]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[31]~644_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[31]~27_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout\);

-- Location: LCCOMB_X47_Y42_N18
\myprocessor|my_alu|adder_inst|upper|F[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\ = \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout\ $ (((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\)) # 
-- (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum[15]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\);

-- Location: LCCOMB_X48_Y45_N26
\myprocessor|my_alu|shifter_inst|RxNxxx|F~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\ & \myprocessor|my_regfile|valA[31]~644_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\,
	datad => \myprocessor|my_regfile|valA[31]~644_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\);

-- Location: LCCOMB_X50_Y45_N26
\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[28]~584_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[29]~604_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~604_combout\,
	datac => \myprocessor|my_regfile|valA[28]~584_combout\,
	datad => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\);

-- Location: LCCOMB_X48_Y45_N18
\myprocessor|my_alu|R[31]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~111_combout\ = (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[30]~624_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_regfile|valA[31]~644_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|my_regfile|valA[30]~624_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_regfile|valA[31]~644_combout\,
	combout => \myprocessor|my_alu|R[31]~111_combout\);

-- Location: LCCOMB_X49_Y45_N12
\myprocessor|my_alu|R[31]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~112_combout\ = (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|R[31]~111_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\ & \myprocessor|ALUSrc_mux|F[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\,
	datab => \myprocessor|my_alu|R[31]~111_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|R[31]~112_combout\);

-- Location: LCCOMB_X50_Y45_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[24]~504_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_regfile|valA[25]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|my_regfile|valA[24]~504_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\);

-- Location: LCCOMB_X50_Y45_N24
\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[26]~544_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[27]~564_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_regfile|valA[26]~544_combout\,
	datad => \myprocessor|my_regfile|valA[27]~564_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2_combout\);

-- Location: LCCOMB_X49_Y45_N2
\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout\ = (\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\) # ((!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~52_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout\);

-- Location: LCCOMB_X49_Y45_N6
\myprocessor|my_alu|R[31]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~113_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|R[31]~112_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout\ & \myprocessor|ALUSrc_mux|F[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[31]~112_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|R[31]~113_combout\);

-- Location: LCCOMB_X45_Y40_N12
\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[17]~364_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[19]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[19]~404_combout\,
	datac => \myprocessor|my_regfile|valA[17]~364_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48_combout\);

-- Location: LCCOMB_X45_Y40_N8
\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51_combout\);

-- Location: LCCOMB_X47_Y44_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[21]~444_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[23]~484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[21]~444_combout\,
	datad => \myprocessor|my_regfile|valA[23]~484_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45_combout\);

-- Location: LCCOMB_X47_Y44_N28
\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[20]~424_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[22]~464_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[22]~464_combout\,
	datac => \myprocessor|my_regfile|valA[20]~424_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36_combout\);

-- Location: LCCOMB_X47_Y44_N6
\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50_combout\);

-- Location: LCCOMB_X46_Y42_N0
\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\);

-- Location: LCCOMB_X48_Y45_N20
\myprocessor|my_alu|R[31]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~114_combout\ = (\myprocessor|my_control|func[0]~0_combout\ & ((\myprocessor|my_alu|R[31]~113_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\ & \myprocessor|ALUSrc_mux|F[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[31]~113_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|R[31]~114_combout\);

-- Location: LCCOMB_X48_Y45_N30
\myprocessor|my_alu|R[31]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~115_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|my_alu|R[31]~114_combout\) # ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\ & !\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_alu|R[31]~114_combout\,
	combout => \myprocessor|my_alu|R[31]~115_combout\);

-- Location: LCCOMB_X45_Y40_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[13]~284_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[15]~324_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[13]~284_combout\,
	datad => \myprocessor|my_regfile|valA[15]~324_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18_combout\);

-- Location: LCCOMB_X45_Y44_N18
\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19_combout\);

-- Location: LCCOMB_X50_Y44_N28
\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[9]~204_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[11]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~244_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[9]~204_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15_combout\);

-- Location: LCCOMB_X50_Y44_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~14_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16_combout\);

-- Location: LCCOMB_X46_Y43_N20
\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\);

-- Location: LCCOMB_X47_Y43_N8
\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\);

-- Location: LCCOMB_X50_Y43_N6
\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5_combout\);

-- Location: LCCOMB_X50_Y43_N8
\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\);

-- Location: LCCOMB_X48_Y45_N0
\myprocessor|my_alu|R[31]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[31]~116_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & ((\myprocessor|my_alu|R[31]~115_combout\) # ((\myprocessor|my_alu|R[16]~101_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[2]~1_combout\,
	datab => \myprocessor|my_alu|R[16]~101_combout\,
	datac => \myprocessor|my_alu|R[31]~115_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~17_combout\,
	combout => \myprocessor|my_alu|R[31]~116_combout\);

-- Location: LCCOMB_X48_Y45_N10
\myprocessor|MemtoReg_mux|F[31]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[31]~101_combout\ = (!\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R[31]~116_combout\) # ((!\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\ & !\myprocessor|my_control|func[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\,
	datab => \myprocessor|my_alu|R[31]~116_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|MemtoReg_mux|F[31]~101_combout\);

-- Location: LCCOMB_X48_Y45_N4
\myprocessor|MemtoReg_mux|F[31]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[31]~102_combout\ = (\myprocessor|my_regfile|valA[31]~644_combout\ & ((\myprocessor|ALUSrc_mux|F[31]~27_combout\) # (!\myprocessor|my_control|func[0]~0_combout\))) # (!\myprocessor|my_regfile|valA[31]~644_combout\ & 
-- (!\myprocessor|my_control|func[0]~0_combout\ & \myprocessor|ALUSrc_mux|F[31]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[31]~644_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[31]~27_combout\,
	combout => \myprocessor|MemtoReg_mux|F[31]~102_combout\);

-- Location: LCCOMB_X48_Y45_N6
\myprocessor|MemtoReg_mux|F[31]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[31]~103_combout\ = (\myprocessor|MemtoReg_mux|F[31]~101_combout\) # ((\myprocessor|MemtoReg_mux|F[31]~102_combout\ & (\myprocessor|my_control|func[1]~2_combout\ & !\myprocessor|my_control|func[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[31]~101_combout\,
	datab => \myprocessor|MemtoReg_mux|F[31]~102_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|MemtoReg_mux|F[31]~103_combout\);

-- Location: LCCOMB_X56_Y40_N12
\myprocessor|keyIn_mux|F~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~85_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(31))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|MemtoReg_mux|F[31]~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(31),
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datac => \myprocessor|Jal_mux|F[11]~0_combout\,
	datad => \myprocessor|MemtoReg_mux|F[31]~103_combout\,
	combout => \myprocessor|keyIn_mux|F~85_combout\);

-- Location: FF_X54_Y36_N31
\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~85_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q\);

-- Location: LCCOMB_X50_Y40_N12
\myprocessor|my_regfile|valA[31]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~637_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valA[31]~637_combout\);

-- Location: LCCOMB_X50_Y40_N14
\myprocessor|my_regfile|valA[31]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~638_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[31]~637_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[31]~637_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[31]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valA[31]~637_combout\,
	combout => \myprocessor|my_regfile|valA[31]~638_combout\);

-- Location: LCCOMB_X54_Y40_N22
\myprocessor|my_regfile|valA[31]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~639_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[31]~638_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|valA[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~17_combout\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valA[31]~638_combout\,
	combout => \myprocessor|my_regfile|valA[31]~639_combout\);

-- Location: LCCOMB_X54_Y36_N4
\myprocessor|my_regfile|valA[31]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~640_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[31]~639_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q\)) # (!\myprocessor|my_regfile|valA[31]~639_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[31]~639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valA[31]~639_combout\,
	combout => \myprocessor|my_regfile|valA[31]~640_combout\);

-- Location: LCCOMB_X56_Y30_N12
\myprocessor|my_regfile|valA[31]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~634_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:23:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[31]~634_combout\);

-- Location: LCCOMB_X56_Y36_N24
\myprocessor|my_regfile|valA[31]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~635_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[31]~634_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[31]~634_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[31]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valA[31]~634_combout\,
	combout => \myprocessor|my_regfile|valA[31]~635_combout\);

-- Location: LCCOMB_X54_Y32_N12
\myprocessor|my_regfile|valA[31]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~627_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valA[31]~627_combout\);

-- Location: LCCOMB_X54_Y32_N30
\myprocessor|my_regfile|valA[31]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~628_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[31]~627_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[31]~627_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[31]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valA[31]~627_combout\,
	combout => \myprocessor|my_regfile|valA[31]~628_combout\);

-- Location: LCCOMB_X49_Y32_N24
\myprocessor|my_regfile|valA[31]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~629_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valA[31]~629_combout\);

-- Location: LCCOMB_X49_Y31_N18
\myprocessor|my_regfile|valA[31]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~630_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[31]~629_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[31]~629_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[31]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|valA[31]~629_combout\,
	combout => \myprocessor|my_regfile|valA[31]~630_combout\);

-- Location: LCCOMB_X49_Y30_N16
\myprocessor|my_regfile|valA[31]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~631_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valA[31]~631_combout\);

-- Location: LCCOMB_X52_Y31_N20
\myprocessor|my_regfile|valA[31]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~632_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[31]~631_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[31]~631_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[31]~631_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[31]~631_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valA[31]~632_combout\);

-- Location: LCCOMB_X55_Y36_N18
\myprocessor|my_regfile|valA[31]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~633_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[31]~630_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[31]~632_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[31]~630_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[31]~632_combout\,
	combout => \myprocessor|my_regfile|valA[31]~633_combout\);

-- Location: LCCOMB_X55_Y36_N28
\myprocessor|my_regfile|valA[31]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~636_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[31]~633_combout\ & (\myprocessor|my_regfile|valA[31]~635_combout\)) # 
-- (!\myprocessor|my_regfile|valA[31]~633_combout\ & ((\myprocessor|my_regfile|valA[31]~628_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[31]~633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[31]~635_combout\,
	datac => \myprocessor|my_regfile|valA[31]~628_combout\,
	datad => \myprocessor|my_regfile|valA[31]~633_combout\,
	combout => \myprocessor|my_regfile|valA[31]~636_combout\);

-- Location: LCCOMB_X55_Y36_N14
\myprocessor|my_regfile|valA[31]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~641_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[7]~10_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- ((\myprocessor|my_regfile|valA[31]~636_combout\))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[31]~640_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[31]~640_combout\,
	datad => \myprocessor|my_regfile|valA[31]~636_combout\,
	combout => \myprocessor|my_regfile|valA[31]~641_combout\);

-- Location: LCCOMB_X55_Y39_N6
\myprocessor|my_regfile|valA[31]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~642_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valA[31]~642_combout\);

-- Location: LCCOMB_X56_Y40_N30
\myprocessor|my_regfile|valA[31]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~643_combout\ = (\myprocessor|my_regfile|valA[31]~642_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[31]~642_combout\ & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[31]~642_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:31:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[31]~643_combout\);

-- Location: LCCOMB_X57_Y36_N26
\myprocessor|my_regfile|valA[31]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~625_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:31:r~q\,
	combout => \myprocessor|my_regfile|valA[31]~625_combout\);

-- Location: LCCOMB_X55_Y37_N30
\myprocessor|my_regfile|valA[31]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~626_combout\ = (\myprocessor|my_regfile|valA[31]~625_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[31]~625_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:31:r~q\,
	datab => \myprocessor|my_regfile|valA[31]~625_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:31:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[31]~626_combout\);

-- Location: LCCOMB_X54_Y39_N20
\myprocessor|my_regfile|valA[31]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[31]~644_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[31]~641_combout\ & (\myprocessor|my_regfile|valA[31]~643_combout\)) # (!\myprocessor|my_regfile|valA[31]~641_combout\ & 
-- ((\myprocessor|my_regfile|valA[31]~626_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[31]~641_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[31]~641_combout\,
	datac => \myprocessor|my_regfile|valA[31]~643_combout\,
	datad => \myprocessor|my_regfile|valA[31]~626_combout\,
	combout => \myprocessor|my_regfile|valA[31]~644_combout\);

-- Location: LCCOMB_X48_Y42_N0
\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[31]~644_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[29]~604_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[29]~604_combout\,
	datad => \myprocessor|my_regfile|valA[31]~644_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\);

-- Location: LCCOMB_X48_Y44_N10
\myprocessor|my_alu|shifter_inst|RxNxxx|F~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\)) # 
-- (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\);

-- Location: LCCOMB_X45_Y44_N26
\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[18]~384_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[16]~344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[16]~344_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[18]~384_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\);

-- Location: LCCOMB_X45_Y44_N4
\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46_combout\);

-- Location: LCCOMB_X48_Y44_N26
\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[12]~34_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\);

-- Location: LCCOMB_X50_Y44_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~15_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~26_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29_combout\);

-- Location: LCCOMB_X46_Y44_N28
\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\);

-- Location: LCCOMB_X46_Y44_N6
\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (((\myprocessor|my_regfile|valA[0]~24_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[4]~10_combout\,
	datab => \myprocessor|my_regfile|valA[0]~24_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\);

-- Location: LCCOMB_X49_Y42_N2
\myprocessor|my_alu|shifter_inst|LNxxxx|F~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout\);

-- Location: LCCOMB_X49_Y44_N16
\myprocessor|MemtoReg_mux|F[12]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[12]~19_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & (((\myprocessor|my_alu|R[1]~22_combout\) # (\myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\ & (!\myprocessor|my_alu|R[1]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\,
	datab => \myprocessor|my_alu|R[1]~23_combout\,
	datac => \myprocessor|my_alu|R[1]~22_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LNxxxx|F~19_combout\,
	combout => \myprocessor|MemtoReg_mux|F[12]~19_combout\);

-- Location: LCCOMB_X48_Y44_N14
\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\);

-- Location: LCCOMB_X49_Y44_N10
\myprocessor|MemtoReg_mux|F[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[12]~20_combout\ = (\myprocessor|MemtoReg_mux|F[12]~19_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\) # ((!\myprocessor|my_alu|R[1]~22_combout\)))) # (!\myprocessor|MemtoReg_mux|F[12]~19_combout\ & 
-- (((\myprocessor|my_alu|R[1]~22_combout\ & \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~18_combout\,
	datab => \myprocessor|MemtoReg_mux|F[12]~19_combout\,
	datac => \myprocessor|my_alu|R[1]~22_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\,
	combout => \myprocessor|MemtoReg_mux|F[12]~20_combout\);

-- Location: LCCOMB_X53_Y41_N18
\myprocessor|MemtoReg_mux|F[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[12]~21_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[12]~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(12),
	datad => \myprocessor|my_regfile|valB[12]~250_combout\,
	combout => \myprocessor|MemtoReg_mux|F[12]~21_combout\);

-- Location: LCCOMB_X53_Y41_N28
\myprocessor|MemtoReg_mux|F[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[12]~22_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_regfile|valA[12]~264_combout\) # ((\myprocessor|MemtoReg_mux|F[12]~21_combout\) # (!\myprocessor|my_control|func[1]~2_combout\)))) # 
-- (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_regfile|valA[12]~264_combout\ & (\myprocessor|my_control|func[1]~2_combout\ & \myprocessor|MemtoReg_mux|F[12]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_regfile|valA[12]~264_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|MemtoReg_mux|F[12]~21_combout\,
	combout => \myprocessor|MemtoReg_mux|F[12]~22_combout\);

-- Location: LCCOMB_X53_Y41_N16
\myprocessor|my_alu|adder_inst|lower|sum[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(12) = \myprocessor|ALUSrc_mux|F[12]~3_combout\ $ (\myprocessor|my_regfile|valA[12]~264_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[12]~3_combout\,
	datab => \myprocessor|my_regfile|valA[12]~264_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[12]~13_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(12));

-- Location: LCCOMB_X53_Y41_N14
\myprocessor|MemtoReg_mux|F[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[12]~23_combout\ = (\myprocessor|MemtoReg_mux|F[12]~22_combout\ & ((\myprocessor|MemtoReg_mux|F[12]~20_combout\) # ((\myprocessor|my_control|func[1]~2_combout\)))) # (!\myprocessor|MemtoReg_mux|F[12]~22_combout\ & 
-- (((!\myprocessor|my_control|func[1]~2_combout\ & !\myprocessor|my_alu|adder_inst|lower|sum\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[12]~20_combout\,
	datab => \myprocessor|MemtoReg_mux|F[12]~22_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(12),
	combout => \myprocessor|MemtoReg_mux|F[12]~23_combout\);

-- Location: LCCOMB_X56_Y38_N28
\myprocessor|keyIn_mux|F~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~42_combout\ = (\myprocessor|my_control|func[1]~3_combout\ & ((\myprocessor|keyIn_mux|F~34_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(12)))) # (!\myprocessor|keyIn_mux|F~34_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[12]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~34_combout\,
	datab => \myprocessor|my_control|func[1]~3_combout\,
	datac => \myprocessor|MemtoReg_mux|F[12]~23_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(12),
	combout => \myprocessor|keyIn_mux|F~42_combout\);

-- Location: LCCOMB_X56_Y38_N30
\myprocessor|keyIn_mux|F~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~43_combout\ = (\myprocessor|keyIn_mux|F~42_combout\) # ((\myprocessor|MemtoReg_mux|F[12]~23_combout\ & \myprocessor|keyIn_mux|F~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|MemtoReg_mux|F[12]~23_combout\,
	datac => \myprocessor|keyIn_mux|F~36_combout\,
	datad => \myprocessor|keyIn_mux|F~42_combout\,
	combout => \myprocessor|keyIn_mux|F~43_combout\);

-- Location: FF_X57_Y35_N31
\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~43_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q\);

-- Location: LCCOMB_X60_Y37_N22
\myprocessor|my_regfile|valA[12]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~262_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:13:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[12]~262_combout\);

-- Location: LCCOMB_X57_Y38_N12
\myprocessor|my_regfile|valA[12]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~263_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[12]~262_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[12]~262_combout\ & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[12]~262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[12]~262_combout\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~263_combout\);

-- Location: LCCOMB_X53_Y35_N26
\myprocessor|my_regfile|valA[12]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~252_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~252_combout\);

-- Location: LCCOMB_X53_Y35_N16
\myprocessor|my_regfile|valA[12]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~253_combout\ = (\myprocessor|my_regfile|valA[12]~252_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[12]~252_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[12]~252_combout\,
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:12:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[12]~253_combout\);

-- Location: LCCOMB_X52_Y33_N6
\myprocessor|my_regfile|valA[12]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~245_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~245_combout\);

-- Location: LCCOMB_X52_Y33_N0
\myprocessor|my_regfile|valA[12]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~246_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[12]~245_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[12]~245_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[12]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|valA[12]~245_combout\,
	combout => \myprocessor|my_regfile|valA[12]~246_combout\);

-- Location: LCCOMB_X56_Y34_N4
\myprocessor|my_regfile|valA[12]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~249_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~249_combout\);

-- Location: LCCOMB_X56_Y34_N22
\myprocessor|my_regfile|valA[12]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~250_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[12]~249_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[12]~249_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[12]~249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[12]~249_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~250_combout\);

-- Location: LCCOMB_X52_Y34_N20
\myprocessor|my_regfile|valA[12]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~247_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~247_combout\);

-- Location: LCCOMB_X52_Y34_N22
\myprocessor|my_regfile|valA[12]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~248_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[12]~247_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[12]~247_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[12]~247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[12]~247_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~248_combout\);

-- Location: LCCOMB_X52_Y35_N8
\myprocessor|my_regfile|valA[12]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~251_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|valA[12]~248_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[12]~250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[12]~250_combout\,
	datad => \myprocessor|my_regfile|valA[12]~248_combout\,
	combout => \myprocessor|my_regfile|valA[12]~251_combout\);

-- Location: LCCOMB_X52_Y35_N26
\myprocessor|my_regfile|valA[12]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~254_combout\ = (\myprocessor|my_regfile|valA[12]~251_combout\ & ((\myprocessor|my_regfile|valA[12]~253_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[12]~251_combout\ & (((\myprocessor|my_regfile|valA[12]~246_combout\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[12]~253_combout\,
	datab => \myprocessor|my_regfile|valA[12]~246_combout\,
	datac => \myprocessor|my_regfile|valA[12]~251_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[12]~254_combout\);

-- Location: LCCOMB_X60_Y37_N4
\myprocessor|my_regfile|valA[12]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~255_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~255_combout\);

-- Location: LCCOMB_X58_Y37_N8
\myprocessor|my_regfile|valA[12]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~256_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[12]~255_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[12]~255_combout\ & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[12]~255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[12]~255_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~256_combout\);

-- Location: LCCOMB_X53_Y39_N30
\myprocessor|my_regfile|valA[12]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~257_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~257_combout\);

-- Location: LCCOMB_X49_Y39_N10
\myprocessor|my_regfile|valA[12]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~258_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[12]~257_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[12]~257_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[12]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[12]~257_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:12:r~q\,
	combout => \myprocessor|my_regfile|valA[12]~258_combout\);

-- Location: LCCOMB_X49_Y39_N24
\myprocessor|my_regfile|valA[12]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~259_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[12]~258_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|valA[12]~258_combout\,
	combout => \myprocessor|my_regfile|valA[12]~259_combout\);

-- Location: LCCOMB_X52_Y38_N12
\myprocessor|my_regfile|valA[12]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~260_combout\ = (\myprocessor|my_regfile|valA[12]~259_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q\) # ((!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[12]~259_combout\ & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q\ & \myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:12:r~q\,
	datab => \myprocessor|my_regfile|valA[12]~259_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:12:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[12]~260_combout\);

-- Location: LCCOMB_X52_Y35_N20
\myprocessor|my_regfile|valA[12]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~261_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[12]~256_combout\) # ((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (((!\myprocessor|my_regfile|valA[7]~10_combout\ & \myprocessor|my_regfile|valA[12]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[12]~256_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[12]~260_combout\,
	combout => \myprocessor|my_regfile|valA[12]~261_combout\);

-- Location: LCCOMB_X52_Y35_N22
\myprocessor|my_regfile|valA[12]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[12]~264_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[12]~261_combout\ & (\myprocessor|my_regfile|valA[12]~263_combout\)) # (!\myprocessor|my_regfile|valA[12]~261_combout\ & 
-- ((\myprocessor|my_regfile|valA[12]~254_combout\))))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[12]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[12]~263_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[12]~254_combout\,
	datad => \myprocessor|my_regfile|valA[12]~261_combout\,
	combout => \myprocessor|my_regfile|valA[12]~264_combout\);

-- Location: LCCOMB_X50_Y44_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[12]~264_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[14]~304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[14]~304_combout\,
	datab => \myprocessor|my_regfile|valA[12]~264_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17_combout\);

-- Location: LCCOMB_X48_Y44_N4
\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~17_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~22_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23_combout\);

-- Location: LCCOMB_X45_Y43_N20
\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[10]~21_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\);

-- Location: LCCOMB_X45_Y43_N18
\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6_combout\);

-- Location: LCCOMB_X45_Y42_N6
\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~11_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~11_combout\);

-- Location: LCCOMB_X49_Y45_N10
\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[25]~524_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[26]~544_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|my_regfile|valA[26]~544_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout\);

-- Location: LCCOMB_X50_Y45_N22
\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~30_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[23]~484_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_regfile|valA[24]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_regfile|valA[24]~504_combout\,
	datad => \myprocessor|my_regfile|valA[23]~484_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~30_combout\);

-- Location: LCCOMB_X49_Y45_N20
\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31_combout\ = (\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~30_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout\ & !\myprocessor|ALUSrc_mux|F[1]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~30_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31_combout\);

-- Location: LCCOMB_X50_Y45_N20
\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[27]~564_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[28]~584_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_regfile|valA[28]~584_combout\,
	datad => \myprocessor|my_regfile|valA[27]~564_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0_combout\);

-- Location: LCCOMB_X48_Y45_N12
\myprocessor|my_alu|R[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~96_combout\ = (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[29]~604_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_regfile|valA[30]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|my_regfile|valA[30]~624_combout\,
	datac => \myprocessor|my_regfile|valA[29]~604_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|R[30]~96_combout\);

-- Location: LCCOMB_X49_Y45_N8
\myprocessor|my_alu|R[30]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~97_combout\ = (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|R[30]~96_combout\) # ((\myprocessor|ALUSrc_mux|F[1]~29_combout\ & \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0_combout\,
	datad => \myprocessor|my_alu|R[30]~96_combout\,
	combout => \myprocessor|my_alu|R[30]~97_combout\);

-- Location: LCCOMB_X49_Y45_N22
\myprocessor|my_alu|R[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~98_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|R[30]~97_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31_combout\ & \myprocessor|ALUSrc_mux|F[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31_combout\,
	datab => \myprocessor|my_alu|R[30]~97_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|R[30]~98_combout\);

-- Location: LCCOMB_X48_Y45_N22
\myprocessor|my_alu|R[30]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~99_combout\ = (\myprocessor|my_control|func[0]~0_combout\ & ((\myprocessor|my_alu|R[30]~98_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7_combout\ & \myprocessor|ALUSrc_mux|F[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|R[30]~98_combout\,
	combout => \myprocessor|my_alu|R[30]~99_combout\);

-- Location: LCCOMB_X48_Y44_N22
\myprocessor|my_alu|shifter_inst|RxNxxx|F~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\);

-- Location: LCCOMB_X48_Y45_N24
\myprocessor|my_alu|R[30]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~100_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|my_alu|R[30]~99_combout\) # ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\ & !\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[30]~99_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|R[30]~100_combout\);

-- Location: LCCOMB_X48_Y45_N2
\myprocessor|my_alu|R[30]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[30]~102_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & ((\myprocessor|my_alu|R[30]~100_combout\) # ((\myprocessor|my_alu|R[16]~101_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[2]~1_combout\,
	datab => \myprocessor|my_alu|R[16]~101_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~11_combout\,
	datad => \myprocessor|my_alu|R[30]~100_combout\,
	combout => \myprocessor|my_alu|R[30]~102_combout\);

-- Location: LCCOMB_X48_Y45_N28
\myprocessor|MemtoReg_mux|F[30]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[30]~24_combout\ = (!\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R[30]~102_combout\) # ((\myprocessor|my_alu|R[30]~103_combout\ & !\myprocessor|my_control|func[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[30]~103_combout\,
	datab => \myprocessor|my_alu|R[30]~102_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|MemtoReg_mux|F[30]~24_combout\);

-- Location: LCCOMB_X48_Y45_N14
\myprocessor|MemtoReg_mux|F[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[30]~26_combout\ = (\myprocessor|MemtoReg_mux|F[30]~24_combout\) # ((\myprocessor|MemtoReg_mux|F[30]~25_combout\ & (\myprocessor|my_control|func[1]~2_combout\ & !\myprocessor|my_control|func[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[30]~25_combout\,
	datab => \myprocessor|MemtoReg_mux|F[30]~24_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|MemtoReg_mux|F[30]~26_combout\);

-- Location: M9K_X51_Y40_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N4
\myprocessor|keyIn_mux|F~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~54_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(30)))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[30]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|Jal_mux|F[11]~0_combout\,
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datac => \myprocessor|MemtoReg_mux|F[30]~26_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|keyIn_mux|F~54_combout\);

-- Location: FF_X53_Y37_N15
\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~54_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q\);

-- Location: LCCOMB_X53_Y37_N24
\myprocessor|my_regfile|valA[30]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~615_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:10:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[30]~615_combout\);

-- Location: LCCOMB_X55_Y37_N22
\myprocessor|my_regfile|valA[30]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~616_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[30]~615_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[30]~615_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[30]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:9:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|valA[30]~615_combout\,
	combout => \myprocessor|my_regfile|valA[30]~616_combout\);

-- Location: LCCOMB_X55_Y40_N10
\myprocessor|my_regfile|valA[30]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~617_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~617_combout\);

-- Location: LCCOMB_X55_Y40_N12
\myprocessor|my_regfile|valA[30]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~618_combout\ = (\myprocessor|my_regfile|valA[30]~617_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[30]~617_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[30]~617_combout\,
	datab => \myprocessor|my_regfile|regs:6:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[30]~618_combout\);

-- Location: LCCOMB_X49_Y39_N16
\myprocessor|my_regfile|valA[30]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~619_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[30]~618_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|valA[30]~618_combout\,
	combout => \myprocessor|my_regfile|valA[30]~619_combout\);

-- Location: LCCOMB_X50_Y39_N28
\myprocessor|my_regfile|valA[30]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~620_combout\ = (\myprocessor|my_regfile|valA[30]~619_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q\) # ((!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[30]~619_combout\ & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q\ & \myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_regfile|valA[30]~619_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[30]~620_combout\);

-- Location: LCCOMB_X50_Y39_N12
\myprocessor|my_regfile|valA[30]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~621_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[30]~616_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[30]~620_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[30]~616_combout\,
	datad => \myprocessor|my_regfile|valA[30]~620_combout\,
	combout => \myprocessor|my_regfile|valA[30]~621_combout\);

-- Location: LCCOMB_X49_Y32_N16
\myprocessor|my_regfile|valA[30]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~605_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~605_combout\);

-- Location: LCCOMB_X49_Y33_N22
\myprocessor|my_regfile|valA[30]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~606_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[30]~605_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[30]~605_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[30]~605_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[30]~605_combout\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:30:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~606_combout\);

-- Location: LCCOMB_X56_Y30_N0
\myprocessor|my_regfile|valA[30]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~612_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~612_combout\);

-- Location: LCCOMB_X56_Y32_N6
\myprocessor|my_regfile|valA[30]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~613_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[30]~612_combout\ & (\myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[30]~612_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[30]~612_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[30]~612_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~613_combout\);

-- Location: LCCOMB_X54_Y32_N0
\myprocessor|my_regfile|valA[30]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~607_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~607_combout\);

-- Location: LCCOMB_X54_Y32_N26
\myprocessor|my_regfile|valA[30]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~608_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[30]~607_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[30]~607_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[30]~607_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[30]~607_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~608_combout\);

-- Location: LCCOMB_X49_Y30_N26
\myprocessor|my_regfile|valA[30]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~609_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[30]~609_combout\);

-- Location: LCCOMB_X50_Y32_N28
\myprocessor|my_regfile|valA[30]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~610_combout\ = (\myprocessor|my_regfile|valA[30]~609_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[30]~609_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:30:r~q\,
	datab => \myprocessor|my_regfile|valA[30]~609_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[30]~610_combout\);

-- Location: LCCOMB_X50_Y32_N0
\myprocessor|my_regfile|valA[30]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~611_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[30]~608_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[30]~610_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[30]~608_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[30]~610_combout\,
	combout => \myprocessor|my_regfile|valA[30]~611_combout\);

-- Location: LCCOMB_X49_Y33_N28
\myprocessor|my_regfile|valA[30]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~614_combout\ = (\myprocessor|my_regfile|valA[30]~611_combout\ & (((\myprocessor|my_regfile|valA[30]~613_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[30]~611_combout\ & (\myprocessor|my_regfile|valA[30]~606_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[30]~606_combout\,
	datab => \myprocessor|my_regfile|valA[30]~613_combout\,
	datac => \myprocessor|my_regfile|valA[30]~611_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[30]~614_combout\);

-- Location: LCCOMB_X55_Y39_N22
\myprocessor|my_regfile|valA[30]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~622_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:30:r~q\,
	combout => \myprocessor|my_regfile|valA[30]~622_combout\);

-- Location: LCCOMB_X55_Y39_N20
\myprocessor|my_regfile|valA[30]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~623_combout\ = (\myprocessor|my_regfile|valA[30]~622_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[30]~622_combout\ & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[30]~622_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:30:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:30:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[30]~623_combout\);

-- Location: LCCOMB_X48_Y41_N8
\myprocessor|my_regfile|valA[30]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[30]~624_combout\ = (\myprocessor|my_regfile|valA[30]~621_combout\ & (((\myprocessor|my_regfile|valA[30]~623_combout\) # (!\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[30]~621_combout\ & 
-- (\myprocessor|my_regfile|valA[30]~614_combout\ & (\myprocessor|my_regfile|valA[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[30]~621_combout\,
	datab => \myprocessor|my_regfile|valA[30]~614_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[30]~623_combout\,
	combout => \myprocessor|my_regfile|valA[30]~624_combout\);

-- Location: LCCOMB_X50_Y44_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\ = (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[31]~644_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_regfile|valA[30]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|my_regfile|valA[30]~624_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_regfile|valA[31]~644_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\);

-- Location: LCCOMB_X49_Y44_N2
\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\ & ((!\myprocessor|ALUSrc_mux|F[2]~13_combout\)))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\);

-- Location: LCCOMB_X48_Y41_N10
\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~26_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[8]~184_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[6]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[6]~144_combout\,
	datac => \myprocessor|my_regfile|valA[8]~184_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~26_combout\);

-- Location: LCCOMB_X48_Y41_N24
\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[9]~204_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[7]~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[9]~204_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[7]~164_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25_combout\);

-- Location: LCCOMB_X48_Y41_N20
\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~26_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27_combout\);

-- Location: LCCOMB_X49_Y44_N30
\myprocessor|my_alu|R[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~14_combout\ = (\myprocessor|my_alu|R[4]~3_combout\ & (((\myprocessor|my_alu|R[4]~2_combout\)))) # (!\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|R[4]~2_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24_combout\))) # (!\myprocessor|my_alu|R[4]~2_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~3_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~24_combout\,
	datad => \myprocessor|my_alu|R[4]~2_combout\,
	combout => \myprocessor|my_alu|R[6]~14_combout\);

-- Location: LCCOMB_X49_Y44_N20
\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[14]~22_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[18]~20_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\);

-- Location: LCCOMB_X49_Y44_N4
\myprocessor|my_alu|R[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~15_combout\ = (\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|R[6]~14_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\)) # (!\myprocessor|my_alu|R[6]~14_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\))))) # (!\myprocessor|my_alu|R[4]~3_combout\ & (((\myprocessor|my_alu|R[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~3_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\,
	datac => \myprocessor|my_alu|R[6]~14_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\,
	combout => \myprocessor|my_alu|R[6]~15_combout\);

-- Location: LCCOMB_X45_Y43_N24
\myprocessor|my_alu|shifter_inst|LxNxxx|F~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[6]~8_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\);

-- Location: LCCOMB_X45_Y42_N0
\myprocessor|my_alu|shifter_inst|LNxxxx|F~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout\ = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_regfile|valB[4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[4]~130_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout\);

-- Location: LCCOMB_X52_Y43_N4
\myprocessor|my_alu|R[6]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~17_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[6]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[6]~50_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|my_alu|R[6]~17_combout\);

-- Location: LCCOMB_X53_Y43_N12
\myprocessor|my_alu|R[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~16_combout\ = \myprocessor|my_regfile|valA[6]~144_combout\ $ (((!\myprocessor|my_alu|R[4]~6_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[6]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~6_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_regfile|valA[6]~144_combout\,
	datad => \myprocessor|ALUSrc_mux|F[6]~9_combout\,
	combout => \myprocessor|my_alu|R[6]~16_combout\);

-- Location: LCCOMB_X53_Y43_N6
\myprocessor|my_alu|R[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~18_combout\ = (\myprocessor|my_alu|R[6]~16_combout\ & ((\myprocessor|my_alu|R[6]~17_combout\) # (!\myprocessor|my_alu|R[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~6_combout\,
	datac => \myprocessor|my_alu|R[6]~17_combout\,
	datad => \myprocessor|my_alu|R[6]~16_combout\,
	combout => \myprocessor|my_alu|R[6]~18_combout\);

-- Location: LCCOMB_X53_Y43_N16
\myprocessor|my_alu|R[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~19_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & (!\myprocessor|my_alu|R[4]~6_combout\)) # (!\myprocessor|my_control|func[2]~1_combout\ & (\myprocessor|my_alu|R[6]~18_combout\ $ (((!\myprocessor|my_alu|R[4]~6_combout\ & 
-- !\myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~6_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|carry[6]~7_combout\,
	datac => \myprocessor|my_control|func[2]~1_combout\,
	datad => \myprocessor|my_alu|R[6]~18_combout\,
	combout => \myprocessor|my_alu|R[6]~19_combout\);

-- Location: LCCOMB_X54_Y43_N12
\myprocessor|my_alu|R[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~20_combout\ = (\myprocessor|my_alu|R[6]~19_combout\ & (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout\) # (!\myprocessor|my_control|func[2]~1_combout\)))) # (!\myprocessor|my_alu|R[6]~19_combout\ & 
-- (\myprocessor|my_alu|R[6]~15_combout\ & ((\myprocessor|my_control|func[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[6]~15_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~23_combout\,
	datac => \myprocessor|my_alu|R[6]~19_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|my_alu|R[6]~20_combout\);

-- Location: LCCOMB_X54_Y43_N22
\myprocessor|my_alu|R[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[6]~21_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & (((\myprocessor|ALUSrc_mux|F[6]~9_combout\) # (\myprocessor|my_regfile|valA[6]~144_combout\)))) # (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- (\myprocessor|my_alu|R[6]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[6]~20_combout\,
	datab => \myprocessor|ALUSrc_mux|F[6]~9_combout\,
	datac => \myprocessor|my_regfile|valA[6]~144_combout\,
	datad => \myprocessor|my_alu|R[4]~12_combout\,
	combout => \myprocessor|my_alu|R[6]~21_combout\);

-- Location: LCCOMB_X46_Y42_N26
\myprocessor|MemtoReg_mux|F[17]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~99_combout\ = (\myprocessor|my_alu|B_prime\(16) & (\myprocessor|MemtoReg_mux|F[17]~71_combout\ & ((\myprocessor|my_regfile|valA[16]~344_combout\) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\)))) # 
-- (!\myprocessor|my_alu|B_prime\(16) & ((\myprocessor|MemtoReg_mux|F[17]~71_combout\) # ((\myprocessor|my_regfile|valA[16]~344_combout\ & \myprocessor|MemtoReg_mux|F[28]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|B_prime\(16),
	datab => \myprocessor|MemtoReg_mux|F[17]~71_combout\,
	datac => \myprocessor|my_regfile|valA[16]~344_combout\,
	datad => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~99_combout\);

-- Location: LCCOMB_X43_Y43_N0
\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~42_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[13]~27_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12_combout\);

-- Location: LCCOMB_X43_Y43_N8
\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[5]~3_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[9]~25_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6_combout\);

-- Location: LCCOMB_X43_Y43_N18
\myprocessor|MemtoReg_mux|F[17]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~95_combout\ = (\myprocessor|MemtoReg_mux|F[17]~67_combout\ & (((\myprocessor|MemtoReg_mux|F[17]~68_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~68_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6_combout\))) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6_combout\,
	datad => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~95_combout\);

-- Location: LCCOMB_X43_Y44_N16
\myprocessor|my_alu|shifter_inst|RxNxxx|F~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\);

-- Location: LCCOMB_X43_Y44_N30
\myprocessor|my_alu|shifter_inst|RNxxxx|F~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout\);

-- Location: LCCOMB_X47_Y43_N30
\myprocessor|my_alu|shifter_inst|LxNxxx|F~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~16_combout\ = (\myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~16_combout\);

-- Location: LCCOMB_X43_Y43_N28
\myprocessor|MemtoReg_mux|F[17]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~96_combout\ = (\myprocessor|MemtoReg_mux|F[17]~67_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~95_combout\ & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout\)) # (!\myprocessor|MemtoReg_mux|F[17]~95_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxNxxx|F~16_combout\))))) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & (\myprocessor|MemtoReg_mux|F[17]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datab => \myprocessor|MemtoReg_mux|F[17]~95_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~14_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~16_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~96_combout\);

-- Location: LCCOMB_X46_Y42_N22
\myprocessor|MemtoReg_mux|F[17]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~97_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[17]~630_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_regfile|valB[17]~630_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~97_combout\);

-- Location: LCCOMB_X46_Y42_N24
\myprocessor|MemtoReg_mux|F[17]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~98_combout\ = (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (\myprocessor|my_regfile|valA[17]~364_combout\ $ ((\myprocessor|my_alu|B_prime\(17))))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & 
-- (\myprocessor|my_regfile|valA[17]~364_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~364_combout\,
	datab => \myprocessor|my_alu|B_prime\(17),
	datac => \myprocessor|MemtoReg_mux|F[17]~97_combout\,
	datad => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~98_combout\);

-- Location: LCCOMB_X46_Y42_N20
\myprocessor|MemtoReg_mux|F[17]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[17]~100_combout\ = (\myprocessor|MemtoReg_mux|F[17]~99_combout\ & (((\myprocessor|MemtoReg_mux|F[17]~98_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~99_combout\ & ((\myprocessor|MemtoReg_mux|F[28]~27_combout\ & 
-- ((!\myprocessor|MemtoReg_mux|F[17]~98_combout\))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (\myprocessor|MemtoReg_mux|F[17]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~99_combout\,
	datab => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~96_combout\,
	datad => \myprocessor|MemtoReg_mux|F[17]~98_combout\,
	combout => \myprocessor|MemtoReg_mux|F[17]~100_combout\);

-- Location: LCCOMB_X57_Y39_N22
\myprocessor|keyIn_mux|F~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~82_combout\ = (\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & (((\myprocessor|MemtoReg_mux|F[17]~100_combout\ & 
-- !\myprocessor|my_alu|R[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|Jal_mux|F[11]~0_combout\,
	datab => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|MemtoReg_mux|F[17]~100_combout\,
	datad => \myprocessor|my_alu|R[4]~12_combout\,
	combout => \myprocessor|keyIn_mux|F~82_combout\);

-- Location: LCCOMB_X46_Y42_N14
\myprocessor|keyIn_mux|F~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~83_combout\ = (\myprocessor|my_regfile|valA[17]~364_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[17]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~364_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[17]~630_combout\,
	combout => \myprocessor|keyIn_mux|F~83_combout\);

-- Location: LCCOMB_X57_Y39_N28
\myprocessor|keyIn_mux|F~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~84_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|keyIn_mux|F~82_combout\) # ((\myprocessor|keyIn_mux|F~83_combout\ & \myprocessor|my_alu|R[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~82_combout\,
	datab => \myprocessor|keyIn_mux|F~83_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|my_alu|R[4]~12_combout\,
	combout => \myprocessor|keyIn_mux|F~84_combout\);

-- Location: FF_X52_Y38_N27
\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~84_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q\);

-- Location: LCCOMB_X53_Y39_N10
\myprocessor|my_regfile|valA[17]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~357_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valA[17]~357_combout\);

-- Location: LCCOMB_X53_Y39_N4
\myprocessor|my_regfile|valA[17]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~358_combout\ = (\myprocessor|my_regfile|valA[17]~357_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[17]~357_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~357_combout\,
	datab => \myprocessor|my_regfile|regs:7:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valA[17]~358_combout\);

-- Location: LCCOMB_X49_Y39_N30
\myprocessor|my_regfile|valA[17]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~359_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[17]~358_combout\) # (!\myprocessor|my_regfile|valA[7]~17_combout\)))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q\ & ((\myprocessor|my_regfile|valA[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|regs:1:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_regfile|valA[17]~358_combout\,
	datad => \myprocessor|my_regfile|valA[7]~17_combout\,
	combout => \myprocessor|my_regfile|valA[17]~359_combout\);

-- Location: LCCOMB_X52_Y38_N20
\myprocessor|my_regfile|valA[17]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~360_combout\ = (\myprocessor|my_regfile|valA[17]~359_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q\) # (!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[17]~359_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q\ & ((\myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_regfile|valA[17]~359_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[17]~360_combout\);

-- Location: LCCOMB_X52_Y33_N2
\myprocessor|my_regfile|valA[17]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~349_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valA[17]~349_combout\);

-- Location: LCCOMB_X52_Y33_N20
\myprocessor|my_regfile|valA[17]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~350_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[17]~349_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[17]~349_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[17]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|valA[17]~349_combout\,
	combout => \myprocessor|my_regfile|valA[17]~350_combout\);

-- Location: LCCOMB_X54_Y33_N28
\myprocessor|my_regfile|valA[17]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~351_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[17]~351_combout\);

-- Location: LCCOMB_X54_Y33_N22
\myprocessor|my_regfile|valA[17]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~352_combout\ = (\myprocessor|my_regfile|valA[17]~351_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[17]~351_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_regfile|valA[17]~351_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[17]~352_combout\);

-- Location: LCCOMB_X53_Y33_N6
\myprocessor|my_regfile|valA[17]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~353_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[17]~350_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|valA[17]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[17]~350_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[17]~352_combout\,
	combout => \myprocessor|my_regfile|valA[17]~353_combout\);

-- Location: LCCOMB_X53_Y35_N12
\myprocessor|my_regfile|valA[17]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~354_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[17]~354_combout\);

-- Location: LCCOMB_X53_Y35_N18
\myprocessor|my_regfile|valA[17]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~355_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[17]~354_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[17]~354_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[17]~354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|valA[17]~354_combout\,
	combout => \myprocessor|my_regfile|valA[17]~355_combout\);

-- Location: LCCOMB_X57_Y32_N6
\myprocessor|my_regfile|valA[17]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~347_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:17:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:25:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[17]~347_combout\);

-- Location: LCCOMB_X57_Y32_N20
\myprocessor|my_regfile|valA[17]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~348_combout\ = (\myprocessor|my_regfile|valA[17]~347_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_regfile|valA[17]~347_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~347_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:21:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valA[17]~348_combout\);

-- Location: LCCOMB_X53_Y33_N0
\myprocessor|my_regfile|valA[17]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~356_combout\ = (\myprocessor|my_regfile|valA[17]~353_combout\ & ((\myprocessor|my_regfile|valA[17]~355_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[17]~353_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|valA[17]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~353_combout\,
	datab => \myprocessor|my_regfile|valA[17]~355_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[17]~348_combout\,
	combout => \myprocessor|my_regfile|valA[17]~356_combout\);

-- Location: LCCOMB_X53_Y33_N2
\myprocessor|my_regfile|valA[17]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~361_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\) # (\myprocessor|my_regfile|valA[17]~356_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (\myprocessor|my_regfile|valA[17]~360_combout\ & (!\myprocessor|my_regfile|valA[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~360_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[17]~356_combout\,
	combout => \myprocessor|my_regfile|valA[17]~361_combout\);

-- Location: LCCOMB_X55_Y38_N20
\myprocessor|my_regfile|valA[17]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~362_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[17]~362_combout\);

-- Location: LCCOMB_X57_Y36_N30
\myprocessor|my_regfile|valA[17]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~363_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[17]~362_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[17]~362_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[17]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:13:reg_array|r|bits:17:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|valA[17]~362_combout\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valA[17]~363_combout\);

-- Location: LCCOMB_X56_Y36_N28
\myprocessor|my_regfile|valA[17]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~345_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:8:reg_array|r|bits:17:r~q\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[17]~345_combout\);

-- Location: LCCOMB_X46_Y37_N20
\myprocessor|my_regfile|valA[17]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~346_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[17]~345_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[17]~345_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[17]~345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[17]~345_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:17:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:17:r~q\,
	combout => \myprocessor|my_regfile|valA[17]~346_combout\);

-- Location: LCCOMB_X46_Y37_N14
\myprocessor|my_regfile|valA[17]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[17]~364_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[17]~361_combout\ & (\myprocessor|my_regfile|valA[17]~363_combout\)) # (!\myprocessor|my_regfile|valA[17]~361_combout\ & 
-- ((\myprocessor|my_regfile|valA[17]~346_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[17]~361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[17]~361_combout\,
	datac => \myprocessor|my_regfile|valA[17]~363_combout\,
	datad => \myprocessor|my_regfile|valA[17]~346_combout\,
	combout => \myprocessor|my_regfile|valA[17]~364_combout\);

-- Location: LCCOMB_X46_Y42_N30
\myprocessor|my_alu|adder_inst|upper0|carry[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ = (\myprocessor|my_regfile|valA[17]~364_combout\ & (((\myprocessor|my_regfile|valA[16]~344_combout\ & !\myprocessor|my_alu|B_prime\(16))) # (!\myprocessor|my_alu|B_prime\(17)))) # 
-- (!\myprocessor|my_regfile|valA[17]~364_combout\ & (\myprocessor|my_regfile|valA[16]~344_combout\ & (!\myprocessor|my_alu|B_prime\(17) & !\myprocessor|my_alu|B_prime\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~364_combout\,
	datab => \myprocessor|my_regfile|valA[16]~344_combout\,
	datac => \myprocessor|my_alu|B_prime\(17),
	datad => \myprocessor|my_alu|B_prime\(16),
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\);

-- Location: LCCOMB_X45_Y39_N18
\myprocessor|my_alu|adder_inst|upper0|carry[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\ = (\myprocessor|my_regfile|valA[18]~384_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[18]~26_combout\)))) # (!\myprocessor|my_regfile|valA[18]~384_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[18]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~384_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[18]~26_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\);

-- Location: LCCOMB_X45_Y39_N0
\myprocessor|my_alu|adder_inst|upper0|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(3) = \myprocessor|my_regfile|valA[19]~404_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[19]~25_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~404_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[19]~25_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(3));

-- Location: LCCOMB_X45_Y39_N26
\myprocessor|my_alu|R_and[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(19) = (\myprocessor|my_regfile|valA[19]~404_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[19]~570_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valA[19]~404_combout\,
	datad => \myprocessor|my_regfile|valB[19]~570_combout\,
	combout => \myprocessor|my_alu|R_and\(19));

-- Location: LCCOMB_X47_Y43_N28
\myprocessor|my_alu|shifter_inst|LxNxxx|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\))) # 
-- (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~9_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\);

-- Location: LCCOMB_X47_Y44_N4
\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~19_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\);

-- Location: LCCOMB_X49_Y43_N26
\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\);

-- Location: LCCOMB_X50_Y45_N16
\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47_combout\);

-- Location: LCCOMB_X52_Y42_N20
\myprocessor|my_alu|shifter_inst|RxNxxx|F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_regfile|valA[31]~644_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\)))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ 
-- & (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_regfile|valA[31]~644_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\);

-- Location: LCCOMB_X49_Y43_N4
\myprocessor|my_alu|shifter_inst|RNxxxx|F~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout\);

-- Location: LCCOMB_X46_Y43_N22
\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~51_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[15]~19_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\);

-- Location: LCCOMB_X46_Y43_N28
\myprocessor|MemtoReg_mux|F[19]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[19]~87_combout\ = (\myprocessor|MemtoReg_mux|F[17]~68_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~67_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\ & 
-- (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	datab => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\,
	combout => \myprocessor|MemtoReg_mux|F[19]~87_combout\);

-- Location: LCCOMB_X46_Y43_N30
\myprocessor|MemtoReg_mux|F[19]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[19]~88_combout\ = (\myprocessor|MemtoReg_mux|F[17]~67_combout\ & ((\myprocessor|MemtoReg_mux|F[19]~87_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout\))) # (!\myprocessor|MemtoReg_mux|F[19]~87_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & (((\myprocessor|MemtoReg_mux|F[19]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\,
	datab => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~12_combout\,
	datad => \myprocessor|MemtoReg_mux|F[19]~87_combout\,
	combout => \myprocessor|MemtoReg_mux|F[19]~88_combout\);

-- Location: LCCOMB_X45_Y39_N28
\myprocessor|MemtoReg_mux|F[19]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[19]~89_combout\ = (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (((!\myprocessor|MemtoReg_mux|F[17]~71_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~71_combout\ & 
-- (\myprocessor|my_alu|R_and\(19))) # (!\myprocessor|MemtoReg_mux|F[17]~71_combout\ & ((\myprocessor|MemtoReg_mux|F[19]~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(19),
	datab => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~71_combout\,
	datad => \myprocessor|MemtoReg_mux|F[19]~88_combout\,
	combout => \myprocessor|MemtoReg_mux|F[19]~89_combout\);

-- Location: LCCOMB_X45_Y39_N14
\myprocessor|my_alu|adder_inst|upper1|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(3) = \myprocessor|my_regfile|valA[19]~404_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[19]~25_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~404_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[19]~25_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[3]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(3));

-- Location: LCCOMB_X45_Y39_N30
\myprocessor|MemtoReg_mux|F[19]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[19]~90_combout\ = (\myprocessor|MemtoReg_mux|F[19]~89_combout\ & (((!\myprocessor|MemtoReg_mux|F[28]~27_combout\)) # (!\myprocessor|my_alu|adder_inst|upper0|sum\(3)))) # (!\myprocessor|MemtoReg_mux|F[19]~89_combout\ & 
-- (((!\myprocessor|my_alu|adder_inst|upper1|sum\(3) & \myprocessor|MemtoReg_mux|F[28]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|sum\(3),
	datab => \myprocessor|MemtoReg_mux|F[19]~89_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|sum\(3),
	datad => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	combout => \myprocessor|MemtoReg_mux|F[19]~90_combout\);

-- Location: M9K_X51_Y42_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y35_N10
\myprocessor|keyIn_mux|F~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~76_combout\ = (\myprocessor|Jal_mux|F[11]~0_combout\ & (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(19))))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[19]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|Jal_mux|F[11]~0_combout\,
	datab => \myprocessor|my_alu|R[4]~12_combout\,
	datac => \myprocessor|MemtoReg_mux|F[19]~90_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|keyIn_mux|F~76_combout\);

-- Location: LCCOMB_X50_Y35_N16
\myprocessor|keyIn_mux|F~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~77_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|keyIn_mux|F~75_combout\) # (\myprocessor|keyIn_mux|F~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datac => \myprocessor|keyIn_mux|F~75_combout\,
	datad => \myprocessor|keyIn_mux|F~76_combout\,
	combout => \myprocessor|keyIn_mux|F~77_combout\);

-- Location: FF_X57_Y36_N29
\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~77_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q\);

-- Location: LCCOMB_X60_Y35_N20
\myprocessor|my_regfile|valA[19]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~402_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~402_combout\);

-- Location: LCCOMB_X57_Y36_N8
\myprocessor|my_regfile|valA[19]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~403_combout\ = (\myprocessor|my_regfile|valA[19]~402_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[19]~402_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:13:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|valA[19]~402_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[19]~403_combout\);

-- Location: LCCOMB_X56_Y37_N4
\myprocessor|my_regfile|valA[19]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~385_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:19:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[19]~385_combout\);

-- Location: LCCOMB_X58_Y36_N16
\myprocessor|my_regfile|valA[19]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~386_combout\ = (\myprocessor|my_regfile|valA[19]~385_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[19]~385_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~385_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~386_combout\);

-- Location: LCCOMB_X55_Y31_N24
\myprocessor|my_regfile|valA[19]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~389_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~389_combout\);

-- Location: LCCOMB_X55_Y31_N10
\myprocessor|my_regfile|valA[19]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~390_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[19]~389_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[19]~389_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[19]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|valA[19]~389_combout\,
	combout => \myprocessor|my_regfile|valA[19]~390_combout\);

-- Location: LCCOMB_X56_Y33_N22
\myprocessor|my_regfile|valA[19]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~391_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:24:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[19]~391_combout\);

-- Location: LCCOMB_X56_Y33_N14
\myprocessor|my_regfile|valA[19]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~392_combout\ = (\myprocessor|my_regfile|valA[19]~391_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_regfile|valA[19]~391_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~391_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~392_combout\);

-- Location: LCCOMB_X54_Y33_N4
\myprocessor|my_regfile|valA[19]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~393_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[19]~390_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|valA[19]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~390_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[19]~392_combout\,
	combout => \myprocessor|my_regfile|valA[19]~393_combout\);

-- Location: LCCOMB_X53_Y35_N8
\myprocessor|my_regfile|valA[19]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~394_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[19]~394_combout\);

-- Location: LCCOMB_X57_Y33_N6
\myprocessor|my_regfile|valA[19]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~395_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[19]~394_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[19]~394_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[19]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|valA[19]~394_combout\,
	combout => \myprocessor|my_regfile|valA[19]~395_combout\);

-- Location: LCCOMB_X55_Y33_N30
\myprocessor|my_regfile|valA[19]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~387_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~387_combout\);

-- Location: LCCOMB_X55_Y33_N8
\myprocessor|my_regfile|valA[19]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~388_combout\ = (\myprocessor|my_regfile|valA[19]~387_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\myprocessor|my_regfile|valA[19]~387_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~387_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~388_combout\);

-- Location: LCCOMB_X53_Y33_N20
\myprocessor|my_regfile|valA[19]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~396_combout\ = (\myprocessor|my_regfile|valA[19]~393_combout\ & (((\myprocessor|my_regfile|valA[19]~395_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_regfile|valA[19]~393_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[19]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~393_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|valA[19]~395_combout\,
	datad => \myprocessor|my_regfile|valA[19]~388_combout\,
	combout => \myprocessor|my_regfile|valA[19]~396_combout\);

-- Location: LCCOMB_X55_Y40_N20
\myprocessor|my_regfile|valA[19]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~397_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~397_combout\);

-- Location: LCCOMB_X55_Y40_N14
\myprocessor|my_regfile|valA[19]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~398_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[19]~397_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[19]~397_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[19]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:19:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|valA[19]~397_combout\,
	combout => \myprocessor|my_regfile|valA[19]~398_combout\);

-- Location: LCCOMB_X54_Y40_N26
\myprocessor|my_regfile|valA[19]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~399_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[19]~398_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|valA[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~17_combout\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|valA[19]~398_combout\,
	combout => \myprocessor|my_regfile|valA[19]~399_combout\);

-- Location: LCCOMB_X54_Y36_N18
\myprocessor|my_regfile|valA[19]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~400_combout\ = (\myprocessor|my_regfile|valA[19]~399_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q\)) # (!\myprocessor|my_regfile|valA[7]~14_combout\))) # 
-- (!\myprocessor|my_regfile|valA[19]~399_combout\ & (\myprocessor|my_regfile|valA[7]~14_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~399_combout\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:19:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:19:r~q\,
	combout => \myprocessor|my_regfile|valA[19]~400_combout\);

-- Location: LCCOMB_X58_Y36_N12
\myprocessor|my_regfile|valA[19]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~401_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[19]~396_combout\) # ((\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (((!\myprocessor|my_regfile|valA[7]~13_combout\ & \myprocessor|my_regfile|valA[19]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[19]~396_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[19]~400_combout\,
	combout => \myprocessor|my_regfile|valA[19]~401_combout\);

-- Location: LCCOMB_X58_Y36_N6
\myprocessor|my_regfile|valA[19]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[19]~404_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[19]~401_combout\ & (\myprocessor|my_regfile|valA[19]~403_combout\)) # (!\myprocessor|my_regfile|valA[19]~401_combout\ & 
-- ((\myprocessor|my_regfile|valA[19]~386_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[19]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~403_combout\,
	datab => \myprocessor|my_regfile|valA[19]~386_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[19]~401_combout\,
	combout => \myprocessor|my_regfile|valA[19]~404_combout\);

-- Location: LCCOMB_X45_Y39_N20
\myprocessor|my_alu|adder_inst|upper0|carry[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ = (\myprocessor|my_regfile|valA[19]~404_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[19]~25_combout\)))) # (!\myprocessor|my_regfile|valA[19]~404_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[19]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[19]~404_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[19]~25_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[3]~1_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\);

-- Location: LCCOMB_X46_Y38_N16
\myprocessor|my_alu|adder_inst|upper0|sum[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(4) = \myprocessor|ALUSrc_mux|F[20]~24_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\ $ (\myprocessor|my_regfile|valA[20]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[20]~24_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[4]~2_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(4));

-- Location: LCCOMB_X45_Y44_N14
\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[17]~41_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~18_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47_combout\);

-- Location: LCCOMB_X45_Y40_N22
\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~48_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~43_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49_combout\);

-- Location: LCCOMB_X46_Y44_N2
\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9_combout\);

-- Location: LCCOMB_X49_Y42_N30
\myprocessor|MemtoReg_mux|F[20]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[20]~82_combout\ = (\myprocessor|MemtoReg_mux|F[17]~68_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\) # ((\myprocessor|MemtoReg_mux|F[17]~67_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\ & 
-- (((!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9_combout\,
	combout => \myprocessor|MemtoReg_mux|F[20]~82_combout\);

-- Location: LCCOMB_X48_Y44_N24
\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (((!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[20]~11_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout\);

-- Location: LCCOMB_X49_Y42_N0
\myprocessor|MemtoReg_mux|F[20]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[20]~83_combout\ = (\myprocessor|MemtoReg_mux|F[20]~82_combout\ & (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout\)))) # (!\myprocessor|MemtoReg_mux|F[20]~82_combout\ & 
-- (((\myprocessor|ALUSrc_mux|F[3]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[20]~82_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout\,
	combout => \myprocessor|MemtoReg_mux|F[20]~83_combout\);

-- Location: LCCOMB_X49_Y42_N26
\myprocessor|MemtoReg_mux|F[20]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[20]~84_combout\ = (\myprocessor|MemtoReg_mux|F[20]~82_combout\ & (((\myprocessor|MemtoReg_mux|F[20]~83_combout\) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\)))) # (!\myprocessor|MemtoReg_mux|F[20]~82_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\ & (\myprocessor|MemtoReg_mux|F[17]~67_combout\ & !\myprocessor|MemtoReg_mux|F[20]~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[20]~82_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datad => \myprocessor|MemtoReg_mux|F[20]~83_combout\,
	combout => \myprocessor|MemtoReg_mux|F[20]~84_combout\);

-- Location: LCCOMB_X50_Y38_N16
\myprocessor|my_alu|R_and[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(20) = (\myprocessor|my_regfile|valA[20]~424_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[20]~550_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_regfile|valB[20]~550_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|R_and\(20));

-- Location: LCCOMB_X46_Y38_N26
\myprocessor|MemtoReg_mux|F[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[20]~85_combout\ = (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (((!\myprocessor|MemtoReg_mux|F[17]~71_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~71_combout\ & 
-- ((\myprocessor|my_alu|R_and\(20)))) # (!\myprocessor|MemtoReg_mux|F[17]~71_combout\ & (\myprocessor|MemtoReg_mux|F[20]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datab => \myprocessor|MemtoReg_mux|F[20]~84_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~71_combout\,
	datad => \myprocessor|my_alu|R_and\(20),
	combout => \myprocessor|MemtoReg_mux|F[20]~85_combout\);

-- Location: LCCOMB_X46_Y38_N6
\myprocessor|my_alu|adder_inst|upper1|sum[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(4) = \myprocessor|ALUSrc_mux|F[20]~24_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\ $ (\myprocessor|my_regfile|valA[20]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[20]~24_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[4]~2_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(4));

-- Location: LCCOMB_X46_Y38_N12
\myprocessor|MemtoReg_mux|F[20]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[20]~86_combout\ = (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & ((\myprocessor|MemtoReg_mux|F[20]~85_combout\ & (!\myprocessor|my_alu|adder_inst|upper0|sum\(4))) # (!\myprocessor|MemtoReg_mux|F[20]~85_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper1|sum\(4)))))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (((\myprocessor|MemtoReg_mux|F[20]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|sum\(4),
	datac => \myprocessor|MemtoReg_mux|F[20]~85_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|sum\(4),
	combout => \myprocessor|MemtoReg_mux|F[20]~86_combout\);

-- Location: LCCOMB_X46_Y38_N22
\myprocessor|keyIn_mux|F~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~73_combout\ = (\myprocessor|Jal_mux|F[11]~0_combout\ & (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(20))))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|MemtoReg_mux|F[20]~86_combout\ & 
-- (!\myprocessor|my_alu|R[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[20]~86_combout\,
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|my_alu|R[4]~12_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|keyIn_mux|F~73_combout\);

-- Location: LCCOMB_X46_Y38_N4
\myprocessor|keyIn_mux|F~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~72_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[20]~24_combout\) # (\myprocessor|my_regfile|valA[20]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[20]~24_combout\,
	datab => \myprocessor|my_alu|R[4]~12_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|keyIn_mux|F~72_combout\);

-- Location: LCCOMB_X46_Y38_N8
\myprocessor|keyIn_mux|F~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~74_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|keyIn_mux|F~73_combout\) # (\myprocessor|keyIn_mux|F~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~73_combout\,
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datac => \myprocessor|keyIn_mux|F~72_combout\,
	combout => \myprocessor|keyIn_mux|F~74_combout\);

-- Location: FF_X60_Y35_N1
\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~74_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q\);

-- Location: LCCOMB_X60_Y35_N0
\myprocessor|my_regfile|valA[20]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~422_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valA[20]~422_combout\);

-- Location: LCCOMB_X58_Y39_N2
\myprocessor|my_regfile|valA[20]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~423_combout\ = (\myprocessor|my_regfile|valA[20]~422_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[20]~422_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[20]~422_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valA[20]~423_combout\);

-- Location: LCCOMB_X55_Y31_N8
\myprocessor|my_regfile|valA[20]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~405_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[20]~405_combout\);

-- Location: LCCOMB_X54_Y31_N30
\myprocessor|my_regfile|valA[20]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~406_combout\ = (\myprocessor|my_regfile|valA[20]~405_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[20]~405_combout\ & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_regfile|valA[20]~405_combout\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[20]~406_combout\);

-- Location: LCCOMB_X56_Y30_N24
\myprocessor|my_regfile|valA[20]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~412_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valA[20]~412_combout\);

-- Location: LCCOMB_X57_Y33_N18
\myprocessor|my_regfile|valA[20]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~413_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[20]~412_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[20]~412_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[20]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valA[20]~412_combout\,
	combout => \myprocessor|my_regfile|valA[20]~413_combout\);

-- Location: LCCOMB_X55_Y33_N18
\myprocessor|my_regfile|valA[20]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~407_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valA[20]~407_combout\);

-- Location: LCCOMB_X55_Y33_N12
\myprocessor|my_regfile|valA[20]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~408_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[20]~407_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[20]~407_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[20]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valA[20]~407_combout\,
	combout => \myprocessor|my_regfile|valA[20]~408_combout\);

-- Location: LCCOMB_X54_Y33_N20
\myprocessor|my_regfile|valA[20]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~409_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[20]~409_combout\);

-- Location: LCCOMB_X52_Y31_N4
\myprocessor|my_regfile|valA[20]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~410_combout\ = (\myprocessor|my_regfile|valA[20]~409_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[20]~409_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_regfile|valA[20]~409_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[20]~410_combout\);

-- Location: LCCOMB_X55_Y35_N2
\myprocessor|my_regfile|valA[20]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~411_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[20]~408_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[20]~410_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[20]~408_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[20]~410_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[20]~411_combout\);

-- Location: LCCOMB_X55_Y40_N8
\myprocessor|my_regfile|valA[20]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~414_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[20]~411_combout\ & ((\myprocessor|my_regfile|valA[20]~413_combout\))) # 
-- (!\myprocessor|my_regfile|valA[20]~411_combout\ & (\myprocessor|my_regfile|valA[20]~406_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[20]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[20]~406_combout\,
	datac => \myprocessor|my_regfile|valA[20]~413_combout\,
	datad => \myprocessor|my_regfile|valA[20]~411_combout\,
	combout => \myprocessor|my_regfile|valA[20]~414_combout\);

-- Location: LCCOMB_X55_Y40_N0
\myprocessor|my_regfile|valA[20]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~417_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valA[20]~417_combout\);

-- Location: LCCOMB_X55_Y40_N26
\myprocessor|my_regfile|valA[20]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~418_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[20]~417_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[20]~417_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[20]~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[20]~417_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valA[20]~418_combout\);

-- Location: LCCOMB_X54_Y40_N28
\myprocessor|my_regfile|valA[20]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~419_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[20]~418_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|valA[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~17_combout\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valA[20]~418_combout\,
	combout => \myprocessor|my_regfile|valA[20]~419_combout\);

-- Location: LCCOMB_X52_Y38_N22
\myprocessor|my_regfile|valA[20]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~420_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[20]~419_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q\)) # (!\myprocessor|my_regfile|valA[20]~419_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[20]~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:20:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valA[20]~419_combout\,
	combout => \myprocessor|my_regfile|valA[20]~420_combout\);

-- Location: LCCOMB_X60_Y37_N26
\myprocessor|my_regfile|valA[20]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~415_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:20:r~q\,
	combout => \myprocessor|my_regfile|valA[20]~415_combout\);

-- Location: LCCOMB_X57_Y40_N16
\myprocessor|my_regfile|valA[20]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~416_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[20]~415_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[20]~415_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[20]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:20:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:20:r~q\,
	datad => \myprocessor|my_regfile|valA[20]~415_combout\,
	combout => \myprocessor|my_regfile|valA[20]~416_combout\);

-- Location: LCCOMB_X55_Y40_N18
\myprocessor|my_regfile|valA[20]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~421_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- ((\myprocessor|my_regfile|valA[20]~416_combout\))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[20]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[20]~420_combout\,
	datad => \myprocessor|my_regfile|valA[20]~416_combout\,
	combout => \myprocessor|my_regfile|valA[20]~421_combout\);

-- Location: LCCOMB_X55_Y40_N4
\myprocessor|my_regfile|valA[20]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[20]~424_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[20]~421_combout\ & (\myprocessor|my_regfile|valA[20]~423_combout\)) # (!\myprocessor|my_regfile|valA[20]~421_combout\ & 
-- ((\myprocessor|my_regfile|valA[20]~414_combout\))))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[20]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[20]~423_combout\,
	datac => \myprocessor|my_regfile|valA[20]~414_combout\,
	datad => \myprocessor|my_regfile|valA[20]~421_combout\,
	combout => \myprocessor|my_regfile|valA[20]~424_combout\);

-- Location: LCCOMB_X47_Y44_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[22]~464_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[20]~424_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[22]~464_combout\,
	datac => \myprocessor|my_regfile|valA[20]~424_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43_combout\);

-- Location: LCCOMB_X47_Y44_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~43_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\);

-- Location: LCCOMB_X48_Y44_N30
\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[20]~44_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~46_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\);

-- Location: LCCOMB_X48_Y44_N16
\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~4_combout\)) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~4_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[16]~5_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5_combout\);

-- Location: LCCOMB_X46_Y44_N22
\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[16]~47_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[12]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13_combout\);

-- Location: LCCOMB_X46_Y44_N4
\myprocessor|my_alu|R[16]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~105_combout\ = (\myprocessor|my_control|func[0]~0_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|R[16]~88_combout\)) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~88_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|R[16]~105_combout\);

-- Location: LCCOMB_X46_Y44_N14
\myprocessor|my_alu|R[16]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~106_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|my_alu|R[16]~105_combout\) # ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5_combout\ & !\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5_combout\,
	datab => \myprocessor|my_alu|R[16]~105_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	combout => \myprocessor|my_alu|R[16]~106_combout\);

-- Location: LCCOMB_X47_Y42_N26
\myprocessor|my_alu|R[16]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~107_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & (!\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R[16]~104_combout\) # (\myprocessor|my_alu|R[16]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~104_combout\,
	datab => \myprocessor|my_control|func[2]~1_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R[16]~106_combout\,
	combout => \myprocessor|my_alu|R[16]~107_combout\);

-- Location: LCCOMB_X46_Y42_N2
\myprocessor|my_alu|R[16]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~108_combout\ = (!\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|my_regfile|valA[16]~344_combout\ $ (\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ $ (!\myprocessor|my_alu|B_prime\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[1]~2_combout\,
	datab => \myprocessor|my_regfile|valA[16]~344_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	datad => \myprocessor|my_alu|B_prime\(16),
	combout => \myprocessor|my_alu|R[16]~108_combout\);

-- Location: LCCOMB_X47_Y42_N4
\myprocessor|my_alu|R[16]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[16]~110_combout\ = (\myprocessor|my_alu|R[16]~107_combout\) # ((!\myprocessor|my_control|func[2]~1_combout\ & ((\myprocessor|my_alu|R[16]~109_combout\) # (\myprocessor|my_alu|R[16]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[16]~109_combout\,
	datab => \myprocessor|my_control|func[2]~1_combout\,
	datac => \myprocessor|my_alu|R[16]~107_combout\,
	datad => \myprocessor|my_alu|R[16]~108_combout\,
	combout => \myprocessor|my_alu|R[16]~110_combout\);

-- Location: M9K_X51_Y43_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y39_N18
\myprocessor|keyIn_mux|F~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~81_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- (\myprocessor|my_alu|R[16]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|Jal_mux|F[11]~0_combout\,
	datab => \myprocessor|my_alu|R[16]~110_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|keyIn_mux|F~81_combout\);

-- Location: FF_X52_Y31_N9
\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~81_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q\);

-- Location: LCCOMB_X54_Y31_N8
\myprocessor|my_regfile|valB[16]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~602_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[16]~602_combout\);

-- Location: LCCOMB_X50_Y31_N24
\myprocessor|my_regfile|valB[16]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~603_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[16]~602_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[16]~602_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[16]~602_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[16]~602_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~603_combout\);

-- Location: LCCOMB_X52_Y31_N8
\myprocessor|my_regfile|valB[16]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~604_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q\))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\) # ((\myprocessor|my_regfile|valB[16]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|valB[16]~603_combout\,
	combout => \myprocessor|my_regfile|valB[16]~604_combout\);

-- Location: LCCOMB_X52_Y33_N8
\myprocessor|my_regfile|valB[16]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~605_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[16]~604_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_regfile|valB[16]~604_combout\ 
-- & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|valB[16]~604_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~23_combout\,
	datab => \myprocessor|my_regfile|valB[16]~604_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~605_combout\);

-- Location: LCCOMB_X52_Y31_N22
\myprocessor|my_regfile|valB[16]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~593_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[16]~593_combout\);

-- Location: LCCOMB_X54_Y35_N10
\myprocessor|my_regfile|valB[16]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~594_combout\ = (\myprocessor|my_regfile|valB[16]~593_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[16]~593_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~593_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~594_combout\);

-- Location: LCCOMB_X46_Y34_N20
\myprocessor|my_regfile|valB[16]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~599_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~599_combout\);

-- Location: LCCOMB_X52_Y36_N22
\myprocessor|my_regfile|valB[16]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~600_combout\ = (\myprocessor|my_regfile|valB[16]~599_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[16]~599_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~599_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~600_combout\);

-- Location: LCCOMB_X50_Y40_N8
\myprocessor|my_regfile|valB[16]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~595_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~595_combout\);

-- Location: LCCOMB_X50_Y40_N10
\myprocessor|my_regfile|valB[16]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~596_combout\ = (\myprocessor|my_regfile|valB[16]~595_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[16]~595_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_regfile|valB[16]~595_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[16]~596_combout\);

-- Location: LCCOMB_X46_Y37_N18
\myprocessor|my_regfile|valB[16]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~597_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[16]~596_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~596_combout\,
	datab => \myprocessor|my_regfile|valB[13]~11_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[16]~597_combout\);

-- Location: LCCOMB_X54_Y36_N22
\myprocessor|my_regfile|valB[16]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~598_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[16]~597_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_regfile|valB[16]~597_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[16]~597_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[16]~597_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~598_combout\);

-- Location: LCCOMB_X52_Y36_N24
\myprocessor|my_regfile|valB[16]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~601_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (\myprocessor|my_regfile|valB[16]~600_combout\)) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[16]~598_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~600_combout\,
	datab => \myprocessor|my_regfile|valB[16]~598_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[16]~601_combout\);

-- Location: LCCOMB_X52_Y36_N18
\myprocessor|my_regfile|valB[16]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~606_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[16]~601_combout\ & (\myprocessor|my_regfile|valB[16]~605_combout\)) # (!\myprocessor|my_regfile|valB[16]~601_combout\ & 
-- ((\myprocessor|my_regfile|valB[16]~594_combout\))))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[16]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[16]~605_combout\,
	datac => \myprocessor|my_regfile|valB[16]~594_combout\,
	datad => \myprocessor|my_regfile|valB[16]~601_combout\,
	combout => \myprocessor|my_regfile|valB[16]~606_combout\);

-- Location: LCCOMB_X57_Y36_N0
\myprocessor|my_regfile|valB[16]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~591_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:9:reg_array|r|bits:16:r~q\,
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[16]~591_combout\);

-- Location: LCCOMB_X57_Y40_N20
\myprocessor|my_regfile|valB[16]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~592_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[16]~591_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[16]~591_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[16]~591_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[16]~591_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~592_combout\);

-- Location: LCCOMB_X56_Y36_N30
\myprocessor|my_regfile|valB[16]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~607_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- ((\myprocessor|my_regfile|valB[16]~592_combout\))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (\myprocessor|my_regfile|valB[16]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~606_combout\,
	datab => \myprocessor|my_regfile|valB[16]~592_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[16]~607_combout\);

-- Location: LCCOMB_X55_Y38_N26
\myprocessor|my_regfile|valB[16]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~608_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~608_combout\);

-- Location: LCCOMB_X56_Y36_N8
\myprocessor|my_regfile|valB[16]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~609_combout\ = (\myprocessor|my_regfile|valB[16]~608_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[16]~608_combout\ & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:16:r~q\,
	datab => \myprocessor|my_regfile|valB[16]~608_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:16:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[16]~609_combout\);

-- Location: LCCOMB_X56_Y36_N10
\myprocessor|my_regfile|valB[16]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[16]~610_combout\ = (\myprocessor|my_regfile|valB[16]~607_combout\ & ((\myprocessor|my_regfile|valB[16]~609_combout\) # ((!\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[16]~607_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~6_combout\ & \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[16]~607_combout\,
	datab => \myprocessor|my_regfile|valB[16]~609_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:16:r~q\,
	combout => \myprocessor|my_regfile|valB[16]~610_combout\);

-- Location: LCCOMB_X45_Y39_N2
\myprocessor|my_alu|adder_inst|upper1|sum[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(2) = \myprocessor|my_regfile|valA[18]~384_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[18]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~384_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[2]~0_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[18]~26_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(2));

-- Location: LCCOMB_X45_Y39_N22
\myprocessor|my_alu|R_and[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(18) = (\myprocessor|my_regfile|valA[18]~384_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[18]~590_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~384_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[18]~590_combout\,
	combout => \myprocessor|my_alu|R_and\(18));

-- Location: LCCOMB_X48_Y43_N10
\myprocessor|my_alu|shifter_inst|RNxxxx|F~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout\);

-- Location: LCCOMB_X45_Y43_N2
\myprocessor|my_alu|shifter_inst|LxNxxx|F~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout\ = (\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout\);

-- Location: LCCOMB_X45_Y43_N14
\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[14]~23_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11_combout\);

-- Location: LCCOMB_X45_Y43_N12
\myprocessor|MemtoReg_mux|F[18]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[18]~91_combout\ = (\myprocessor|MemtoReg_mux|F[17]~68_combout\ & (((\myprocessor|MemtoReg_mux|F[17]~67_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout\)) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F~15_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11_combout\,
	datad => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	combout => \myprocessor|MemtoReg_mux|F[18]~91_combout\);

-- Location: LCCOMB_X45_Y43_N6
\myprocessor|MemtoReg_mux|F[18]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[18]~92_combout\ = (\myprocessor|MemtoReg_mux|F[17]~68_combout\ & ((\myprocessor|MemtoReg_mux|F[18]~91_combout\ & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout\)) # (!\myprocessor|MemtoReg_mux|F[18]~91_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\))))) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\ & (((\myprocessor|MemtoReg_mux|F[18]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RNxxxx|F~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\,
	datad => \myprocessor|MemtoReg_mux|F[18]~91_combout\,
	combout => \myprocessor|MemtoReg_mux|F[18]~92_combout\);

-- Location: LCCOMB_X46_Y41_N24
\myprocessor|MemtoReg_mux|F[18]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[18]~93_combout\ = (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (((!\myprocessor|MemtoReg_mux|F[17]~71_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~71_combout\ & 
-- (\myprocessor|my_alu|R_and\(18))) # (!\myprocessor|MemtoReg_mux|F[17]~71_combout\ & ((\myprocessor|MemtoReg_mux|F[18]~92_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(18),
	datab => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~71_combout\,
	datad => \myprocessor|MemtoReg_mux|F[18]~92_combout\,
	combout => \myprocessor|MemtoReg_mux|F[18]~93_combout\);

-- Location: LCCOMB_X45_Y39_N4
\myprocessor|my_alu|adder_inst|upper0|sum[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(2) = \myprocessor|my_regfile|valA[18]~384_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[18]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~384_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[2]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[18]~26_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(2));

-- Location: LCCOMB_X46_Y41_N18
\myprocessor|MemtoReg_mux|F[18]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[18]~94_combout\ = (\myprocessor|MemtoReg_mux|F[18]~93_combout\ & (((!\myprocessor|my_alu|adder_inst|upper0|sum\(2)) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\)))) # (!\myprocessor|MemtoReg_mux|F[18]~93_combout\ & 
-- (!\myprocessor|my_alu|adder_inst|upper1|sum\(2) & (\myprocessor|MemtoReg_mux|F[28]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|sum\(2),
	datab => \myprocessor|MemtoReg_mux|F[18]~93_combout\,
	datac => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(2),
	combout => \myprocessor|MemtoReg_mux|F[18]~94_combout\);

-- Location: LCCOMB_X46_Y41_N28
\myprocessor|keyIn_mux|F~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~79_combout\ = (\myprocessor|Jal_mux|F[11]~0_combout\ & (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(18))))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- ((\myprocessor|MemtoReg_mux|F[18]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~12_combout\,
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|MemtoReg_mux|F[18]~94_combout\,
	combout => \myprocessor|keyIn_mux|F~79_combout\);

-- Location: LCCOMB_X46_Y41_N30
\myprocessor|keyIn_mux|F~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~80_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|keyIn_mux|F~78_combout\) # (\myprocessor|keyIn_mux|F~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F~78_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F~79_combout\,
	combout => \myprocessor|keyIn_mux|F~80_combout\);

-- Location: FF_X55_Y31_N5
\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~80_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q\);

-- Location: LCCOMB_X55_Y31_N4
\myprocessor|my_regfile|valA[18]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~365_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~365_combout\);

-- Location: LCCOMB_X54_Y31_N18
\myprocessor|my_regfile|valA[18]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~366_combout\ = (\myprocessor|my_regfile|valA[18]~365_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[18]~365_combout\ & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~365_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[18]~366_combout\);

-- Location: LCCOMB_X55_Y30_N10
\myprocessor|my_regfile|valA[18]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~372_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)) # ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~372_combout\);

-- Location: LCCOMB_X55_Y30_N16
\myprocessor|my_regfile|valA[18]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~373_combout\ = (\myprocessor|my_regfile|valA[18]~372_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[18]~372_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~372_combout\,
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[18]~373_combout\);

-- Location: LCCOMB_X54_Y32_N14
\myprocessor|my_regfile|valA[18]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~367_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~367_combout\);

-- Location: LCCOMB_X55_Y33_N10
\myprocessor|my_regfile|valA[18]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~368_combout\ = (\myprocessor|my_regfile|valA[18]~367_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[18]~367_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_regfile|valA[18]~367_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[18]~368_combout\);

-- Location: LCCOMB_X54_Y33_N8
\myprocessor|my_regfile|valA[18]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~369_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[18]~369_combout\);

-- Location: LCCOMB_X54_Y33_N24
\myprocessor|my_regfile|valA[18]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~370_combout\ = (\myprocessor|my_regfile|valA[18]~369_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[18]~369_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_regfile|valA[18]~369_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:28:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~370_combout\);

-- Location: LCCOMB_X54_Y33_N26
\myprocessor|my_regfile|valA[18]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~371_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[18]~368_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[18]~370_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~368_combout\,
	datab => \myprocessor|my_regfile|valA[18]~370_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[18]~371_combout\);

-- Location: LCCOMB_X53_Y33_N12
\myprocessor|my_regfile|valA[18]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~374_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[18]~371_combout\ & ((\myprocessor|my_regfile|valA[18]~373_combout\))) # 
-- (!\myprocessor|my_regfile|valA[18]~371_combout\ & (\myprocessor|my_regfile|valA[18]~366_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[18]~371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[18]~366_combout\,
	datac => \myprocessor|my_regfile|valA[18]~373_combout\,
	datad => \myprocessor|my_regfile|valA[18]~371_combout\,
	combout => \myprocessor|my_regfile|valA[18]~374_combout\);

-- Location: LCCOMB_X59_Y37_N18
\myprocessor|my_regfile|valA[18]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~382_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~382_combout\);

-- Location: LCCOMB_X60_Y35_N22
\myprocessor|my_regfile|valA[18]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~383_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[18]~382_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[18]~382_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[18]~382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valA[18]~382_combout\,
	combout => \myprocessor|my_regfile|valA[18]~383_combout\);

-- Location: LCCOMB_X60_Y37_N28
\myprocessor|my_regfile|valA[18]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~375_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~375_combout\);

-- Location: LCCOMB_X53_Y33_N22
\myprocessor|my_regfile|valA[18]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~376_combout\ = (\myprocessor|my_regfile|valA[18]~375_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[18]~375_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~375_combout\,
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~376_combout\);

-- Location: LCCOMB_X50_Y40_N4
\myprocessor|my_regfile|valA[18]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~377_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[18]~377_combout\);

-- Location: LCCOMB_X49_Y40_N18
\myprocessor|my_regfile|valA[18]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~378_combout\ = (\myprocessor|my_regfile|valA[18]~377_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[18]~377_combout\ & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:18:r~q\,
	datab => \myprocessor|my_regfile|valA[18]~377_combout\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[18]~378_combout\);

-- Location: LCCOMB_X49_Y40_N20
\myprocessor|my_regfile|valA[18]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~379_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[18]~378_combout\) # ((!\myprocessor|my_regfile|valA[7]~17_combout\)))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (((\myprocessor|my_regfile|valA[7]~17_combout\ & \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[18]~378_combout\,
	datac => \myprocessor|my_regfile|valA[7]~17_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:18:r~q\,
	combout => \myprocessor|my_regfile|valA[18]~379_combout\);

-- Location: LCCOMB_X50_Y39_N30
\myprocessor|my_regfile|valA[18]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~380_combout\ = (\myprocessor|my_regfile|valA[18]~379_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q\) # (!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[18]~379_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q\ & ((\myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~379_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:18:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:18:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[18]~380_combout\);

-- Location: LCCOMB_X53_Y33_N24
\myprocessor|my_regfile|valA[18]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~381_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\) # ((\myprocessor|my_regfile|valA[18]~376_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[18]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[18]~376_combout\,
	datad => \myprocessor|my_regfile|valA[18]~380_combout\,
	combout => \myprocessor|my_regfile|valA[18]~381_combout\);

-- Location: LCCOMB_X53_Y33_N26
\myprocessor|my_regfile|valA[18]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[18]~384_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[18]~381_combout\ & ((\myprocessor|my_regfile|valA[18]~383_combout\))) # (!\myprocessor|my_regfile|valA[18]~381_combout\ & 
-- (\myprocessor|my_regfile|valA[18]~374_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[18]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~374_combout\,
	datab => \myprocessor|my_regfile|valA[18]~383_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[18]~381_combout\,
	combout => \myprocessor|my_regfile|valA[18]~384_combout\);

-- Location: LCCOMB_X45_Y40_N0
\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[16]~344_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[18]~384_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valA[18]~384_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[16]~344_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33_combout\);

-- Location: LCCOMB_X45_Y40_N10
\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[19]~33_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~32_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34_combout\);

-- Location: LCCOMB_X47_Y44_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~35_combout\,
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~36_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37_combout\);

-- Location: LCCOMB_X45_Y43_N4
\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[18]~34_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7_combout\);

-- Location: LCCOMB_X45_Y43_N22
\myprocessor|MemtoReg_mux|F[22]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[22]~74_combout\ = (\myprocessor|MemtoReg_mux|F[17]~67_combout\ & (((\myprocessor|MemtoReg_mux|F[17]~68_combout\) # (\myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7_combout\ & (!\myprocessor|MemtoReg_mux|F[17]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[22]~7_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~1_combout\,
	combout => \myprocessor|MemtoReg_mux|F[22]~74_combout\);

-- Location: LCCOMB_X49_Y44_N14
\myprocessor|my_alu|shifter_inst|RNxxxx|F~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_regfile|valB[4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[22]~1_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout\);

-- Location: LCCOMB_X45_Y43_N0
\myprocessor|MemtoReg_mux|F[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[22]~75_combout\ = (\myprocessor|MemtoReg_mux|F[22]~74_combout\ & (((\myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout\) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\)))) # (!\myprocessor|MemtoReg_mux|F[22]~74_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\ & (\myprocessor|MemtoReg_mux|F[17]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[22]~74_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RNxxxx|F~16_combout\,
	combout => \myprocessor|MemtoReg_mux|F[22]~75_combout\);

-- Location: LCCOMB_X45_Y42_N12
\myprocessor|MemtoReg_mux|F[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[22]~76_combout\ = (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (((!\myprocessor|MemtoReg_mux|F[17]~71_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~71_combout\ & 
-- (\myprocessor|my_alu|R_and\(22))) # (!\myprocessor|MemtoReg_mux|F[17]~71_combout\ & ((\myprocessor|MemtoReg_mux|F[22]~75_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(22),
	datab => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~71_combout\,
	datad => \myprocessor|MemtoReg_mux|F[22]~75_combout\,
	combout => \myprocessor|MemtoReg_mux|F[22]~76_combout\);

-- Location: LCCOMB_X46_Y38_N24
\myprocessor|my_alu|adder_inst|upper1|carry[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ & ((\myprocessor|my_regfile|valA[21]~444_combout\) # (\myprocessor|ALUSrc_mux|F[21]~23_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\ & (\myprocessor|my_regfile|valA[21]~444_combout\ & (\myprocessor|ALUSrc_mux|F[21]~23_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[5]~3_combout\,
	datab => \myprocessor|ALUSrc_mux|F[21]~23_combout\,
	datac => \myprocessor|my_regfile|valA[21]~444_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\);

-- Location: LCCOMB_X45_Y42_N22
\myprocessor|my_alu|adder_inst|upper1|sum[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(6) = \myprocessor|ALUSrc_mux|F[22]~22_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_regfile|valA[22]~464_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[22]~22_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(6));

-- Location: LCCOMB_X46_Y38_N20
\myprocessor|my_alu|adder_inst|upper0|carry[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ = (\myprocessor|my_regfile|valA[21]~444_combout\ & ((\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[21]~23_combout\)))) # (!\myprocessor|my_regfile|valA[21]~444_combout\ & (\myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[21]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[21]~23_combout\,
	datac => \myprocessor|my_regfile|valA[21]~444_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[5]~3_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\);

-- Location: LCCOMB_X45_Y42_N24
\myprocessor|my_alu|adder_inst|upper0|sum[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(6) = \myprocessor|ALUSrc_mux|F[22]~22_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_regfile|valA[22]~464_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[22]~22_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(6));

-- Location: LCCOMB_X45_Y42_N14
\myprocessor|MemtoReg_mux|F[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[22]~77_combout\ = (\myprocessor|MemtoReg_mux|F[22]~76_combout\ & (((!\myprocessor|my_alu|adder_inst|upper0|sum\(6))) # (!\myprocessor|MemtoReg_mux|F[28]~27_combout\))) # (!\myprocessor|MemtoReg_mux|F[22]~76_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & (!\myprocessor|my_alu|adder_inst|upper1|sum\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[22]~76_combout\,
	datab => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|sum\(6),
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(6),
	combout => \myprocessor|MemtoReg_mux|F[22]~77_combout\);

-- Location: LCCOMB_X50_Y39_N14
\myprocessor|keyIn_mux|F~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~67_combout\ = (\myprocessor|Jal_mux|F[11]~0_combout\ & (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(22))))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|MemtoReg_mux|F[22]~77_combout\ & 
-- (!\myprocessor|my_alu|R[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[22]~77_combout\,
	datab => \myprocessor|my_alu|R[4]~12_combout\,
	datac => \myprocessor|Jal_mux|F[11]~0_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|keyIn_mux|F~67_combout\);

-- Location: LCCOMB_X50_Y35_N2
\myprocessor|keyIn_mux|F~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~66_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[22]~22_combout\) # (\myprocessor|my_regfile|valA[22]~464_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[22]~22_combout\,
	datac => \myprocessor|my_alu|R[4]~12_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|keyIn_mux|F~66_combout\);

-- Location: LCCOMB_X50_Y35_N12
\myprocessor|keyIn_mux|F~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~68_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|keyIn_mux|F~67_combout\) # (\myprocessor|keyIn_mux|F~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datac => \myprocessor|keyIn_mux|F~67_combout\,
	datad => \myprocessor|keyIn_mux|F~66_combout\,
	combout => \myprocessor|keyIn_mux|F~68_combout\);

-- Location: FF_X57_Y40_N13
\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~68_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q\);

-- Location: LCCOMB_X56_Y37_N12
\myprocessor|my_regfile|valB[22]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~491_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[22]~491_combout\);

-- Location: LCCOMB_X57_Y37_N2
\myprocessor|my_regfile|valB[22]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~492_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[22]~491_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[22]~491_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[22]~491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valB[22]~491_combout\,
	combout => \myprocessor|my_regfile|valB[22]~492_combout\);

-- Location: LCCOMB_X54_Y31_N24
\myprocessor|my_regfile|valB[22]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~502_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[22]~502_combout\);

-- Location: LCCOMB_X57_Y33_N10
\myprocessor|my_regfile|valB[22]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~503_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[22]~502_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[22]~502_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[22]~502_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[22]~502_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valB[22]~503_combout\);

-- Location: LCCOMB_X55_Y31_N6
\myprocessor|my_regfile|valB[22]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~504_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\ 
-- & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[22]~503_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[22]~503_combout\,
	combout => \myprocessor|my_regfile|valB[22]~504_combout\);

-- Location: LCCOMB_X54_Y30_N30
\myprocessor|my_regfile|valB[22]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~505_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[22]~504_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[22]~504_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|valB[22]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valB[22]~504_combout\,
	combout => \myprocessor|my_regfile|valB[22]~505_combout\);

-- Location: LCCOMB_X52_Y31_N30
\myprocessor|my_regfile|valB[22]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~493_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valB[22]~493_combout\);

-- Location: LCCOMB_X55_Y30_N14
\myprocessor|my_regfile|valB[22]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~494_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[22]~493_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[22]~493_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[22]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valB[22]~493_combout\,
	combout => \myprocessor|my_regfile|valB[22]~494_combout\);

-- Location: LCCOMB_X52_Y40_N6
\myprocessor|my_regfile|valB[22]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~495_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valB[22]~495_combout\);

-- Location: LCCOMB_X49_Y40_N4
\myprocessor|my_regfile|valB[22]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~496_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[22]~495_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[22]~495_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[22]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valB[22]~495_combout\,
	combout => \myprocessor|my_regfile|valB[22]~496_combout\);

-- Location: LCCOMB_X49_Y40_N30
\myprocessor|my_regfile|valB[22]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~497_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[22]~496_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[22]~496_combout\,
	datac => \myprocessor|my_regfile|valB[13]~11_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valB[22]~497_combout\);

-- Location: LCCOMB_X54_Y38_N10
\myprocessor|my_regfile|valB[22]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~498_combout\ = (\myprocessor|my_regfile|valB[22]~497_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_regfile|valB[13]~7_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[22]~497_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[22]~497_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[22]~498_combout\);

-- Location: LCCOMB_X54_Y30_N26
\myprocessor|my_regfile|valB[22]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~499_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valB[22]~499_combout\);

-- Location: LCCOMB_X54_Y30_N12
\myprocessor|my_regfile|valB[22]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~500_combout\ = (\myprocessor|my_regfile|valB[22]~499_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[22]~499_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[22]~499_combout\,
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[22]~500_combout\);

-- Location: LCCOMB_X55_Y30_N24
\myprocessor|my_regfile|valB[22]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~501_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (!\myprocessor|my_regfile|valB[13]~14_combout\)) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- ((\myprocessor|my_regfile|valB[22]~500_combout\))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[22]~498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[22]~498_combout\,
	datad => \myprocessor|my_regfile|valB[22]~500_combout\,
	combout => \myprocessor|my_regfile|valB[22]~501_combout\);

-- Location: LCCOMB_X55_Y30_N26
\myprocessor|my_regfile|valB[22]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~506_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[22]~501_combout\ & (\myprocessor|my_regfile|valB[22]~505_combout\)) # (!\myprocessor|my_regfile|valB[22]~501_combout\ & 
-- ((\myprocessor|my_regfile|valB[22]~494_combout\))))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[22]~501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[22]~505_combout\,
	datac => \myprocessor|my_regfile|valB[22]~494_combout\,
	datad => \myprocessor|my_regfile|valB[22]~501_combout\,
	combout => \myprocessor|my_regfile|valB[22]~506_combout\);

-- Location: LCCOMB_X56_Y35_N16
\myprocessor|my_regfile|valB[22]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~507_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[22]~492_combout\)) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[22]~506_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[22]~492_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[22]~506_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[22]~507_combout\);

-- Location: LCCOMB_X60_Y37_N6
\myprocessor|my_regfile|valB[22]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~508_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # (\myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:22:r~q\,
	combout => \myprocessor|my_regfile|valB[22]~508_combout\);

-- Location: LCCOMB_X57_Y35_N26
\myprocessor|my_regfile|valB[22]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~509_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[22]~508_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[22]~508_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[22]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:22:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:22:r~q\,
	datad => \myprocessor|my_regfile|valB[22]~508_combout\,
	combout => \myprocessor|my_regfile|valB[22]~509_combout\);

-- Location: LCCOMB_X56_Y35_N18
\myprocessor|my_regfile|valB[22]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[22]~510_combout\ = (\myprocessor|my_regfile|valB[22]~507_combout\ & (((\myprocessor|my_regfile|valB[22]~509_combout\) # (!\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[22]~507_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q\ & (\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[22]~507_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:22:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[22]~509_combout\,
	combout => \myprocessor|my_regfile|valB[22]~510_combout\);

-- Location: LCCOMB_X50_Y38_N6
\myprocessor|ALUSrc_mux|F[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[22]~22_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[22]~510_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[22]~510_combout\,
	combout => \myprocessor|ALUSrc_mux|F[22]~22_combout\);

-- Location: LCCOMB_X45_Y42_N8
\myprocessor|my_alu|adder_inst|upper0|carry[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ = (\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ & ((\myprocessor|my_regfile|valA[22]~464_combout\) # (\myprocessor|ALUSrc_mux|F[22]~22_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\ & (\myprocessor|my_regfile|valA[22]~464_combout\ & (\myprocessor|ALUSrc_mux|F[22]~22_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[22]~22_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[6]~4_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\);

-- Location: LCCOMB_X46_Y41_N6
\myprocessor|my_alu|adder_inst|upper0|sum[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(7) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_regfile|valA[23]~484_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\ $ (\myprocessor|ALUSrc_mux|F[23]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_regfile|valA[23]~484_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|carry[7]~5_combout\,
	datad => \myprocessor|ALUSrc_mux|F[23]~21_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(7));

-- Location: LCCOMB_X46_Y41_N0
\myprocessor|my_alu|R_and[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(23) = (\myprocessor|my_regfile|valA[23]~484_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[23]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valA[23]~484_combout\,
	datac => \myprocessor|my_regfile|valB[23]~490_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_and\(23));

-- Location: LCCOMB_X50_Y43_N28
\myprocessor|my_alu|shifter_inst|RNxxxx|F~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_regfile|valB[4]~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datab => \myprocessor|my_regfile|valB[4]~130_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout\);

-- Location: LCCOMB_X50_Y43_N20
\myprocessor|MemtoReg_mux|F[23]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[23]~69_combout\ = (\myprocessor|MemtoReg_mux|F[17]~68_combout\ & ((\myprocessor|MemtoReg_mux|F[17]~67_combout\) # ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\)))) # (!\myprocessor|MemtoReg_mux|F[17]~68_combout\ & 
-- (!\myprocessor|MemtoReg_mux|F[17]~67_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~68_combout\,
	datab => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[23]~14_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\,
	combout => \myprocessor|MemtoReg_mux|F[23]~69_combout\);

-- Location: LCCOMB_X50_Y43_N2
\myprocessor|my_alu|shifter_inst|LxNxxx|F~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F~4_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F~4_combout\);

-- Location: LCCOMB_X50_Y43_N22
\myprocessor|MemtoReg_mux|F[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[23]~70_combout\ = (\myprocessor|MemtoReg_mux|F[23]~69_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout\) # ((!\myprocessor|MemtoReg_mux|F[17]~67_combout\)))) # (!\myprocessor|MemtoReg_mux|F[23]~69_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[17]~67_combout\ & \myprocessor|my_alu|shifter_inst|LxNxxx|F~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RNxxxx|F~15_combout\,
	datab => \myprocessor|MemtoReg_mux|F[23]~69_combout\,
	datac => \myprocessor|MemtoReg_mux|F[17]~67_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~4_combout\,
	combout => \myprocessor|MemtoReg_mux|F[23]~70_combout\);

-- Location: LCCOMB_X46_Y41_N10
\myprocessor|MemtoReg_mux|F[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[23]~72_combout\ = (\myprocessor|MemtoReg_mux|F[17]~71_combout\ & (\myprocessor|my_alu|R_and\(23) & (!\myprocessor|MemtoReg_mux|F[28]~27_combout\))) # (!\myprocessor|MemtoReg_mux|F[17]~71_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[28]~27_combout\) # (\myprocessor|MemtoReg_mux|F[23]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[17]~71_combout\,
	datab => \myprocessor|my_alu|R_and\(23),
	datac => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datad => \myprocessor|MemtoReg_mux|F[23]~70_combout\,
	combout => \myprocessor|MemtoReg_mux|F[23]~72_combout\);

-- Location: LCCOMB_X46_Y41_N20
\myprocessor|my_alu|adder_inst|upper1|carry[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ & ((\myprocessor|my_regfile|valA[22]~464_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[22]~22_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\ & (\myprocessor|my_regfile|valA[22]~464_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[6]~4_combout\,
	datac => \myprocessor|ALUSrc_mux|F[22]~22_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\);

-- Location: LCCOMB_X46_Y41_N12
\myprocessor|my_alu|adder_inst|upper1|sum[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(7) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[23]~21_combout\ $ (\myprocessor|my_regfile|valA[23]~484_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[23]~21_combout\,
	datac => \myprocessor|my_regfile|valA[23]~484_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(7));

-- Location: LCCOMB_X46_Y41_N4
\myprocessor|MemtoReg_mux|F[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[23]~73_combout\ = (\myprocessor|MemtoReg_mux|F[23]~72_combout\ & (((!\myprocessor|MemtoReg_mux|F[28]~27_combout\)) # (!\myprocessor|my_alu|adder_inst|upper0|sum\(7)))) # (!\myprocessor|MemtoReg_mux|F[23]~72_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[28]~27_combout\ & !\myprocessor|my_alu|adder_inst|upper1|sum\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper0|sum\(7),
	datab => \myprocessor|MemtoReg_mux|F[23]~72_combout\,
	datac => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|sum\(7),
	combout => \myprocessor|MemtoReg_mux|F[23]~73_combout\);

-- Location: M9K_X64_Y45_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y41_N22
\myprocessor|keyIn_mux|F~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~64_combout\ = (\myprocessor|Jal_mux|F[11]~0_combout\ & (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(23))))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[23]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~12_combout\,
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|MemtoReg_mux|F[23]~73_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|keyIn_mux|F~64_combout\);

-- Location: LCCOMB_X46_Y41_N2
\myprocessor|keyIn_mux|F~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~63_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & ((\myprocessor|my_regfile|valA[23]~484_combout\) # (\myprocessor|ALUSrc_mux|F[23]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~12_combout\,
	datac => \myprocessor|my_regfile|valA[23]~484_combout\,
	datad => \myprocessor|ALUSrc_mux|F[23]~21_combout\,
	combout => \myprocessor|keyIn_mux|F~63_combout\);

-- Location: LCCOMB_X47_Y41_N18
\myprocessor|keyIn_mux|F~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~65_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|keyIn_mux|F~64_combout\) # (\myprocessor|keyIn_mux|F~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F~64_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F~63_combout\,
	combout => \myprocessor|keyIn_mux|F~65_combout\);

-- Location: FF_X52_Y31_N29
\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~65_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q\);

-- Location: LCCOMB_X55_Y31_N22
\myprocessor|my_regfile|valB[23]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~484_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[23]~484_combout\);

-- Location: LCCOMB_X57_Y34_N10
\myprocessor|my_regfile|valB[23]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~482_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[23]~482_combout\);

-- Location: LCCOMB_X50_Y35_N24
\myprocessor|my_regfile|valB[23]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~483_combout\ = (\myprocessor|my_regfile|valB[23]~482_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[23]~482_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~482_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~483_combout\);

-- Location: LCCOMB_X55_Y31_N18
\myprocessor|my_regfile|valB[23]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~485_combout\ = (\myprocessor|my_regfile|valB[23]~484_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\) # ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q\)))) # 
-- (!\myprocessor|my_regfile|valB[23]~484_combout\ & (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|valB[23]~483_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~484_combout\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|valB[23]~483_combout\,
	datad => \myprocessor|my_regfile|regs:30:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~485_combout\);

-- Location: LCCOMB_X57_Y40_N26
\myprocessor|my_regfile|valB[23]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~473_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~473_combout\);

-- Location: LCCOMB_X54_Y40_N2
\myprocessor|my_regfile|valB[23]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~474_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[23]~473_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[23]~473_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[23]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:7:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valB[23]~473_combout\,
	combout => \myprocessor|my_regfile|valB[23]~474_combout\);

-- Location: LCCOMB_X54_Y40_N20
\myprocessor|my_regfile|valB[23]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~475_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[23]~474_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~10_combout\ & \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[23]~474_combout\,
	datac => \myprocessor|my_regfile|valB[13]~10_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~475_combout\);

-- Location: LCCOMB_X54_Y36_N20
\myprocessor|my_regfile|valB[23]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~476_combout\ = (\myprocessor|my_regfile|valB[23]~475_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q\) # (!\myprocessor|my_regfile|valB[13]~7_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[23]~475_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q\ & ((\myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_regfile|valB[23]~475_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[23]~476_combout\);

-- Location: LCCOMB_X58_Y34_N12
\myprocessor|my_regfile|valB[23]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~479_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[23]~479_combout\);

-- Location: LCCOMB_X58_Y34_N22
\myprocessor|my_regfile|valB[23]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~480_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[23]~479_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[23]~479_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[23]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valB[23]~479_combout\,
	combout => \myprocessor|my_regfile|valB[23]~480_combout\);

-- Location: LCCOMB_X52_Y31_N18
\myprocessor|my_regfile|valB[23]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~477_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~477_combout\);

-- Location: LCCOMB_X57_Y31_N26
\myprocessor|my_regfile|valB[23]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~478_combout\ = (\myprocessor|my_regfile|valB[23]~477_combout\ & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[23]~477_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~477_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~478_combout\);

-- Location: LCCOMB_X58_Y34_N24
\myprocessor|my_regfile|valB[23]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~481_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[23]~478_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[23]~480_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~480_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[23]~478_combout\,
	combout => \myprocessor|my_regfile|valB[23]~481_combout\);

-- Location: LCCOMB_X58_Y34_N2
\myprocessor|my_regfile|valB[23]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~486_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[23]~481_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[23]~481_combout\ & 
-- (\myprocessor|my_regfile|valB[23]~485_combout\)) # (!\myprocessor|my_regfile|valB[23]~481_combout\ & ((\myprocessor|my_regfile|valB[23]~476_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~485_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[23]~476_combout\,
	datad => \myprocessor|my_regfile|valB[23]~481_combout\,
	combout => \myprocessor|my_regfile|valB[23]~486_combout\);

-- Location: LCCOMB_X56_Y35_N12
\myprocessor|my_regfile|valB[23]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~487_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q\))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[23]~486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~486_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~487_combout\);

-- Location: LCCOMB_X60_Y35_N28
\myprocessor|my_regfile|valB[23]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~488_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~488_combout\);

-- Location: LCCOMB_X57_Y35_N14
\myprocessor|my_regfile|valB[23]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~489_combout\ = (\myprocessor|my_regfile|valB[23]~488_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[23]~488_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~488_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:23:r~q\,
	combout => \myprocessor|my_regfile|valB[23]~489_combout\);

-- Location: LCCOMB_X56_Y37_N18
\myprocessor|my_regfile|valB[23]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~471_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:23:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[23]~471_combout\);

-- Location: LCCOMB_X57_Y37_N14
\myprocessor|my_regfile|valB[23]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~472_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[23]~471_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[23]~471_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[23]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:23:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:23:r~q\,
	datad => \myprocessor|my_regfile|valB[23]~471_combout\,
	combout => \myprocessor|my_regfile|valB[23]~472_combout\);

-- Location: LCCOMB_X56_Y35_N30
\myprocessor|my_regfile|valB[23]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[23]~490_combout\ = (\myprocessor|my_regfile|valB[23]~487_combout\ & (((\myprocessor|my_regfile|valB[23]~489_combout\)) # (!\myprocessor|my_regfile|valB[13]~5_combout\))) # (!\myprocessor|my_regfile|valB[23]~487_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[23]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[23]~487_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[23]~489_combout\,
	datad => \myprocessor|my_regfile|valB[23]~472_combout\,
	combout => \myprocessor|my_regfile|valB[23]~490_combout\);

-- Location: LCCOMB_X46_Y41_N16
\myprocessor|ALUSrc_mux|F[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[23]~21_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[23]~490_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valB[23]~490_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|ALUSrc_mux|F[23]~21_combout\);

-- Location: LCCOMB_X46_Y41_N14
\myprocessor|my_alu|adder_inst|upper1|carry[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ = (\myprocessor|my_regfile|valA[23]~484_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[23]~21_combout\)))) # (!\myprocessor|my_regfile|valA[23]~484_combout\ & (\myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[23]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[23]~21_combout\,
	datac => \myprocessor|my_regfile|valA[23]~484_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|carry[7]~5_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\);

-- Location: LCCOMB_X50_Y42_N12
\myprocessor|my_alu|adder_inst|upper1|carry[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ = (\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ & ((\myprocessor|my_regfile|valA[24]~504_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[24]~20_combout\)))) # (!\myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ & (\myprocessor|my_regfile|valA[24]~504_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[24]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\,
	datab => \myprocessor|my_regfile|valA[24]~504_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[24]~20_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\);

-- Location: LCCOMB_X50_Y42_N30
\myprocessor|my_alu|adder_inst|upper1|sum[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(9) = \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\ $ (\myprocessor|my_regfile|valA[25]~524_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[25]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[9]~7_combout\,
	datab => \myprocessor|my_regfile|valA[25]~524_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[25]~19_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(9));

-- Location: LCCOMB_X43_Y44_N12
\myprocessor|my_alu|shifter_inst|RNxxxx|F~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\ & (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & !\myprocessor|ALUSrc_mux|F[3]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\);

-- Location: LCCOMB_X43_Y43_N2
\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\)))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[9]~6_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9_combout\);

-- Location: LCCOMB_X47_Y44_N24
\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[22]~464_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[24]~504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[24]~504_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38_combout\);

-- Location: LCCOMB_X49_Y45_N16
\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~39_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[23]~484_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[25]~524_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[23]~484_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~39_combout\);

-- Location: LCCOMB_X49_Y45_N26
\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~39_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40_combout\);

-- Location: LCCOMB_X43_Y43_N26
\myprocessor|MemtoReg_mux|F[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[25]~55_combout\ = (\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12_combout\) # ((\myprocessor|my_alu|R[4]~2_combout\)))) # (!\myprocessor|my_alu|R[4]~3_combout\ & 
-- (((!\myprocessor|my_alu|R[4]~2_combout\ & \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~3_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[17]~12_combout\,
	datac => \myprocessor|my_alu|R[4]~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40_combout\,
	combout => \myprocessor|MemtoReg_mux|F[25]~55_combout\);

-- Location: LCCOMB_X43_Y43_N12
\myprocessor|MemtoReg_mux|F[25]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[25]~56_combout\ = (\myprocessor|my_alu|R[4]~2_combout\ & ((\myprocessor|MemtoReg_mux|F[25]~55_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9_combout\)) # (!\myprocessor|MemtoReg_mux|F[25]~55_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44_combout\))))) # (!\myprocessor|my_alu|R[4]~2_combout\ & (((\myprocessor|MemtoReg_mux|F[25]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[21]~44_combout\,
	datad => \myprocessor|MemtoReg_mux|F[25]~55_combout\,
	combout => \myprocessor|MemtoReg_mux|F[25]~56_combout\);

-- Location: LCCOMB_X50_Y42_N16
\myprocessor|my_alu|adder_inst|upper0|sum[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(9) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\ $ (\myprocessor|my_regfile|valA[25]~524_combout\ $ (\myprocessor|ALUSrc_mux|F[25]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[9]~7_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|ALUSrc_mux|F[25]~19_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(9));

-- Location: LCCOMB_X50_Y42_N2
\myprocessor|MemtoReg_mux|F[25]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[25]~57_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & ((\myprocessor|MemtoReg_mux|F[27]~105_combout\) # ((\myprocessor|MemtoReg_mux|F[25]~56_combout\)))) # (!\myprocessor|my_control|func[2]~1_combout\ & 
-- (!\myprocessor|MemtoReg_mux|F[27]~105_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|sum\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[2]~1_combout\,
	datab => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datac => \myprocessor|MemtoReg_mux|F[25]~56_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(9),
	combout => \myprocessor|MemtoReg_mux|F[25]~57_combout\);

-- Location: LCCOMB_X50_Y42_N20
\myprocessor|MemtoReg_mux|F[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[25]~58_combout\ = (\myprocessor|MemtoReg_mux|F[27]~105_combout\ & ((\myprocessor|MemtoReg_mux|F[25]~57_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\))) # (!\myprocessor|MemtoReg_mux|F[25]~57_combout\ & 
-- (!\myprocessor|my_alu|adder_inst|upper1|sum\(9))))) # (!\myprocessor|MemtoReg_mux|F[27]~105_combout\ & (((\myprocessor|MemtoReg_mux|F[25]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|sum\(9),
	datab => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RNxxxx|F~10_combout\,
	datad => \myprocessor|MemtoReg_mux|F[25]~57_combout\,
	combout => \myprocessor|MemtoReg_mux|F[25]~58_combout\);

-- Location: LCCOMB_X54_Y42_N30
\myprocessor|my_alu|R_and[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(25) = (\myprocessor|my_regfile|valA[25]~524_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[25]~450_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|my_regfile|valB[25]~450_combout\,
	combout => \myprocessor|my_alu|R_and\(25));

-- Location: LCCOMB_X54_Y42_N0
\myprocessor|MemtoReg_mux|F[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[25]~59_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & (((\myprocessor|my_alu|R_and\(25)) # (\myprocessor|MemtoReg_mux|F[27]~42_combout\)))) # (!\myprocessor|my_control|func[1]~2_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[25]~58_combout\ & ((!\myprocessor|MemtoReg_mux|F[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[25]~58_combout\,
	datab => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|my_alu|R_and\(25),
	datad => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	combout => \myprocessor|MemtoReg_mux|F[25]~59_combout\);

-- Location: M9K_X64_Y44_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y42_N20
\myprocessor|MemtoReg_mux|F[25]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[25]~60_combout\ = (\myprocessor|MemtoReg_mux|F[25]~59_combout\ & ((\myprocessor|my_alu|R_or\(25)) # ((!\myprocessor|MemtoReg_mux|F[27]~42_combout\)))) # (!\myprocessor|MemtoReg_mux|F[25]~59_combout\ & 
-- (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(25) & \myprocessor|MemtoReg_mux|F[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_or\(25),
	datab => \myprocessor|MemtoReg_mux|F[25]~59_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(25),
	datad => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	combout => \myprocessor|MemtoReg_mux|F[25]~60_combout\);

-- Location: LCCOMB_X56_Y38_N18
\myprocessor|keyIn_mux|F~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~61_combout\ = (\myprocessor|MemtoReg_mux|F[25]~60_combout\ & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & !\myprocessor|keyIn_mux|F~34_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|MemtoReg_mux|F[25]~60_combout\,
	datac => \myprocessor|keyIn_mux|F~34_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|keyIn_mux|F~61_combout\);

-- Location: FF_X57_Y37_N31
\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~61_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q\);

-- Location: LCCOMB_X56_Y37_N20
\myprocessor|my_regfile|valA[25]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~505_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valA[25]~505_combout\);

-- Location: LCCOMB_X58_Y37_N28
\myprocessor|my_regfile|valA[25]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~506_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[25]~505_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[25]~505_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[25]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:10:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valA[25]~505_combout\,
	combout => \myprocessor|my_regfile|valA[25]~506_combout\);

-- Location: LCCOMB_X60_Y35_N26
\myprocessor|my_regfile|valA[25]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~522_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valA[25]~522_combout\);

-- Location: LCCOMB_X56_Y38_N24
\myprocessor|my_regfile|valA[25]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~523_combout\ = (\myprocessor|my_regfile|valA[25]~522_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[25]~522_combout\ & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[25]~522_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[25]~523_combout\);

-- Location: LCCOMB_X49_Y32_N28
\myprocessor|my_regfile|valA[25]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~509_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[25]~509_combout\);

-- Location: LCCOMB_X49_Y32_N30
\myprocessor|my_regfile|valA[25]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~510_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[25]~509_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[25]~509_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[25]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valA[25]~509_combout\,
	combout => \myprocessor|my_regfile|valA[25]~510_combout\);

-- Location: LCCOMB_X56_Y33_N16
\myprocessor|my_regfile|valA[25]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~511_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:24:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[25]~511_combout\);

-- Location: LCCOMB_X56_Y33_N20
\myprocessor|my_regfile|valA[25]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~512_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[25]~511_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[25]~511_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[25]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valA[25]~511_combout\,
	combout => \myprocessor|my_regfile|valA[25]~512_combout\);

-- Location: LCCOMB_X55_Y36_N10
\myprocessor|my_regfile|valA[25]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~513_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[25]~510_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[25]~512_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[25]~510_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[25]~512_combout\,
	combout => \myprocessor|my_regfile|valA[25]~513_combout\);

-- Location: LCCOMB_X56_Y30_N30
\myprocessor|my_regfile|valA[25]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~514_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valA[25]~514_combout\);

-- Location: LCCOMB_X55_Y36_N8
\myprocessor|my_regfile|valA[25]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~515_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[25]~514_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[25]~514_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[25]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:25:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valA[25]~514_combout\,
	combout => \myprocessor|my_regfile|valA[25]~515_combout\);

-- Location: LCCOMB_X55_Y33_N16
\myprocessor|my_regfile|valA[25]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~507_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[25]~507_combout\);

-- Location: LCCOMB_X55_Y33_N26
\myprocessor|my_regfile|valA[25]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~508_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[25]~507_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[25]~507_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[25]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:25:r~q\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valA[25]~507_combout\,
	combout => \myprocessor|my_regfile|valA[25]~508_combout\);

-- Location: LCCOMB_X55_Y36_N12
\myprocessor|my_regfile|valA[25]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~516_combout\ = (\myprocessor|my_regfile|valA[25]~513_combout\ & ((\myprocessor|my_regfile|valA[25]~515_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[25]~513_combout\ & (((\myprocessor|my_regfile|valA[25]~508_combout\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[25]~513_combout\,
	datab => \myprocessor|my_regfile|valA[25]~515_combout\,
	datac => \myprocessor|my_regfile|valA[25]~508_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[25]~516_combout\);

-- Location: LCCOMB_X50_Y40_N0
\myprocessor|my_regfile|valA[25]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~517_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valA[25]~517_combout\);

-- Location: LCCOMB_X50_Y40_N26
\myprocessor|my_regfile|valA[25]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~518_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[25]~517_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[25]~517_combout\ & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[25]~517_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[25]~517_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valA[25]~518_combout\);

-- Location: LCCOMB_X49_Y40_N22
\myprocessor|my_regfile|valA[25]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~519_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[25]~518_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|valA[25]~518_combout\,
	combout => \myprocessor|my_regfile|valA[25]~519_combout\);

-- Location: LCCOMB_X52_Y38_N10
\myprocessor|my_regfile|valA[25]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~520_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[25]~519_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q\))) # (!\myprocessor|my_regfile|valA[25]~519_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (\myprocessor|my_regfile|valA[25]~519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|valA[25]~519_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:25:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:25:r~q\,
	combout => \myprocessor|my_regfile|valA[25]~520_combout\);

-- Location: LCCOMB_X55_Y36_N30
\myprocessor|my_regfile|valA[25]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~521_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (\myprocessor|my_regfile|valA[25]~516_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[25]~520_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[25]~516_combout\,
	datab => \myprocessor|my_regfile|valA[25]~520_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[25]~521_combout\);

-- Location: LCCOMB_X55_Y36_N16
\myprocessor|my_regfile|valA[25]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[25]~524_combout\ = (\myprocessor|my_regfile|valA[25]~521_combout\ & (((\myprocessor|my_regfile|valA[25]~523_combout\) # (!\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[25]~521_combout\ & 
-- (\myprocessor|my_regfile|valA[25]~506_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[25]~506_combout\,
	datab => \myprocessor|my_regfile|valA[25]~523_combout\,
	datac => \myprocessor|my_regfile|valA[25]~521_combout\,
	datad => \myprocessor|my_regfile|valA[7]~13_combout\,
	combout => \myprocessor|my_regfile|valA[25]~524_combout\);

-- Location: LCCOMB_X50_Y45_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[25]~524_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[23]~484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|my_regfile|valA[23]~484_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30_combout\);

-- Location: LCCOMB_X50_Y45_N10
\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~41_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\);

-- Location: LCCOMB_X49_Y43_N20
\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~48_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~47_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\);

-- Location: LCCOMB_X49_Y43_N14
\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12_combout\ = (\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\ & \myprocessor|my_regfile|valA[31]~644_combout\)) # 
-- (!\myprocessor|ALUSrc_mux|F[3]~12_combout\))) # (!\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\ & ((\myprocessor|my_regfile|valA[31]~644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~11_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_regfile|valA[31]~644_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12_combout\);

-- Location: LCCOMB_X50_Y44_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~23_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~33_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\);

-- Location: LCCOMB_X45_Y44_N30
\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~21_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[16]~45_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\);

-- Location: LCCOMB_X49_Y43_N16
\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[19]~49_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\);

-- Location: LCCOMB_X48_Y41_N28
\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~25_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\);

-- Location: LCCOMB_X49_Y43_N18
\myprocessor|my_alu|R[7]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~52_combout\ = (\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\) # ((\myprocessor|my_alu|R[4]~2_combout\)))) # (!\myprocessor|my_alu|R[4]~3_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\ & !\myprocessor|my_alu|R[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\,
	datac => \myprocessor|my_alu|R[4]~3_combout\,
	datad => \myprocessor|my_alu|R[4]~2_combout\,
	combout => \myprocessor|my_alu|R[7]~52_combout\);

-- Location: LCCOMB_X49_Y43_N8
\myprocessor|my_alu|R[7]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~53_combout\ = (\myprocessor|my_alu|R[4]~2_combout\ & ((\myprocessor|my_alu|R[7]~52_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12_combout\)) # (!\myprocessor|my_alu|R[7]~52_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\))))) # (!\myprocessor|my_alu|R[4]~2_combout\ & (((\myprocessor|my_alu|R[7]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~12_combout\,
	datab => \myprocessor|my_alu|R[4]~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\,
	datad => \myprocessor|my_alu|R[7]~52_combout\,
	combout => \myprocessor|my_alu|R[7]~53_combout\);

-- Location: LCCOMB_X50_Y43_N26
\myprocessor|my_alu|shifter_inst|LNxxxx|F~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout\ = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~4_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_regfile|valB[4]~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datab => \myprocessor|my_regfile|valB[4]~130_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout\);

-- Location: LCCOMB_X50_Y43_N12
\myprocessor|my_alu|R[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~54_combout\ = \myprocessor|my_regfile|valA[7]~164_combout\ $ (((!\myprocessor|my_alu|R[4]~6_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[7]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~164_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|R[4]~6_combout\,
	datad => \myprocessor|ALUSrc_mux|F[7]~8_combout\,
	combout => \myprocessor|my_alu|R[7]~54_combout\);

-- Location: LCCOMB_X50_Y43_N30
\myprocessor|my_alu|R[7]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~55_combout\ = (\myprocessor|my_alu|R[7]~54_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[7]~150_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	datac => \myprocessor|my_regfile|valB[7]~150_combout\,
	datad => \myprocessor|my_alu|R[7]~54_combout\,
	combout => \myprocessor|my_alu|R[7]~55_combout\);

-- Location: LCCOMB_X50_Y43_N16
\myprocessor|my_alu|R[7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~56_combout\ = (\myprocessor|my_alu|R[4]~6_combout\ & (\myprocessor|my_alu|R[7]~55_combout\)) # (!\myprocessor|my_alu|R[4]~6_combout\ & ((\myprocessor|my_alu|R[7]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[7]~55_combout\,
	datac => \myprocessor|my_alu|R[4]~6_combout\,
	datad => \myprocessor|my_alu|R[7]~54_combout\,
	combout => \myprocessor|my_alu|R[7]~56_combout\);

-- Location: LCCOMB_X50_Y43_N10
\myprocessor|my_alu|R[7]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~57_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & (((!\myprocessor|my_alu|R[4]~6_combout\)))) # (!\myprocessor|my_control|func[2]~1_combout\ & (\myprocessor|my_alu|R[7]~56_combout\ $ 
-- (((!\myprocessor|my_alu|R[4]~6_combout\ & !\myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[2]~1_combout\,
	datab => \myprocessor|my_alu|R[7]~56_combout\,
	datac => \myprocessor|my_alu|R[4]~6_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[7]~8_combout\,
	combout => \myprocessor|my_alu|R[7]~57_combout\);

-- Location: LCCOMB_X50_Y43_N4
\myprocessor|my_alu|R[7]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~58_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & ((\myprocessor|my_alu|R[7]~57_combout\ & ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout\))) # (!\myprocessor|my_alu|R[7]~57_combout\ & 
-- (\myprocessor|my_alu|R[7]~53_combout\)))) # (!\myprocessor|my_control|func[2]~1_combout\ & (((\myprocessor|my_alu|R[7]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[7]~53_combout\,
	datab => \myprocessor|my_control|func[2]~1_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~25_combout\,
	datad => \myprocessor|my_alu|R[7]~57_combout\,
	combout => \myprocessor|my_alu|R[7]~58_combout\);

-- Location: LCCOMB_X54_Y43_N0
\myprocessor|my_alu|R[7]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[7]~59_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[7]~8_combout\) # ((\myprocessor|my_regfile|valA[7]~164_combout\)))) # (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- (((\myprocessor|my_alu|R[7]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~12_combout\,
	datab => \myprocessor|ALUSrc_mux|F[7]~8_combout\,
	datac => \myprocessor|my_regfile|valA[7]~164_combout\,
	datad => \myprocessor|my_alu|R[7]~58_combout\,
	combout => \myprocessor|my_alu|R[7]~59_combout\);

-- Location: M9K_X51_Y48_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000450011",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y41_N2
\myprocessor|keyIn_mux|F~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~28_combout\ = (!\myprocessor|my_control|Jal~combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(7)))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- (\myprocessor|my_alu|R[7]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[7]~59_combout\,
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(7),
	datad => \myprocessor|my_control|Jal~combout\,
	combout => \myprocessor|keyIn_mux|F~28_combout\);

-- Location: LCCOMB_X54_Y41_N26
\myprocessor|keyIn_mux|F~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~29_combout\ = (!\myps2|head~0_combout\ & ((\myprocessor|keyIn_mux|F~28_combout\) # ((\myprocessor|PCNew[7]~14_combout\ & \myprocessor|my_control|Jal~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PCNew[7]~14_combout\,
	datab => \myprocessor|my_control|Jal~combout\,
	datac => \myps2|head~0_combout\,
	datad => \myprocessor|keyIn_mux|F~28_combout\,
	combout => \myprocessor|keyIn_mux|F~29_combout\);

-- Location: FF_X54_Y41_N9
\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q\);

-- Location: FF_X54_Y41_N27
\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q\);

-- Location: FF_X55_Y38_N5
\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q\);

-- Location: FF_X55_Y38_N7
\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X55_Y38_N4
\myprocessor|my_regfile|valA[7]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~162_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~162_combout\);

-- Location: LCCOMB_X54_Y39_N18
\myprocessor|my_regfile|valA[7]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~163_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[7]~162_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[7]~162_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[7]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~162_combout\,
	combout => \myprocessor|my_regfile|valA[7]~163_combout\);

-- Location: FF_X47_Y39_N11
\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q\);

-- Location: FF_X47_Y39_N1
\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q\);

-- Location: FF_X48_Y39_N9
\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X48_Y39_N8
\myprocessor|my_regfile|valA[7]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~157_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[7]~157_combout\);

-- Location: FF_X48_Y39_N27
\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X48_Y39_N26
\myprocessor|my_regfile|valA[7]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~158_combout\ = (\myprocessor|my_regfile|valA[7]~157_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[7]~157_combout\ & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~157_combout\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[7]~158_combout\);

-- Location: FF_X48_Y38_N17
\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X47_Y38_N2
\myprocessor|my_regfile|valA[7]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~159_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[7]~158_combout\) # ((!\myprocessor|my_regfile|valA[7]~17_combout\)))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q\ & \myprocessor|my_regfile|valA[7]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~158_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~17_combout\,
	combout => \myprocessor|my_regfile|valA[7]~159_combout\);

-- Location: FF_X47_Y38_N7
\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q\);

-- Location: FF_X47_Y38_N29
\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X47_Y38_N6
\myprocessor|my_regfile|valA[7]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~160_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[7]~159_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q\)) # (!\myprocessor|my_regfile|valA[7]~159_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (\myprocessor|my_regfile|valA[7]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|valA[7]~159_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~160_combout\);

-- Location: FF_X47_Y34_N19
\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q\);

-- Location: FF_X47_Y34_N17
\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X47_Y34_N18
\myprocessor|my_regfile|valA[7]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~149_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~149_combout\);

-- Location: FF_X49_Y33_N15
\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q\);

-- Location: FF_X49_Y33_N21
\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X49_Y33_N14
\myprocessor|my_regfile|valA[7]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~150_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[7]~149_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[7]~149_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[7]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[7]~149_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~150_combout\);

-- Location: FF_X50_Y33_N25
\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q\);

-- Location: FF_X55_Y34_N5
\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q\);

-- Location: FF_X53_Y32_N9
\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q\);

-- Location: FF_X54_Y31_N13
\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X53_Y32_N24
\myprocessor|my_regfile|valA[7]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~151_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # (\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~151_combout\);

-- Location: LCCOMB_X54_Y33_N16
\myprocessor|my_regfile|valA[7]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~152_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[7]~151_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[7]~151_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[7]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~151_combout\,
	combout => \myprocessor|my_regfile|valA[7]~152_combout\);

-- Location: LCCOMB_X49_Y33_N10
\myprocessor|my_regfile|valA[7]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~153_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[7]~150_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & \myprocessor|my_regfile|valA[7]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[7]~150_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[7]~152_combout\,
	combout => \myprocessor|my_regfile|valA[7]~153_combout\);

-- Location: FF_X48_Y37_N15
\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q\);

-- Location: FF_X48_Y34_N17
\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q\);

-- Location: FF_X54_Y34_N25
\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X48_Y34_N16
\myprocessor|my_regfile|valA[7]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~147_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~147_combout\);

-- Location: FF_X48_Y34_N19
\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X48_Y34_N18
\myprocessor|my_regfile|valA[7]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~148_combout\ = (\myprocessor|my_regfile|valA[7]~147_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[7]~147_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~147_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[7]~148_combout\);

-- Location: FF_X53_Y32_N11
\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q\);

-- Location: FF_X54_Y34_N23
\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X50_Y34_N22
\myprocessor|my_regfile|valA[7]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~154_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~154_combout\);

-- Location: FF_X50_Y34_N21
\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q\);

-- Location: FF_X50_Y34_N17
\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X50_Y34_N20
\myprocessor|my_regfile|valA[7]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~155_combout\ = (\myprocessor|my_regfile|valA[7]~154_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[7]~154_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~154_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valA[7]~155_combout\);

-- Location: LCCOMB_X49_Y33_N4
\myprocessor|my_regfile|valA[7]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~156_combout\ = (\myprocessor|my_regfile|valA[7]~153_combout\ & (((\myprocessor|my_regfile|valA[7]~155_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[7]~153_combout\ & (\myprocessor|my_regfile|valA[7]~148_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~153_combout\,
	datab => \myprocessor|my_regfile|valA[7]~148_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[7]~155_combout\,
	combout => \myprocessor|my_regfile|valA[7]~156_combout\);

-- Location: LCCOMB_X48_Y39_N18
\myprocessor|my_regfile|valA[7]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~161_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- ((\myprocessor|my_regfile|valA[7]~156_combout\))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[7]~160_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[7]~156_combout\,
	combout => \myprocessor|my_regfile|valA[7]~161_combout\);

-- Location: FF_X49_Y37_N5
\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q\);

-- Location: FF_X48_Y37_N29
\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X48_Y37_N28
\myprocessor|my_regfile|valA[7]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~145_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[7]~145_combout\);

-- Location: FF_X54_Y37_N3
\myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q\);

-- Location: FF_X49_Y37_N23
\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~29_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q\);

-- Location: LCCOMB_X49_Y37_N22
\myprocessor|my_regfile|valA[7]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~146_combout\ = (\myprocessor|my_regfile|valA[7]~145_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[7]~145_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~145_combout\,
	datab => \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[7]~146_combout\);

-- Location: LCCOMB_X48_Y39_N12
\myprocessor|my_regfile|valA[7]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[7]~164_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~161_combout\ & (\myprocessor|my_regfile|valA[7]~163_combout\)) # (!\myprocessor|my_regfile|valA[7]~161_combout\ & 
-- ((\myprocessor|my_regfile|valA[7]~146_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[7]~163_combout\,
	datac => \myprocessor|my_regfile|valA[7]~161_combout\,
	datad => \myprocessor|my_regfile|valA[7]~146_combout\,
	combout => \myprocessor|my_regfile|valA[7]~164_combout\);

-- Location: LCCOMB_X48_Y41_N30
\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[5]~124_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[7]~164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[5]~124_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[7]~164_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12_combout\);

-- Location: LCCOMB_X47_Y43_N2
\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[8]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~7_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\);

-- Location: LCCOMB_X46_Y43_N10
\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[7]~13_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[11]~16_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\);

-- Location: LCCOMB_X46_Y43_N12
\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (((!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\)))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ 
-- & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[11]~4_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[3]~11_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8_combout\);

-- Location: LCCOMB_X46_Y43_N24
\myprocessor|MemtoReg_mux|F[27]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~43_combout\ = (\myprocessor|my_alu|R[4]~2_combout\ & (((\myprocessor|my_alu|R[4]~3_combout\)))) # (!\myprocessor|my_alu|R[4]~2_combout\ & ((\myprocessor|my_alu|R[4]~3_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\)) # (!\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[19]~10_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[27]~53_combout\,
	datac => \myprocessor|my_alu|R[4]~2_combout\,
	datad => \myprocessor|my_alu|R[4]~3_combout\,
	combout => \myprocessor|MemtoReg_mux|F[27]~43_combout\);

-- Location: LCCOMB_X46_Y43_N26
\myprocessor|MemtoReg_mux|F[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~44_combout\ = (\myprocessor|MemtoReg_mux|F[27]~43_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8_combout\) # ((!\myprocessor|my_alu|R[4]~2_combout\)))) # (!\myprocessor|MemtoReg_mux|F[27]~43_combout\ & 
-- (((\myprocessor|my_alu|R[4]~2_combout\ & \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8_combout\,
	datab => \myprocessor|MemtoReg_mux|F[27]~43_combout\,
	datac => \myprocessor|my_alu|R[4]~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[23]~50_combout\,
	combout => \myprocessor|MemtoReg_mux|F[27]~44_combout\);

-- Location: LCCOMB_X53_Y42_N12
\myprocessor|my_alu|adder_inst|upper0|sum[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(11) = \myprocessor|my_regfile|valA[27]~564_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[27]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~564_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[11]~9_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[27]~17_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(11));

-- Location: LCCOMB_X53_Y42_N30
\myprocessor|MemtoReg_mux|F[27]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~45_combout\ = (\myprocessor|MemtoReg_mux|F[27]~105_combout\ & (\myprocessor|my_control|func[2]~1_combout\)) # (!\myprocessor|MemtoReg_mux|F[27]~105_combout\ & ((\myprocessor|my_control|func[2]~1_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[27]~44_combout\)) # (!\myprocessor|my_control|func[2]~1_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|sum\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datab => \myprocessor|my_control|func[2]~1_combout\,
	datac => \myprocessor|MemtoReg_mux|F[27]~44_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(11),
	combout => \myprocessor|MemtoReg_mux|F[27]~45_combout\);

-- Location: LCCOMB_X53_Y42_N0
\myprocessor|my_alu|shifter_inst|RNxxxx|F~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\);

-- Location: LCCOMB_X53_Y42_N18
\myprocessor|my_alu|adder_inst|upper1|sum[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(11) = \myprocessor|my_regfile|valA[27]~564_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[27]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[27]~564_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[11]~9_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[27]~17_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(11));

-- Location: LCCOMB_X53_Y42_N2
\myprocessor|MemtoReg_mux|F[27]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~46_combout\ = (\myprocessor|MemtoReg_mux|F[27]~45_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\) # ((!\myprocessor|MemtoReg_mux|F[27]~105_combout\)))) # (!\myprocessor|MemtoReg_mux|F[27]~45_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[27]~105_combout\ & !\myprocessor|my_alu|adder_inst|upper1|sum\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[27]~45_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RNxxxx|F~8_combout\,
	datac => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|sum\(11),
	combout => \myprocessor|MemtoReg_mux|F[27]~46_combout\);

-- Location: LCCOMB_X54_Y42_N14
\myprocessor|my_alu|R_and[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(27) = (\myprocessor|my_regfile|valA[27]~564_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[27]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[27]~410_combout\,
	datac => \myprocessor|my_regfile|valA[27]~564_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_and\(27));

-- Location: LCCOMB_X54_Y42_N8
\myprocessor|MemtoReg_mux|F[27]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~47_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & (((\myprocessor|my_alu|R_and\(27)) # (\myprocessor|MemtoReg_mux|F[27]~42_combout\)))) # (!\myprocessor|my_control|func[1]~2_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[27]~46_combout\ & ((!\myprocessor|MemtoReg_mux|F[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[27]~46_combout\,
	datab => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|my_alu|R_and\(27),
	datad => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	combout => \myprocessor|MemtoReg_mux|F[27]~47_combout\);

-- Location: M9K_X51_Y46_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y42_N28
\myprocessor|MemtoReg_mux|F[27]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[27]~48_combout\ = (\myprocessor|MemtoReg_mux|F[27]~47_combout\ & ((\myprocessor|my_alu|R_or\(27)) # ((!\myprocessor|MemtoReg_mux|F[27]~42_combout\)))) # (!\myprocessor|MemtoReg_mux|F[27]~47_combout\ & 
-- (((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(27) & \myprocessor|MemtoReg_mux|F[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_or\(27),
	datab => \myprocessor|MemtoReg_mux|F[27]~47_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(27),
	datad => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	combout => \myprocessor|MemtoReg_mux|F[27]~48_combout\);

-- Location: LCCOMB_X56_Y38_N14
\myprocessor|keyIn_mux|F~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~59_combout\ = (\myprocessor|MemtoReg_mux|F[27]~48_combout\ & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & !\myprocessor|keyIn_mux|F~34_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|MemtoReg_mux|F[27]~48_combout\,
	datac => \myprocessor|keyIn_mux|F~34_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|keyIn_mux|F~59_combout\);

-- Location: FF_X54_Y30_N29
\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~59_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q\);

-- Location: LCCOMB_X55_Y31_N0
\myprocessor|my_regfile|valB[27]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~404_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q\) # ((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|inEnable[29]~40_combout\ & \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|regs:28:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~404_combout\);

-- Location: LCCOMB_X52_Y32_N30
\myprocessor|my_regfile|valB[27]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~402_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[27]~402_combout\);

-- Location: LCCOMB_X56_Y30_N10
\myprocessor|my_regfile|valB[27]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~403_combout\ = (\myprocessor|my_regfile|valB[27]~402_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[27]~402_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[27]~402_combout\,
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[27]~403_combout\);

-- Location: LCCOMB_X55_Y31_N26
\myprocessor|my_regfile|valB[27]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~405_combout\ = (\myprocessor|my_regfile|valB[27]~404_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q\) # ((\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[27]~404_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\ & \myprocessor|my_regfile|valB[27]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_regfile|valB[27]~404_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[27]~403_combout\,
	combout => \myprocessor|my_regfile|valB[27]~405_combout\);

-- Location: LCCOMB_X53_Y40_N22
\myprocessor|my_regfile|valB[27]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~393_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~393_combout\);

-- Location: LCCOMB_X54_Y40_N4
\myprocessor|my_regfile|valB[27]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~394_combout\ = (\myprocessor|my_regfile|valB[27]~393_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[27]~393_combout\ & (((\myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_regfile|valB[27]~393_combout\,
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[27]~394_combout\);

-- Location: LCCOMB_X54_Y40_N30
\myprocessor|my_regfile|valB[27]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~395_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[27]~394_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[27]~394_combout\,
	datac => \myprocessor|my_regfile|valB[13]~11_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~395_combout\);

-- Location: LCCOMB_X54_Y36_N6
\myprocessor|my_regfile|valB[27]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~396_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[27]~395_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_regfile|valB[27]~395_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[27]~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[27]~395_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~396_combout\);

-- Location: LCCOMB_X55_Y32_N28
\myprocessor|my_regfile|valB[27]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~397_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~397_combout\);

-- Location: LCCOMB_X55_Y32_N30
\myprocessor|my_regfile|valB[27]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~398_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[27]~397_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[27]~397_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[27]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valB[27]~397_combout\,
	combout => \myprocessor|my_regfile|valB[27]~398_combout\);

-- Location: LCCOMB_X57_Y30_N24
\myprocessor|my_regfile|valB[27]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~399_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # (\myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:16:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~399_combout\);

-- Location: LCCOMB_X57_Y30_N18
\myprocessor|my_regfile|valB[27]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~400_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[27]~399_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[27]~399_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[27]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:19:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|valB[27]~399_combout\,
	combout => \myprocessor|my_regfile|valB[27]~400_combout\);

-- Location: LCCOMB_X58_Y34_N10
\myprocessor|my_regfile|valB[27]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~401_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & (\myprocessor|my_regfile|valB[27]~398_combout\)) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- ((\myprocessor|my_regfile|valB[27]~400_combout\))))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[27]~398_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[27]~400_combout\,
	combout => \myprocessor|my_regfile|valB[27]~401_combout\);

-- Location: LCCOMB_X54_Y36_N24
\myprocessor|my_regfile|valB[27]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~406_combout\ = (\myprocessor|my_regfile|valB[27]~401_combout\ & ((\myprocessor|my_regfile|valB[27]~405_combout\) # ((\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[27]~401_combout\ & 
-- (((\myprocessor|my_regfile|valB[27]~396_combout\ & !\myprocessor|my_regfile|valB[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[27]~405_combout\,
	datab => \myprocessor|my_regfile|valB[27]~396_combout\,
	datac => \myprocessor|my_regfile|valB[27]~401_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[27]~406_combout\);

-- Location: LCCOMB_X53_Y36_N10
\myprocessor|my_regfile|valB[27]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~407_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\) # (\myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ 
-- & (\myprocessor|my_regfile|valB[27]~406_combout\ & (!\myprocessor|my_regfile|valB[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[27]~406_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~407_combout\);

-- Location: LCCOMB_X56_Y37_N28
\myprocessor|my_regfile|valB[27]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~391_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[27]~391_combout\);

-- Location: LCCOMB_X55_Y37_N10
\myprocessor|my_regfile|valB[27]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~392_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[27]~391_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[27]~391_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[27]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:27:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|valB[27]~391_combout\,
	combout => \myprocessor|my_regfile|valB[27]~392_combout\);

-- Location: LCCOMB_X55_Y38_N12
\myprocessor|my_regfile|valB[27]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~408_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:12:reg_array|r|bits:27:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[27]~408_combout\);

-- Location: LCCOMB_X56_Y38_N2
\myprocessor|my_regfile|valB[27]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~409_combout\ = (\myprocessor|my_regfile|valB[27]~408_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[27]~408_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[27]~408_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:27:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:27:r~q\,
	combout => \myprocessor|my_regfile|valB[27]~409_combout\);

-- Location: LCCOMB_X54_Y42_N12
\myprocessor|my_regfile|valB[27]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[27]~410_combout\ = (\myprocessor|my_regfile|valB[27]~407_combout\ & (((\myprocessor|my_regfile|valB[27]~409_combout\)) # (!\myprocessor|my_regfile|valB[13]~5_combout\))) # (!\myprocessor|my_regfile|valB[27]~407_combout\ & 
-- (\myprocessor|my_regfile|valB[13]~5_combout\ & (\myprocessor|my_regfile|valB[27]~392_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[27]~407_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[27]~392_combout\,
	datad => \myprocessor|my_regfile|valB[27]~409_combout\,
	combout => \myprocessor|my_regfile|valB[27]~410_combout\);

-- Location: LCCOMB_X47_Y42_N14
\myprocessor|my_alu|R_or[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(28) = (\myprocessor|my_regfile|valA[28]~584_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[28]~390_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~584_combout\,
	datab => \myprocessor|my_regfile|valB[28]~390_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_or\(28));

-- Location: LCCOMB_X48_Y42_N30
\myprocessor|my_alu|adder_inst|upper1|sum[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(12) = \myprocessor|ALUSrc_mux|F[28]~16_combout\ $ (\myprocessor|my_regfile|valA[28]~584_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\ $ (\myprocessor|my_control|func[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[28]~16_combout\,
	datab => \myprocessor|my_regfile|valA[28]~584_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[12]~10_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(12));

-- Location: LCCOMB_X47_Y42_N10
\myprocessor|my_alu|R_and[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(28) = (\myprocessor|my_regfile|valA[28]~584_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[28]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~584_combout\,
	datab => \myprocessor|my_regfile|valB[28]~390_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	combout => \myprocessor|my_alu|R_and\(28));

-- Location: LCCOMB_X49_Y42_N10
\myprocessor|my_alu|shifter_inst|RNxxxx|F~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\);

-- Location: LCCOMB_X49_Y42_N28
\myprocessor|MemtoReg_mux|F[28]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~104_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & ((\myprocessor|ALUSrc_mux|F[4]~11_combout\) # 
-- (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|MemtoReg_mux|F[28]~104_combout\);

-- Location: LCCOMB_X47_Y44_N12
\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~45_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~38_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46_combout\);

-- Location: LCCOMB_X49_Y45_N28
\myprocessor|my_alu|R[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~35_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\) # ((\myprocessor|ALUSrc_mux|F[1]~29_combout\ & !\myprocessor|ALUSrc_mux|F[2]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|R[3]~35_combout\);

-- Location: LCCOMB_X49_Y45_N0
\myprocessor|MemtoReg_mux|F[28]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~36_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|my_alu|R[3]~35_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout\)) # (!\myprocessor|my_alu|R[3]~35_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0_combout\))))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (((\myprocessor|my_alu|R[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxxN|F[26]~1_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxxN|F[28]~0_combout\,
	datad => \myprocessor|my_alu|R[3]~35_combout\,
	combout => \myprocessor|MemtoReg_mux|F[28]~36_combout\);

-- Location: LCCOMB_X46_Y44_N20
\myprocessor|MemtoReg_mux|F[28]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~37_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (((\myprocessor|MemtoReg_mux|F[28]~36_combout\)))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & 
-- ((\myprocessor|MemtoReg_mux|F[28]~36_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9_combout\)) # (!\myprocessor|MemtoReg_mux|F[28]~36_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[20]~9_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46_combout\,
	datad => \myprocessor|MemtoReg_mux|F[28]~36_combout\,
	combout => \myprocessor|MemtoReg_mux|F[28]~37_combout\);

-- Location: LCCOMB_X49_Y42_N4
\myprocessor|my_alu|adder_inst|upper0|sum[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(12) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[28]~16_combout\ $ (\myprocessor|my_regfile|valA[28]~584_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[28]~16_combout\,
	datac => \myprocessor|my_regfile|valA[28]~584_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|carry[12]~10_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(12));

-- Location: LCCOMB_X49_Y42_N20
\myprocessor|MemtoReg_mux|F[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~31_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|MemtoReg_mux|F[28]~31_combout\);

-- Location: LCCOMB_X49_Y42_N14
\myprocessor|MemtoReg_mux|F[28]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~38_combout\ = (\myprocessor|MemtoReg_mux|F[28]~104_combout\ & (((\myprocessor|MemtoReg_mux|F[28]~31_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~104_combout\ & ((\myprocessor|MemtoReg_mux|F[28]~31_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[28]~37_combout\)) # (!\myprocessor|MemtoReg_mux|F[28]~31_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|sum\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[28]~37_combout\,
	datab => \myprocessor|MemtoReg_mux|F[28]~104_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|sum\(12),
	datad => \myprocessor|MemtoReg_mux|F[28]~31_combout\,
	combout => \myprocessor|MemtoReg_mux|F[28]~38_combout\);

-- Location: LCCOMB_X49_Y42_N16
\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~13_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\)) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[12]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~13_combout\);

-- Location: LCCOMB_X49_Y42_N18
\myprocessor|MemtoReg_mux|F[28]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~39_combout\ = (\myprocessor|MemtoReg_mux|F[28]~104_combout\ & ((\myprocessor|MemtoReg_mux|F[28]~38_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~13_combout\))) # (!\myprocessor|MemtoReg_mux|F[28]~38_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~104_combout\ & (((\myprocessor|MemtoReg_mux|F[28]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RNxxxx|F~7_combout\,
	datab => \myprocessor|MemtoReg_mux|F[28]~104_combout\,
	datac => \myprocessor|MemtoReg_mux|F[28]~38_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~13_combout\,
	combout => \myprocessor|MemtoReg_mux|F[28]~39_combout\);

-- Location: LCCOMB_X47_Y42_N28
\myprocessor|MemtoReg_mux|F[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~40_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R_and\(28)) # ((\myprocessor|MemtoReg_mux|F[28]~28_combout\)))) # (!\myprocessor|my_control|func[1]~2_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[28]~39_combout\ & !\myprocessor|MemtoReg_mux|F[28]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(28),
	datab => \myprocessor|MemtoReg_mux|F[28]~39_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|MemtoReg_mux|F[28]~28_combout\,
	combout => \myprocessor|MemtoReg_mux|F[28]~40_combout\);

-- Location: LCCOMB_X47_Y42_N8
\myprocessor|MemtoReg_mux|F[28]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~41_combout\ = (\myprocessor|MemtoReg_mux|F[28]~28_combout\ & ((\myprocessor|MemtoReg_mux|F[28]~40_combout\ & (\myprocessor|my_alu|R_or\(28))) # (!\myprocessor|MemtoReg_mux|F[28]~40_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper1|sum\(12)))))) # (!\myprocessor|MemtoReg_mux|F[28]~28_combout\ & (((\myprocessor|MemtoReg_mux|F[28]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[28]~28_combout\,
	datab => \myprocessor|my_alu|R_or\(28),
	datac => \myprocessor|my_alu|adder_inst|upper1|sum\(12),
	datad => \myprocessor|MemtoReg_mux|F[28]~40_combout\,
	combout => \myprocessor|MemtoReg_mux|F[28]~41_combout\);

-- Location: LCCOMB_X50_Y41_N28
\myprocessor|keyIn_mux|F~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~58_combout\ = (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(28) & ((\myprocessor|keyIn_mux|F~55_combout\) # ((\myprocessor|keyIn_mux|F~56_combout\ & \myprocessor|MemtoReg_mux|F[28]~41_combout\)))) # 
-- (!\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|keyIn_mux|F~56_combout\ & (\myprocessor|MemtoReg_mux|F[28]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|keyIn_mux|F~56_combout\,
	datac => \myprocessor|MemtoReg_mux|F[28]~41_combout\,
	datad => \myprocessor|keyIn_mux|F~55_combout\,
	combout => \myprocessor|keyIn_mux|F~58_combout\);

-- Location: FF_X54_Y40_N1
\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~58_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q\);

-- Location: LCCOMB_X55_Y40_N30
\myprocessor|my_regfile|valA[28]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~577_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valA[28]~577_combout\);

-- Location: LCCOMB_X53_Y40_N2
\myprocessor|my_regfile|valA[28]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~578_combout\ = (\myprocessor|my_regfile|valA[28]~577_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[28]~577_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_regfile|valA[28]~577_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[28]~578_combout\);

-- Location: LCCOMB_X54_Y40_N0
\myprocessor|my_regfile|valA[28]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~579_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & ((\myprocessor|my_regfile|valA[28]~578_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|valA[7]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~17_combout\,
	datab => \myprocessor|my_regfile|valA[7]~18_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valA[28]~578_combout\,
	combout => \myprocessor|my_regfile|valA[28]~579_combout\);

-- Location: LCCOMB_X54_Y38_N0
\myprocessor|my_regfile|valA[28]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~580_combout\ = (\myprocessor|my_regfile|valA[28]~579_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_regfile|valA[7]~14_combout\))) # 
-- (!\myprocessor|my_regfile|valA[28]~579_combout\ & (\myprocessor|my_regfile|valA[7]~14_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~579_combout\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valA[28]~580_combout\);

-- Location: LCCOMB_X56_Y37_N2
\myprocessor|my_regfile|valA[28]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~575_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valA[28]~575_combout\);

-- Location: LCCOMB_X55_Y37_N8
\myprocessor|my_regfile|valA[28]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~576_combout\ = (\myprocessor|my_regfile|valA[28]~575_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[28]~575_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~575_combout\,
	datab => \myprocessor|my_regfile|regs:9:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[28]~576_combout\);

-- Location: LCCOMB_X54_Y38_N24
\myprocessor|my_regfile|valA[28]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~581_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[28]~576_combout\) # (\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[28]~580_combout\ & ((!\myprocessor|my_regfile|valA[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[28]~580_combout\,
	datac => \myprocessor|my_regfile|valA[28]~576_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[28]~581_combout\);

-- Location: LCCOMB_X53_Y32_N28
\myprocessor|my_regfile|valA[28]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~572_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[28]~572_combout\);

-- Location: LCCOMB_X56_Y32_N22
\myprocessor|my_regfile|valA[28]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~573_combout\ = (\myprocessor|my_regfile|valA[28]~572_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[28]~572_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~572_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valA[28]~573_combout\);

-- Location: LCCOMB_X49_Y32_N14
\myprocessor|my_regfile|valA[28]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~565_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valA[28]~565_combout\);

-- Location: LCCOMB_X49_Y35_N16
\myprocessor|my_regfile|valA[28]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~566_combout\ = (\myprocessor|my_regfile|valA[28]~565_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[28]~565_combout\ & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~565_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[28]~566_combout\);

-- Location: LCCOMB_X53_Y32_N16
\myprocessor|my_regfile|valA[28]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~569_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:24:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[28]~569_combout\);

-- Location: LCCOMB_X52_Y31_N10
\myprocessor|my_regfile|valA[28]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~570_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[28]~569_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[28]~569_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[28]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:20:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valA[28]~569_combout\,
	combout => \myprocessor|my_regfile|valA[28]~570_combout\);

-- Location: LCCOMB_X54_Y32_N18
\myprocessor|my_regfile|valA[28]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~567_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valA[28]~567_combout\);

-- Location: LCCOMB_X54_Y32_N20
\myprocessor|my_regfile|valA[28]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~568_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[28]~567_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[28]~567_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[28]~567_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[28]~567_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:28:r~q\,
	combout => \myprocessor|my_regfile|valA[28]~568_combout\);

-- Location: LCCOMB_X54_Y38_N20
\myprocessor|my_regfile|valA[28]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~571_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|valA[28]~568_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[28]~570_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[28]~570_combout\,
	datad => \myprocessor|my_regfile|valA[28]~568_combout\,
	combout => \myprocessor|my_regfile|valA[28]~571_combout\);

-- Location: LCCOMB_X54_Y38_N14
\myprocessor|my_regfile|valA[28]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~574_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[28]~571_combout\ & (\myprocessor|my_regfile|valA[28]~573_combout\)) # 
-- (!\myprocessor|my_regfile|valA[28]~571_combout\ & ((\myprocessor|my_regfile|valA[28]~566_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[28]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~573_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[28]~566_combout\,
	datad => \myprocessor|my_regfile|valA[28]~571_combout\,
	combout => \myprocessor|my_regfile|valA[28]~574_combout\);

-- Location: LCCOMB_X55_Y39_N2
\myprocessor|my_regfile|valA[28]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~582_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:13:reg_array|r|bits:28:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[28]~582_combout\);

-- Location: LCCOMB_X55_Y39_N8
\myprocessor|my_regfile|valA[28]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~583_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[28]~582_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[28]~582_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[28]~582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:28:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:28:r~q\,
	datad => \myprocessor|my_regfile|valA[28]~582_combout\,
	combout => \myprocessor|my_regfile|valA[28]~583_combout\);

-- Location: LCCOMB_X54_Y38_N26
\myprocessor|my_regfile|valA[28]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[28]~584_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[28]~581_combout\ & ((\myprocessor|my_regfile|valA[28]~583_combout\))) # (!\myprocessor|my_regfile|valA[28]~581_combout\ & 
-- (\myprocessor|my_regfile|valA[28]~574_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[28]~581_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[28]~581_combout\,
	datac => \myprocessor|my_regfile|valA[28]~574_combout\,
	datad => \myprocessor|my_regfile|valA[28]~583_combout\,
	combout => \myprocessor|my_regfile|valA[28]~584_combout\);

-- Location: LCCOMB_X50_Y45_N28
\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[30]~624_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[28]~584_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[28]~584_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[30]~624_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\);

-- Location: LCCOMB_X48_Y44_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~39_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~17_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\);

-- Location: LCCOMB_X48_Y44_N28
\myprocessor|my_alu|shifter_inst|RxNxxx|F~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~4_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[28]~40_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[24]~42_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~4_combout\);

-- Location: LCCOMB_X49_Y42_N12
\myprocessor|my_alu|shifter_inst|RNxxxx|F~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\);

-- Location: LCCOMB_X50_Y42_N22
\myprocessor|my_alu|adder_inst|upper1|sum[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(8) = \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\ $ (\myprocessor|my_regfile|valA[24]~504_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[24]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|upper1|carry[8]~6_combout\,
	datab => \myprocessor|my_regfile|valA[24]~504_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[24]~20_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(8));

-- Location: LCCOMB_X46_Y44_N8
\myprocessor|MemtoReg_mux|F[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[24]~61_combout\ = (\myprocessor|my_alu|R[4]~2_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49_combout\) # ((\myprocessor|my_alu|R[4]~3_combout\)))) # (!\myprocessor|my_alu|R[4]~2_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46_combout\ & !\myprocessor|my_alu|R[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[20]~49_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[24]~46_combout\,
	datad => \myprocessor|my_alu|R[4]~3_combout\,
	combout => \myprocessor|MemtoReg_mux|F[24]~61_combout\);

-- Location: LCCOMB_X46_Y44_N18
\myprocessor|MemtoReg_mux|F[24]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[24]~62_combout\ = (\myprocessor|MemtoReg_mux|F[24]~61_combout\ & (((\myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10_combout\) # (!\myprocessor|my_alu|R[4]~3_combout\)))) # (!\myprocessor|MemtoReg_mux|F[24]~61_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13_combout\ & ((\myprocessor|my_alu|R[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[16]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[8]~10_combout\,
	datac => \myprocessor|MemtoReg_mux|F[24]~61_combout\,
	datad => \myprocessor|my_alu|R[4]~3_combout\,
	combout => \myprocessor|MemtoReg_mux|F[24]~62_combout\);

-- Location: LCCOMB_X50_Y42_N24
\myprocessor|my_alu|adder_inst|upper0|sum[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(8) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\ $ (\myprocessor|my_regfile|valA[24]~504_combout\ $ (\myprocessor|ALUSrc_mux|F[24]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[8]~6_combout\,
	datac => \myprocessor|my_regfile|valA[24]~504_combout\,
	datad => \myprocessor|ALUSrc_mux|F[24]~20_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(8));

-- Location: LCCOMB_X50_Y42_N10
\myprocessor|MemtoReg_mux|F[24]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[24]~63_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & ((\myprocessor|MemtoReg_mux|F[27]~105_combout\) # ((\myprocessor|MemtoReg_mux|F[24]~62_combout\)))) # (!\myprocessor|my_control|func[2]~1_combout\ & 
-- (!\myprocessor|MemtoReg_mux|F[27]~105_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|sum\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[2]~1_combout\,
	datab => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datac => \myprocessor|MemtoReg_mux|F[24]~62_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(8),
	combout => \myprocessor|MemtoReg_mux|F[24]~63_combout\);

-- Location: LCCOMB_X50_Y42_N4
\myprocessor|MemtoReg_mux|F[24]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[24]~64_combout\ = (\myprocessor|MemtoReg_mux|F[27]~105_combout\ & ((\myprocessor|MemtoReg_mux|F[24]~63_combout\ & (\myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\)) # (!\myprocessor|MemtoReg_mux|F[24]~63_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper1|sum\(8)))))) # (!\myprocessor|MemtoReg_mux|F[27]~105_combout\ & (((\myprocessor|MemtoReg_mux|F[24]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RNxxxx|F~11_combout\,
	datab => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|sum\(8),
	datad => \myprocessor|MemtoReg_mux|F[24]~63_combout\,
	combout => \myprocessor|MemtoReg_mux|F[24]~64_combout\);

-- Location: LCCOMB_X54_Y42_N6
\myprocessor|MemtoReg_mux|F[24]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[24]~65_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R_and\(24)) # ((\myprocessor|MemtoReg_mux|F[27]~42_combout\)))) # (!\myprocessor|my_control|func[1]~2_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[24]~64_combout\ & !\myprocessor|MemtoReg_mux|F[27]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R_and\(24),
	datab => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|MemtoReg_mux|F[24]~64_combout\,
	datad => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	combout => \myprocessor|MemtoReg_mux|F[24]~65_combout\);

-- Location: LCCOMB_X56_Y42_N2
\myprocessor|MemtoReg_mux|F[24]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[24]~66_combout\ = (\myprocessor|MemtoReg_mux|F[27]~42_combout\ & ((\myprocessor|MemtoReg_mux|F[24]~65_combout\ & (\myprocessor|my_alu|R_or\(24))) # (!\myprocessor|MemtoReg_mux|F[24]~65_combout\ & 
-- ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(24)))))) # (!\myprocessor|MemtoReg_mux|F[27]~42_combout\ & (((\myprocessor|MemtoReg_mux|F[24]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	datab => \myprocessor|my_alu|R_or\(24),
	datac => \myprocessor|MemtoReg_mux|F[24]~65_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(24),
	combout => \myprocessor|MemtoReg_mux|F[24]~66_combout\);

-- Location: LCCOMB_X56_Y38_N6
\myprocessor|keyIn_mux|F~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~62_combout\ = (\myprocessor|MemtoReg_mux|F[24]~66_combout\ & (((!\myprocessor|keyIn_mux|F~34_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datab => \myprocessor|MemtoReg_mux|F[24]~66_combout\,
	datac => \myprocessor|keyIn_mux|F~34_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|keyIn_mux|F~62_combout\);

-- Location: LCCOMB_X56_Y32_N10
\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~feeder_combout\ = \myprocessor|keyIn_mux|F~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~62_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~feeder_combout\);

-- Location: FF_X56_Y32_N11
\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q\);

-- Location: LCCOMB_X55_Y33_N28
\myprocessor|my_regfile|valA[24]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~487_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~487_combout\);

-- Location: LCCOMB_X55_Y33_N14
\myprocessor|my_regfile|valA[24]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~488_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[24]~487_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[24]~487_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[24]~487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|valA[24]~487_combout\,
	combout => \myprocessor|my_regfile|valA[24]~488_combout\);

-- Location: LCCOMB_X49_Y30_N10
\myprocessor|my_regfile|valA[24]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~489_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~489_combout\);

-- Location: LCCOMB_X52_Y31_N16
\myprocessor|my_regfile|valA[24]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~490_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[24]~489_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[24]~489_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[24]~489_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[24]~489_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~490_combout\);

-- Location: LCCOMB_X55_Y37_N26
\myprocessor|my_regfile|valA[24]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~491_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[24]~488_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[24]~490_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[24]~488_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[24]~490_combout\,
	combout => \myprocessor|my_regfile|valA[24]~491_combout\);

-- Location: LCCOMB_X53_Y31_N18
\myprocessor|my_regfile|valA[24]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~485_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~485_combout\);

-- Location: LCCOMB_X49_Y31_N10
\myprocessor|my_regfile|valA[24]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~486_combout\ = (\myprocessor|my_regfile|valA[24]~485_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[24]~485_combout\ & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_regfile|valA[24]~485_combout\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[24]~486_combout\);

-- Location: LCCOMB_X56_Y30_N18
\myprocessor|my_regfile|valA[24]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~492_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~492_combout\);

-- Location: LCCOMB_X57_Y33_N20
\myprocessor|my_regfile|valA[24]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~493_combout\ = (\myprocessor|my_regfile|valA[24]~492_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[24]~492_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_regfile|valA[24]~492_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[24]~493_combout\);

-- Location: LCCOMB_X55_Y37_N12
\myprocessor|my_regfile|valA[24]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~494_combout\ = (\myprocessor|my_regfile|valA[24]~491_combout\ & (((\myprocessor|my_regfile|valA[24]~493_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[24]~491_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[24]~486_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[24]~491_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[24]~486_combout\,
	datad => \myprocessor|my_regfile|valA[24]~493_combout\,
	combout => \myprocessor|my_regfile|valA[24]~494_combout\);

-- Location: LCCOMB_X56_Y37_N16
\myprocessor|my_regfile|valA[24]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~495_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~495_combout\);

-- Location: LCCOMB_X58_Y37_N22
\myprocessor|my_regfile|valA[24]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~496_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[24]~495_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[24]~495_combout\ & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[24]~495_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[24]~495_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~496_combout\);

-- Location: LCCOMB_X50_Y40_N20
\myprocessor|my_regfile|valA[24]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~497_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:24:r~q\,
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[24]~497_combout\);

-- Location: LCCOMB_X50_Y40_N6
\myprocessor|my_regfile|valA[24]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~498_combout\ = (\myprocessor|my_regfile|valA[24]~497_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[24]~497_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_regfile|valA[24]~497_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[24]~498_combout\);

-- Location: LCCOMB_X49_Y40_N12
\myprocessor|my_regfile|valA[24]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~499_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[24]~498_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|valA[24]~498_combout\,
	combout => \myprocessor|my_regfile|valA[24]~499_combout\);

-- Location: LCCOMB_X50_Y39_N24
\myprocessor|my_regfile|valA[24]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~500_combout\ = (\myprocessor|my_regfile|valA[24]~499_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q\) # ((!\myprocessor|my_regfile|valA[7]~14_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[24]~499_combout\ & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q\ & \myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:24:r~q\,
	datab => \myprocessor|my_regfile|valA[24]~499_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[24]~500_combout\);

-- Location: LCCOMB_X50_Y39_N0
\myprocessor|my_regfile|valA[24]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~501_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[24]~496_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[24]~500_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[24]~496_combout\,
	datad => \myprocessor|my_regfile|valA[24]~500_combout\,
	combout => \myprocessor|my_regfile|valA[24]~501_combout\);

-- Location: LCCOMB_X55_Y38_N30
\myprocessor|my_regfile|valA[24]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~502_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~502_combout\);

-- Location: LCCOMB_X55_Y38_N28
\myprocessor|my_regfile|valA[24]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~503_combout\ = (\myprocessor|my_regfile|valA[24]~502_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[24]~502_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[24]~502_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:24:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:24:r~q\,
	combout => \myprocessor|my_regfile|valA[24]~503_combout\);

-- Location: LCCOMB_X50_Y39_N26
\myprocessor|my_regfile|valA[24]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[24]~504_combout\ = (\myprocessor|my_regfile|valA[24]~501_combout\ & (((\myprocessor|my_regfile|valA[24]~503_combout\) # (!\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[24]~501_combout\ & 
-- (\myprocessor|my_regfile|valA[24]~494_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[24]~494_combout\,
	datab => \myprocessor|my_regfile|valA[24]~501_combout\,
	datac => \myprocessor|my_regfile|valA[24]~503_combout\,
	datad => \myprocessor|my_regfile|valA[7]~10_combout\,
	combout => \myprocessor|my_regfile|valA[24]~504_combout\);

-- Location: LCCOMB_X47_Y44_N0
\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[24]~504_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[22]~464_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[24]~504_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14_combout\);

-- Location: LCCOMB_X50_Y44_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[23]~30_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31_combout\);

-- Location: LCCOMB_X49_Y44_N24
\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~31_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\);

-- Location: LCCOMB_X45_Y42_N28
\myprocessor|my_alu|shifter_inst|LNxxxx|F~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[14]~1_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxNxxx|F[14]~6_combout\,
	datad => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout\);

-- Location: LCCOMB_X49_Y43_N28
\myprocessor|MemtoReg_mux|F[14]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[14]~9_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & (((\myprocessor|my_alu|R[1]~23_combout\)))) # (!\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|R[1]~23_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout\)) # (!\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LNxxxx|F~17_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[14]~2_combout\,
	datac => \myprocessor|my_alu|R[1]~22_combout\,
	datad => \myprocessor|my_alu|R[1]~23_combout\,
	combout => \myprocessor|MemtoReg_mux|F[14]~9_combout\);

-- Location: LCCOMB_X48_Y44_N0
\myprocessor|MemtoReg_mux|F[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[14]~10_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|MemtoReg_mux|F[14]~9_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\))) # (!\myprocessor|MemtoReg_mux|F[14]~9_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\)))) # (!\myprocessor|my_alu|R[1]~22_combout\ & (((\myprocessor|MemtoReg_mux|F[14]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[22]~3_combout\,
	datab => \myprocessor|my_alu|R[1]~22_combout\,
	datac => \myprocessor|MemtoReg_mux|F[14]~9_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~16_combout\,
	combout => \myprocessor|MemtoReg_mux|F[14]~10_combout\);

-- Location: M9K_X51_Y45_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000300F05044000400000000400000040000000002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y42_N2
\myprocessor|MemtoReg_mux|F[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[14]~11_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[14]~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[14]~210_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	combout => \myprocessor|MemtoReg_mux|F[14]~11_combout\);

-- Location: LCCOMB_X52_Y42_N4
\myprocessor|MemtoReg_mux|F[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[14]~12_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_regfile|valA[14]~304_combout\) # (\myprocessor|MemtoReg_mux|F[14]~11_combout\)) # (!\myprocessor|my_control|func[1]~2_combout\))) # 
-- (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|my_regfile|valA[14]~304_combout\ & \myprocessor|MemtoReg_mux|F[14]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|my_regfile|valA[14]~304_combout\,
	datad => \myprocessor|MemtoReg_mux|F[14]~11_combout\,
	combout => \myprocessor|MemtoReg_mux|F[14]~12_combout\);

-- Location: LCCOMB_X52_Y42_N12
\myprocessor|ALUSrc_mux|F[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[14]~1_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[14]~210_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[14]~210_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(14),
	combout => \myprocessor|ALUSrc_mux|F[14]~1_combout\);

-- Location: LCCOMB_X53_Y41_N22
\myprocessor|my_alu|adder_inst|lower|carry[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ = (\myprocessor|my_regfile|valA[13]~284_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\) # (\myprocessor|ALUSrc_mux|F[13]~2_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[13]~284_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\ & (\myprocessor|ALUSrc_mux|F[13]~2_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~284_combout\,
	datab => \myprocessor|ALUSrc_mux|F[13]~2_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[13]~14_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\);

-- Location: LCCOMB_X52_Y42_N24
\myprocessor|my_alu|adder_inst|lower|sum[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(14) = \myprocessor|ALUSrc_mux|F[14]~1_combout\ $ (\myprocessor|my_regfile|valA[14]~304_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ $ (\myprocessor|my_control|func[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[14]~1_combout\,
	datab => \myprocessor|my_regfile|valA[14]~304_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(14));

-- Location: LCCOMB_X52_Y42_N22
\myprocessor|MemtoReg_mux|F[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[14]~13_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & (((\myprocessor|MemtoReg_mux|F[14]~12_combout\)))) # (!\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|MemtoReg_mux|F[14]~12_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[14]~10_combout\)) # (!\myprocessor|MemtoReg_mux|F[14]~12_combout\ & ((!\myprocessor|my_alu|adder_inst|lower|sum\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[14]~10_combout\,
	datab => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|MemtoReg_mux|F[14]~12_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(14),
	combout => \myprocessor|MemtoReg_mux|F[14]~13_combout\);

-- Location: FF_X57_Y38_N7
\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q\);

-- Location: FF_X57_Y38_N17
\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X57_Y38_N6
\myprocessor|my_regfile|valB[15]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~188_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valB[15]~188_combout\);

-- Location: FF_X57_Y35_N1
\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X57_Y38_N26
\myprocessor|my_regfile|valB[15]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~189_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[15]~188_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[15]~188_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[15]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|valB[15]~188_combout\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valB[15]~189_combout\);

-- Location: FF_X53_Y37_N9
\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q\);

-- Location: FF_X53_Y37_N3
\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X53_Y37_N8
\myprocessor|my_regfile|valB[15]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~171_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valB[15]~171_combout\);

-- Location: FF_X58_Y37_N1
\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q\);

-- Location: FF_X54_Y37_N29
\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X54_Y37_N28
\myprocessor|my_regfile|valB[15]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~172_combout\ = (\myprocessor|my_regfile|valB[15]~171_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[15]~171_combout\ & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[15]~171_combout\,
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[15]~172_combout\);

-- Location: FF_X50_Y37_N31
\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q\);

-- Location: FF_X53_Y34_N29
\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q\);

-- Location: FF_X52_Y34_N27
\myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q\);

-- Location: FF_X56_Y34_N11
\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X53_Y34_N26
\myprocessor|my_regfile|valB[15]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~184_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q\) # ((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q\ & \myprocessor|my_regfile|inEnable[29]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[15]~184_combout\);

-- Location: LCCOMB_X57_Y34_N26
\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~feeder_combout\ = \myprocessor|keyIn_mux|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~37_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~feeder_combout\);

-- Location: FF_X57_Y34_N27
\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q\);

-- Location: FF_X57_Y34_N21
\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X57_Y34_N20
\myprocessor|my_regfile|valB[15]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~182_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[15]~182_combout\);

-- Location: FF_X53_Y34_N25
\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X54_Y34_N6
\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout\ = \myprocessor|keyIn_mux|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~37_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout\);

-- Location: FF_X54_Y34_N7
\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X53_Y34_N24
\myprocessor|my_regfile|valB[15]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~183_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[15]~182_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[15]~182_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[15]~182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[15]~182_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valB[15]~183_combout\);

-- Location: LCCOMB_X53_Y34_N22
\myprocessor|my_regfile|valB[15]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~185_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[15]~184_combout\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[15]~184_combout\ 
-- & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_regfile|valB[15]~184_combout\ & ((\myprocessor|my_regfile|valB[15]~183_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|valB[15]~184_combout\,
	datad => \myprocessor|my_regfile|valB[15]~183_combout\,
	combout => \myprocessor|my_regfile|valB[15]~185_combout\);

-- Location: FF_X50_Y39_N9
\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q\);

-- Location: FF_X50_Y39_N19
\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q\);

-- Location: FF_X52_Y39_N25
\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q\);

-- Location: FF_X52_Y39_N3
\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q\);

-- Location: FF_X53_Y39_N9
\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q\);

-- Location: FF_X53_Y40_N25
\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q\);

-- Location: FF_X53_Y39_N3
\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X53_Y40_N24
\myprocessor|my_regfile|valB[15]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~173_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valB[15]~173_combout\);

-- Location: LCCOMB_X53_Y39_N8
\myprocessor|my_regfile|valB[15]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~174_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[15]~173_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[15]~173_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[15]~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|valB[15]~173_combout\,
	combout => \myprocessor|my_regfile|valB[15]~174_combout\);

-- Location: LCCOMB_X52_Y39_N20
\myprocessor|my_regfile|valB[15]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~175_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[15]~174_combout\))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|valB[15]~174_combout\,
	datad => \myprocessor|my_regfile|valB[13]~11_combout\,
	combout => \myprocessor|my_regfile|valB[15]~175_combout\);

-- Location: LCCOMB_X50_Y39_N18
\myprocessor|my_regfile|valB[15]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~176_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[15]~175_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_regfile|valB[15]~175_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[15]~175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|valB[15]~175_combout\,
	combout => \myprocessor|my_regfile|valB[15]~176_combout\);

-- Location: FF_X52_Y33_N17
\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q\);

-- Location: FF_X52_Y34_N25
\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q\);

-- Location: FF_X56_Y34_N1
\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X46_Y35_N24
\myprocessor|my_regfile|valB[15]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~179_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[15]~179_combout\);

-- Location: FF_X53_Y35_N25
\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X46_Y35_N26
\myprocessor|my_regfile|valB[15]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~180_combout\ = (\myprocessor|my_regfile|valB[15]~179_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[15]~179_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_regfile|valB[15]~179_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valB[15]~180_combout\);

-- Location: LCCOMB_X55_Y34_N22
\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~feeder_combout\ = \myprocessor|keyIn_mux|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~37_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~feeder_combout\);

-- Location: FF_X55_Y34_N23
\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q\);

-- Location: FF_X54_Y34_N27
\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X58_Y37_N26
\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~feeder_combout\ = \myprocessor|keyIn_mux|F~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F~37_combout\,
	combout => \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~feeder_combout\);

-- Location: FF_X58_Y37_N27
\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q\);

-- Location: FF_X55_Y34_N25
\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X55_Y34_N24
\myprocessor|my_regfile|valB[15]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~177_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[15]~177_combout\);

-- Location: LCCOMB_X54_Y34_N26
\myprocessor|my_regfile|valB[15]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~178_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[15]~177_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[15]~177_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[15]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|valB[15]~177_combout\,
	combout => \myprocessor|my_regfile|valB[15]~178_combout\);

-- Location: LCCOMB_X54_Y34_N12
\myprocessor|my_regfile|valB[15]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~181_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[15]~178_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[15]~180_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[15]~180_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[15]~178_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[15]~181_combout\);

-- Location: LCCOMB_X53_Y34_N8
\myprocessor|my_regfile|valB[15]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~186_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[15]~181_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[15]~181_combout\ & 
-- (\myprocessor|my_regfile|valB[15]~185_combout\)) # (!\myprocessor|my_regfile|valB[15]~181_combout\ & ((\myprocessor|my_regfile|valB[15]~176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[15]~185_combout\,
	datab => \myprocessor|my_regfile|valB[15]~176_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[15]~181_combout\,
	combout => \myprocessor|my_regfile|valB[15]~186_combout\);

-- Location: LCCOMB_X53_Y38_N8
\myprocessor|my_regfile|valB[15]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~187_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[15]~186_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[15]~186_combout\,
	datad => \myprocessor|my_regfile|valB[13]~6_combout\,
	combout => \myprocessor|my_regfile|valB[15]~187_combout\);

-- Location: LCCOMB_X53_Y38_N26
\myprocessor|my_regfile|valB[15]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[15]~190_combout\ = (\myprocessor|my_regfile|valB[15]~187_combout\ & ((\myprocessor|my_regfile|valB[15]~189_combout\) # ((!\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[15]~187_combout\ & 
-- (((\myprocessor|my_regfile|valB[15]~172_combout\ & \myprocessor|my_regfile|valB[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[15]~189_combout\,
	datab => \myprocessor|my_regfile|valB[15]~172_combout\,
	datac => \myprocessor|my_regfile|valB[15]~187_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[15]~190_combout\);

-- Location: M9K_X64_Y42_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y38_N0
\myprocessor|keyIn_mux|F~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~38_combout\ = (\myprocessor|my_control|func[1]~3_combout\ & ((\myprocessor|keyIn_mux|F~34_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(14))) # (!\myprocessor|keyIn_mux|F~34_combout\ & 
-- ((\myprocessor|MemtoReg_mux|F[14]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~34_combout\,
	datab => \myprocessor|my_control|func[1]~3_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(14),
	datad => \myprocessor|MemtoReg_mux|F[14]~13_combout\,
	combout => \myprocessor|keyIn_mux|F~38_combout\);

-- Location: LCCOMB_X56_Y38_N8
\myprocessor|keyIn_mux|F~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~39_combout\ = (\myprocessor|keyIn_mux|F~38_combout\) # ((\myprocessor|MemtoReg_mux|F[14]~13_combout\ & \myprocessor|keyIn_mux|F~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|MemtoReg_mux|F[14]~13_combout\,
	datac => \myprocessor|keyIn_mux|F~36_combout\,
	datad => \myprocessor|keyIn_mux|F~38_combout\,
	combout => \myprocessor|keyIn_mux|F~39_combout\);

-- Location: FF_X53_Y35_N3
\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~39_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q\);

-- Location: LCCOMB_X57_Y34_N16
\myprocessor|my_regfile|valB[14]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~202_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[14]~202_combout\);

-- Location: LCCOMB_X53_Y34_N10
\myprocessor|my_regfile|valB[14]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~203_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[14]~202_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[14]~202_combout\ & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[14]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[14]~202_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valB[14]~203_combout\);

-- Location: LCCOMB_X53_Y34_N12
\myprocessor|my_regfile|valB[14]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~204_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\ 
-- & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|valB[14]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[14]~203_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[14]~204_combout\);

-- Location: LCCOMB_X53_Y34_N0
\myprocessor|my_regfile|valB[14]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~205_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[14]~204_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[14]~204_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|valB[14]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_regfile|regs:30:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~23_combout\,
	datad => \myprocessor|my_regfile|valB[14]~204_combout\,
	combout => \myprocessor|my_regfile|valB[14]~205_combout\);

-- Location: LCCOMB_X53_Y40_N26
\myprocessor|my_regfile|valB[14]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~195_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valB[14]~195_combout\);

-- Location: LCCOMB_X53_Y39_N20
\myprocessor|my_regfile|valB[14]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~196_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[14]~195_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[14]~195_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[14]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|valB[14]~195_combout\,
	combout => \myprocessor|my_regfile|valB[14]~196_combout\);

-- Location: LCCOMB_X49_Y39_N14
\myprocessor|my_regfile|valB[14]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~197_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & (\myprocessor|my_regfile|valB[14]~196_combout\)) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[14]~196_combout\,
	datac => \myprocessor|my_regfile|valB[13]~11_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valB[14]~197_combout\);

-- Location: LCCOMB_X50_Y39_N22
\myprocessor|my_regfile|valB[14]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~198_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[14]~197_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q\))) # (!\myprocessor|my_regfile|valB[14]~197_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[14]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|valB[14]~197_combout\,
	combout => \myprocessor|my_regfile|valB[14]~198_combout\);

-- Location: LCCOMB_X59_Y35_N16
\myprocessor|my_regfile|valB[14]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~199_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:17:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:16:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valB[14]~199_combout\);

-- Location: LCCOMB_X53_Y33_N8
\myprocessor|my_regfile|valB[14]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~200_combout\ = (\myprocessor|my_regfile|valB[14]~199_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[14]~199_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_regfile|valB[14]~199_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valB[14]~200_combout\);

-- Location: LCCOMB_X54_Y34_N2
\myprocessor|my_regfile|valB[14]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~201_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- ((\myprocessor|my_regfile|valB[14]~200_combout\))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[14]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[14]~198_combout\,
	datac => \myprocessor|my_regfile|valB[14]~200_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[14]~201_combout\);

-- Location: LCCOMB_X55_Y34_N12
\myprocessor|my_regfile|valB[14]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~193_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[14]~193_combout\);

-- Location: LCCOMB_X54_Y34_N0
\myprocessor|my_regfile|valB[14]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~194_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[14]~193_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[14]~193_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[14]~193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[14]~193_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valB[14]~194_combout\);

-- Location: LCCOMB_X54_Y34_N30
\myprocessor|my_regfile|valB[14]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~206_combout\ = (\myprocessor|my_regfile|valB[14]~201_combout\ & ((\myprocessor|my_regfile|valB[14]~205_combout\) # ((!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[14]~201_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~17_combout\ & \myprocessor|my_regfile|valB[14]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[14]~205_combout\,
	datab => \myprocessor|my_regfile|valB[14]~201_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[14]~194_combout\,
	combout => \myprocessor|my_regfile|valB[14]~206_combout\);

-- Location: LCCOMB_X53_Y37_N20
\myprocessor|my_regfile|valB[14]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~191_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[14]~191_combout\);

-- Location: LCCOMB_X54_Y37_N22
\myprocessor|my_regfile|valB[14]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~192_combout\ = (\myprocessor|my_regfile|valB[14]~191_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[14]~191_combout\ & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[14]~191_combout\,
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[14]~192_combout\);

-- Location: LCCOMB_X54_Y35_N0
\myprocessor|my_regfile|valB[14]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~207_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\) # ((\myprocessor|my_regfile|valB[14]~192_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[14]~206_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~5_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[14]~206_combout\,
	datad => \myprocessor|my_regfile|valB[14]~192_combout\,
	combout => \myprocessor|my_regfile|valB[14]~207_combout\);

-- Location: LCCOMB_X60_Y37_N2
\myprocessor|my_regfile|valB[14]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~208_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:14:reg_array|r|bits:14:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:14:r~q\,
	combout => \myprocessor|my_regfile|valB[14]~208_combout\);

-- Location: LCCOMB_X57_Y35_N10
\myprocessor|my_regfile|valB[14]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~209_combout\ = (\myprocessor|my_regfile|valB[14]~208_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[14]~208_combout\ & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_regfile|valB[14]~208_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:14:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[14]~209_combout\);

-- Location: LCCOMB_X54_Y35_N26
\myprocessor|my_regfile|valB[14]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[14]~210_combout\ = (\myprocessor|my_regfile|valB[14]~207_combout\ & (((\myprocessor|my_regfile|valB[14]~209_combout\) # (!\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[14]~207_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q\ & ((\myprocessor|my_regfile|valB[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:31:reg_array|r|bits:14:r~q\,
	datab => \myprocessor|my_regfile|valB[14]~207_combout\,
	datac => \myprocessor|my_regfile|valB[14]~209_combout\,
	datad => \myprocessor|my_regfile|valB[13]~6_combout\,
	combout => \myprocessor|my_regfile|valB[14]~210_combout\);

-- Location: LCCOMB_X52_Y42_N14
\myprocessor|my_alu|adder_inst|lower|carry[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\ = (\myprocessor|my_regfile|valA[14]~304_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\) # (\myprocessor|ALUSrc_mux|F[14]~1_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[14]~304_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\ & (\myprocessor|ALUSrc_mux|F[14]~1_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[14]~1_combout\,
	datab => \myprocessor|my_regfile|valA[14]~304_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry[14]~15_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\);

-- Location: LCCOMB_X52_Y42_N10
\myprocessor|ALUSrc_mux|F[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[15]~0_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[15]~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[15]~190_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15),
	combout => \myprocessor|ALUSrc_mux|F[15]~0_combout\);

-- Location: LCCOMB_X52_Y42_N30
\myprocessor|my_alu|adder_inst|lower|sum[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(15) = \myprocessor|my_regfile|valA[15]~324_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\ $ (\myprocessor|ALUSrc_mux|F[15]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[15]~324_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\,
	datad => \myprocessor|ALUSrc_mux|F[15]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(15));

-- Location: LCCOMB_X50_Y43_N24
\myprocessor|my_alu|shifter_inst|LNxxxx|F~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[15]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[15]~5_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout\);

-- Location: LCCOMB_X50_Y43_N18
\myprocessor|MemtoReg_mux|F[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[15]~4_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & (((\myprocessor|my_alu|R[1]~22_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[1]~22_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\)) # (!\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~23_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[23]~13_combout\,
	datac => \myprocessor|my_alu|R[1]~22_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[15]~12_combout\,
	combout => \myprocessor|MemtoReg_mux|F[15]~4_combout\);

-- Location: LCCOMB_X49_Y43_N2
\myprocessor|MemtoReg_mux|F[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[15]~5_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|MemtoReg_mux|F[15]~4_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\))) # (!\myprocessor|MemtoReg_mux|F[15]~4_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & (((\myprocessor|MemtoReg_mux|F[15]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LNxxxx|F~16_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~15_combout\,
	datac => \myprocessor|my_alu|R[1]~23_combout\,
	datad => \myprocessor|MemtoReg_mux|F[15]~4_combout\,
	combout => \myprocessor|MemtoReg_mux|F[15]~5_combout\);

-- Location: LCCOMB_X52_Y42_N0
\myprocessor|MemtoReg_mux|F[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[15]~6_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[15]~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[15]~190_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(15),
	combout => \myprocessor|MemtoReg_mux|F[15]~6_combout\);

-- Location: LCCOMB_X52_Y42_N18
\myprocessor|MemtoReg_mux|F[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[15]~7_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|MemtoReg_mux|F[15]~6_combout\) # ((\myprocessor|my_regfile|valA[15]~324_combout\) # (!\myprocessor|my_control|func[1]~2_combout\)))) # 
-- (!\myprocessor|my_alu|R[1]~30_combout\ & (\myprocessor|MemtoReg_mux|F[15]~6_combout\ & (\myprocessor|my_control|func[1]~2_combout\ & \myprocessor|my_regfile|valA[15]~324_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|MemtoReg_mux|F[15]~6_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_regfile|valA[15]~324_combout\,
	combout => \myprocessor|MemtoReg_mux|F[15]~7_combout\);

-- Location: LCCOMB_X52_Y42_N28
\myprocessor|MemtoReg_mux|F[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[15]~8_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & (((\myprocessor|MemtoReg_mux|F[15]~7_combout\)))) # (!\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|MemtoReg_mux|F[15]~7_combout\ & 
-- ((\myprocessor|MemtoReg_mux|F[15]~5_combout\))) # (!\myprocessor|MemtoReg_mux|F[15]~7_combout\ & (!\myprocessor|my_alu|adder_inst|lower|sum\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|sum\(15),
	datab => \myprocessor|MemtoReg_mux|F[15]~5_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|MemtoReg_mux|F[15]~7_combout\,
	combout => \myprocessor|MemtoReg_mux|F[15]~8_combout\);

-- Location: LCCOMB_X52_Y42_N6
\myprocessor|keyIn_mux|F~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~35_combout\ = (\myprocessor|my_control|func[1]~3_combout\ & ((\myprocessor|keyIn_mux|F~34_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(15))) # (!\myprocessor|keyIn_mux|F~34_combout\ & 
-- ((\myprocessor|MemtoReg_mux|F[15]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(15),
	datab => \myprocessor|my_control|func[1]~3_combout\,
	datac => \myprocessor|keyIn_mux|F~34_combout\,
	datad => \myprocessor|MemtoReg_mux|F[15]~8_combout\,
	combout => \myprocessor|keyIn_mux|F~35_combout\);

-- Location: LCCOMB_X52_Y42_N8
\myprocessor|keyIn_mux|F~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~37_combout\ = (\myprocessor|keyIn_mux|F~35_combout\) # ((\myprocessor|MemtoReg_mux|F[15]~8_combout\ & \myprocessor|keyIn_mux|F~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~35_combout\,
	datab => \myprocessor|MemtoReg_mux|F[15]~8_combout\,
	datad => \myprocessor|keyIn_mux|F~36_combout\,
	combout => \myprocessor|keyIn_mux|F~37_combout\);

-- Location: FF_X52_Y42_N9
\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F~37_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q\);

-- Location: LCCOMB_X57_Y38_N16
\myprocessor|my_regfile|valA[15]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~322_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valA[15]~322_combout\);

-- Location: LCCOMB_X57_Y35_N0
\myprocessor|my_regfile|valA[15]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~323_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[15]~322_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[15]~322_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[15]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|valA[15]~322_combout\,
	combout => \myprocessor|my_regfile|valA[15]~323_combout\);

-- Location: LCCOMB_X53_Y37_N2
\myprocessor|my_regfile|valA[15]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~305_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valA[15]~305_combout\);

-- Location: LCCOMB_X58_Y37_N0
\myprocessor|my_regfile|valA[15]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~306_combout\ = (\myprocessor|my_regfile|valA[15]~305_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[15]~305_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[15]~305_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valA[15]~306_combout\);

-- Location: LCCOMB_X52_Y33_N16
\myprocessor|my_regfile|valA[15]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~309_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valA[15]~309_combout\);

-- Location: LCCOMB_X53_Y34_N28
\myprocessor|my_regfile|valA[15]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~310_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[15]~309_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[15]~309_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[15]~309_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[15]~309_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valA[15]~310_combout\);

-- Location: LCCOMB_X56_Y34_N0
\myprocessor|my_regfile|valA[15]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~311_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:15:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[15]~311_combout\);

-- Location: LCCOMB_X56_Y34_N10
\myprocessor|my_regfile|valA[15]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~312_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[15]~311_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[15]~311_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[15]~311_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[15]~311_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valA[15]~312_combout\);

-- Location: LCCOMB_X56_Y34_N14
\myprocessor|my_regfile|valA[15]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~313_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[15]~310_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[15]~312_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[15]~310_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[15]~312_combout\,
	combout => \myprocessor|my_regfile|valA[15]~313_combout\);

-- Location: LCCOMB_X52_Y34_N24
\myprocessor|my_regfile|valA[15]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~307_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[15]~307_combout\);

-- Location: LCCOMB_X52_Y34_N26
\myprocessor|my_regfile|valA[15]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~308_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[15]~307_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[15]~307_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[15]~307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[15]~307_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:15:r~q\,
	combout => \myprocessor|my_regfile|valA[15]~308_combout\);

-- Location: LCCOMB_X53_Y35_N24
\myprocessor|my_regfile|valA[15]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~314_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[15]~314_combout\);

-- Location: LCCOMB_X50_Y37_N30
\myprocessor|my_regfile|valA[15]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~315_combout\ = (\myprocessor|my_regfile|valA[15]~314_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[15]~314_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[15]~314_combout\,
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[15]~315_combout\);

-- Location: LCCOMB_X50_Y37_N8
\myprocessor|my_regfile|valA[15]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~316_combout\ = (\myprocessor|my_regfile|valA[15]~313_combout\ & (((\myprocessor|my_regfile|valA[15]~315_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[15]~313_combout\ & (\myprocessor|my_regfile|valA[15]~308_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[15]~313_combout\,
	datab => \myprocessor|my_regfile|valA[15]~308_combout\,
	datac => \myprocessor|my_regfile|valA[15]~315_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[15]~316_combout\);

-- Location: LCCOMB_X53_Y39_N2
\myprocessor|my_regfile|valA[15]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~317_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:6:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[15]~317_combout\);

-- Location: LCCOMB_X52_Y39_N2
\myprocessor|my_regfile|valA[15]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~318_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[15]~317_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[15]~317_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[15]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|valA[15]~317_combout\,
	combout => \myprocessor|my_regfile|valA[15]~318_combout\);

-- Location: LCCOMB_X52_Y39_N24
\myprocessor|my_regfile|valA[15]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~319_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[15]~318_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|valA[15]~318_combout\,
	combout => \myprocessor|my_regfile|valA[15]~319_combout\);

-- Location: LCCOMB_X50_Y39_N8
\myprocessor|my_regfile|valA[15]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~320_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[15]~319_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q\)) # (!\myprocessor|my_regfile|valA[15]~319_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[15]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:15:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:15:r~q\,
	datad => \myprocessor|my_regfile|valA[15]~319_combout\,
	combout => \myprocessor|my_regfile|valA[15]~320_combout\);

-- Location: LCCOMB_X50_Y39_N16
\myprocessor|my_regfile|valA[15]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~321_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\) # ((\myprocessor|my_regfile|valA[15]~316_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[15]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[15]~316_combout\,
	datad => \myprocessor|my_regfile|valA[15]~320_combout\,
	combout => \myprocessor|my_regfile|valA[15]~321_combout\);

-- Location: LCCOMB_X50_Y39_N2
\myprocessor|my_regfile|valA[15]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[15]~324_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[15]~321_combout\ & (\myprocessor|my_regfile|valA[15]~323_combout\)) # (!\myprocessor|my_regfile|valA[15]~321_combout\ & 
-- ((\myprocessor|my_regfile|valA[15]~306_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[15]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[15]~323_combout\,
	datab => \myprocessor|my_regfile|valA[15]~306_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[15]~321_combout\,
	combout => \myprocessor|my_regfile|valA[15]~324_combout\);

-- Location: LCCOMB_X52_Y42_N16
\myprocessor|my_alu|adder_inst|lower|cout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|cout~0_combout\ = (\myprocessor|my_regfile|valA[15]~324_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[15]~0_combout\)))) # (!\myprocessor|my_regfile|valA[15]~324_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[15]~324_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry[15]~16_combout\,
	datad => \myprocessor|ALUSrc_mux|F[15]~0_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\);

-- Location: LCCOMB_X47_Y42_N6
\myprocessor|MemtoReg_mux|F[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[28]~28_combout\ = (\myprocessor|my_control|func[0]~0_combout\ & (\myprocessor|MemtoReg_mux|F[28]~27_combout\ & ((\myprocessor|my_alu|adder_inst|lower|cout~0_combout\)))) # (!\myprocessor|my_control|func[0]~0_combout\ & 
-- ((\myprocessor|my_control|func[1]~2_combout\) # ((\myprocessor|MemtoReg_mux|F[28]~27_combout\ & \myprocessor|my_alu|adder_inst|lower|cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|MemtoReg_mux|F[28]~27_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|MemtoReg_mux|F[28]~28_combout\);

-- Location: LCCOMB_X43_Y43_N30
\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7_combout\)) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~7_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[13]~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\);

-- Location: LCCOMB_X49_Y42_N22
\myprocessor|my_alu|shifter_inst|RNxxxx|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\);

-- Location: LCCOMB_X48_Y42_N4
\myprocessor|my_alu|adder_inst|upper0|sum[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(13) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\ $ (\myprocessor|my_regfile|valA[29]~604_combout\ $ (\myprocessor|ALUSrc_mux|F[29]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[13]~11_combout\,
	datac => \myprocessor|my_regfile|valA[29]~604_combout\,
	datad => \myprocessor|ALUSrc_mux|F[29]~15_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(13));

-- Location: LCCOMB_X49_Y42_N8
\myprocessor|MemtoReg_mux|F[29]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[29]~32_combout\ = (\myprocessor|MemtoReg_mux|F[28]~104_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\) # ((\myprocessor|MemtoReg_mux|F[28]~31_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~104_combout\ & 
-- (((!\myprocessor|my_alu|adder_inst|upper0|sum\(13) & !\myprocessor|MemtoReg_mux|F[28]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RNxxxx|F~6_combout\,
	datab => \myprocessor|MemtoReg_mux|F[28]~104_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper0|sum\(13),
	datad => \myprocessor|MemtoReg_mux|F[28]~31_combout\,
	combout => \myprocessor|MemtoReg_mux|F[29]~32_combout\);

-- Location: LCCOMB_X49_Y45_N4
\myprocessor|MemtoReg_mux|F[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[29]~29_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (((\myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\ & !\myprocessor|my_alu|R[3]~35_combout\)))) # 
-- (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40_combout\) # ((\myprocessor|my_alu|R[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[25]~40_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxxN|F[29]~3_combout\,
	datad => \myprocessor|my_alu|R[3]~35_combout\,
	combout => \myprocessor|MemtoReg_mux|F[29]~29_combout\);

-- Location: LCCOMB_X49_Y45_N14
\myprocessor|MemtoReg_mux|F[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[29]~30_combout\ = (\myprocessor|my_alu|R[3]~35_combout\ & ((\myprocessor|MemtoReg_mux|F[29]~29_combout\ & (\myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8_combout\)) # (!\myprocessor|MemtoReg_mux|F[29]~29_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2_combout\))))) # (!\myprocessor|my_alu|R[3]~35_combout\ & (((\myprocessor|MemtoReg_mux|F[29]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxNxx|F[21]~8_combout\,
	datab => \myprocessor|my_alu|R[3]~35_combout\,
	datac => \myprocessor|MemtoReg_mux|F[29]~29_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxxN|F[27]~2_combout\,
	combout => \myprocessor|MemtoReg_mux|F[29]~30_combout\);

-- Location: LCCOMB_X47_Y42_N2
\myprocessor|MemtoReg_mux|F[29]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[29]~33_combout\ = (\myprocessor|MemtoReg_mux|F[29]~32_combout\ & ((\myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\) # ((!\myprocessor|MemtoReg_mux|F[28]~31_combout\)))) # (!\myprocessor|MemtoReg_mux|F[29]~32_combout\ 
-- & (((\myprocessor|MemtoReg_mux|F[29]~30_combout\ & \myprocessor|MemtoReg_mux|F[28]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F[13]~12_combout\,
	datab => \myprocessor|MemtoReg_mux|F[29]~32_combout\,
	datac => \myprocessor|MemtoReg_mux|F[29]~30_combout\,
	datad => \myprocessor|MemtoReg_mux|F[28]~31_combout\,
	combout => \myprocessor|MemtoReg_mux|F[29]~33_combout\);

-- Location: LCCOMB_X47_Y42_N0
\myprocessor|my_alu|R_and[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(29) = (\myprocessor|my_regfile|valA[29]~604_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[29]~370_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_regfile|valA[29]~604_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[29]~370_combout\,
	combout => \myprocessor|my_alu|R_and\(29));

-- Location: LCCOMB_X47_Y42_N20
\myprocessor|MemtoReg_mux|F[29]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[29]~34_combout\ = (\myprocessor|MemtoReg_mux|F[28]~28_combout\ & (((\myprocessor|my_control|func[1]~2_combout\)))) # (!\myprocessor|MemtoReg_mux|F[28]~28_combout\ & ((\myprocessor|my_control|func[1]~2_combout\ & 
-- ((\myprocessor|my_alu|R_and\(29)))) # (!\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|MemtoReg_mux|F[29]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[28]~28_combout\,
	datab => \myprocessor|MemtoReg_mux|F[29]~33_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R_and\(29),
	combout => \myprocessor|MemtoReg_mux|F[29]~34_combout\);

-- Location: LCCOMB_X47_Y42_N30
\myprocessor|my_alu|R_or[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(29) = (\myprocessor|my_regfile|valA[29]~604_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[29]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datab => \myprocessor|my_regfile|valA[29]~604_combout\,
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[29]~370_combout\,
	combout => \myprocessor|my_alu|R_or\(29));

-- Location: LCCOMB_X48_Y42_N2
\myprocessor|my_alu|adder_inst|upper1|sum[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(13) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\ $ (\myprocessor|my_regfile|valA[29]~604_combout\ $ (\myprocessor|ALUSrc_mux|F[29]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[13]~11_combout\,
	datac => \myprocessor|my_regfile|valA[29]~604_combout\,
	datad => \myprocessor|ALUSrc_mux|F[29]~15_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(13));

-- Location: LCCOMB_X47_Y42_N16
\myprocessor|MemtoReg_mux|F[29]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[29]~35_combout\ = (\myprocessor|MemtoReg_mux|F[28]~28_combout\ & ((\myprocessor|MemtoReg_mux|F[29]~34_combout\ & (\myprocessor|my_alu|R_or\(29))) # (!\myprocessor|MemtoReg_mux|F[29]~34_combout\ & 
-- ((!\myprocessor|my_alu|adder_inst|upper1|sum\(13)))))) # (!\myprocessor|MemtoReg_mux|F[28]~28_combout\ & (\myprocessor|MemtoReg_mux|F[29]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[28]~28_combout\,
	datab => \myprocessor|MemtoReg_mux|F[29]~34_combout\,
	datac => \myprocessor|my_alu|R_or\(29),
	datad => \myprocessor|my_alu|adder_inst|upper1|sum\(13),
	combout => \myprocessor|MemtoReg_mux|F[29]~35_combout\);

-- Location: LCCOMB_X50_Y41_N18
\myprocessor|keyIn_mux|F~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~57_combout\ = (\myprocessor|keyIn_mux|F~56_combout\ & ((\myprocessor|MemtoReg_mux|F[29]~35_combout\) # ((\myprocessor|keyIn_mux|F~55_combout\ & \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(29))))) # 
-- (!\myprocessor|keyIn_mux|F~56_combout\ & (\myprocessor|keyIn_mux|F~55_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~56_combout\,
	datab => \myprocessor|keyIn_mux|F~55_combout\,
	datac => \myprocessor|MemtoReg_mux|F[29]~35_combout\,
	datad => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|keyIn_mux|F~57_combout\);

-- Location: FF_X49_Y32_N19
\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~57_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q\);

-- Location: LCCOMB_X49_Y32_N18
\myprocessor|my_regfile|valA[29]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~589_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~589_combout\);

-- Location: LCCOMB_X49_Y32_N12
\myprocessor|my_regfile|valA[29]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~590_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[29]~589_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[29]~589_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|valA[29]~589_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|valA[29]~589_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~590_combout\);

-- Location: LCCOMB_X49_Y30_N8
\myprocessor|my_regfile|valA[29]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~591_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~591_combout\);

-- Location: LCCOMB_X50_Y32_N20
\myprocessor|my_regfile|valA[29]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~592_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[29]~591_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[29]~591_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[29]~591_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[29]~591_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~592_combout\);

-- Location: LCCOMB_X50_Y32_N16
\myprocessor|my_regfile|valA[29]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~593_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[29]~590_combout\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[29]~592_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[29]~590_combout\,
	datad => \myprocessor|my_regfile|valA[29]~592_combout\,
	combout => \myprocessor|my_regfile|valA[29]~593_combout\);

-- Location: LCCOMB_X54_Y32_N28
\myprocessor|my_regfile|valA[29]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~587_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[29]~587_combout\);

-- Location: LCCOMB_X54_Y32_N22
\myprocessor|my_regfile|valA[29]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~588_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[29]~587_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[29]~587_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[29]~587_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[29]~587_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~588_combout\);

-- Location: LCCOMB_X56_Y30_N20
\myprocessor|my_regfile|valA[29]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~594_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:23:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[29]~594_combout\);

-- Location: LCCOMB_X56_Y32_N26
\myprocessor|my_regfile|valA[29]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~595_combout\ = (\myprocessor|my_regfile|valA[29]~594_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[29]~594_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~594_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:27:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~595_combout\);

-- Location: LCCOMB_X50_Y32_N10
\myprocessor|my_regfile|valA[29]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~596_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[29]~593_combout\ & ((\myprocessor|my_regfile|valA[29]~595_combout\))) # 
-- (!\myprocessor|my_regfile|valA[29]~593_combout\ & (\myprocessor|my_regfile|valA[29]~588_combout\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[29]~593_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[29]~593_combout\,
	datac => \myprocessor|my_regfile|valA[29]~588_combout\,
	datad => \myprocessor|my_regfile|valA[29]~595_combout\,
	combout => \myprocessor|my_regfile|valA[29]~596_combout\);

-- Location: LCCOMB_X50_Y40_N16
\myprocessor|my_regfile|valA[29]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~597_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[29]~597_combout\);

-- Location: LCCOMB_X52_Y39_N12
\myprocessor|my_regfile|valA[29]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~598_combout\ = (\myprocessor|my_regfile|valA[29]~597_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[29]~597_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:5:reg_array|r|bits:29:r~q\,
	datab => \myprocessor|my_regfile|valA[29]~597_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[29]~598_combout\);

-- Location: LCCOMB_X52_Y39_N18
\myprocessor|my_regfile|valA[29]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~599_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[29]~598_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|valA[29]~598_combout\,
	combout => \myprocessor|my_regfile|valA[29]~599_combout\);

-- Location: LCCOMB_X54_Y36_N8
\myprocessor|my_regfile|valA[29]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~600_combout\ = (\myprocessor|my_regfile|valA[29]~599_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_regfile|valA[7]~14_combout\))) # 
-- (!\myprocessor|my_regfile|valA[29]~599_combout\ & (\myprocessor|my_regfile|valA[7]~14_combout\ & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~599_combout\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~600_combout\);

-- Location: LCCOMB_X50_Y32_N12
\myprocessor|my_regfile|valA[29]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~601_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[29]~596_combout\) # ((\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- (((!\myprocessor|my_regfile|valA[7]~13_combout\ & \myprocessor|my_regfile|valA[29]~600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~596_combout\,
	datab => \myprocessor|my_regfile|valA[7]~10_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[29]~600_combout\,
	combout => \myprocessor|my_regfile|valA[29]~601_combout\);

-- Location: LCCOMB_X53_Y37_N12
\myprocessor|my_regfile|valA[29]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~585_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~585_combout\);

-- Location: LCCOMB_X53_Y36_N26
\myprocessor|my_regfile|valA[29]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~586_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[29]~585_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[29]~585_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[29]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:29:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|valA[29]~585_combout\,
	combout => \myprocessor|my_regfile|valA[29]~586_combout\);

-- Location: LCCOMB_X55_Y38_N2
\myprocessor|my_regfile|valA[29]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~602_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~602_combout\);

-- Location: LCCOMB_X57_Y35_N24
\myprocessor|my_regfile|valA[29]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~603_combout\ = (\myprocessor|my_regfile|valA[29]~602_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_regfile|valA[29]~602_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~602_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:29:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:29:r~q\,
	combout => \myprocessor|my_regfile|valA[29]~603_combout\);

-- Location: LCCOMB_X50_Y32_N30
\myprocessor|my_regfile|valA[29]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[29]~604_combout\ = (\myprocessor|my_regfile|valA[29]~601_combout\ & (((\myprocessor|my_regfile|valA[29]~603_combout\) # (!\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[29]~601_combout\ & 
-- (\myprocessor|my_regfile|valA[29]~586_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~601_combout\,
	datab => \myprocessor|my_regfile|valA[29]~586_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[29]~603_combout\,
	combout => \myprocessor|my_regfile|valA[29]~604_combout\);

-- Location: LCCOMB_X50_Y45_N30
\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[29]~604_combout\)) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[27]~564_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~604_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[27]~564_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28_combout\);

-- Location: LCCOMB_X50_Y45_N0
\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[27]~28_combout\,
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\);

-- Location: LCCOMB_X50_Y44_N0
\myprocessor|my_alu|shifter_inst|RxNxxx|F~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~29_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F~32_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\);

-- Location: LCCOMB_X53_Y42_N26
\myprocessor|my_alu|shifter_inst|RNxxxx|F~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\);

-- Location: LCCOMB_X45_Y43_N10
\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~14_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\ & (!\myprocessor|ALUSrc_mux|F[2]~13_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxNxx|F[10]~5_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~14_combout\);

-- Location: LCCOMB_X45_Y43_N8
\myprocessor|MemtoReg_mux|F[26]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[26]~49_combout\ = (\myprocessor|my_alu|R[4]~3_combout\ & (((\myprocessor|my_alu|R[4]~2_combout\)))) # (!\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|R[4]~2_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37_combout\))) # (!\myprocessor|my_alu|R[4]~2_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxxxNx|F[26]~31_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F[22]~37_combout\,
	datac => \myprocessor|my_alu|R[4]~3_combout\,
	datad => \myprocessor|my_alu|R[4]~2_combout\,
	combout => \myprocessor|MemtoReg_mux|F[26]~49_combout\);

-- Location: LCCOMB_X45_Y43_N28
\myprocessor|MemtoReg_mux|F[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[26]~50_combout\ = (\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|MemtoReg_mux|F[26]~49_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~14_combout\)) # (!\myprocessor|MemtoReg_mux|F[26]~49_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11_combout\))))) # (!\myprocessor|my_alu|R[4]~3_combout\ & (((\myprocessor|MemtoReg_mux|F[26]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LxNxxx|F[10]~14_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxxNxx|F[18]~11_combout\,
	datac => \myprocessor|my_alu|R[4]~3_combout\,
	datad => \myprocessor|MemtoReg_mux|F[26]~49_combout\,
	combout => \myprocessor|MemtoReg_mux|F[26]~50_combout\);

-- Location: LCCOMB_X53_Y42_N6
\myprocessor|my_alu|adder_inst|upper0|sum[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper0|sum\(10) = \myprocessor|my_regfile|valA[26]~544_combout\ $ (\myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[26]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[26]~544_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[10]~8_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[26]~18_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper0|sum\(10));

-- Location: LCCOMB_X53_Y42_N8
\myprocessor|MemtoReg_mux|F[26]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[26]~51_combout\ = (\myprocessor|MemtoReg_mux|F[27]~105_combout\ & (\myprocessor|my_control|func[2]~1_combout\)) # (!\myprocessor|MemtoReg_mux|F[27]~105_combout\ & ((\myprocessor|my_control|func[2]~1_combout\ & 
-- (\myprocessor|MemtoReg_mux|F[26]~50_combout\)) # (!\myprocessor|my_control|func[2]~1_combout\ & ((!\myprocessor|my_alu|adder_inst|upper0|sum\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datab => \myprocessor|my_control|func[2]~1_combout\,
	datac => \myprocessor|MemtoReg_mux|F[26]~50_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper0|sum\(10),
	combout => \myprocessor|MemtoReg_mux|F[26]~51_combout\);

-- Location: LCCOMB_X53_Y42_N4
\myprocessor|my_alu|adder_inst|upper1|sum[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|upper1|sum\(10) = \myprocessor|my_regfile|valA[26]~544_combout\ $ (\myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[26]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[26]~544_combout\,
	datab => \myprocessor|my_alu|adder_inst|upper1|carry[10]~8_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[26]~18_combout\,
	combout => \myprocessor|my_alu|adder_inst|upper1|sum\(10));

-- Location: LCCOMB_X53_Y42_N28
\myprocessor|MemtoReg_mux|F[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[26]~52_combout\ = (\myprocessor|MemtoReg_mux|F[26]~51_combout\ & ((\myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\) # ((!\myprocessor|MemtoReg_mux|F[27]~105_combout\)))) # (!\myprocessor|MemtoReg_mux|F[26]~51_combout\ & 
-- (((\myprocessor|MemtoReg_mux|F[27]~105_combout\ & !\myprocessor|my_alu|adder_inst|upper1|sum\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RNxxxx|F~9_combout\,
	datab => \myprocessor|MemtoReg_mux|F[26]~51_combout\,
	datac => \myprocessor|MemtoReg_mux|F[27]~105_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper1|sum\(10),
	combout => \myprocessor|MemtoReg_mux|F[26]~52_combout\);

-- Location: LCCOMB_X56_Y42_N6
\myprocessor|my_alu|R_and[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(26) = (\myprocessor|my_regfile|valA[26]~544_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[26]~430_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valA[26]~544_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_regfile|valB[26]~430_combout\,
	combout => \myprocessor|my_alu|R_and\(26));

-- Location: LCCOMB_X56_Y42_N24
\myprocessor|MemtoReg_mux|F[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[26]~53_combout\ = (\myprocessor|MemtoReg_mux|F[27]~42_combout\ & (((\myprocessor|my_control|func[1]~2_combout\)))) # (!\myprocessor|MemtoReg_mux|F[27]~42_combout\ & ((\myprocessor|my_control|func[1]~2_combout\ & 
-- ((\myprocessor|my_alu|R_and\(26)))) # (!\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|MemtoReg_mux|F[26]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	datab => \myprocessor|MemtoReg_mux|F[26]~52_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R_and\(26),
	combout => \myprocessor|MemtoReg_mux|F[26]~53_combout\);

-- Location: LCCOMB_X56_Y42_N10
\myprocessor|my_alu|R_or[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(26) = (\myprocessor|my_regfile|valA[26]~544_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[26]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valA[26]~544_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datad => \myprocessor|my_regfile|valB[26]~430_combout\,
	combout => \myprocessor|my_alu|R_or\(26));

-- Location: LCCOMB_X56_Y42_N28
\myprocessor|MemtoReg_mux|F[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|MemtoReg_mux|F[26]~54_combout\ = (\myprocessor|MemtoReg_mux|F[27]~42_combout\ & ((\myprocessor|MemtoReg_mux|F[26]~53_combout\ & ((\myprocessor|my_alu|R_or\(26)))) # (!\myprocessor|MemtoReg_mux|F[26]~53_combout\ & 
-- (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(26))))) # (!\myprocessor|MemtoReg_mux|F[27]~42_combout\ & (\myprocessor|MemtoReg_mux|F[26]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|MemtoReg_mux|F[27]~42_combout\,
	datab => \myprocessor|MemtoReg_mux|F[26]~53_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(26),
	datad => \myprocessor|my_alu|R_or\(26),
	combout => \myprocessor|MemtoReg_mux|F[26]~54_combout\);

-- Location: LCCOMB_X56_Y38_N22
\myprocessor|keyIn_mux|F~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~60_combout\ = (\myprocessor|MemtoReg_mux|F[26]~54_combout\ & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & !\myprocessor|keyIn_mux|F~34_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|MemtoReg_mux|F[26]~54_combout\,
	datac => \myprocessor|keyIn_mux|F~34_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|keyIn_mux|F~60_combout\);

-- Location: FF_X57_Y33_N27
\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~60_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q\);

-- Location: LCCOMB_X56_Y30_N4
\myprocessor|my_regfile|valA[26]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~532_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:23:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valA[26]~532_combout\);

-- Location: LCCOMB_X57_Y33_N24
\myprocessor|my_regfile|valA[26]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~533_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[26]~532_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[26]~532_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[26]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valA[26]~532_combout\,
	combout => \myprocessor|my_regfile|valA[26]~533_combout\);

-- Location: LCCOMB_X55_Y35_N28
\myprocessor|my_regfile|valA[26]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~529_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:24:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[26]~529_combout\);

-- Location: LCCOMB_X55_Y35_N14
\myprocessor|my_regfile|valA[26]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~530_combout\ = (\myprocessor|my_regfile|valA[26]~529_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[26]~529_combout\ & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:20:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_regfile|valA[26]~529_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[26]~530_combout\);

-- Location: LCCOMB_X54_Y32_N2
\myprocessor|my_regfile|valA[26]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~527_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valA[26]~527_combout\);

-- Location: LCCOMB_X54_Y32_N4
\myprocessor|my_regfile|valA[26]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~528_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[26]~527_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[26]~527_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[26]~527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valA[26]~527_combout\,
	combout => \myprocessor|my_regfile|valA[26]~528_combout\);

-- Location: LCCOMB_X55_Y35_N4
\myprocessor|my_regfile|valA[26]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~531_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|valA[26]~528_combout\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[26]~530_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[26]~530_combout\,
	datad => \myprocessor|my_regfile|valA[26]~528_combout\,
	combout => \myprocessor|my_regfile|valA[26]~531_combout\);

-- Location: LCCOMB_X49_Y32_N10
\myprocessor|my_regfile|valA[26]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~525_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valA[26]~525_combout\);

-- Location: LCCOMB_X49_Y35_N28
\myprocessor|my_regfile|valA[26]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~526_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[26]~525_combout\ & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[26]~525_combout\ & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[26]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valA[26]~525_combout\,
	combout => \myprocessor|my_regfile|valA[26]~526_combout\);

-- Location: LCCOMB_X55_Y35_N30
\myprocessor|my_regfile|valA[26]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~534_combout\ = (\myprocessor|my_regfile|valA[26]~531_combout\ & ((\myprocessor|my_regfile|valA[26]~533_combout\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[26]~531_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & \myprocessor|my_regfile|valA[26]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[26]~533_combout\,
	datab => \myprocessor|my_regfile|valA[26]~531_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[26]~526_combout\,
	combout => \myprocessor|my_regfile|valA[26]~534_combout\);

-- Location: LCCOMB_X60_Y37_N30
\myprocessor|my_regfile|valA[26]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~535_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valA[26]~535_combout\);

-- Location: LCCOMB_X58_Y37_N2
\myprocessor|my_regfile|valA[26]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~536_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[26]~535_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[26]~535_combout\ & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[26]~535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:9:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valA[26]~535_combout\,
	combout => \myprocessor|my_regfile|valA[26]~536_combout\);

-- Location: LCCOMB_X50_Y40_N28
\myprocessor|my_regfile|valA[26]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~537_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[26]~537_combout\);

-- Location: LCCOMB_X50_Y40_N22
\myprocessor|my_regfile|valA[26]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~538_combout\ = (\myprocessor|my_regfile|valA[26]~537_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[26]~537_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_regfile|valA[26]~537_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[26]~538_combout\);

-- Location: LCCOMB_X49_Y40_N16
\myprocessor|my_regfile|valA[26]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~539_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[26]~538_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & (\myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valA[26]~538_combout\,
	combout => \myprocessor|my_regfile|valA[26]~539_combout\);

-- Location: LCCOMB_X54_Y38_N12
\myprocessor|my_regfile|valA[26]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~540_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[26]~539_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q\)) # (!\myprocessor|my_regfile|valA[26]~539_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[26]~539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:26:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valA[26]~539_combout\,
	combout => \myprocessor|my_regfile|valA[26]~540_combout\);

-- Location: LCCOMB_X54_Y38_N16
\myprocessor|my_regfile|valA[26]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~541_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[26]~536_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[26]~540_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[26]~536_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[26]~540_combout\,
	combout => \myprocessor|my_regfile|valA[26]~541_combout\);

-- Location: LCCOMB_X55_Y38_N10
\myprocessor|my_regfile|valA[26]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~542_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:26:r~q\,
	combout => \myprocessor|my_regfile|valA[26]~542_combout\);

-- Location: LCCOMB_X55_Y38_N16
\myprocessor|my_regfile|valA[26]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~543_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[26]~542_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[26]~542_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[26]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:26:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:26:r~q\,
	datad => \myprocessor|my_regfile|valA[26]~542_combout\,
	combout => \myprocessor|my_regfile|valA[26]~543_combout\);

-- Location: LCCOMB_X54_Y38_N2
\myprocessor|my_regfile|valA[26]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[26]~544_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[26]~541_combout\ & ((\myprocessor|my_regfile|valA[26]~543_combout\))) # (!\myprocessor|my_regfile|valA[26]~541_combout\ & 
-- (\myprocessor|my_regfile|valA[26]~534_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[26]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[26]~534_combout\,
	datac => \myprocessor|my_regfile|valA[26]~541_combout\,
	datad => \myprocessor|my_regfile|valA[26]~543_combout\,
	combout => \myprocessor|my_regfile|valA[26]~544_combout\);

-- Location: LCCOMB_X50_Y45_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[28]~584_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[26]~544_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datab => \myprocessor|my_regfile|valA[26]~544_combout\,
	datac => \myprocessor|my_regfile|valA[28]~584_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11_combout\);

-- Location: LCCOMB_X50_Y45_N12
\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[26]~11_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\);

-- Location: LCCOMB_X43_Y44_N10
\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\))) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\);

-- Location: LCCOMB_X46_Y43_N6
\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\ & !\myprocessor|ALUSrc_mux|F[2]~13_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[21]~1_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\);

-- Location: LCCOMB_X49_Y44_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[10]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\);

-- Location: LCCOMB_X46_Y43_N4
\myprocessor|my_alu|R[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~4_combout\ = (\myprocessor|my_alu|R[4]~2_combout\ & (((\myprocessor|my_alu|R[4]~3_combout\)))) # (!\myprocessor|my_alu|R[4]~2_combout\ & ((\myprocessor|my_alu|R[4]~3_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\)) # (!\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[13]~0_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\,
	datad => \myprocessor|my_alu|R[4]~3_combout\,
	combout => \myprocessor|my_alu|R[5]~4_combout\);

-- Location: LCCOMB_X46_Y43_N16
\myprocessor|my_alu|R[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~5_combout\ = (\myprocessor|my_alu|R[5]~4_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\) # ((!\myprocessor|my_alu|R[4]~2_combout\)))) # (!\myprocessor|my_alu|R[5]~4_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\ & \myprocessor|my_alu|R[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F[21]~0_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\,
	datac => \myprocessor|my_alu|R[5]~4_combout\,
	datad => \myprocessor|my_alu|R[4]~2_combout\,
	combout => \myprocessor|my_alu|R[5]~5_combout\);

-- Location: LCCOMB_X52_Y43_N26
\myprocessor|my_alu|R[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~8_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[5]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	datac => \myprocessor|my_regfile|valB[5]~30_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|my_alu|R[5]~8_combout\);

-- Location: LCCOMB_X53_Y43_N10
\myprocessor|my_alu|R[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~7_combout\ = \myprocessor|my_regfile|valA[5]~124_combout\ $ (((!\myprocessor|my_alu|R[4]~6_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~6_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_regfile|valA[5]~124_combout\,
	datad => \myprocessor|ALUSrc_mux|F[5]~10_combout\,
	combout => \myprocessor|my_alu|R[5]~7_combout\);

-- Location: LCCOMB_X53_Y43_N4
\myprocessor|my_alu|R[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~9_combout\ = (\myprocessor|my_alu|R[5]~7_combout\ & ((\myprocessor|my_alu|R[5]~8_combout\) # (!\myprocessor|my_alu|R[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~6_combout\,
	datac => \myprocessor|my_alu|R[5]~8_combout\,
	datad => \myprocessor|my_alu|R[5]~7_combout\,
	combout => \myprocessor|my_alu|R[5]~9_combout\);

-- Location: LCCOMB_X53_Y43_N14
\myprocessor|my_alu|R[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~10_combout\ = (\myprocessor|my_control|func[2]~1_combout\ & (!\myprocessor|my_alu|R[4]~6_combout\)) # (!\myprocessor|my_control|func[2]~1_combout\ & (\myprocessor|my_alu|R[5]~9_combout\ $ (((!\myprocessor|my_alu|R[4]~6_combout\ & 
-- !\myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~6_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|carry[5]~6_combout\,
	datac => \myprocessor|my_alu|R[5]~9_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|my_alu|R[5]~10_combout\);

-- Location: LCCOMB_X43_Y43_N14
\myprocessor|my_alu|shifter_inst|LNxxxx|F~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout\ = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_regfile|valB[4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~0_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout\);

-- Location: LCCOMB_X53_Y43_N24
\myprocessor|my_alu|R[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~11_combout\ = (\myprocessor|my_alu|R[5]~10_combout\ & (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout\) # (!\myprocessor|my_control|func[2]~1_combout\)))) # (!\myprocessor|my_alu|R[5]~10_combout\ & 
-- (\myprocessor|my_alu|R[5]~5_combout\ & ((\myprocessor|my_control|func[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~5_combout\,
	datab => \myprocessor|my_alu|R[5]~10_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~22_combout\,
	datad => \myprocessor|my_control|func[2]~1_combout\,
	combout => \myprocessor|my_alu|R[5]~11_combout\);

-- Location: LCCOMB_X53_Y43_N26
\myprocessor|my_alu|R[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[5]~13_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & (((\myprocessor|my_regfile|valA[5]~124_combout\) # (\myprocessor|ALUSrc_mux|F[5]~10_combout\)))) # (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- (\myprocessor|my_alu|R[5]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~12_combout\,
	datab => \myprocessor|my_alu|R[5]~11_combout\,
	datac => \myprocessor|my_regfile|valA[5]~124_combout\,
	datad => \myprocessor|ALUSrc_mux|F[5]~10_combout\,
	combout => \myprocessor|my_alu|R[5]~13_combout\);

-- Location: M9K_X64_Y41_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y41_N6
\myprocessor|keyIn_mux|F[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[8]~52_combout\ = (!\myprocessor|my_control|Jal~combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(8))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|my_alu|R[8]~95_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(8),
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|my_alu|R[8]~95_combout\,
	datad => \myprocessor|my_control|Jal~combout\,
	combout => \myprocessor|keyIn_mux|F[8]~52_combout\);

-- Location: LCCOMB_X63_Y45_N12
\myps2|size[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[4]~15_combout\ = ((\myps2|fifo~24_combout\ $ (\myps2|size\(4) $ (\myps2|size[3]~14\)))) # (GND)
-- \myps2|size[4]~16\ = CARRY((\myps2|fifo~24_combout\ & (\myps2|size\(4) & !\myps2|size[3]~14\)) # (!\myps2|fifo~24_combout\ & ((\myps2|size\(4)) # (!\myps2|size[3]~14\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~24_combout\,
	datab => \myps2|size\(4),
	datad => VCC,
	cin => \myps2|size[3]~14\,
	combout => \myps2|size[4]~15_combout\,
	cout => \myps2|size[4]~16\);

-- Location: LCCOMB_X63_Y45_N14
\myps2|size[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[5]~17_combout\ = \myps2|fifo~24_combout\ $ (\myps2|size\(5) $ (!\myps2|size[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~24_combout\,
	datab => \myps2|size\(5),
	cin => \myps2|size[4]~16\,
	combout => \myps2|size[5]~17_combout\);

-- Location: FF_X63_Y45_N15
\myps2|size[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[5]~17_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(5));

-- Location: LCCOMB_X63_Y45_N24
\myps2|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal6~0_combout\ = (!\myps2|size\(3) & (!\myps2|size\(2) & (!\myps2|size\(0) & !\myps2|size\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(3),
	datab => \myps2|size\(2),
	datac => \myps2|size\(0),
	datad => \myps2|size\(1),
	combout => \myps2|Equal6~0_combout\);

-- Location: LCCOMB_X63_Y45_N18
\myprocessor|keyIn_mux|F[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[8]~50_combout\ = (!\myps2|size\(4) & (\myps2|head~0_combout\ & (!\myps2|size\(5) & \myps2|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(4),
	datab => \myps2|head~0_combout\,
	datac => \myps2|size\(5),
	datad => \myps2|Equal6~0_combout\,
	combout => \myprocessor|keyIn_mux|F[8]~50_combout\);

-- Location: LCCOMB_X54_Y41_N28
\myprocessor|keyIn_mux|F[8]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[8]~51_combout\ = (\myprocessor|my_control|Jal~combout\ & \myprocessor|PCNew[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|Jal~combout\,
	datad => \myprocessor|PCNew[8]~16_combout\,
	combout => \myprocessor|keyIn_mux|F[8]~51_combout\);

-- Location: LCCOMB_X54_Y41_N30
\myprocessor|keyIn_mux|F[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[8]~53_combout\ = (\myprocessor|keyIn_mux|F[8]~50_combout\) # ((!\myps2|head~0_combout\ & ((\myprocessor|keyIn_mux|F[8]~52_combout\) # (\myprocessor|keyIn_mux|F[8]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[8]~52_combout\,
	datab => \myprocessor|keyIn_mux|F[8]~50_combout\,
	datac => \myps2|head~0_combout\,
	datad => \myprocessor|keyIn_mux|F[8]~51_combout\,
	combout => \myprocessor|keyIn_mux|F[8]~53_combout\);

-- Location: FF_X52_Y32_N21
\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q\);

-- Location: FF_X56_Y32_N19
\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q\);

-- Location: FF_X53_Y32_N7
\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q\);

-- Location: FF_X55_Y32_N9
\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X55_Y32_N8
\myprocessor|my_regfile|valA[8]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~172_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[8]~172_combout\);

-- Location: LCCOMB_X56_Y32_N18
\myprocessor|my_regfile|valA[8]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~173_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|valA[8]~172_combout\ & ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[8]~172_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|valA[8]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valA[8]~172_combout\,
	combout => \myprocessor|my_regfile|valA[8]~173_combout\);

-- Location: FF_X52_Y33_N5
\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q\);

-- Location: FF_X58_Y37_N31
\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X52_Y33_N4
\myprocessor|my_regfile|valA[8]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~165_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~165_combout\);

-- Location: FF_X49_Y35_N23
\myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q\);

-- Location: FF_X50_Y32_N27
\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X49_Y35_N22
\myprocessor|my_regfile|valA[8]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~166_combout\ = (\myprocessor|my_regfile|valA[8]~165_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[8]~165_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[8]~165_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~166_combout\);

-- Location: FF_X53_Y32_N5
\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q\);

-- Location: FF_X52_Y32_N11
\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X53_Y32_N26
\myprocessor|my_regfile|valA[8]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~169_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # (\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~169_combout\);

-- Location: FF_X50_Y32_N25
\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q\);

-- Location: FF_X55_Y32_N15
\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X53_Y32_N12
\myprocessor|my_regfile|valA[8]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~170_combout\ = (\myprocessor|my_regfile|valA[8]~169_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[8]~169_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[8]~169_combout\,
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~170_combout\);

-- Location: FF_X52_Y34_N29
\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X57_Y32_N8
\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout\ = \myprocessor|keyIn_mux|F[8]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|keyIn_mux|F[8]~53_combout\,
	combout => \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout\);

-- Location: FF_X57_Y32_N9
\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X52_Y34_N28
\myprocessor|my_regfile|valA[8]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~167_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~167_combout\);

-- Location: FF_X52_Y34_N31
\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q\);

-- Location: FF_X56_Y32_N21
\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X52_Y34_N30
\myprocessor|my_regfile|valA[8]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~168_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[8]~167_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[8]~167_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[8]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[8]~167_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~168_combout\);

-- Location: LCCOMB_X53_Y33_N4
\myprocessor|my_regfile|valA[8]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~171_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[8]~168_combout\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[8]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[8]~170_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[8]~168_combout\,
	combout => \myprocessor|my_regfile|valA[8]~171_combout\);

-- Location: LCCOMB_X52_Y37_N2
\myprocessor|my_regfile|valA[8]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~174_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[8]~171_combout\ & (\myprocessor|my_regfile|valA[8]~173_combout\)) # 
-- (!\myprocessor|my_regfile|valA[8]~171_combout\ & ((\myprocessor|my_regfile|valA[8]~166_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[8]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[8]~173_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[8]~166_combout\,
	datad => \myprocessor|my_regfile|valA[8]~171_combout\,
	combout => \myprocessor|my_regfile|valA[8]~174_combout\);

-- Location: FF_X55_Y39_N19
\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q\);

-- Location: FF_X54_Y41_N13
\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X55_Y39_N18
\myprocessor|my_regfile|valA[8]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~182_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~182_combout\);

-- Location: FF_X54_Y41_N31
\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q\);

-- Location: FF_X55_Y39_N1
\myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X55_Y40_N24
\myprocessor|my_regfile|valA[8]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~183_combout\ = (\myprocessor|my_regfile|valA[8]~182_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[8]~182_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[8]~182_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~183_combout\);

-- Location: FF_X57_Y36_N17
\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q\);

-- Location: FF_X59_Y34_N15
\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X57_Y36_N16
\myprocessor|my_regfile|valA[8]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~175_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~175_combout\);

-- Location: FF_X58_Y37_N13
\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q\);

-- Location: FF_X59_Y34_N17
\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X58_Y37_N12
\myprocessor|my_regfile|valA[8]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~176_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[8]~175_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[8]~175_combout\ & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[8]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[8]~175_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~176_combout\);

-- Location: FF_X50_Y36_N31
\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q\);

-- Location: FF_X46_Y39_N5
\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q\);

-- Location: FF_X46_Y39_N7
\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q\);

-- Location: FF_X50_Y36_N29
\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X46_Y39_N6
\myprocessor|my_regfile|valA[8]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~177_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~177_combout\);

-- Location: LCCOMB_X46_Y39_N4
\myprocessor|my_regfile|valA[8]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~178_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[8]~177_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[8]~177_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[8]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valA[8]~177_combout\,
	combout => \myprocessor|my_regfile|valA[8]~178_combout\);

-- Location: FF_X48_Y38_N5
\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X47_Y38_N12
\myprocessor|my_regfile|valA[8]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~179_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[8]~178_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|valA[8]~178_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~179_combout\);

-- Location: FF_X52_Y37_N7
\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q\);

-- Location: FF_X52_Y36_N31
\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[8]~53_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q\);

-- Location: LCCOMB_X52_Y37_N6
\myprocessor|my_regfile|valA[8]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~180_combout\ = (\myprocessor|my_regfile|valA[8]~179_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_regfile|valA[7]~14_combout\))) # (!\myprocessor|my_regfile|valA[8]~179_combout\ 
-- & (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[8]~179_combout\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valA[8]~180_combout\);

-- Location: LCCOMB_X52_Y37_N12
\myprocessor|my_regfile|valA[8]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~181_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- (\myprocessor|my_regfile|valA[8]~176_combout\)) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[8]~180_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[8]~176_combout\,
	datad => \myprocessor|my_regfile|valA[8]~180_combout\,
	combout => \myprocessor|my_regfile|valA[8]~181_combout\);

-- Location: LCCOMB_X52_Y37_N22
\myprocessor|my_regfile|valA[8]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[8]~184_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[8]~181_combout\ & ((\myprocessor|my_regfile|valA[8]~183_combout\))) # (!\myprocessor|my_regfile|valA[8]~181_combout\ & 
-- (\myprocessor|my_regfile|valA[8]~174_combout\)))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[8]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[8]~174_combout\,
	datac => \myprocessor|my_regfile|valA[8]~183_combout\,
	datad => \myprocessor|my_regfile|valA[8]~181_combout\,
	combout => \myprocessor|my_regfile|valA[8]~184_combout\);

-- Location: LCCOMB_X52_Y37_N8
\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[10]~224_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[8]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[8]~184_combout\,
	datac => \myprocessor|my_regfile|valA[10]~224_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35_combout\);

-- Location: LCCOMB_X50_Y44_N22
\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~1_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~35_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36_combout\);

-- Location: LCCOMB_X48_Y41_N22
\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~37_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[7]~164_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_regfile|valA[6]~144_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~164_combout\,
	datab => \myprocessor|my_regfile|valA[6]~144_combout\,
	datac => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~37_combout\);

-- Location: LCCOMB_X48_Y41_N0
\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[5]~124_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[4]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|my_regfile|valA[4]~104_combout\,
	datad => \myprocessor|my_regfile|valA[5]~124_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\);

-- Location: LCCOMB_X48_Y41_N2
\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38_combout\ = (\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~37_combout\) # ((!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~37_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38_combout\);

-- Location: LCCOMB_X48_Y44_N20
\myprocessor|my_alu|R[4]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~47_combout\ = (\myprocessor|my_alu|R[4]~2_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36_combout\) # ((\myprocessor|my_alu|R[4]~3_combout\)))) # (!\myprocessor|my_alu|R[4]~2_combout\ & 
-- (((!\myprocessor|my_alu|R[4]~3_combout\ & \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[8]~36_combout\,
	datac => \myprocessor|my_alu|R[4]~3_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38_combout\,
	combout => \myprocessor|my_alu|R[4]~47_combout\);

-- Location: LCCOMB_X48_Y44_N2
\myprocessor|my_alu|R[4]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~48_combout\ = (\myprocessor|my_alu|R[4]~3_combout\ & ((\myprocessor|my_alu|R[4]~47_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout\))) # (!\myprocessor|my_alu|R[4]~47_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\)))) # (!\myprocessor|my_alu|R[4]~3_combout\ & (\myprocessor|my_alu|R[4]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~3_combout\,
	datab => \myprocessor|my_alu|R[4]~47_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[12]~10_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[20]~10_combout\,
	combout => \myprocessor|my_alu|R[4]~48_combout\);

-- Location: LCCOMB_X52_Y44_N24
\myprocessor|my_alu|shifter_inst|LNxxxx|F~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\ & !\myprocessor|ALUSrc_mux|F[4]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LxNxxx|F[12]~3_combout\,
	datad => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout\);

-- Location: LCCOMB_X52_Y44_N10
\myprocessor|my_alu|R[4]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~50_combout\ = (\myprocessor|my_alu|R[4]~49_combout\ & (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout\)) # (!\myprocessor|my_control|func[2]~1_combout\))) # (!\myprocessor|my_alu|R[4]~49_combout\ & 
-- (\myprocessor|my_control|func[2]~1_combout\ & (\myprocessor|my_alu|R[4]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~49_combout\,
	datab => \myprocessor|my_control|func[2]~1_combout\,
	datac => \myprocessor|my_alu|R[4]~48_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LNxxxx|F~14_combout\,
	combout => \myprocessor|my_alu|R[4]~50_combout\);

-- Location: LCCOMB_X52_Y44_N4
\myprocessor|my_alu|R[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[4]~51_combout\ = (\myprocessor|my_alu|R[4]~12_combout\ & (((\myprocessor|my_regfile|valA[4]~104_combout\) # (\myprocessor|ALUSrc_mux|F[4]~11_combout\)))) # (!\myprocessor|my_alu|R[4]~12_combout\ & 
-- (\myprocessor|my_alu|R[4]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[4]~50_combout\,
	datab => \myprocessor|my_regfile|valA[4]~104_combout\,
	datac => \myprocessor|my_alu|R[4]~12_combout\,
	datad => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	combout => \myprocessor|my_alu|R[4]~51_combout\);

-- Location: M9K_X64_Y47_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C4D0424",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y40_N20
\myprocessor|keyIn_mux|F[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[3]~20_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(3))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|my_alu|R[3]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(3),
	datab => \myprocessor|my_alu|R[3]~46_combout\,
	datac => \myprocessor|Jal_mux|F[11]~0_combout\,
	datad => \myprocessor|keyIn_mux|F~2_combout\,
	combout => \myprocessor|keyIn_mux|F[3]~20_combout\);

-- Location: LCCOMB_X56_Y40_N22
\myprocessor|keyIn_mux|F[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[3]~23_combout\ = (\myprocessor|keyIn_mux|F[3]~20_combout\) # ((\myprocessor|keyIn_mux|F[3]~22_combout\ & !\myprocessor|keyIn_mux|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[3]~22_combout\,
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F[3]~20_combout\,
	combout => \myprocessor|keyIn_mux|F[3]~23_combout\);

-- Location: FF_X55_Y39_N15
\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q\);

-- Location: FF_X55_Y39_N5
\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X55_Y39_N4
\myprocessor|my_regfile|valA[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~82_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[3]~82_combout\);

-- Location: FF_X56_Y40_N5
\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q\);

-- Location: FF_X56_Y40_N19
\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X56_Y40_N4
\myprocessor|my_regfile|valA[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~83_combout\ = (\myprocessor|my_regfile|valA[3]~82_combout\ & (((\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\myprocessor|my_regfile|valA[3]~82_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[3]~82_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valA[3]~83_combout\);

-- Location: FF_X50_Y37_N17
\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q\);

-- Location: FF_X49_Y37_N13
\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q\);

-- Location: FF_X48_Y37_N25
\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X48_Y37_N24
\myprocessor|my_regfile|valA[3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~65_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[3]~65_combout\);

-- Location: FF_X49_Y37_N31
\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X49_Y37_N30
\myprocessor|my_regfile|valA[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~66_combout\ = (\myprocessor|my_regfile|valA[3]~65_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[3]~65_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_regfile|valA[3]~65_combout\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[3]~66_combout\);

-- Location: FF_X49_Y38_N13
\myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q\);

-- Location: FF_X49_Y38_N15
\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q\);

-- Location: FF_X47_Y39_N27
\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q\);

-- Location: FF_X48_Y39_N5
\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q\);

-- Location: FF_X47_Y39_N25
\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X48_Y39_N4
\myprocessor|my_regfile|valA[3]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~77_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valA[3]~77_combout\);

-- Location: FF_X48_Y39_N23
\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X48_Y39_N22
\myprocessor|my_regfile|valA[3]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~78_combout\ = (\myprocessor|my_regfile|valA[3]~77_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_regfile|valA[3]~77_combout\ & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_regfile|valA[3]~77_combout\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[3]~78_combout\);

-- Location: FF_X49_Y39_N1
\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X49_Y39_N2
\myprocessor|my_regfile|valA[3]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~79_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & (\myprocessor|my_regfile|valA[3]~78_combout\)) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (((\myprocessor|my_regfile|valA[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[3]~78_combout\,
	datab => \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|valA[7]~17_combout\,
	datad => \myprocessor|my_regfile|valA[7]~18_combout\,
	combout => \myprocessor|my_regfile|valA[3]~79_combout\);

-- Location: LCCOMB_X49_Y38_N14
\myprocessor|my_regfile|valA[3]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~80_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[3]~79_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q\))) # (!\myprocessor|my_regfile|valA[3]~79_combout\ & 
-- (\myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q\)))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[3]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_regfile|valA[7]~14_combout\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valA[3]~79_combout\,
	combout => \myprocessor|my_regfile|valA[3]~80_combout\);

-- Location: FF_X53_Y34_N21
\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q\);

-- Location: FF_X48_Y31_N27
\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q\);

-- Location: FF_X46_Y34_N19
\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X46_Y34_N14
\myprocessor|my_regfile|valA[3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~74_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valA[3]~74_combout\);

-- Location: FF_X50_Y37_N11
\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X50_Y37_N10
\myprocessor|my_regfile|valA[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~75_combout\ = (\myprocessor|my_regfile|valA[3]~74_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[3]~74_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_regfile|valA[3]~74_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[3]~75_combout\);

-- Location: LCCOMB_X49_Y35_N2
\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~feeder_combout\ = \myprocessor|keyIn_mux|F[3]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F[3]~23_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~feeder_combout\);

-- Location: FF_X49_Y35_N3
\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q\);

-- Location: FF_X48_Y34_N1
\myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q\);

-- Location: FF_X54_Y34_N9
\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X48_Y34_N0
\myprocessor|my_regfile|valA[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~67_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valA[3]~67_combout\);

-- Location: FF_X48_Y34_N11
\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X48_Y34_N10
\myprocessor|my_regfile|valA[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~68_combout\ = (\myprocessor|my_regfile|valA[3]~67_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[3]~67_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_regfile|valA[3]~67_combout\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[3]~68_combout\);

-- Location: FF_X49_Y34_N17
\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q\);

-- Location: FF_X48_Y31_N25
\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q\);

-- Location: FF_X46_Y34_N17
\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q\);

-- Location: FF_X54_Y31_N27
\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X46_Y34_N2
\myprocessor|my_regfile|valA[3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~71_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)) # (\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valA[3]~71_combout\);

-- Location: LCCOMB_X46_Y34_N12
\myprocessor|my_regfile|valA[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~72_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[3]~71_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[3]~71_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[3]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valA[3]~71_combout\,
	combout => \myprocessor|my_regfile|valA[3]~72_combout\);

-- Location: FF_X47_Y34_N9
\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q\);

-- Location: FF_X47_Y34_N3
\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X47_Y34_N2
\myprocessor|my_regfile|valA[3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~69_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[3]~69_combout\);

-- Location: FF_X54_Y31_N1
\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q\);

-- Location: FF_X53_Y34_N31
\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[3]~23_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q\);

-- Location: LCCOMB_X54_Y31_N0
\myprocessor|my_regfile|valA[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~70_combout\ = (\myprocessor|my_regfile|valA[3]~69_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))) # 
-- (!\myprocessor|my_regfile|valA[3]~69_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[3]~69_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valA[3]~70_combout\);

-- Location: LCCOMB_X52_Y35_N18
\myprocessor|my_regfile|valA[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~73_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[3]~70_combout\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[3]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|valA[3]~72_combout\,
	datad => \myprocessor|my_regfile|valA[3]~70_combout\,
	combout => \myprocessor|my_regfile|valA[3]~73_combout\);

-- Location: LCCOMB_X52_Y35_N12
\myprocessor|my_regfile|valA[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~76_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[3]~73_combout\ & (\myprocessor|my_regfile|valA[3]~75_combout\)) # 
-- (!\myprocessor|my_regfile|valA[3]~73_combout\ & ((\myprocessor|my_regfile|valA[3]~68_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[3]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[3]~75_combout\,
	datac => \myprocessor|my_regfile|valA[3]~68_combout\,
	datad => \myprocessor|my_regfile|valA[3]~73_combout\,
	combout => \myprocessor|my_regfile|valA[3]~76_combout\);

-- Location: LCCOMB_X52_Y35_N30
\myprocessor|my_regfile|valA[3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~81_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- ((\myprocessor|my_regfile|valA[3]~76_combout\))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[3]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[3]~80_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[3]~76_combout\,
	combout => \myprocessor|my_regfile|valA[3]~81_combout\);

-- Location: LCCOMB_X48_Y39_N0
\myprocessor|my_regfile|valA[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[3]~84_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[3]~81_combout\ & (\myprocessor|my_regfile|valA[3]~83_combout\)) # (!\myprocessor|my_regfile|valA[3]~81_combout\ & 
-- ((\myprocessor|my_regfile|valA[3]~66_combout\))))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[3]~83_combout\,
	datac => \myprocessor|my_regfile|valA[3]~66_combout\,
	datad => \myprocessor|my_regfile|valA[3]~81_combout\,
	combout => \myprocessor|my_regfile|valA[3]~84_combout\);

-- Location: LCCOMB_X48_Y43_N22
\myprocessor|my_alu|R[3]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~41_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_regfile|valA[3]~84_combout\ & ((\myprocessor|ALUSrc_mux|F[3]~12_combout\) # (!\myprocessor|my_control|func[0]~0_combout\))) # 
-- (!\myprocessor|my_regfile|valA[3]~84_combout\ & (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & !\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[3]~84_combout\,
	datab => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|R[3]~41_combout\);

-- Location: LCCOMB_X49_Y43_N22
\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[15]~51_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[11]~52_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\);

-- Location: LCCOMB_X47_Y43_N0
\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[4]~104_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[3]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|my_regfile|valA[3]~84_combout\,
	datac => \myprocessor|my_regfile|valA[4]~104_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\);

-- Location: LCCOMB_X48_Y43_N16
\myprocessor|my_alu|R[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~42_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (((\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\ & !\myprocessor|my_alu|R[3]~35_combout\)))) # (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ 
-- & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\) # ((\myprocessor|my_alu|R[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[7]~50_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\,
	datad => \myprocessor|my_alu|R[3]~35_combout\,
	combout => \myprocessor|my_alu|R[3]~42_combout\);

-- Location: LCCOMB_X48_Y43_N26
\myprocessor|my_alu|R[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~43_combout\ = (\myprocessor|my_alu|R[3]~42_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\) # ((!\myprocessor|my_alu|R[3]~35_combout\)))) # (!\myprocessor|my_alu|R[3]~42_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\ & \myprocessor|my_alu|R[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\,
	datab => \myprocessor|my_alu|R[3]~42_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\,
	datad => \myprocessor|my_alu|R[3]~35_combout\,
	combout => \myprocessor|my_alu|R[3]~43_combout\);

-- Location: LCCOMB_X48_Y43_N28
\myprocessor|my_alu|R[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~34_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28)) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_alu|R[3]~34_combout\);

-- Location: LCCOMB_X49_Y43_N12
\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~9_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~9_combout\);

-- Location: LCCOMB_X48_Y43_N20
\myprocessor|my_alu|R[3]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~117_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & ((\myprocessor|my_regfile|valB[4]~130_combout\) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	combout => \myprocessor|my_alu|R[3]~117_combout\);

-- Location: LCCOMB_X48_Y43_N12
\myprocessor|my_alu|R[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~44_combout\ = (\myprocessor|my_alu|R[3]~34_combout\ & (((\myprocessor|my_alu|R[3]~117_combout\)))) # (!\myprocessor|my_alu|R[3]~34_combout\ & ((\myprocessor|my_alu|R[3]~117_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~9_combout\))) # (!\myprocessor|my_alu|R[3]~117_combout\ & (\myprocessor|my_alu|R[3]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[3]~43_combout\,
	datab => \myprocessor|my_alu|R[3]~34_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F[19]~9_combout\,
	datad => \myprocessor|my_alu|R[3]~117_combout\,
	combout => \myprocessor|my_alu|R[3]~44_combout\);

-- Location: LCCOMB_X48_Y43_N14
\myprocessor|my_alu|shifter_inst|LNxxxx|F~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout\ = (\myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_regfile|valB[4]~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout\);

-- Location: LCCOMB_X53_Y43_N2
\myprocessor|my_alu|adder_inst|lower|sum[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(3) = \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\ $ (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[3]~12_combout\ $ (\myprocessor|my_regfile|valA[3]~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[3]~4_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_regfile|valA[3]~84_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(3));

-- Location: LCCOMB_X48_Y43_N6
\myprocessor|my_alu|R[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~45_combout\ = (\myprocessor|my_alu|R[3]~44_combout\ & (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout\)) # (!\myprocessor|my_alu|R[3]~34_combout\))) # (!\myprocessor|my_alu|R[3]~44_combout\ & 
-- (\myprocessor|my_alu|R[3]~34_combout\ & ((!\myprocessor|my_alu|adder_inst|lower|sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[3]~44_combout\,
	datab => \myprocessor|my_alu|R[3]~34_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~24_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|sum\(3),
	combout => \myprocessor|my_alu|R[3]~45_combout\);

-- Location: LCCOMB_X48_Y43_N8
\myprocessor|my_alu|R[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[3]~46_combout\ = (\myprocessor|my_alu|R[3]~41_combout\) # ((!\myprocessor|my_control|func[1]~2_combout\ & \myprocessor|my_alu|R[3]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|my_alu|R[3]~41_combout\,
	datad => \myprocessor|my_alu|R[3]~45_combout\,
	combout => \myprocessor|my_alu|R[3]~46_combout\);

-- Location: M9K_X64_Y39_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C823CE7",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X57_Y39_N10
\myprocessor|keyIn_mux|F[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[2]~16_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(2)))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- (\myprocessor|my_alu|R[2]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[2]~40_combout\,
	datab => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(2),
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|Jal_mux|F[11]~0_combout\,
	combout => \myprocessor|keyIn_mux|F[2]~16_combout\);

-- Location: LCCOMB_X57_Y39_N26
\myprocessor|keyIn_mux|F[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[2]~19_combout\ = (\myprocessor|keyIn_mux|F[2]~16_combout\) # ((\myprocessor|keyIn_mux|F[2]~18_combout\ & !\myprocessor|keyIn_mux|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F[2]~18_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F[2]~16_combout\,
	combout => \myprocessor|keyIn_mux|F[2]~19_combout\);

-- Location: FF_X57_Y39_N27
\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F[2]~19_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q\);

-- Location: LCCOMB_X57_Y39_N24
\myprocessor|my_regfile|valA[2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~62_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[2]~62_combout\);

-- Location: LCCOMB_X57_Y38_N20
\myprocessor|my_regfile|valA[2]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~63_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[2]~62_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[2]~62_combout\ & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[2]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valA[2]~62_combout\,
	combout => \myprocessor|my_regfile|valA[2]~63_combout\);

-- Location: LCCOMB_X46_Y39_N10
\myprocessor|my_regfile|valA[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~57_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:4:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[2]~57_combout\);

-- Location: LCCOMB_X46_Y39_N8
\myprocessor|my_regfile|valA[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~58_combout\ = (\myprocessor|my_regfile|valA[2]~57_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\myprocessor|my_regfile|valA[2]~57_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~57_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valA[2]~58_combout\);

-- Location: LCCOMB_X47_Y38_N20
\myprocessor|my_regfile|valA[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~59_combout\ = (\myprocessor|my_regfile|valA[7]~18_combout\ & (((\myprocessor|my_regfile|valA[2]~58_combout\)) # (!\myprocessor|my_regfile|valA[7]~17_combout\))) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~18_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|valA[2]~58_combout\,
	datad => \myprocessor|my_regfile|regs:1:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valA[2]~59_combout\);

-- Location: LCCOMB_X52_Y37_N26
\myprocessor|my_regfile|valA[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~60_combout\ = (\myprocessor|my_regfile|valA[2]~59_combout\ & (((\myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q\) # (!\myprocessor|my_regfile|valA[7]~14_combout\)))) # (!\myprocessor|my_regfile|valA[2]~59_combout\ & 
-- (\myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q\ & ((\myprocessor|my_regfile|valA[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~59_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~14_combout\,
	combout => \myprocessor|my_regfile|valA[2]~60_combout\);

-- Location: LCCOMB_X50_Y37_N14
\myprocessor|my_regfile|valA[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~55_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	combout => \myprocessor|my_regfile|valA[2]~55_combout\);

-- Location: LCCOMB_X52_Y37_N16
\myprocessor|my_regfile|valA[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~56_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[2]~55_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[2]~55_combout\ & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[2]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|valA[2]~55_combout\,
	combout => \myprocessor|my_regfile|valA[2]~56_combout\);

-- Location: LCCOMB_X52_Y37_N0
\myprocessor|my_regfile|valA[2]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~61_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[7]~13_combout\)) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[7]~13_combout\ & 
-- ((\myprocessor|my_regfile|valA[2]~56_combout\))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & (\myprocessor|my_regfile|valA[2]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[7]~13_combout\,
	datac => \myprocessor|my_regfile|valA[2]~60_combout\,
	datad => \myprocessor|my_regfile|valA[2]~56_combout\,
	combout => \myprocessor|my_regfile|valA[2]~61_combout\);

-- Location: LCCOMB_X47_Y34_N22
\myprocessor|my_regfile|valA[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~45_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & 
-- (\myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valA[2]~45_combout\);

-- Location: LCCOMB_X49_Y35_N24
\myprocessor|my_regfile|valA[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~46_combout\ = (\myprocessor|my_regfile|valA[2]~45_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[2]~45_combout\ & (((\myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_regfile|valA[2]~45_combout\,
	datac => \myprocessor|my_regfile|regs:26:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[2]~46_combout\);

-- Location: LCCOMB_X48_Y34_N12
\myprocessor|my_regfile|valA[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~47_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[2]~47_combout\);

-- Location: LCCOMB_X48_Y34_N6
\myprocessor|my_regfile|valA[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~48_combout\ = (\myprocessor|my_regfile|valA[2]~47_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[2]~47_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~47_combout\,
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[2]~48_combout\);

-- Location: LCCOMB_X47_Y35_N12
\myprocessor|my_regfile|valA[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~49_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:16:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	combout => \myprocessor|my_regfile|valA[2]~49_combout\);

-- Location: LCCOMB_X47_Y35_N6
\myprocessor|my_regfile|valA[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~50_combout\ = (\myprocessor|my_regfile|valA[2]~49_combout\ & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\myprocessor|my_regfile|valA[2]~49_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~49_combout\,
	datab => \myprocessor|my_regfile|regs:28:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:2:r~q\,
	combout => \myprocessor|my_regfile|valA[2]~50_combout\);

-- Location: LCCOMB_X47_Y35_N16
\myprocessor|my_regfile|valA[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~51_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[2]~48_combout\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[2]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~48_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[2]~50_combout\,
	combout => \myprocessor|my_regfile|valA[2]~51_combout\);

-- Location: LCCOMB_X46_Y34_N8
\myprocessor|my_regfile|valA[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~52_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:2:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[2]~52_combout\);

-- Location: LCCOMB_X50_Y37_N12
\myprocessor|my_regfile|valA[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~53_combout\ = (\myprocessor|my_regfile|valA[2]~52_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[2]~52_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:27:reg_array|r|bits:2:r~q\,
	datab => \myprocessor|my_regfile|valA[2]~52_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:2:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[2]~53_combout\);

-- Location: LCCOMB_X47_Y35_N10
\myprocessor|my_regfile|valA[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~54_combout\ = (\myprocessor|my_regfile|valA[2]~51_combout\ & (((\myprocessor|my_regfile|valA[2]~53_combout\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\myprocessor|my_regfile|valA[2]~51_combout\ & (\myprocessor|my_regfile|valA[2]~46_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~46_combout\,
	datab => \myprocessor|my_regfile|valA[2]~51_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datad => \myprocessor|my_regfile|valA[2]~53_combout\,
	combout => \myprocessor|my_regfile|valA[2]~54_combout\);

-- Location: LCCOMB_X47_Y35_N4
\myprocessor|my_regfile|valA[2]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[2]~64_combout\ = (\myprocessor|my_regfile|valA[7]~10_combout\ & ((\myprocessor|my_regfile|valA[2]~61_combout\ & (\myprocessor|my_regfile|valA[2]~63_combout\)) # (!\myprocessor|my_regfile|valA[2]~61_combout\ & 
-- ((\myprocessor|my_regfile|valA[2]~54_combout\))))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (((\myprocessor|my_regfile|valA[2]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~10_combout\,
	datab => \myprocessor|my_regfile|valA[2]~63_combout\,
	datac => \myprocessor|my_regfile|valA[2]~61_combout\,
	datad => \myprocessor|my_regfile|valA[2]~54_combout\,
	combout => \myprocessor|my_regfile|valA[2]~64_combout\);

-- Location: LCCOMB_X47_Y43_N10
\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[0]~24_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[2]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~64_combout\,
	datac => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datad => \myprocessor|my_regfile|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\);

-- Location: LCCOMB_X47_Y43_N12
\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[1]~44_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[1]~44_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~4_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\);

-- Location: LCCOMB_X48_Y43_N24
\myprocessor|my_alu|shifter_inst|LNxxxx|F~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout\ = (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & (\myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LxxxNx|F[2]~5_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout\);

-- Location: LCCOMB_X48_Y43_N2
\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\))) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[18]~6_combout\,
	datac => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~6_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout\);

-- Location: LCCOMB_X52_Y41_N12
\myprocessor|my_alu|adder_inst|lower|sum[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(2) = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[2]~13_combout\ $ (\myprocessor|my_regfile|valA[2]~64_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_regfile|valA[2]~64_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[2]~3_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(2));

-- Location: LCCOMB_X49_Y41_N0
\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[3]~84_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[2]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_regfile|valA[2]~64_combout\,
	datad => \myprocessor|my_regfile|valA[3]~84_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\);

-- Location: LCCOMB_X49_Y41_N26
\myprocessor|my_alu|R[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~36_combout\ = (\myprocessor|my_alu|R[3]~35_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\) # ((!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)))) # (!\myprocessor|my_alu|R[3]~35_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxxN|F[4]~2_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\,
	datac => \myprocessor|my_alu|R[3]~35_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|R[2]~36_combout\);

-- Location: LCCOMB_X49_Y44_N22
\myprocessor|my_alu|R[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~37_combout\ = (\myprocessor|my_alu|R[2]~36_combout\ & (((\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\) # (\myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\)))) # (!\myprocessor|my_alu|R[2]~36_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27_combout\ & (!\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[2]~36_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[6]~27_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxNxx|F[10]~7_combout\,
	combout => \myprocessor|my_alu|R[2]~37_combout\);

-- Location: LCCOMB_X48_Y43_N30
\myprocessor|my_alu|R[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~38_combout\ = (\myprocessor|my_alu|R[3]~34_combout\ & (((\myprocessor|my_alu|R[3]~117_combout\)) # (!\myprocessor|my_alu|adder_inst|lower|sum\(2)))) # (!\myprocessor|my_alu|R[3]~34_combout\ & 
-- (((\myprocessor|my_alu|R[2]~37_combout\ & !\myprocessor|my_alu|R[3]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|sum\(2),
	datab => \myprocessor|my_alu|R[3]~34_combout\,
	datac => \myprocessor|my_alu|R[2]~37_combout\,
	datad => \myprocessor|my_alu|R[3]~117_combout\,
	combout => \myprocessor|my_alu|R[2]~38_combout\);

-- Location: LCCOMB_X48_Y43_N18
\myprocessor|my_alu|R[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~39_combout\ = (\myprocessor|my_alu|R[2]~38_combout\ & ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout\) # ((!\myprocessor|my_alu|R[3]~117_combout\)))) # (!\myprocessor|my_alu|R[2]~38_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout\ & \myprocessor|my_alu|R[3]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|LNxxxx|F~13_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F[18]~7_combout\,
	datac => \myprocessor|my_alu|R[2]~38_combout\,
	datad => \myprocessor|my_alu|R[3]~117_combout\,
	combout => \myprocessor|my_alu|R[2]~39_combout\);

-- Location: LCCOMB_X53_Y41_N6
\myprocessor|my_alu|R[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~33_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & ((\myprocessor|my_regfile|valA[2]~64_combout\) # (!\myprocessor|my_control|func[0]~0_combout\))) # 
-- (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (!\myprocessor|my_control|func[0]~0_combout\ & \myprocessor|my_regfile|valA[2]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_regfile|valA[2]~64_combout\,
	combout => \myprocessor|my_alu|R[2]~33_combout\);

-- Location: LCCOMB_X48_Y43_N4
\myprocessor|my_alu|R[2]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[2]~40_combout\ = (\myprocessor|my_alu|R[2]~33_combout\) # ((\myprocessor|my_alu|R[2]~39_combout\ & !\myprocessor|my_control|func[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|R[2]~39_combout\,
	datac => \myprocessor|my_alu|R[2]~33_combout\,
	datad => \myprocessor|my_control|func[1]~2_combout\,
	combout => \myprocessor|my_alu|R[2]~40_combout\);

-- Location: LCCOMB_X57_Y39_N16
\myprocessor|keyIn_mux|F[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[0]~12_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(0))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|my_alu|R[0]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(0),
	datab => \myprocessor|my_alu|R[0]~32_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|Jal_mux|F[11]~0_combout\,
	combout => \myprocessor|keyIn_mux|F[0]~12_combout\);

-- Location: LCCOMB_X57_Y39_N14
\myprocessor|keyIn_mux|F[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[0]~15_combout\ = (\myprocessor|keyIn_mux|F[0]~12_combout\) # ((\myprocessor|keyIn_mux|F[0]~14_combout\ & !\myprocessor|keyIn_mux|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F[0]~14_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F[0]~12_combout\,
	combout => \myprocessor|keyIn_mux|F[0]~15_combout\);

-- Location: FF_X48_Y37_N31
\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[0]~15_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q\);

-- Location: LCCOMB_X48_Y36_N16
\myprocessor|my_regfile|valB[0]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~53_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[0]~53_combout\);

-- Location: LCCOMB_X48_Y36_N10
\myprocessor|my_regfile|valB[0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~54_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[0]~53_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[0]~53_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[0]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[0]~53_combout\,
	combout => \myprocessor|my_regfile|valB[0]~54_combout\);

-- Location: LCCOMB_X47_Y36_N20
\myprocessor|my_regfile|valB[0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~59_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:17:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[0]~59_combout\);

-- Location: LCCOMB_X47_Y36_N14
\myprocessor|my_regfile|valB[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~60_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[0]~59_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[0]~59_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[0]~59_combout\,
	combout => \myprocessor|my_regfile|valB[0]~60_combout\);

-- Location: LCCOMB_X47_Y39_N8
\myprocessor|my_regfile|valB[0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~55_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valB[0]~55_combout\);

-- Location: LCCOMB_X47_Y39_N18
\myprocessor|my_regfile|valB[0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~56_combout\ = (\myprocessor|my_regfile|valB[0]~55_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[0]~55_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_regfile|valB[0]~55_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[0]~56_combout\);

-- Location: LCCOMB_X48_Y38_N10
\myprocessor|my_regfile|valB[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~57_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[0]~56_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[0]~56_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[0]~57_combout\);

-- Location: LCCOMB_X48_Y38_N0
\myprocessor|my_regfile|valB[0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~58_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[0]~57_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q\)) # (!\myprocessor|my_regfile|valB[0]~57_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[0]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~7_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[0]~57_combout\,
	combout => \myprocessor|my_regfile|valB[0]~58_combout\);

-- Location: LCCOMB_X48_Y38_N20
\myprocessor|my_regfile|valB[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~61_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[0]~60_combout\ & (!\myprocessor|my_regfile|valB[13]~17_combout\))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~17_combout\) # (\myprocessor|my_regfile|valB[0]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~60_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[0]~58_combout\,
	combout => \myprocessor|my_regfile|valB[0]~61_combout\);

-- Location: LCCOMB_X48_Y35_N24
\myprocessor|my_regfile|valB[0]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~62_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[0]~62_combout\);

-- Location: LCCOMB_X48_Y35_N18
\myprocessor|my_regfile|valB[0]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~63_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[0]~62_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[0]~62_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[0]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[0]~62_combout\,
	combout => \myprocessor|my_regfile|valB[0]~63_combout\);

-- Location: LCCOMB_X49_Y34_N8
\myprocessor|my_regfile|valB[0]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~64_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\) # ((\myprocessor|my_regfile|valB[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[0]~63_combout\,
	combout => \myprocessor|my_regfile|valB[0]~64_combout\);

-- Location: LCCOMB_X49_Y34_N18
\myprocessor|my_regfile|valB[0]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~65_combout\ = (\myprocessor|my_regfile|valB[0]~64_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q\) # (!\myprocessor|my_regfile|valB[13]~23_combout\)))) # (!\myprocessor|my_regfile|valB[0]~64_combout\ & 
-- (\myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q\ & ((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_regfile|valB[0]~64_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[0]~65_combout\);

-- Location: LCCOMB_X48_Y38_N6
\myprocessor|my_regfile|valB[0]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~66_combout\ = (\myprocessor|my_regfile|valB[0]~61_combout\ & (((\myprocessor|my_regfile|valB[0]~65_combout\) # (!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[0]~61_combout\ & 
-- (\myprocessor|my_regfile|valB[0]~54_combout\ & (\myprocessor|my_regfile|valB[13]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~54_combout\,
	datab => \myprocessor|my_regfile|valB[0]~61_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[0]~65_combout\,
	combout => \myprocessor|my_regfile|valB[0]~66_combout\);

-- Location: LCCOMB_X49_Y37_N16
\myprocessor|my_regfile|valB[0]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~51_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[0]~51_combout\);

-- Location: LCCOMB_X49_Y37_N2
\myprocessor|my_regfile|valB[0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~52_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[0]~51_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[0]~51_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[0]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:10:reg_array|r|bits:0:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|valB[0]~51_combout\,
	combout => \myprocessor|my_regfile|valB[0]~52_combout\);

-- Location: LCCOMB_X49_Y38_N2
\myprocessor|my_regfile|valB[0]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~67_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\) # ((\myprocessor|my_regfile|valB[0]~52_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[0]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~5_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[0]~66_combout\,
	datad => \myprocessor|my_regfile|valB[0]~52_combout\,
	combout => \myprocessor|my_regfile|valB[0]~67_combout\);

-- Location: LCCOMB_X55_Y39_N26
\myprocessor|my_regfile|valB[0]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~68_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valB[0]~68_combout\);

-- Location: LCCOMB_X50_Y38_N10
\myprocessor|my_regfile|valB[0]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~69_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[0]~68_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[0]~68_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[0]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[0]~68_combout\,
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:0:r~q\,
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:0:r~q\,
	combout => \myprocessor|my_regfile|valB[0]~69_combout\);

-- Location: LCCOMB_X50_Y38_N28
\myprocessor|my_regfile|valB[0]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[0]~70_combout\ = (\myprocessor|my_regfile|valB[0]~67_combout\ & (((\myprocessor|my_regfile|valB[0]~69_combout\) # (!\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[0]~67_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q\ & (\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~67_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:0:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[0]~69_combout\,
	combout => \myprocessor|my_regfile|valB[0]~70_combout\);

-- Location: LCCOMB_X52_Y41_N28
\myprocessor|ALUSrc_mux|F[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[0]~28_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[0]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	combout => \myprocessor|ALUSrc_mux|F[0]~28_combout\);

-- Location: LCCOMB_X48_Y41_N4
\myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[6]~144_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_regfile|valA[5]~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|my_regfile|valA[6]~144_combout\,
	datad => \myprocessor|my_regfile|valA[5]~124_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\);

-- Location: LCCOMB_X48_Y41_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~9_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[8]~184_combout\)) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- ((\myprocessor|my_regfile|valA[7]~164_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[8]~184_combout\,
	datad => \myprocessor|my_regfile|valA[7]~164_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~9_combout\);

-- Location: LCCOMB_X48_Y41_N14
\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\ = (\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~9_combout\) # ((!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxxN|F[5]~0_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~9_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\);

-- Location: LCCOMB_X49_Y41_N2
\myprocessor|my_alu|R[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~24_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[2]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|R[1]~24_combout\);

-- Location: LCCOMB_X49_Y41_N12
\myprocessor|my_alu|R[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~25_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\) # ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & !\myprocessor|ALUSrc_mux|F[1]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	combout => \myprocessor|my_alu|R[1]~25_combout\);

-- Location: LCCOMB_X49_Y41_N28
\myprocessor|my_alu|R[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~60_combout\ = (\myprocessor|my_alu|R[1]~24_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\) # ((\myprocessor|my_alu|R[1]~25_combout\)))) # (!\myprocessor|my_alu|R[1]~24_combout\ & 
-- (((\myprocessor|my_regfile|valA[1]~44_combout\ & !\myprocessor|my_alu|R[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxxN|F[3]~3_combout\,
	datab => \myprocessor|my_alu|R[1]~24_combout\,
	datac => \myprocessor|my_regfile|valA[1]~44_combout\,
	datad => \myprocessor|my_alu|R[1]~25_combout\,
	combout => \myprocessor|my_alu|R[1]~60_combout\);

-- Location: LCCOMB_X49_Y41_N30
\myprocessor|my_alu|R[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~61_combout\ = (\myprocessor|my_alu|R[1]~60_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\) # ((!\myprocessor|my_alu|R[1]~25_combout\)))) # (!\myprocessor|my_alu|R[1]~60_combout\ & 
-- (((\myprocessor|my_regfile|valA[2]~64_combout\ & \myprocessor|my_alu|R[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[5]~10_combout\,
	datab => \myprocessor|my_alu|R[1]~60_combout\,
	datac => \myprocessor|my_regfile|valA[2]~64_combout\,
	datad => \myprocessor|my_alu|R[1]~25_combout\,
	combout => \myprocessor|my_alu|R[1]~61_combout\);

-- Location: LCCOMB_X45_Y44_N8
\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[13]~8_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[9]~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\);

-- Location: LCCOMB_X43_Y44_N14
\myprocessor|my_alu|R[1]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~62_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & (((\myprocessor|my_alu|R[1]~22_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[1]~22_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\))) # (!\myprocessor|my_alu|R[1]~22_combout\ & (\myprocessor|my_alu|R[1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~61_combout\,
	datab => \myprocessor|my_alu|R[1]~23_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\,
	datad => \myprocessor|my_alu|R[1]~22_combout\,
	combout => \myprocessor|my_alu|R[1]~62_combout\);

-- Location: LCCOMB_X46_Y43_N2
\myprocessor|my_alu|shifter_inst|LNxxxx|F~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout\ = (\myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\ & (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|LxxxNx|F~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout\);

-- Location: LCCOMB_X43_Y44_N20
\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~14_combout\ = (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\)) # (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~13_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~14_combout\);

-- Location: LCCOMB_X46_Y44_N0
\myprocessor|my_alu|R[1]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~63_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[1]~62_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~14_combout\))) # (!\myprocessor|my_alu|R[1]~62_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & (\myprocessor|my_alu|R[1]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~23_combout\,
	datab => \myprocessor|my_alu|R[1]~62_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~15_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[17]~14_combout\,
	combout => \myprocessor|my_alu|R[1]~63_combout\);

-- Location: LCCOMB_X52_Y41_N8
\myprocessor|my_alu|adder_inst|lower|sum[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|sum\(1) = \myprocessor|my_regfile|valA[1]~44_combout\ $ (\myprocessor|my_alu|B_prime\(1) $ (((\myprocessor|my_alu|adder_inst|lower|carry~1_combout\) # (!\myprocessor|my_alu|adder_inst|lower|carry~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry~1_combout\,
	datab => \myprocessor|my_regfile|valA[1]~44_combout\,
	datac => \myprocessor|my_alu|adder_inst|lower|carry~2_combout\,
	datad => \myprocessor|my_alu|B_prime\(1),
	combout => \myprocessor|my_alu|adder_inst|lower|sum\(1));

-- Location: LCCOMB_X52_Y41_N22
\myprocessor|my_alu|R_and[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_and\(1) = (\myprocessor|my_regfile|valA[1]~44_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[1]~170_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valA[1]~44_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \myprocessor|my_alu|R_and\(1));

-- Location: LCCOMB_X52_Y41_N18
\myprocessor|my_alu|R[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~64_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & (((\myprocessor|my_alu|R_and\(1)) # (\myprocessor|my_alu|R[1]~30_combout\)))) # (!\myprocessor|my_control|func[1]~2_combout\ & 
-- (!\myprocessor|my_alu|adder_inst|lower|sum\(1) & ((!\myprocessor|my_alu|R[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[1]~2_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|sum\(1),
	datac => \myprocessor|my_alu|R_and\(1),
	datad => \myprocessor|my_alu|R[1]~30_combout\,
	combout => \myprocessor|my_alu|R[1]~64_combout\);

-- Location: LCCOMB_X52_Y41_N14
\myprocessor|my_alu|R[1]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~65_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[1]~64_combout\ & (\myprocessor|my_alu|R_or\(1))) # (!\myprocessor|my_alu|R[1]~64_combout\ & ((\myprocessor|my_alu|R[1]~63_combout\))))) # 
-- (!\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_alu|R[1]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_alu|R_or\(1),
	datac => \myprocessor|my_alu|R[1]~63_combout\,
	datad => \myprocessor|my_alu|R[1]~64_combout\,
	combout => \myprocessor|my_alu|R[1]~65_combout\);

-- Location: LCCOMB_X56_Y40_N0
\myprocessor|keyIn_mux|F[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[1]~30_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|my_alu|R[1]~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|my_alu|R[1]~65_combout\,
	datad => \myprocessor|keyIn_mux|F~2_combout\,
	combout => \myprocessor|keyIn_mux|F[1]~30_combout\);

-- Location: LCCOMB_X56_Y40_N2
\myprocessor|keyIn_mux|F[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[1]~33_combout\ = (\myprocessor|keyIn_mux|F[1]~30_combout\) # ((\myprocessor|keyIn_mux|F[1]~32_combout\ & !\myprocessor|keyIn_mux|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[1]~32_combout\,
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F[1]~30_combout\,
	combout => \myprocessor|keyIn_mux|F[1]~33_combout\);

-- Location: FF_X47_Y34_N15
\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[1]~33_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q\);

-- Location: LCCOMB_X47_Y36_N8
\myprocessor|my_regfile|valB[1]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~159_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:17:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[1]~159_combout\);

-- Location: LCCOMB_X47_Y36_N18
\myprocessor|my_regfile|valB[1]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~160_combout\ = (\myprocessor|my_regfile|valB[1]~159_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[1]~159_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_regfile|valB[1]~159_combout\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[1]~160_combout\);

-- Location: LCCOMB_X48_Y36_N0
\myprocessor|my_regfile|valB[1]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~157_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[1]~157_combout\);

-- Location: LCCOMB_X48_Y36_N2
\myprocessor|my_regfile|valB[1]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~158_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[1]~157_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[1]~157_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[1]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[1]~157_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valB[1]~158_combout\);

-- Location: LCCOMB_X48_Y36_N4
\myprocessor|my_regfile|valB[1]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~161_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[1]~158_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[1]~160_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[1]~160_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[1]~158_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[1]~161_combout\);

-- Location: LCCOMB_X48_Y35_N28
\myprocessor|my_regfile|valB[1]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~162_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[1]~162_combout\);

-- Location: LCCOMB_X48_Y35_N22
\myprocessor|my_regfile|valB[1]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~163_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[1]~162_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[1]~162_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[1]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valB[1]~162_combout\,
	combout => \myprocessor|my_regfile|valB[1]~163_combout\);

-- Location: LCCOMB_X49_Y34_N6
\myprocessor|my_regfile|valB[1]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~164_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\ 
-- & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q\))))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[1]~164_combout\);

-- Location: LCCOMB_X49_Y34_N10
\myprocessor|my_regfile|valB[1]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~165_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[1]~164_combout\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[1]~164_combout\ & 
-- (\myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_regfile|valB[1]~164_combout\ & ((\myprocessor|my_regfile|valB[1]~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|valB[1]~163_combout\,
	datad => \myprocessor|my_regfile|valB[1]~164_combout\,
	combout => \myprocessor|my_regfile|valB[1]~165_combout\);

-- Location: LCCOMB_X47_Y39_N12
\myprocessor|my_regfile|valB[1]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~153_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:5:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[1]~153_combout\);

-- Location: LCCOMB_X47_Y39_N6
\myprocessor|my_regfile|valB[1]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~154_combout\ = (\myprocessor|my_regfile|valB[1]~153_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[1]~153_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[1]~153_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valB[1]~154_combout\);

-- Location: LCCOMB_X48_Y38_N26
\myprocessor|my_regfile|valB[1]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~155_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[1]~154_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[1]~154_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[1]~155_combout\);

-- Location: LCCOMB_X49_Y38_N0
\myprocessor|my_regfile|valB[1]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~156_combout\ = (\myprocessor|my_regfile|valB[1]~155_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q\) # ((!\myprocessor|my_regfile|valB[13]~7_combout\)))) # (!\myprocessor|my_regfile|valB[1]~155_combout\ 
-- & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q\ & \myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[1]~155_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:1:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[1]~156_combout\);

-- Location: LCCOMB_X49_Y38_N28
\myprocessor|my_regfile|valB[1]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~166_combout\ = (\myprocessor|my_regfile|valB[1]~161_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\) # ((\myprocessor|my_regfile|valB[1]~165_combout\)))) # (!\myprocessor|my_regfile|valB[1]~161_combout\ & 
-- (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[1]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[1]~161_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[1]~165_combout\,
	datad => \myprocessor|my_regfile|valB[1]~156_combout\,
	combout => \myprocessor|my_regfile|valB[1]~166_combout\);

-- Location: LCCOMB_X49_Y38_N30
\myprocessor|my_regfile|valB[1]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~167_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[1]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~5_combout\,
	datab => \myprocessor|my_regfile|valB[1]~166_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valB[1]~167_combout\);

-- Location: LCCOMB_X49_Y37_N0
\myprocessor|my_regfile|valB[1]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~151_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:1:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[1]~151_combout\);

-- Location: LCCOMB_X50_Y37_N20
\myprocessor|my_regfile|valB[1]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~152_combout\ = (\myprocessor|my_regfile|valB[1]~151_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[1]~151_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[1]~151_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valB[1]~152_combout\);

-- Location: LCCOMB_X55_Y39_N10
\myprocessor|my_regfile|valB[1]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~168_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valB[1]~168_combout\);

-- Location: LCCOMB_X56_Y40_N6
\myprocessor|my_regfile|valB[1]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~169_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[1]~168_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[1]~168_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[1]~168_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[1]~168_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:1:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:1:r~q\,
	combout => \myprocessor|my_regfile|valB[1]~169_combout\);

-- Location: LCCOMB_X49_Y38_N24
\myprocessor|my_regfile|valB[1]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[1]~170_combout\ = (\myprocessor|my_regfile|valB[1]~167_combout\ & (((\myprocessor|my_regfile|valB[1]~169_combout\) # (!\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[1]~167_combout\ & 
-- (\myprocessor|my_regfile|valB[1]~152_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[1]~167_combout\,
	datab => \myprocessor|my_regfile|valB[1]~152_combout\,
	datac => \myprocessor|my_regfile|valB[1]~169_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[1]~170_combout\);

-- Location: LCCOMB_X52_Y41_N30
\myprocessor|ALUSrc_mux|F[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[1]~29_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[1]~170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \myprocessor|ALUSrc_mux|F[1]~29_combout\);

-- Location: LCCOMB_X47_Y44_N18
\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15_combout\ = (\myprocessor|ALUSrc_mux|F[1]~29_combout\ & ((\myprocessor|my_regfile|valA[23]~484_combout\))) # (!\myprocessor|ALUSrc_mux|F[1]~29_combout\ & (\myprocessor|my_regfile|valA[21]~444_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[21]~444_combout\,
	datad => \myprocessor|my_regfile|valA[23]~484_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15_combout\);

-- Location: LCCOMB_X47_Y44_N20
\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~15_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[22]~14_combout\,
	datad => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\);

-- Location: LCCOMB_X43_Y44_N26
\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\ = (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[21]~16_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxxNx|F[17]~5_combout\,
	datad => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\);

-- Location: LCCOMB_X43_Y44_N6
\myprocessor|my_alu|R[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~81_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & (((\myprocessor|my_alu|R[1]~22_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[1]~22_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\)) # (!\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[17]~15_combout\,
	datab => \myprocessor|my_alu|R[1]~23_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxxNxx|F[9]~14_combout\,
	datad => \myprocessor|my_alu|R[1]~22_combout\,
	combout => \myprocessor|my_alu|R[9]~81_combout\);

-- Location: LCCOMB_X43_Y44_N0
\myprocessor|my_alu|shifter_inst|RxNxxx|F~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\ = (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & ((\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\)) # (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[29]~18_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxNx|F[25]~13_combout\,
	combout => \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\);

-- Location: LCCOMB_X43_Y44_N8
\myprocessor|my_alu|shifter_inst|LNxxxx|F~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout\ = (\myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\myprocessor|my_control|ALUSrc~0_combout\ & (!\myprocessor|my_regfile|valB[4]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[9]~9_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout\);

-- Location: LCCOMB_X43_Y44_N2
\myprocessor|my_alu|R[9]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~82_combout\ = (\myprocessor|my_alu|R[9]~81_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\) # ((!\myprocessor|my_alu|R[1]~23_combout\)))) # (!\myprocessor|my_alu|R[9]~81_combout\ & 
-- (((\myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout\ & \myprocessor|my_alu|R[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[9]~81_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxNxxx|F~20_combout\,
	datac => \myprocessor|my_alu|shifter_inst|LNxxxx|F~26_combout\,
	datad => \myprocessor|my_alu|R[1]~23_combout\,
	combout => \myprocessor|my_alu|R[9]~82_combout\);

-- Location: LCCOMB_X53_Y38_N12
\myprocessor|my_alu|R_or[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(9) = (\myprocessor|my_regfile|valA[9]~204_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- (\myprocessor|my_regfile|valB[9]~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_regfile|valB[9]~310_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datad => \myprocessor|my_regfile|valA[9]~204_combout\,
	combout => \myprocessor|my_alu|R_or\(9));

-- Location: LCCOMB_X54_Y44_N12
\myprocessor|my_alu|adder_inst|lower|carry[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\ = (\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ & ((\myprocessor|my_regfile|valA[8]~184_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[8]~7_combout\)))) # (!\myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\ & (\myprocessor|my_regfile|valA[8]~184_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_alu|adder_inst|lower|carry[8]~9_combout\,
	datac => \myprocessor|my_regfile|valA[8]~184_combout\,
	datad => \myprocessor|ALUSrc_mux|F[8]~7_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\);

-- Location: LCCOMB_X53_Y38_N16
\myprocessor|ALUSrc_mux|F[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[9]~6_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_regfile|valB[9]~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datab => \myprocessor|my_regfile|valB[9]~310_combout\,
	datad => \myprocessor|my_control|ALUSrc~0_combout\,
	combout => \myprocessor|ALUSrc_mux|F[9]~6_combout\);

-- Location: LCCOMB_X54_Y44_N18
\myprocessor|my_alu|R[9]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~83_combout\ = \myprocessor|my_regfile|valA[9]~204_combout\ $ (((!\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[9]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_regfile|valA[9]~204_combout\,
	datac => \myprocessor|ALUSrc_mux|F[9]~6_combout\,
	datad => \myprocessor|my_control|func[1]~2_combout\,
	combout => \myprocessor|my_alu|R[9]~83_combout\);

-- Location: LCCOMB_X53_Y44_N28
\myprocessor|my_alu|R[9]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~84_combout\ = (\myprocessor|my_alu|R[9]~83_combout\ & ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[9]~310_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|ALUSrc~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datac => \myprocessor|my_regfile|valB[9]~310_combout\,
	datad => \myprocessor|my_alu|R[9]~83_combout\,
	combout => \myprocessor|my_alu|R[9]~84_combout\);

-- Location: LCCOMB_X54_Y44_N28
\myprocessor|my_alu|R[9]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~85_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R[1]~30_combout\) # (\myprocessor|my_alu|R[9]~84_combout\))) # (!\myprocessor|my_control|func[1]~2_combout\ & 
-- (!\myprocessor|my_alu|R[1]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[1]~2_combout\,
	datac => \myprocessor|my_alu|R[1]~30_combout\,
	datad => \myprocessor|my_alu|R[9]~84_combout\,
	combout => \myprocessor|my_alu|R[9]~85_combout\);

-- Location: LCCOMB_X54_Y44_N6
\myprocessor|my_alu|R[9]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~86_combout\ = (\myprocessor|my_alu|R[9]~85_combout\ & ((\myprocessor|my_control|func[1]~2_combout\) # (\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\ $ (!\myprocessor|my_alu|R[9]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\,
	datab => \myprocessor|my_alu|R[9]~85_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R[9]~83_combout\,
	combout => \myprocessor|my_alu|R[9]~86_combout\);

-- Location: LCCOMB_X54_Y44_N8
\myprocessor|my_alu|R[9]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[9]~87_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[9]~86_combout\ & ((\myprocessor|my_alu|R_or\(9)))) # (!\myprocessor|my_alu|R[9]~86_combout\ & (\myprocessor|my_alu|R[9]~82_combout\)))) # 
-- (!\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_alu|R[9]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[9]~82_combout\,
	datab => \myprocessor|my_alu|R[1]~30_combout\,
	datac => \myprocessor|my_alu|R_or\(9),
	datad => \myprocessor|my_alu|R[9]~86_combout\,
	combout => \myprocessor|my_alu|R[9]~87_combout\);

-- Location: LCCOMB_X54_Y41_N0
\myprocessor|keyIn_mux|F~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~48_combout\ = (!\myprocessor|my_control|Jal~combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(9)))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- (\myprocessor|my_alu|R[9]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Jal~combout\,
	datab => \myprocessor|my_alu|R[9]~87_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(9),
	datad => \myprocessor|Jal_mux|F[11]~0_combout\,
	combout => \myprocessor|keyIn_mux|F~48_combout\);

-- Location: LCCOMB_X54_Y41_N18
\myprocessor|keyIn_mux|F~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~49_combout\ = (!\myps2|head~0_combout\ & ((\myprocessor|keyIn_mux|F~48_combout\) # ((\myprocessor|PCNew[9]~18_combout\ & \myprocessor|my_control|Jal~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F~48_combout\,
	datab => \myprocessor|PCNew[9]~18_combout\,
	datac => \myps2|head~0_combout\,
	datad => \myprocessor|my_control|Jal~combout\,
	combout => \myprocessor|keyIn_mux|F~49_combout\);

-- Location: FF_X52_Y38_N15
\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[3]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q\);

-- Location: FF_X52_Y38_N5
\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[2]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q\);

-- Location: FF_X53_Y40_N9
\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[5]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q\);

-- Location: FF_X52_Y39_N23
\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[7]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q\);

-- Location: FF_X53_Y39_N7
\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[4]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q\);

-- Location: FF_X53_Y39_N29
\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[6]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X53_Y39_N6
\myprocessor|my_regfile|valA[9]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~197_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~197_combout\);

-- Location: LCCOMB_X52_Y39_N22
\myprocessor|my_regfile|valA[9]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~198_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[9]~197_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[9]~197_combout\ & (\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[9]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valA[9]~197_combout\,
	combout => \myprocessor|my_regfile|valA[9]~198_combout\);

-- Location: FF_X52_Y39_N5
\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[1]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X52_Y39_N4
\myprocessor|my_regfile|valA[9]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~199_combout\ = (\myprocessor|my_regfile|valA[7]~17_combout\ & ((\myprocessor|my_regfile|valA[7]~18_combout\ & (\myprocessor|my_regfile|valA[9]~198_combout\)) # (!\myprocessor|my_regfile|valA[7]~18_combout\ & 
-- ((\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~17_combout\ & (((\myprocessor|my_regfile|valA[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[9]~198_combout\,
	datab => \myprocessor|my_regfile|valA[7]~17_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valA[7]~18_combout\,
	combout => \myprocessor|my_regfile|valA[9]~199_combout\);

-- Location: LCCOMB_X52_Y38_N4
\myprocessor|my_regfile|valA[9]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~200_combout\ = (\myprocessor|my_regfile|valA[7]~14_combout\ & ((\myprocessor|my_regfile|valA[9]~199_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q\)) # (!\myprocessor|my_regfile|valA[9]~199_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_regfile|valA[7]~14_combout\ & (((\myprocessor|my_regfile|valA[9]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~14_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valA[9]~199_combout\,
	combout => \myprocessor|my_regfile|valA[9]~200_combout\);

-- Location: FF_X54_Y35_N23
\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[23]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q\);

-- Location: FF_X53_Y35_N31
\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X53_Y35_N30
\myprocessor|my_regfile|valA[9]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~194_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[9]~194_combout\);

-- Location: FF_X52_Y32_N13
\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[27]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q\);

-- Location: FF_X53_Y35_N5
\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X53_Y35_N4
\myprocessor|my_regfile|valA[9]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~195_combout\ = (\myprocessor|my_regfile|valA[9]~194_combout\ & (((\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[9]~194_combout\ & (\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[9]~194_combout\,
	datab => \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[9]~195_combout\);

-- Location: LCCOMB_X49_Y35_N26
\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~feeder_combout\ = \myprocessor|keyIn_mux|F~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~49_combout\,
	combout => \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~feeder_combout\);

-- Location: FF_X49_Y35_N27
\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[21]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q\);

-- Location: FF_X52_Y34_N11
\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[29]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q\);

-- Location: FF_X52_Y34_N17
\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q\);

-- Location: FF_X54_Y37_N15
\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[25]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X52_Y34_N16
\myprocessor|my_regfile|valA[9]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~187_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~187_combout\);

-- Location: LCCOMB_X52_Y34_N10
\myprocessor|my_regfile|valA[9]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~188_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[9]~187_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[9]~187_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|valA[9]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datac => \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valA[9]~187_combout\,
	combout => \myprocessor|my_regfile|valA[9]~188_combout\);

-- Location: LCCOMB_X49_Y35_N12
\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~feeder_combout\ = \myprocessor|keyIn_mux|F~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|keyIn_mux|F~49_combout\,
	combout => \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~feeder_combout\);

-- Location: FF_X49_Y35_N13
\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[26]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q\);

-- Location: FF_X53_Y31_N5
\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[22]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q\);

-- Location: FF_X52_Y33_N25
\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[18]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X52_Y33_N24
\myprocessor|my_regfile|valA[9]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~189_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (((\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[9]~189_combout\);

-- Location: FF_X52_Y33_N27
\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X52_Y33_N26
\myprocessor|my_regfile|valA[9]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~190_combout\ = (\myprocessor|my_regfile|valA[9]~189_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))))) # 
-- (!\myprocessor|my_regfile|valA[9]~189_combout\ & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_regfile|valA[9]~189_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	combout => \myprocessor|my_regfile|valA[9]~190_combout\);

-- Location: FF_X56_Y34_N9
\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[16]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q\);

-- Location: FF_X52_Y32_N3
\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[24]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X56_Y34_N8
\myprocessor|my_regfile|valA[9]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~191_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(20),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~191_combout\);

-- Location: FF_X56_Y34_N13
\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[28]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q\);

-- Location: FF_X55_Y32_N5
\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[20]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X56_Y34_N12
\myprocessor|my_regfile|valA[9]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~192_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & ((\myprocessor|my_regfile|valA[9]~191_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q\)) # 
-- (!\myprocessor|my_regfile|valA[9]~191_combout\ & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19) & (\myprocessor|my_regfile|valA[9]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(19),
	datab => \myprocessor|my_regfile|valA[9]~191_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~192_combout\);

-- Location: LCCOMB_X53_Y38_N10
\myprocessor|my_regfile|valA[9]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~193_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[9]~190_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (((\myprocessor|my_regfile|valA[9]~192_combout\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[9]~190_combout\,
	datac => \myprocessor|my_regfile|valA[9]~192_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	combout => \myprocessor|my_regfile|valA[9]~193_combout\);

-- Location: LCCOMB_X53_Y38_N28
\myprocessor|my_regfile|valA[9]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~196_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[9]~193_combout\ & (\myprocessor|my_regfile|valA[9]~195_combout\)) # 
-- (!\myprocessor|my_regfile|valA[9]~193_combout\ & ((\myprocessor|my_regfile|valA[9]~188_combout\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (((\myprocessor|my_regfile|valA[9]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[9]~195_combout\,
	datab => \myprocessor|my_regfile|valA[9]~188_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datad => \myprocessor|my_regfile|valA[9]~193_combout\,
	combout => \myprocessor|my_regfile|valA[9]~196_combout\);

-- Location: LCCOMB_X53_Y38_N6
\myprocessor|my_regfile|valA[9]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~201_combout\ = (\myprocessor|my_regfile|valA[7]~13_combout\ & (((\myprocessor|my_regfile|valA[7]~10_combout\)))) # (!\myprocessor|my_regfile|valA[7]~13_combout\ & ((\myprocessor|my_regfile|valA[7]~10_combout\ & 
-- ((\myprocessor|my_regfile|valA[9]~196_combout\))) # (!\myprocessor|my_regfile|valA[7]~10_combout\ & (\myprocessor|my_regfile|valA[9]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[7]~13_combout\,
	datab => \myprocessor|my_regfile|valA[9]~200_combout\,
	datac => \myprocessor|my_regfile|valA[7]~10_combout\,
	datad => \myprocessor|my_regfile|valA[9]~196_combout\,
	combout => \myprocessor|my_regfile|valA[9]~201_combout\);

-- Location: FF_X55_Y39_N31
\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q\);

-- Location: FF_X55_Y39_N13
\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[14]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X55_Y39_N30
\myprocessor|my_regfile|valA[9]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~202_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~202_combout\);

-- Location: FF_X54_Y41_N17
\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[13]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q\);

-- Location: FF_X54_Y41_N11
\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X54_Y41_N16
\myprocessor|my_regfile|valA[9]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~203_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|valA[9]~202_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[9]~202_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & (\myprocessor|my_regfile|valA[9]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datab => \myprocessor|my_regfile|valA[9]~202_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~203_combout\);

-- Location: FF_X53_Y37_N5
\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[8]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q\);

-- Location: FF_X53_Y37_N11
\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[9]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X53_Y37_N4
\myprocessor|my_regfile|valA[9]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~185_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(17),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~185_combout\);

-- Location: FF_X54_Y37_N21
\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[10]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q\);

-- Location: FF_X55_Y37_N29
\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~49_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q\);

-- Location: LCCOMB_X54_Y37_N20
\myprocessor|my_regfile|valA[9]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~186_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & ((\myprocessor|my_regfile|valA[9]~185_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_regfile|valA[9]~185_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18) & (\myprocessor|my_regfile|valA[9]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(18),
	datab => \myprocessor|my_regfile|valA[9]~185_combout\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valA[9]~186_combout\);

-- Location: LCCOMB_X53_Y38_N24
\myprocessor|my_regfile|valA[9]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valA[9]~204_combout\ = (\myprocessor|my_regfile|valA[9]~201_combout\ & ((\myprocessor|my_regfile|valA[9]~203_combout\) # ((!\myprocessor|my_regfile|valA[7]~13_combout\)))) # (!\myprocessor|my_regfile|valA[9]~201_combout\ & 
-- (((\myprocessor|my_regfile|valA[7]~13_combout\ & \myprocessor|my_regfile|valA[9]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[9]~201_combout\,
	datab => \myprocessor|my_regfile|valA[9]~203_combout\,
	datac => \myprocessor|my_regfile|valA[7]~13_combout\,
	datad => \myprocessor|my_regfile|valA[9]~186_combout\,
	combout => \myprocessor|my_regfile|valA[9]~204_combout\);

-- Location: LCCOMB_X54_Y44_N22
\myprocessor|my_alu|adder_inst|lower|carry[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ = (\myprocessor|my_regfile|valA[9]~204_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\) # (\myprocessor|my_control|func[0]~0_combout\ $ 
-- (!\myprocessor|ALUSrc_mux|F[9]~6_combout\)))) # (!\myprocessor|my_regfile|valA[9]~204_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|func[0]~0_combout\,
	datab => \myprocessor|my_regfile|valA[9]~204_combout\,
	datac => \myprocessor|ALUSrc_mux|F[9]~6_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[9]~10_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\);

-- Location: LCCOMB_X53_Y44_N2
\myprocessor|my_alu|adder_inst|lower|carry[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\ = (\myprocessor|my_regfile|valA[10]~224_combout\ & ((\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\) # (\myprocessor|ALUSrc_mux|F[10]~5_combout\ $ 
-- (!\myprocessor|my_control|func[0]~0_combout\)))) # (!\myprocessor|my_regfile|valA[10]~224_combout\ & (\myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\ & (\myprocessor|ALUSrc_mux|F[10]~5_combout\ $ (!\myprocessor|my_control|func[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[10]~224_combout\,
	datab => \myprocessor|ALUSrc_mux|F[10]~5_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[10]~11_combout\,
	combout => \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\);

-- Location: LCCOMB_X53_Y44_N10
\myprocessor|my_alu|R[11]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~71_combout\ = \myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[11]~4_combout\ $ (\myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|func[0]~0_combout\,
	datac => \myprocessor|ALUSrc_mux|F[11]~4_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|carry[11]~12_combout\,
	combout => \myprocessor|my_alu|R[11]~71_combout\);

-- Location: LCCOMB_X53_Y44_N20
\myprocessor|my_alu|R[11]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~72_combout\ = \myprocessor|my_regfile|valA[11]~244_combout\ $ (((!\myprocessor|my_control|func[1]~2_combout\ & \myprocessor|my_alu|R[11]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[11]~244_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R[11]~71_combout\,
	combout => \myprocessor|my_alu|R[11]~72_combout\);

-- Location: LCCOMB_X49_Y43_N0
\myprocessor|my_alu|R[11]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~67_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & (\myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\)) # (!\myprocessor|my_alu|R[1]~22_combout\ & (((!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & 
-- \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[19]~8_combout\,
	datab => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datac => \myprocessor|my_alu|R[1]~22_combout\,
	datad => \myprocessor|my_alu|shifter_inst|LxNxxx|F[11]~8_combout\,
	combout => \myprocessor|my_alu|R[11]~67_combout\);

-- Location: LCCOMB_X49_Y43_N30
\myprocessor|my_alu|R[11]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~66_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & (((!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxNxx|F[11]~9_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|my_alu|R[1]~23_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F~8_combout\,
	combout => \myprocessor|my_alu|R[11]~66_combout\);

-- Location: LCCOMB_X49_Y43_N10
\myprocessor|my_alu|R[11]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~68_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[11]~66_combout\))) # (!\myprocessor|my_alu|R[1]~23_combout\ & (\myprocessor|my_alu|R[11]~67_combout\)))) # 
-- (!\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|R[1]~23_combout\ & (\myprocessor|my_alu|R[11]~67_combout\)) # (!\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|R[11]~66_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~22_combout\,
	datab => \myprocessor|my_alu|R[11]~67_combout\,
	datac => \myprocessor|my_alu|R[11]~66_combout\,
	datad => \myprocessor|my_alu|R[1]~23_combout\,
	combout => \myprocessor|my_alu|R[11]~68_combout\);

-- Location: LCCOMB_X52_Y43_N22
\myprocessor|my_alu|R[11]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~69_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[11]~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[11]~270_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11),
	combout => \myprocessor|my_alu|R[11]~69_combout\);

-- Location: LCCOMB_X53_Y44_N0
\myprocessor|my_alu|R[11]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~70_combout\ = (\myprocessor|my_control|func[1]~2_combout\ & ((\myprocessor|my_alu|R[11]~69_combout\))) # (!\myprocessor|my_control|func[1]~2_combout\ & (\myprocessor|my_alu|R[11]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|R[11]~68_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R[11]~69_combout\,
	combout => \myprocessor|my_alu|R[11]~70_combout\);

-- Location: LCCOMB_X53_Y44_N14
\myprocessor|my_alu|R[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[11]~73_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[11]~70_combout\) # ((\myprocessor|my_alu|R[11]~72_combout\ & \myprocessor|my_control|func[1]~2_combout\)))) # (!\myprocessor|my_alu|R[1]~30_combout\ & 
-- ((\myprocessor|my_alu|R[11]~72_combout\ & (\myprocessor|my_control|func[1]~2_combout\ & \myprocessor|my_alu|R[11]~70_combout\)) # (!\myprocessor|my_alu|R[11]~72_combout\ & (!\myprocessor|my_control|func[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_alu|R[11]~72_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_alu|R[11]~70_combout\,
	combout => \myprocessor|my_alu|R[11]~73_combout\);

-- Location: M9K_X51_Y41_N0
\myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-dmem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_e7t3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \myprocessor|my_control|MemWrite~0_combout\,
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y41_N4
\myprocessor|keyIn_mux|F~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~44_combout\ = (!\myprocessor|my_control|Jal~combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(11)))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- (\myprocessor|my_alu|R[11]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[11]~73_combout\,
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(11),
	datad => \myprocessor|my_control|Jal~combout\,
	combout => \myprocessor|keyIn_mux|F~44_combout\);

-- Location: FF_X52_Y43_N25
\myprocessor|my_PC|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|Jr_mux|F[11]~15_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_PC|bits:11:r~q\);

-- Location: LCCOMB_X55_Y43_N26
\myprocessor|PCNew[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|PCNew[11]~22_combout\ = \myprocessor|PCNew[10]~21\ $ (\myprocessor|my_PC|bits:11:r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \myprocessor|my_PC|bits:11:r~q\,
	cin => \myprocessor|PCNew[10]~21\,
	combout => \myprocessor|PCNew[11]~22_combout\);

-- Location: LCCOMB_X54_Y41_N20
\myprocessor|keyIn_mux|F~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~45_combout\ = (!\myps2|head~0_combout\ & ((\myprocessor|keyIn_mux|F~44_combout\) # ((\myprocessor|PCNew[11]~22_combout\ & \myprocessor|my_control|Jal~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head~0_combout\,
	datab => \myprocessor|keyIn_mux|F~44_combout\,
	datac => \myprocessor|PCNew[11]~22_combout\,
	datad => \myprocessor|my_control|Jal~combout\,
	combout => \myprocessor|keyIn_mux|F~45_combout\);

-- Location: FF_X60_Y35_N31
\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~45_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[12]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q\);

-- Location: LCCOMB_X60_Y35_N12
\myprocessor|my_regfile|valB[11]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~268_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[11]~268_combout\);

-- Location: LCCOMB_X58_Y35_N10
\myprocessor|my_regfile|valB[11]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~269_combout\ = (\myprocessor|my_regfile|valB[11]~268_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[11]~268_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[11]~268_combout\,
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valB[11]~269_combout\);

-- Location: LCCOMB_X53_Y37_N28
\myprocessor|my_regfile|valB[11]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~251_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[11]~251_combout\);

-- Location: LCCOMB_X55_Y37_N18
\myprocessor|my_regfile|valB[11]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~252_combout\ = (\myprocessor|my_regfile|valB[11]~251_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[11]~251_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[11]~251_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valB[11]~252_combout\);

-- Location: LCCOMB_X53_Y40_N30
\myprocessor|my_regfile|valB[11]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~253_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:4:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[11]~253_combout\);

-- Location: LCCOMB_X53_Y39_N16
\myprocessor|my_regfile|valB[11]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~254_combout\ = (\myprocessor|my_regfile|valB[11]~253_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[11]~253_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[11]~253_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valB[11]~254_combout\);

-- Location: LCCOMB_X52_Y39_N10
\myprocessor|my_regfile|valB[11]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~255_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[11]~254_combout\))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (((\myprocessor|my_regfile|valB[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:1:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_regfile|valB[11]~254_combout\,
	datac => \myprocessor|my_regfile|valB[13]~10_combout\,
	datad => \myprocessor|my_regfile|valB[13]~11_combout\,
	combout => \myprocessor|my_regfile|valB[11]~255_combout\);

-- Location: LCCOMB_X52_Y38_N2
\myprocessor|my_regfile|valB[11]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~256_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[11]~255_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q\))) # (!\myprocessor|my_regfile|valB[11]~255_combout\ 
-- & (\myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[11]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valB[11]~255_combout\,
	combout => \myprocessor|my_regfile|valB[11]~256_combout\);

-- Location: LCCOMB_X52_Y32_N28
\myprocessor|my_regfile|valB[11]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~262_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[11]~262_combout\);

-- Location: LCCOMB_X52_Y32_N14
\myprocessor|my_regfile|valB[11]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~263_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[11]~262_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[11]~262_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[11]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valB[11]~262_combout\,
	combout => \myprocessor|my_regfile|valB[11]~263_combout\);

-- Location: LCCOMB_X52_Y32_N24
\myprocessor|my_regfile|valB[11]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~264_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q\) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q\ & (\myprocessor|my_regfile|inEnable[29]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valB[11]~264_combout\);

-- Location: LCCOMB_X52_Y32_N26
\myprocessor|my_regfile|valB[11]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~265_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[11]~264_combout\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[11]~264_combout\ 
-- & (\myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_regfile|valB[11]~264_combout\ & ((\myprocessor|my_regfile|valB[11]~263_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|valB[11]~263_combout\,
	datad => \myprocessor|my_regfile|valB[11]~264_combout\,
	combout => \myprocessor|my_regfile|valB[11]~265_combout\);

-- Location: LCCOMB_X55_Y34_N14
\myprocessor|my_regfile|valB[11]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~257_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[11]~257_combout\);

-- Location: LCCOMB_X55_Y30_N8
\myprocessor|my_regfile|valB[11]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~258_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[11]~257_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[11]~257_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[11]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:11:r~q\,
	datad => \myprocessor|my_regfile|valB[11]~257_combout\,
	combout => \myprocessor|my_regfile|valB[11]~258_combout\);

-- Location: LCCOMB_X58_Y34_N26
\myprocessor|my_regfile|valB[11]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~259_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valB[11]~259_combout\);

-- Location: LCCOMB_X58_Y34_N20
\myprocessor|my_regfile|valB[11]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~260_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[11]~259_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[11]~259_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[11]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:19:reg_array|r|bits:11:r~q\,
	datac => \myprocessor|my_regfile|valB[11]~259_combout\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:11:r~q\,
	combout => \myprocessor|my_regfile|valB[11]~260_combout\);

-- Location: LCCOMB_X58_Y34_N6
\myprocessor|my_regfile|valB[11]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~261_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & (\myprocessor|my_regfile|valB[11]~258_combout\)) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- ((\myprocessor|my_regfile|valB[11]~260_combout\))))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[11]~258_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[11]~260_combout\,
	combout => \myprocessor|my_regfile|valB[11]~261_combout\);

-- Location: LCCOMB_X58_Y34_N0
\myprocessor|my_regfile|valB[11]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~266_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[11]~261_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[11]~261_combout\ & 
-- ((\myprocessor|my_regfile|valB[11]~265_combout\))) # (!\myprocessor|my_regfile|valB[11]~261_combout\ & (\myprocessor|my_regfile|valB[11]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[11]~256_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[11]~265_combout\,
	datad => \myprocessor|my_regfile|valB[11]~261_combout\,
	combout => \myprocessor|my_regfile|valB[11]~266_combout\);

-- Location: LCCOMB_X58_Y35_N24
\myprocessor|my_regfile|valB[11]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~267_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q\)) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[11]~266_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:31:reg_array|r|bits:11:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[11]~266_combout\,
	combout => \myprocessor|my_regfile|valB[11]~267_combout\);

-- Location: LCCOMB_X58_Y35_N12
\myprocessor|my_regfile|valB[11]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[11]~270_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[11]~267_combout\ & (\myprocessor|my_regfile|valB[11]~269_combout\)) # (!\myprocessor|my_regfile|valB[11]~267_combout\ & 
-- ((\myprocessor|my_regfile|valB[11]~252_combout\))))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[11]~267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[11]~269_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[11]~252_combout\,
	datad => \myprocessor|my_regfile|valB[11]~267_combout\,
	combout => \myprocessor|my_regfile|valB[11]~270_combout\);

-- Location: LCCOMB_X52_Y43_N24
\myprocessor|Jr_mux|F[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[11]~15_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_regfile|valB[11]~270_combout\)))) # (!\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_control|J~0_combout\ & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Jr~0_combout\,
	datab => \myprocessor|my_control|J~0_combout\,
	datac => \myprocessor|my_regfile|valB[11]~270_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(11),
	combout => \myprocessor|Jr_mux|F[11]~15_combout\);

-- Location: LCCOMB_X43_Y44_N24
\myprocessor|ALUSrc_mux|F[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|ALUSrc_mux|F[4]~11_combout\ = (\myprocessor|my_control|ALUSrc~0_combout\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_regfile|valB[4]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	combout => \myprocessor|ALUSrc_mux|F[4]~11_combout\);

-- Location: LCCOMB_X48_Y43_N0
\myprocessor|my_alu|R[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[1]~22_combout\ = (!\myprocessor|my_control|func[0]~0_combout\ & ((\myprocessor|ALUSrc_mux|F[4]~11_combout\) # (\myprocessor|ALUSrc_mux|F[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datab => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	combout => \myprocessor|my_alu|R[1]~22_combout\);

-- Location: LCCOMB_X46_Y44_N16
\myprocessor|my_alu|shifter_inst|LNxxxx|F~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\ = (\myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\ & (\myprocessor|my_regfile|valA[0]~24_combout\ & (!\myprocessor|ALUSrc_mux|F[4]~11_combout\ & 
-- \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxNxxx|F~2_combout\,
	datab => \myprocessor|my_regfile|valA[0]~24_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxNxxx|F[23]~3_combout\,
	combout => \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\);

-- Location: LCCOMB_X49_Y41_N14
\myprocessor|my_alu|R[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~26_combout\ = (\myprocessor|my_alu|R[1]~24_combout\ & (((\myprocessor|my_alu|R[1]~25_combout\)))) # (!\myprocessor|my_alu|R[1]~24_combout\ & ((\myprocessor|my_alu|R[1]~25_combout\ & ((\myprocessor|my_regfile|valA[1]~44_combout\))) 
-- # (!\myprocessor|my_alu|R[1]~25_combout\ & (\myprocessor|my_regfile|valA[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[0]~24_combout\,
	datab => \myprocessor|my_alu|R[1]~24_combout\,
	datac => \myprocessor|my_regfile|valA[1]~44_combout\,
	datad => \myprocessor|my_alu|R[1]~25_combout\,
	combout => \myprocessor|my_alu|R[0]~26_combout\);

-- Location: LCCOMB_X49_Y41_N24
\myprocessor|my_alu|R[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~27_combout\ = (\myprocessor|my_alu|R[1]~24_combout\ & ((\myprocessor|my_alu|R[0]~26_combout\ & (\myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38_combout\)) # (!\myprocessor|my_alu|R[0]~26_combout\ & 
-- ((\myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\))))) # (!\myprocessor|my_alu|R[1]~24_combout\ & (((\myprocessor|my_alu|R[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|shifter_inst|RxxxNx|F[4]~38_combout\,
	datab => \myprocessor|my_alu|R[1]~24_combout\,
	datac => \myprocessor|my_alu|R[0]~26_combout\,
	datad => \myprocessor|my_alu|shifter_inst|RxxxxN|F[2]~1_combout\,
	combout => \myprocessor|my_alu|R[0]~27_combout\);

-- Location: LCCOMB_X46_Y44_N10
\myprocessor|my_alu|R[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~28_combout\ = (\myprocessor|my_alu|R[1]~23_combout\ & ((\myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\) # ((\myprocessor|my_alu|R[1]~22_combout\)))) # (!\myprocessor|my_alu|R[1]~23_combout\ & 
-- (((!\myprocessor|my_alu|R[1]~22_combout\ & \myprocessor|my_alu|R[0]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~23_combout\,
	datab => \myprocessor|my_alu|shifter_inst|LNxxxx|F~12_combout\,
	datac => \myprocessor|my_alu|R[1]~22_combout\,
	datad => \myprocessor|my_alu|R[0]~27_combout\,
	combout => \myprocessor|my_alu|R[0]~28_combout\);

-- Location: LCCOMB_X46_Y44_N12
\myprocessor|my_alu|R[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~29_combout\ = (\myprocessor|my_alu|R[1]~22_combout\ & ((\myprocessor|my_alu|R[0]~28_combout\ & ((\myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5_combout\))) # (!\myprocessor|my_alu|R[0]~28_combout\ & 
-- (\myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\)))) # (!\myprocessor|my_alu|R[1]~22_combout\ & (((\myprocessor|my_alu|R[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~22_combout\,
	datab => \myprocessor|my_alu|shifter_inst|RxxNxx|F[8]~4_combout\,
	datac => \myprocessor|my_alu|shifter_inst|RxNxxx|F[16]~5_combout\,
	datad => \myprocessor|my_alu|R[0]~28_combout\,
	combout => \myprocessor|my_alu|R[0]~29_combout\);

-- Location: LCCOMB_X53_Y41_N26
\myprocessor|my_alu|R[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~31_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_control|func[1]~2_combout\)))) # (!\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|ALUSrc_mux|F[0]~28_combout\ & 
-- (\myprocessor|my_control|func[1]~2_combout\ $ (!\myprocessor|my_regfile|valA[0]~24_combout\))) # (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (!\myprocessor|my_control|func[1]~2_combout\ & \myprocessor|my_regfile|valA[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datac => \myprocessor|my_control|func[1]~2_combout\,
	datad => \myprocessor|my_regfile|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|R[0]~31_combout\);

-- Location: LCCOMB_X52_Y41_N2
\myprocessor|my_alu|R_or[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R_or\(0) = (\myprocessor|my_regfile|valA[0]~24_combout\) # ((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[0]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datab => \myprocessor|my_control|ALUSrc~0_combout\,
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \myprocessor|my_regfile|valA[0]~24_combout\,
	combout => \myprocessor|my_alu|R_or\(0));

-- Location: LCCOMB_X53_Y41_N4
\myprocessor|my_alu|R[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|R[0]~32_combout\ = (\myprocessor|my_alu|R[1]~30_combout\ & ((\myprocessor|my_alu|R[0]~31_combout\ & ((\myprocessor|my_alu|R_or\(0)))) # (!\myprocessor|my_alu|R[0]~31_combout\ & (\myprocessor|my_alu|R[0]~29_combout\)))) # 
-- (!\myprocessor|my_alu|R[1]~30_combout\ & (((\myprocessor|my_alu|R[0]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[1]~30_combout\,
	datab => \myprocessor|my_alu|R[0]~29_combout\,
	datac => \myprocessor|my_alu|R[0]~31_combout\,
	datad => \myprocessor|my_alu|R_or\(0),
	combout => \myprocessor|my_alu|R[0]~32_combout\);

-- Location: LCCOMB_X54_Y41_N22
\myprocessor|keyIn_mux|F~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~46_combout\ = (!\myprocessor|my_control|Jal~combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(10))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|my_alu|R[10]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(10),
	datab => \myprocessor|my_control|Jal~combout\,
	datac => \myprocessor|my_alu|R[10]~80_combout\,
	datad => \myprocessor|Jal_mux|F[11]~0_combout\,
	combout => \myprocessor|keyIn_mux|F~46_combout\);

-- Location: LCCOMB_X54_Y41_N14
\myprocessor|keyIn_mux|F~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~47_combout\ = (!\myps2|head~0_combout\ & ((\myprocessor|keyIn_mux|F~46_combout\) # ((\myprocessor|PCNew[10]~20_combout\ & \myprocessor|my_control|Jal~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|head~0_combout\,
	datab => \myprocessor|PCNew[10]~20_combout\,
	datac => \myprocessor|keyIn_mux|F~46_combout\,
	datad => \myprocessor|my_control|Jal~combout\,
	combout => \myprocessor|keyIn_mux|F~47_combout\);

-- Location: FF_X53_Y35_N1
\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F~47_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q\);

-- Location: LCCOMB_X60_Y37_N20
\myprocessor|my_regfile|valB[10]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~288_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:14:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valB[10]~288_combout\);

-- Location: LCCOMB_X57_Y35_N22
\myprocessor|my_regfile|valB[10]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~289_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[10]~288_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[10]~288_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[10]~288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valB[10]~288_combout\,
	combout => \myprocessor|my_regfile|valB[10]~289_combout\);

-- Location: LCCOMB_X55_Y32_N24
\myprocessor|my_regfile|valB[10]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~273_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valB[10]~273_combout\);

-- Location: LCCOMB_X55_Y32_N26
\myprocessor|my_regfile|valB[10]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~274_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[10]~273_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[10]~273_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[10]~273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valB[10]~273_combout\,
	combout => \myprocessor|my_regfile|valB[10]~274_combout\);

-- Location: LCCOMB_X52_Y32_N4
\myprocessor|my_regfile|valB[10]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~282_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[10]~282_combout\);

-- Location: LCCOMB_X52_Y32_N6
\myprocessor|my_regfile|valB[10]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~283_combout\ = (\myprocessor|my_regfile|valB[10]~282_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[10]~282_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_regfile|valB[10]~282_combout\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[10]~283_combout\);

-- Location: LCCOMB_X52_Y32_N0
\myprocessor|my_regfile|valB[10]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~284_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q\ & !\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[10]~283_combout\) # ((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[10]~283_combout\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[10]~284_combout\);

-- Location: LCCOMB_X49_Y33_N18
\myprocessor|my_regfile|valB[10]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~285_combout\ = (\myprocessor|my_regfile|valB[10]~284_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[10]~284_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[10]~284_combout\,
	datab => \myprocessor|my_regfile|regs:29:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[10]~285_combout\);

-- Location: LCCOMB_X52_Y36_N14
\myprocessor|my_regfile|valB[10]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~279_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:16:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:17:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[10]~279_combout\);

-- Location: LCCOMB_X52_Y36_N8
\myprocessor|my_regfile|valB[10]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~280_combout\ = (\myprocessor|my_regfile|valB[10]~279_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[10]~279_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_regfile|regs:19:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|valB[10]~279_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[10]~280_combout\);

-- Location: LCCOMB_X50_Y36_N26
\myprocessor|my_regfile|valB[10]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~275_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valB[10]~275_combout\);

-- Location: LCCOMB_X46_Y40_N24
\myprocessor|my_regfile|valB[10]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~276_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[10]~275_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[10]~275_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[10]~275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[10]~275_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:10:r~q\,
	combout => \myprocessor|my_regfile|valB[10]~276_combout\);

-- Location: LCCOMB_X49_Y39_N6
\myprocessor|my_regfile|valB[10]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~277_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[10]~276_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[10]~276_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[10]~277_combout\);

-- Location: LCCOMB_X52_Y36_N12
\myprocessor|my_regfile|valB[10]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~278_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[10]~277_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q\)) # (!\myprocessor|my_regfile|valB[10]~277_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[10]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valB[10]~277_combout\,
	combout => \myprocessor|my_regfile|valB[10]~278_combout\);

-- Location: LCCOMB_X52_Y36_N2
\myprocessor|my_regfile|valB[10]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~281_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (!\myprocessor|my_regfile|valB[13]~14_combout\)) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (\myprocessor|my_regfile|valB[10]~280_combout\)) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[10]~278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~17_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[10]~280_combout\,
	datad => \myprocessor|my_regfile|valB[10]~278_combout\,
	combout => \myprocessor|my_regfile|valB[10]~281_combout\);

-- Location: LCCOMB_X52_Y36_N4
\myprocessor|my_regfile|valB[10]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~286_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[10]~281_combout\ & ((\myprocessor|my_regfile|valB[10]~285_combout\))) # (!\myprocessor|my_regfile|valB[10]~281_combout\ & 
-- (\myprocessor|my_regfile|valB[10]~274_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[10]~281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[10]~274_combout\,
	datab => \myprocessor|my_regfile|valB[10]~285_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[10]~281_combout\,
	combout => \myprocessor|my_regfile|valB[10]~286_combout\);

-- Location: LCCOMB_X53_Y37_N0
\myprocessor|my_regfile|valB[10]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~271_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:8:reg_array|r|bits:10:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[10]~271_combout\);

-- Location: LCCOMB_X53_Y36_N24
\myprocessor|my_regfile|valB[10]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~272_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[10]~271_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[10]~271_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[10]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:10:r~q\,
	datad => \myprocessor|my_regfile|valB[10]~271_combout\,
	combout => \myprocessor|my_regfile|valB[10]~272_combout\);

-- Location: LCCOMB_X53_Y36_N12
\myprocessor|my_regfile|valB[10]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~287_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- ((\myprocessor|my_regfile|valB[10]~272_combout\))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (\myprocessor|my_regfile|valB[10]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[10]~286_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|valB[10]~272_combout\,
	combout => \myprocessor|my_regfile|valB[10]~287_combout\);

-- Location: LCCOMB_X53_Y36_N30
\myprocessor|my_regfile|valB[10]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[10]~290_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[10]~287_combout\ & ((\myprocessor|my_regfile|valB[10]~289_combout\))) # (!\myprocessor|my_regfile|valB[10]~287_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[10]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:10:r~q\,
	datac => \myprocessor|my_regfile|valB[10]~289_combout\,
	datad => \myprocessor|my_regfile|valB[10]~287_combout\,
	combout => \myprocessor|my_regfile|valB[10]~290_combout\);

-- Location: LCCOMB_X52_Y43_N30
\myprocessor|Jr_mux|F[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[10]~14_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_regfile|valB[10]~290_combout\)) # (!\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_control|J~0_combout\ & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[10]~290_combout\,
	datab => \myprocessor|my_control|J~0_combout\,
	datac => \myprocessor|my_control|Jr~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(10),
	combout => \myprocessor|Jr_mux|F[10]~14_combout\);

-- Location: M9K_X37_Y36_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001771D48550FDC88824CBA8272B3702C4C44021E28647505",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y39_N12
\myprocessor|my_regfile|valB[9]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~308_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:12:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[9]~308_combout\);

-- Location: LCCOMB_X54_Y41_N10
\myprocessor|my_regfile|valB[9]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~309_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[9]~308_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[9]~308_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[9]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:13:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:15:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valB[9]~308_combout\,
	combout => \myprocessor|my_regfile|valB[9]~309_combout\);

-- Location: LCCOMB_X53_Y40_N8
\myprocessor|my_regfile|valB[9]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~293_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:4:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:5:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[9]~293_combout\);

-- Location: LCCOMB_X53_Y39_N28
\myprocessor|my_regfile|valB[9]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~294_combout\ = (\myprocessor|my_regfile|valB[9]~293_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[9]~293_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[9]~293_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:6:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:7:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valB[9]~294_combout\);

-- Location: LCCOMB_X52_Y39_N0
\myprocessor|my_regfile|valB[9]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~295_combout\ = (\myprocessor|my_regfile|valB[13]~10_combout\ & ((\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[9]~294_combout\))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (\myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~10_combout\ & (\myprocessor|my_regfile|valB[13]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~10_combout\,
	datab => \myprocessor|my_regfile|valB[13]~11_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valB[9]~294_combout\,
	combout => \myprocessor|my_regfile|valB[9]~295_combout\);

-- Location: LCCOMB_X52_Y38_N14
\myprocessor|my_regfile|valB[9]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~296_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[9]~295_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q\))) # (!\myprocessor|my_regfile|valB[9]~295_combout\ & 
-- (\myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[9]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|regs:2:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:3:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valB[9]~295_combout\,
	combout => \myprocessor|my_regfile|valB[9]~296_combout\);

-- Location: LCCOMB_X52_Y32_N22
\myprocessor|my_regfile|valB[9]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~304_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q\) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q\ & (\myprocessor|my_regfile|inEnable[29]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:28:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valB[9]~304_combout\);

-- Location: LCCOMB_X52_Y32_N2
\myprocessor|my_regfile|valB[9]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~302_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:26:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[9]~302_combout\);

-- Location: LCCOMB_X52_Y32_N12
\myprocessor|my_regfile|valB[9]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~303_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[9]~302_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[9]~302_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[9]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valB[9]~302_combout\,
	combout => \myprocessor|my_regfile|valB[9]~303_combout\);

-- Location: LCCOMB_X52_Y32_N16
\myprocessor|my_regfile|valB[9]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~305_combout\ = (\myprocessor|my_regfile|valB[9]~304_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\) # ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q\)))) # 
-- (!\myprocessor|my_regfile|valB[9]~304_combout\ & (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[9]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[9]~304_combout\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valB[9]~303_combout\,
	combout => \myprocessor|my_regfile|valB[9]~305_combout\);

-- Location: LCCOMB_X56_Y34_N18
\myprocessor|my_regfile|valB[9]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~299_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # (\myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q\ & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:16:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valB[9]~299_combout\);

-- Location: LCCOMB_X52_Y35_N16
\myprocessor|my_regfile|valB[9]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~300_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[9]~299_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[9]~299_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[9]~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:19:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|valB[9]~299_combout\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valB[9]~300_combout\);

-- Location: LCCOMB_X55_Y32_N4
\myprocessor|my_regfile|valB[9]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~297_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valB[9]~297_combout\);

-- Location: LCCOMB_X54_Y35_N22
\myprocessor|my_regfile|valB[9]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~298_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[9]~297_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[9]~297_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[9]~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|valB[9]~297_combout\,
	combout => \myprocessor|my_regfile|valB[9]~298_combout\);

-- Location: LCCOMB_X53_Y36_N8
\myprocessor|my_regfile|valB[9]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~301_combout\ = (\myprocessor|my_regfile|valB[13]~17_combout\ & (((\myprocessor|my_regfile|valB[9]~298_combout\) # (!\myprocessor|my_regfile|valB[13]~14_combout\)))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[9]~300_combout\ & ((\myprocessor|my_regfile|valB[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[9]~300_combout\,
	datab => \myprocessor|my_regfile|valB[9]~298_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[13]~14_combout\,
	combout => \myprocessor|my_regfile|valB[9]~301_combout\);

-- Location: LCCOMB_X52_Y38_N24
\myprocessor|my_regfile|valB[9]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~306_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[9]~301_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[9]~301_combout\ & 
-- ((\myprocessor|my_regfile|valB[9]~305_combout\))) # (!\myprocessor|my_regfile|valB[9]~301_combout\ & (\myprocessor|my_regfile|valB[9]~296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[9]~296_combout\,
	datab => \myprocessor|my_regfile|valB[9]~305_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[9]~301_combout\,
	combout => \myprocessor|my_regfile|valB[9]~306_combout\);

-- Location: LCCOMB_X53_Y38_N4
\myprocessor|my_regfile|valB[9]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~307_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- (\myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q\)) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[9]~306_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:31:reg_array|r|bits:9:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[9]~306_combout\,
	combout => \myprocessor|my_regfile|valB[9]~307_combout\);

-- Location: LCCOMB_X53_Y37_N10
\myprocessor|my_regfile|valB[9]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~291_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q\) # (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q\ & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:8:reg_array|r|bits:9:r~q\,
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[9]~291_combout\);

-- Location: LCCOMB_X55_Y37_N28
\myprocessor|my_regfile|valB[9]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~292_combout\ = (\myprocessor|my_regfile|valB[9]~291_combout\ & (((\myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\myprocessor|my_regfile|valB[9]~291_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[9]~291_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:9:r~q\,
	datad => \myprocessor|my_regfile|regs:10:reg_array|r|bits:9:r~q\,
	combout => \myprocessor|my_regfile|valB[9]~292_combout\);

-- Location: LCCOMB_X53_Y38_N14
\myprocessor|my_regfile|valB[9]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[9]~310_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[9]~307_combout\ & (\myprocessor|my_regfile|valB[9]~309_combout\)) # (!\myprocessor|my_regfile|valB[9]~307_combout\ & 
-- ((\myprocessor|my_regfile|valB[9]~292_combout\))))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[9]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[9]~309_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[9]~307_combout\,
	datad => \myprocessor|my_regfile|valB[9]~292_combout\,
	combout => \myprocessor|my_regfile|valB[9]~310_combout\);

-- Location: LCCOMB_X53_Y38_N2
\myprocessor|Jr_mux|F[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[9]~13_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_regfile|valB[9]~310_combout\)))) # (!\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_control|J~0_combout\ & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|J~0_combout\,
	datab => \myprocessor|my_regfile|valB[9]~310_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(9),
	datad => \myprocessor|my_control|Jr~0_combout\,
	combout => \myprocessor|Jr_mux|F[9]~13_combout\);

-- Location: M9K_X51_Y36_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000330000000C0C00000000003000000C0C00000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y36_N2
\myprocessor|my_regfile|valB[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~4_combout\ = ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|valB[13]~2_combout\)) # (!\myprocessor|my_regfile|valB[13]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[13]~3_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|valB[13]~2_combout\,
	combout => \myprocessor|my_regfile|valB[13]~4_combout\);

-- Location: LCCOMB_X46_Y36_N22
\myprocessor|my_regfile|valB[13]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~6_combout\ = (\myprocessor|my_regfile|valB[13]~4_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24) & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(24),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datad => \myprocessor|my_regfile|valB[13]~4_combout\,
	combout => \myprocessor|my_regfile|valB[13]~6_combout\);

-- Location: LCCOMB_X55_Y39_N0
\myprocessor|my_regfile|valB[8]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~328_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:14:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:12:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valB[8]~328_combout\);

-- Location: LCCOMB_X54_Y41_N12
\myprocessor|my_regfile|valB[8]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~329_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[8]~328_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[8]~328_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[8]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valB[8]~328_combout\,
	combout => \myprocessor|my_regfile|valB[8]~329_combout\);

-- Location: LCCOMB_X59_Y34_N16
\myprocessor|my_regfile|valB[8]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~311_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:9:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:8:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valB[8]~311_combout\);

-- Location: LCCOMB_X59_Y34_N14
\myprocessor|my_regfile|valB[8]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~312_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[8]~311_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[8]~311_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[8]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valB[8]~311_combout\,
	combout => \myprocessor|my_regfile|valB[8]~312_combout\);

-- Location: LCCOMB_X52_Y32_N10
\myprocessor|my_regfile|valB[8]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~322_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valB[8]~322_combout\);

-- Location: LCCOMB_X52_Y32_N20
\myprocessor|my_regfile|valB[8]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~323_combout\ = (\myprocessor|my_regfile|valB[8]~322_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[8]~322_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[8]~322_combout\,
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[8]~323_combout\);

-- Location: LCCOMB_X50_Y32_N24
\myprocessor|my_regfile|valB[8]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~324_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|inEnable[29]~40_combout\ & 
-- ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|valB[8]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[8]~323_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[8]~324_combout\);

-- Location: LCCOMB_X50_Y32_N26
\myprocessor|my_regfile|valB[8]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~325_combout\ = (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|valB[8]~324_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_regfile|valB[8]~324_combout\ & 
-- (\myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~23_combout\ & (((\myprocessor|my_regfile|valB[8]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valB[8]~324_combout\,
	combout => \myprocessor|my_regfile|valB[8]~325_combout\);

-- Location: LCCOMB_X50_Y36_N28
\myprocessor|my_regfile|valB[8]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~315_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valB[8]~315_combout\);

-- Location: LCCOMB_X50_Y36_N30
\myprocessor|my_regfile|valB[8]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~316_combout\ = (\myprocessor|my_regfile|valB[8]~315_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[8]~315_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:8:r~q\,
	datab => \myprocessor|my_regfile|valB[8]~315_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[8]~316_combout\);

-- Location: LCCOMB_X48_Y38_N4
\myprocessor|my_regfile|valB[8]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~317_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[8]~316_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[8]~316_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[8]~317_combout\);

-- Location: LCCOMB_X52_Y36_N30
\myprocessor|my_regfile|valB[8]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~318_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[8]~317_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_regfile|valB[8]~317_combout\ & 
-- (\myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (\myprocessor|my_regfile|valB[8]~317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~7_combout\,
	datab => \myprocessor|my_regfile|valB[8]~317_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:3:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valB[8]~318_combout\);

-- Location: LCCOMB_X53_Y32_N4
\myprocessor|my_regfile|valB[8]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~319_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valB[8]~319_combout\);

-- Location: LCCOMB_X53_Y32_N6
\myprocessor|my_regfile|valB[8]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~320_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[8]~319_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[8]~319_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[8]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:18:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valB[8]~319_combout\,
	combout => \myprocessor|my_regfile|valB[8]~320_combout\);

-- Location: LCCOMB_X52_Y36_N16
\myprocessor|my_regfile|valB[8]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~321_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((!\myprocessor|my_regfile|valB[13]~17_combout\ & \myprocessor|my_regfile|valB[8]~320_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- ((\myprocessor|my_regfile|valB[8]~318_combout\) # ((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[8]~318_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[8]~320_combout\,
	combout => \myprocessor|my_regfile|valB[8]~321_combout\);

-- Location: LCCOMB_X55_Y32_N14
\myprocessor|my_regfile|valB[8]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~313_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:8:r~q\,
	combout => \myprocessor|my_regfile|valB[8]~313_combout\);

-- Location: LCCOMB_X56_Y32_N20
\myprocessor|my_regfile|valB[8]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~314_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[8]~313_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[8]~313_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[8]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:23:reg_array|r|bits:8:r~q\,
	datac => \myprocessor|my_regfile|regs:21:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valB[8]~313_combout\,
	combout => \myprocessor|my_regfile|valB[8]~314_combout\);

-- Location: LCCOMB_X59_Y34_N26
\myprocessor|my_regfile|valB[8]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~326_combout\ = (\myprocessor|my_regfile|valB[8]~321_combout\ & ((\myprocessor|my_regfile|valB[8]~325_combout\) # ((!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[8]~321_combout\ & 
-- (((\myprocessor|my_regfile|valB[13]~17_combout\ & \myprocessor|my_regfile|valB[8]~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[8]~325_combout\,
	datab => \myprocessor|my_regfile|valB[8]~321_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[8]~314_combout\,
	combout => \myprocessor|my_regfile|valB[8]~326_combout\);

-- Location: LCCOMB_X59_Y34_N20
\myprocessor|my_regfile|valB[8]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~327_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[8]~312_combout\)) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[8]~326_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[8]~312_combout\,
	datac => \myprocessor|my_regfile|valB[8]~326_combout\,
	datad => \myprocessor|my_regfile|valB[13]~5_combout\,
	combout => \myprocessor|my_regfile|valB[8]~327_combout\);

-- Location: LCCOMB_X59_Y34_N22
\myprocessor|my_regfile|valB[8]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[8]~330_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[8]~327_combout\ & (\myprocessor|my_regfile|valB[8]~329_combout\)) # (!\myprocessor|my_regfile|valB[8]~327_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[8]~327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[8]~329_combout\,
	datac => \myprocessor|my_regfile|regs:31:reg_array|r|bits:8:r~q\,
	datad => \myprocessor|my_regfile|valB[8]~327_combout\,
	combout => \myprocessor|my_regfile|valB[8]~330_combout\);

-- Location: LCCOMB_X52_Y43_N28
\myprocessor|Jr_mux|F[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[8]~12_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_regfile|valB[8]~330_combout\)))) # (!\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_control|J~0_combout\ & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Jr~0_combout\,
	datab => \myprocessor|my_control|J~0_combout\,
	datac => \myprocessor|my_regfile|valB[8]~330_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(8),
	combout => \myprocessor|Jr_mux|F[8]~12_combout\);

-- Location: LCCOMB_X49_Y37_N4
\myprocessor|my_regfile|valB[7]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~131_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~131_combout\);

-- Location: LCCOMB_X54_Y37_N2
\myprocessor|my_regfile|valB[7]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~132_combout\ = (\myprocessor|my_regfile|valB[7]~131_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[7]~131_combout\ & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[7]~131_combout\,
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[7]~132_combout\);

-- Location: LCCOMB_X55_Y38_N6
\myprocessor|my_regfile|valB[7]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~148_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:14:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[7]~148_combout\);

-- Location: LCCOMB_X54_Y41_N8
\myprocessor|my_regfile|valB[7]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~149_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[7]~148_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[7]~148_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[7]~148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[7]~148_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~149_combout\);

-- Location: LCCOMB_X53_Y32_N8
\myprocessor|my_regfile|valB[7]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~139_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~139_combout\);

-- Location: LCCOMB_X53_Y32_N10
\myprocessor|my_regfile|valB[7]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~140_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[7]~139_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[7]~139_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[7]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[7]~139_combout\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~140_combout\);

-- Location: LCCOMB_X55_Y34_N4
\myprocessor|my_regfile|valB[7]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~137_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[7]~137_combout\);

-- Location: LCCOMB_X54_Y34_N22
\myprocessor|my_regfile|valB[7]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~138_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[7]~137_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[7]~137_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[7]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|valB[7]~137_combout\,
	combout => \myprocessor|my_regfile|valB[7]~138_combout\);

-- Location: LCCOMB_X50_Y34_N30
\myprocessor|my_regfile|valB[7]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~141_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[7]~138_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[7]~140_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[13]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~14_combout\,
	datab => \myprocessor|my_regfile|valB[13]~17_combout\,
	datac => \myprocessor|my_regfile|valB[7]~140_combout\,
	datad => \myprocessor|my_regfile|valB[7]~138_combout\,
	combout => \myprocessor|my_regfile|valB[7]~141_combout\);

-- Location: LCCOMB_X47_Y39_N0
\myprocessor|my_regfile|valB[7]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~133_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~133_combout\);

-- Location: LCCOMB_X47_Y39_N10
\myprocessor|my_regfile|valB[7]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~134_combout\ = (\myprocessor|my_regfile|valB[7]~133_combout\ & (((\myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[7]~133_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[7]~133_combout\,
	datab => \myprocessor|my_regfile|regs:6:reg_array|r|bits:7:r~q\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[7]~134_combout\);

-- Location: LCCOMB_X48_Y38_N16
\myprocessor|my_regfile|valB[7]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~135_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[7]~134_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[7]~134_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[7]~135_combout\);

-- Location: LCCOMB_X47_Y38_N28
\myprocessor|my_regfile|valB[7]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~136_combout\ = (\myprocessor|my_regfile|valB[7]~135_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q\) # ((!\myprocessor|my_regfile|valB[13]~7_combout\)))) # (!\myprocessor|my_regfile|valB[7]~135_combout\ 
-- & (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q\ & \myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_regfile|valB[7]~135_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[7]~136_combout\);

-- Location: LCCOMB_X50_Y33_N24
\myprocessor|my_regfile|valB[7]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~144_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|valB[13]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~144_combout\);

-- Location: LCCOMB_X54_Y31_N12
\myprocessor|my_regfile|valB[7]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~142_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|regs:26:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~142_combout\);

-- Location: LCCOMB_X50_Y34_N16
\myprocessor|my_regfile|valB[7]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~143_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[7]~142_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[7]~142_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[7]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:7:r~q\,
	datad => \myprocessor|my_regfile|valB[7]~142_combout\,
	combout => \myprocessor|my_regfile|valB[7]~143_combout\);

-- Location: LCCOMB_X50_Y33_N18
\myprocessor|my_regfile|valB[7]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~145_combout\ = (\myprocessor|my_regfile|valB[7]~144_combout\ & ((\myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q\) # ((\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[7]~144_combout\ & (((!\myprocessor|my_regfile|inEnable[29]~40_combout\ & \myprocessor|my_regfile|valB[7]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:30:reg_array|r|bits:7:r~q\,
	datab => \myprocessor|my_regfile|valB[7]~144_combout\,
	datac => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datad => \myprocessor|my_regfile|valB[7]~143_combout\,
	combout => \myprocessor|my_regfile|valB[7]~145_combout\);

-- Location: LCCOMB_X50_Y34_N10
\myprocessor|my_regfile|valB[7]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~146_combout\ = (\myprocessor|my_regfile|valB[7]~141_combout\ & (((\myprocessor|my_regfile|valB[13]~14_combout\) # (\myprocessor|my_regfile|valB[7]~145_combout\)))) # (!\myprocessor|my_regfile|valB[7]~141_combout\ & 
-- (\myprocessor|my_regfile|valB[7]~136_combout\ & (!\myprocessor|my_regfile|valB[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[7]~141_combout\,
	datab => \myprocessor|my_regfile|valB[7]~136_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[7]~145_combout\,
	combout => \myprocessor|my_regfile|valB[7]~146_combout\);

-- Location: LCCOMB_X50_Y34_N28
\myprocessor|my_regfile|valB[7]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~147_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q\))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (\myprocessor|my_regfile|valB[7]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[7]~146_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:7:r~q\,
	combout => \myprocessor|my_regfile|valB[7]~147_combout\);

-- Location: LCCOMB_X50_Y34_N14
\myprocessor|my_regfile|valB[7]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[7]~150_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[7]~147_combout\ & ((\myprocessor|my_regfile|valB[7]~149_combout\))) # (!\myprocessor|my_regfile|valB[7]~147_combout\ & 
-- (\myprocessor|my_regfile|valB[7]~132_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[7]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[7]~132_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[7]~149_combout\,
	datad => \myprocessor|my_regfile|valB[7]~147_combout\,
	combout => \myprocessor|my_regfile|valB[7]~150_combout\);

-- Location: LCCOMB_X52_Y43_N2
\myprocessor|Jr_mux|F[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[7]~11_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_regfile|valB[7]~150_combout\)) # (!\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_control|J~0_combout\ & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[7]~150_combout\,
	datab => \myprocessor|my_control|J~0_combout\,
	datac => \myprocessor|my_control|Jr~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(7),
	combout => \myprocessor|Jr_mux|F[7]~11_combout\);

-- Location: LCCOMB_X52_Y43_N8
\myprocessor|Jr_mux|F[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[6]~10_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_regfile|valB[6]~50_combout\)))) # (!\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\myprocessor|my_control|J~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(6),
	datab => \myprocessor|my_regfile|valB[6]~50_combout\,
	datac => \myprocessor|my_control|J~0_combout\,
	datad => \myprocessor|my_control|Jr~0_combout\,
	combout => \myprocessor|Jr_mux|F[6]~10_combout\);

-- Location: M9K_X37_Y42_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B1F8FFE03B0F6AEBB123BFB18F800B6363E1BFFBE3EC3AF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y41_N30
\myprocessor|keyIn_mux|F~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F~2_combout\ = ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|keyIn_mux|F~2_combout\);

-- Location: LCCOMB_X61_Y43_N10
\myps2|fifo~19feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~19feeder_combout\ = \myps2|Mux7~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \myps2|Mux7~17_combout\,
	combout => \myps2|fifo~19feeder_combout\);

-- Location: FF_X61_Y43_N11
\myps2|fifo~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo~19feeder_combout\,
	ena => \myps2|fifo~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~19_q\);

-- Location: LCCOMB_X61_Y43_N12
\myprocessor|keyIn_mux|F[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[5]~5_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & (((\myprocessor|keyIn_mux|F[0]~4_combout\) # (\myps2|fifo~19_q\)))) # (!\myprocessor|keyIn_mux|F[0]~86_combout\ & (\myprocessor|PCNew[5]~10_combout\ & 
-- (!\myprocessor|keyIn_mux|F[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datab => \myprocessor|PCNew[5]~10_combout\,
	datac => \myprocessor|keyIn_mux|F[0]~4_combout\,
	datad => \myps2|fifo~19_q\,
	combout => \myprocessor|keyIn_mux|F[5]~5_combout\);

-- Location: FF_X61_Y43_N17
\myps2|fifo_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux7~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(16));

-- Location: LCCOMB_X61_Y43_N16
\myprocessor|keyIn_mux|F[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[5]~6_combout\ = (\myprocessor|keyIn_mux|F[5]~5_combout\ & (((\myps2|fifo_rtl_0|auto_generated|ram_block1a5\)) # (!\myprocessor|keyIn_mux|F[0]~4_combout\))) # (!\myprocessor|keyIn_mux|F[5]~5_combout\ & 
-- (\myprocessor|keyIn_mux|F[0]~4_combout\ & (\myps2|fifo_rtl_0_bypass\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[5]~5_combout\,
	datab => \myprocessor|keyIn_mux|F[0]~4_combout\,
	datac => \myps2|fifo_rtl_0_bypass\(16),
	datad => \myps2|fifo_rtl_0|auto_generated|ram_block1a5\,
	combout => \myprocessor|keyIn_mux|F[5]~6_combout\);

-- Location: LCCOMB_X56_Y40_N10
\myprocessor|keyIn_mux|F[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[5]~3_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & ((\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(5)))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- (\myprocessor|my_alu|R[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_alu|R[5]~13_combout\,
	datab => \myprocessor|Jal_mux|F[11]~0_combout\,
	datac => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(5),
	datad => \myprocessor|keyIn_mux|F~2_combout\,
	combout => \myprocessor|keyIn_mux|F[5]~3_combout\);

-- Location: LCCOMB_X56_Y40_N16
\myprocessor|keyIn_mux|F[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[5]~7_combout\ = (\myprocessor|keyIn_mux|F[5]~3_combout\) # ((!\myprocessor|keyIn_mux|F~2_combout\ & \myprocessor|keyIn_mux|F[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|keyIn_mux|F~2_combout\,
	datac => \myprocessor|keyIn_mux|F[5]~6_combout\,
	datad => \myprocessor|keyIn_mux|F[5]~3_combout\,
	combout => \myprocessor|keyIn_mux|F[5]~7_combout\);

-- Location: FF_X49_Y37_N11
\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myprocessor|keyIn_mux|F[5]~7_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \myprocessor|my_regfile|inEnable[11]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q\);

-- Location: LCCOMB_X49_Y37_N8
\myprocessor|my_regfile|valB[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[5]~0_combout\);

-- Location: LCCOMB_X50_Y37_N24
\myprocessor|my_regfile|valB[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~1_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[5]~0_combout\ & (\myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[5]~0_combout\ & ((\myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:11:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valB[5]~0_combout\,
	combout => \myprocessor|my_regfile|valB[5]~1_combout\);

-- Location: LCCOMB_X47_Y39_N16
\myprocessor|my_regfile|valB[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~8_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valB[5]~8_combout\);

-- Location: LCCOMB_X47_Y39_N2
\myprocessor|my_regfile|valB[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~9_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[5]~8_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[5]~8_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[5]~8_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valB[5]~9_combout\);

-- Location: LCCOMB_X48_Y38_N18
\myprocessor|my_regfile|valB[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~12_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[5]~9_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[5]~9_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[5]~12_combout\);

-- Location: LCCOMB_X48_Y38_N8
\myprocessor|my_regfile|valB[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~13_combout\ = (\myprocessor|my_regfile|valB[5]~12_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q\) # ((!\myprocessor|my_regfile|valB[13]~7_combout\)))) # (!\myprocessor|my_regfile|valB[5]~12_combout\ & 
-- (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q\ & \myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_regfile|valB[5]~12_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[5]~13_combout\);

-- Location: LCCOMB_X49_Y34_N2
\myprocessor|my_regfile|valB[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~24_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\ 
-- & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q\))))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[5]~24_combout\);

-- Location: LCCOMB_X48_Y35_N16
\myprocessor|my_regfile|valB[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~21_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[5]~21_combout\);

-- Location: LCCOMB_X48_Y35_N26
\myprocessor|my_regfile|valB[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~22_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[5]~21_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[5]~21_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[5]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:25:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valB[5]~21_combout\,
	combout => \myprocessor|my_regfile|valB[5]~22_combout\);

-- Location: LCCOMB_X53_Y34_N16
\myprocessor|my_regfile|valB[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~25_combout\ = (\myprocessor|my_regfile|valB[5]~24_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q\) # (\myprocessor|my_regfile|inEnable[29]~40_combout\)))) # 
-- (!\myprocessor|my_regfile|valB[5]~24_combout\ & (\myprocessor|my_regfile|valB[5]~22_combout\ & ((!\myprocessor|my_regfile|inEnable[29]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~24_combout\,
	datab => \myprocessor|my_regfile|valB[5]~22_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	combout => \myprocessor|my_regfile|valB[5]~25_combout\);

-- Location: LCCOMB_X47_Y36_N0
\myprocessor|my_regfile|valB[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~18_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:17:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[5]~18_combout\);

-- Location: LCCOMB_X47_Y36_N26
\myprocessor|my_regfile|valB[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~19_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[5]~18_combout\ & ((\myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[5]~18_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[5]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valB[5]~18_combout\,
	combout => \myprocessor|my_regfile|valB[5]~19_combout\);

-- Location: LCCOMB_X48_Y36_N24
\myprocessor|my_regfile|valB[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~15_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:22:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[5]~15_combout\);

-- Location: LCCOMB_X48_Y36_N18
\myprocessor|my_regfile|valB[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~16_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[5]~15_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[5]~15_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[5]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:21:reg_array|r|bits:5:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|valB[5]~15_combout\,
	combout => \myprocessor|my_regfile|valB[5]~16_combout\);

-- Location: LCCOMB_X48_Y36_N20
\myprocessor|my_regfile|valB[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~20_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[5]~16_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[5]~19_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~19_combout\,
	datab => \myprocessor|my_regfile|valB[5]~16_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[5]~20_combout\);

-- Location: LCCOMB_X53_Y34_N18
\myprocessor|my_regfile|valB[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~26_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[5]~20_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[5]~20_combout\ & 
-- ((\myprocessor|my_regfile|valB[5]~25_combout\))) # (!\myprocessor|my_regfile|valB[5]~20_combout\ & (\myprocessor|my_regfile|valB[5]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~13_combout\,
	datab => \myprocessor|my_regfile|valB[5]~25_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[5]~20_combout\,
	combout => \myprocessor|my_regfile|valB[5]~26_combout\);

-- Location: LCCOMB_X46_Y36_N24
\myprocessor|my_regfile|valB[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~27_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[13]~5_combout\) # ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- (!\myprocessor|my_regfile|valB[13]~5_combout\ & (\myprocessor|my_regfile|valB[5]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~6_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[5]~26_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valB[5]~27_combout\);

-- Location: LCCOMB_X55_Y38_N18
\myprocessor|my_regfile|valB[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~28_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:14:reg_array|r|bits:5:r~q\,
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[5]~28_combout\);

-- Location: LCCOMB_X46_Y36_N18
\myprocessor|my_regfile|valB[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~29_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[5]~28_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[5]~28_combout\ & (\myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[5]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[5]~28_combout\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:5:r~q\,
	datad => \myprocessor|my_regfile|regs:15:reg_array|r|bits:5:r~q\,
	combout => \myprocessor|my_regfile|valB[5]~29_combout\);

-- Location: LCCOMB_X46_Y36_N4
\myprocessor|my_regfile|valB[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[5]~30_combout\ = (\myprocessor|my_regfile|valB[5]~27_combout\ & (((\myprocessor|my_regfile|valB[5]~29_combout\) # (!\myprocessor|my_regfile|valB[13]~5_combout\)))) # (!\myprocessor|my_regfile|valB[5]~27_combout\ & 
-- (\myprocessor|my_regfile|valB[5]~1_combout\ & (\myprocessor|my_regfile|valB[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~1_combout\,
	datab => \myprocessor|my_regfile|valB[5]~27_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|valB[5]~29_combout\,
	combout => \myprocessor|my_regfile|valB[5]~30_combout\);

-- Location: LCCOMB_X52_Y43_N14
\myprocessor|Jr_mux|F[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[5]~9_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_control|J~0_combout\ & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~30_combout\,
	datab => \myprocessor|my_control|J~0_combout\,
	datac => \myprocessor|my_control|Jr~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(5),
	combout => \myprocessor|Jr_mux|F[5]~9_combout\);

-- Location: M9K_X37_Y40_N0
\myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B31B042C8CA0E424066C00B3B48400ECECEC020B30724F0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "test-give_me_n-imem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_btr3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portaaddr => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \myprocessor|my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y41_N24
\myps2|head~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|head~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myps2|head~0_combout\);

-- Location: LCCOMB_X63_Y45_N2
\myps2|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|process_2~0_combout\ = (\myps2|head~0_combout\ & ((\myps2|size\(4)) # ((\myps2|size\(5)) # (!\myps2|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(4),
	datab => \myps2|head~0_combout\,
	datac => \myps2|size\(5),
	datad => \myps2|Equal6~0_combout\,
	combout => \myps2|process_2~0_combout\);

-- Location: LCCOMB_X63_Y45_N16
\myps2|size[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[2]~8_combout\ = \myps2|process_2~0_combout\ $ (\myps2|fifo~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|process_2~0_combout\,
	datac => \myps2|fifo~24_combout\,
	combout => \myps2|size[2]~8_combout\);

-- Location: FF_X63_Y45_N5
\myps2|size[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[0]~6_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(0));

-- Location: LCCOMB_X63_Y45_N6
\myps2|size[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[1]~9_combout\ = (\myps2|fifo~24_combout\ & ((\myps2|size\(1) & (!\myps2|size[0]~7\)) # (!\myps2|size\(1) & ((\myps2|size[0]~7\) # (GND))))) # (!\myps2|fifo~24_combout\ & ((\myps2|size\(1) & (\myps2|size[0]~7\ & VCC)) # (!\myps2|size\(1) & 
-- (!\myps2|size[0]~7\))))
-- \myps2|size[1]~10\ = CARRY((\myps2|fifo~24_combout\ & ((!\myps2|size[0]~7\) # (!\myps2|size\(1)))) # (!\myps2|fifo~24_combout\ & (!\myps2|size\(1) & !\myps2|size[0]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~24_combout\,
	datab => \myps2|size\(1),
	datad => VCC,
	cin => \myps2|size[0]~7\,
	combout => \myps2|size[1]~9_combout\,
	cout => \myps2|size[1]~10\);

-- Location: FF_X63_Y45_N7
\myps2|size[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[1]~9_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(1));

-- Location: LCCOMB_X63_Y45_N8
\myps2|size[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[2]~11_combout\ = ((\myps2|fifo~24_combout\ $ (\myps2|size\(2) $ (\myps2|size[1]~10\)))) # (GND)
-- \myps2|size[2]~12\ = CARRY((\myps2|fifo~24_combout\ & (\myps2|size\(2) & !\myps2|size[1]~10\)) # (!\myps2|fifo~24_combout\ & ((\myps2|size\(2)) # (!\myps2|size[1]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~24_combout\,
	datab => \myps2|size\(2),
	datad => VCC,
	cin => \myps2|size[1]~10\,
	combout => \myps2|size[2]~11_combout\,
	cout => \myps2|size[2]~12\);

-- Location: FF_X63_Y45_N9
\myps2|size[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[2]~11_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(2));

-- Location: LCCOMB_X63_Y45_N10
\myps2|size[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|size[3]~13_combout\ = (\myps2|fifo~24_combout\ & ((\myps2|size\(3) & (!\myps2|size[2]~12\)) # (!\myps2|size\(3) & ((\myps2|size[2]~12\) # (GND))))) # (!\myps2|fifo~24_combout\ & ((\myps2|size\(3) & (\myps2|size[2]~12\ & VCC)) # (!\myps2|size\(3) & 
-- (!\myps2|size[2]~12\))))
-- \myps2|size[3]~14\ = CARRY((\myps2|fifo~24_combout\ & ((!\myps2|size[2]~12\) # (!\myps2|size\(3)))) # (!\myps2|fifo~24_combout\ & (!\myps2|size\(3) & !\myps2|size[2]~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo~24_combout\,
	datab => \myps2|size\(3),
	datad => VCC,
	cin => \myps2|size[2]~12\,
	combout => \myps2|size[3]~13_combout\,
	cout => \myps2|size[3]~14\);

-- Location: FF_X63_Y45_N11
\myps2|size[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[3]~13_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(3));

-- Location: FF_X63_Y45_N13
\myps2|size[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|size[4]~15_combout\,
	clrn => \resetn~input_o\,
	ena => \myps2|size[2]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|size\(4));

-- Location: LCCOMB_X60_Y43_N4
\myps2|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal4~0_combout\ = (!\myps2|Mux6~9_combout\ & (!\myps2|Mux0~8_combout\ & (!\myps2|Mux2~11_combout\ & !\myps2|Mux3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux6~9_combout\,
	datab => \myps2|Mux0~8_combout\,
	datac => \myps2|Mux2~11_combout\,
	datad => \myps2|Mux3~6_combout\,
	combout => \myps2|Equal4~0_combout\);

-- Location: LCCOMB_X61_Y43_N4
\myps2|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|Equal4~1_combout\ = (!\myps2|Mux5~7_combout\ & (!\myps2|Mux4~8_combout\ & (\myps2|Equal4~0_combout\ & !\myps2|Mux7~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Mux5~7_combout\,
	datab => \myps2|Mux4~8_combout\,
	datac => \myps2|Equal4~0_combout\,
	datad => \myps2|Mux7~17_combout\,
	combout => \myps2|Equal4~1_combout\);

-- Location: LCCOMB_X63_Y44_N16
\myps2|fifo_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_write~0_combout\ = (\myps2|Equal1~0_combout\ & (!\myps2|break_code~q\ & (!\myps2|prev_clock~q\ & \myps2|ps2_clock_filtered~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal1~0_combout\,
	datab => \myps2|break_code~q\,
	datac => \myps2|prev_clock~q\,
	datad => \myps2|ps2_clock_filtered~q\,
	combout => \myps2|fifo_write~0_combout\);

-- Location: LCCOMB_X63_Y45_N28
\myps2|fifo_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_write~1_combout\ = (!\myps2|Equal3~2_combout\ & (\myps2|fifo_write~0_combout\ & ((!\myps2|Equal2~0_combout\) # (!\myps2|Equal2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal2~1_combout\,
	datab => \myps2|Equal3~2_combout\,
	datac => \myps2|Equal2~0_combout\,
	datad => \myps2|fifo_write~0_combout\,
	combout => \myps2|fifo_write~1_combout\);

-- Location: LCCOMB_X63_Y45_N20
\myps2|fifo_write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo_write~2_combout\ = (\myps2|reading_key~q\ & ((\myps2|fifo_write~q\) # ((!\myps2|Equal4~1_combout\ & \myps2|fifo_write~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|Equal4~1_combout\,
	datab => \myps2|reading_key~q\,
	datac => \myps2|fifo_write~q\,
	datad => \myps2|fifo_write~1_combout\,
	combout => \myps2|fifo_write~2_combout\);

-- Location: FF_X63_Y45_N21
\myps2|fifo_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|fifo_write~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_write~q\);

-- Location: LCCOMB_X63_Y45_N22
\myps2|fifo~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~24_combout\ = (\myps2|fifo_write~q\ & ((\myps2|size\(4)) # ((!\myps2|size\(5)) # (!\myps2|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|size\(4),
	datab => \myps2|Equal6~0_combout\,
	datac => \myps2|size\(5),
	datad => \myps2|fifo_write~q\,
	combout => \myps2|fifo~24_combout\);

-- Location: LCCOMB_X63_Y43_N8
\myps2|fifo~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myps2|fifo~25_combout\ = (\myps2|fifo~24_combout\ & \resetn~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myps2|fifo~24_combout\,
	datac => \resetn~input_o\,
	combout => \myps2|fifo~25_combout\);

-- Location: FF_X60_Y43_N21
\myps2|fifo~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \myps2|Mux2~11_combout\,
	sload => VCC,
	ena => \myps2|fifo~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo~18_q\);

-- Location: FF_X60_Y43_N7
\myps2|fifo_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myps2|Mux2~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myps2|fifo_rtl_0_bypass\(15));

-- Location: LCCOMB_X60_Y43_N24
\myprocessor|keyIn_mux|F[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[4]~25_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & (((\myprocessor|keyIn_mux|F[0]~4_combout\)))) # (!\myprocessor|keyIn_mux|F[0]~86_combout\ & ((\myprocessor|keyIn_mux|F[0]~4_combout\ & ((\myps2|fifo_rtl_0_bypass\(15)))) 
-- # (!\myprocessor|keyIn_mux|F[0]~4_combout\ & (\myprocessor|PCNew[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|PCNew[4]~8_combout\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myprocessor|keyIn_mux|F[0]~4_combout\,
	datad => \myps2|fifo_rtl_0_bypass\(15),
	combout => \myprocessor|keyIn_mux|F[4]~25_combout\);

-- Location: LCCOMB_X60_Y43_N20
\myprocessor|keyIn_mux|F[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[4]~26_combout\ = (\myprocessor|keyIn_mux|F[0]~86_combout\ & ((\myprocessor|keyIn_mux|F[4]~25_combout\ & (\myps2|fifo_rtl_0|auto_generated|ram_block1a4\)) # (!\myprocessor|keyIn_mux|F[4]~25_combout\ & ((\myps2|fifo~18_q\))))) # 
-- (!\myprocessor|keyIn_mux|F[0]~86_combout\ & (((\myprocessor|keyIn_mux|F[4]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myps2|fifo_rtl_0|auto_generated|ram_block1a4\,
	datab => \myprocessor|keyIn_mux|F[0]~86_combout\,
	datac => \myps2|fifo~18_q\,
	datad => \myprocessor|keyIn_mux|F[4]~25_combout\,
	combout => \myprocessor|keyIn_mux|F[4]~26_combout\);

-- Location: LCCOMB_X57_Y39_N20
\myprocessor|keyIn_mux|F[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[4]~24_combout\ = (\myprocessor|keyIn_mux|F~2_combout\ & ((\myprocessor|Jal_mux|F[11]~0_combout\ & (\myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(4))) # (!\myprocessor|Jal_mux|F[11]~0_combout\ & 
-- ((\myprocessor|my_alu|R[4]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|Jal_mux|F[11]~0_combout\,
	datab => \myprocessor|my_dmem|altsyncram_component|auto_generated|q_a\(4),
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|my_alu|R[4]~51_combout\,
	combout => \myprocessor|keyIn_mux|F[4]~24_combout\);

-- Location: LCCOMB_X57_Y39_N30
\myprocessor|keyIn_mux|F[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|keyIn_mux|F[4]~27_combout\ = (\myprocessor|keyIn_mux|F[4]~24_combout\) # ((\myprocessor|keyIn_mux|F[4]~26_combout\ & !\myprocessor|keyIn_mux|F~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|keyIn_mux|F[4]~26_combout\,
	datac => \myprocessor|keyIn_mux|F~2_combout\,
	datad => \myprocessor|keyIn_mux|F[4]~24_combout\,
	combout => \myprocessor|keyIn_mux|F[4]~27_combout\);

-- Location: FF_X57_Y39_N31
\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \myprocessor|keyIn_mux|F[4]~27_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_regfile|inEnable[15]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q\);

-- Location: LCCOMB_X57_Y38_N18
\myprocessor|my_regfile|valB[4]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~128_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)) # ((\myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:14:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~128_combout\);

-- Location: LCCOMB_X57_Y38_N4
\myprocessor|my_regfile|valB[4]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~129_combout\ = (\myprocessor|my_regfile|valB[4]~128_combout\ & ((\myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_regfile|valB[4]~128_combout\ & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:15:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_regfile|valB[4]~128_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datad => \myprocessor|my_regfile|regs:13:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~129_combout\);

-- Location: LCCOMB_X55_Y34_N18
\myprocessor|my_regfile|valB[4]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~113_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:22:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[4]~113_combout\);

-- Location: LCCOMB_X54_Y34_N10
\myprocessor|my_regfile|valB[4]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~114_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[4]~113_combout\ & ((\myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[4]~113_combout\ & (\myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[4]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:21:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|valB[4]~113_combout\,
	combout => \myprocessor|my_regfile|valB[4]~114_combout\);

-- Location: LCCOMB_X46_Y34_N28
\myprocessor|my_regfile|valB[4]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~119_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:17:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~119_combout\);

-- Location: LCCOMB_X46_Y34_N6
\myprocessor|my_regfile|valB[4]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~120_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[4]~119_combout\ & (\myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[4]~119_combout\ & ((\myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[4]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[4]~119_combout\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:18:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~120_combout\);

-- Location: LCCOMB_X47_Y39_N4
\myprocessor|my_regfile|valB[4]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~115_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~115_combout\);

-- Location: LCCOMB_X47_Y39_N30
\myprocessor|my_regfile|valB[4]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~116_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[4]~115_combout\ & (\myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[4]~115_combout\ & ((\myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|valB[4]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|valB[4]~115_combout\,
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:6:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~116_combout\);

-- Location: LCCOMB_X49_Y39_N26
\myprocessor|my_regfile|valB[4]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~117_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[4]~116_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[4]~116_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[4]~117_combout\);

-- Location: LCCOMB_X47_Y38_N24
\myprocessor|my_regfile|valB[4]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~118_combout\ = (\myprocessor|my_regfile|valB[13]~7_combout\ & ((\myprocessor|my_regfile|valB[4]~117_combout\ & (\myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_regfile|valB[4]~117_combout\ & 
-- ((\myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~7_combout\ & (((\myprocessor|my_regfile|valB[4]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:3:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_regfile|valB[13]~7_combout\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|valB[4]~117_combout\,
	combout => \myprocessor|my_regfile|valB[4]~118_combout\);

-- Location: LCCOMB_X50_Y34_N2
\myprocessor|my_regfile|valB[4]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~121_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (\myprocessor|my_regfile|valB[4]~120_combout\ & ((!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & 
-- (((\myprocessor|my_regfile|valB[4]~118_combout\) # (\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~120_combout\,
	datab => \myprocessor|my_regfile|valB[4]~118_combout\,
	datac => \myprocessor|my_regfile|valB[13]~14_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[4]~121_combout\);

-- Location: LCCOMB_X57_Y34_N0
\myprocessor|my_regfile|valB[4]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~122_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[4]~122_combout\);

-- Location: LCCOMB_X50_Y34_N4
\myprocessor|my_regfile|valB[4]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~123_combout\ = (\myprocessor|my_regfile|valB[4]~122_combout\ & (((\myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\myprocessor|my_regfile|valB[4]~122_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~122_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:25:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~123_combout\);

-- Location: LCCOMB_X49_Y34_N26
\myprocessor|my_regfile|valB[4]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~124_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q\ & !\myprocessor|my_regfile|valB[13]~23_combout\)))) # 
-- (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[4]~123_combout\) # ((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~123_combout\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[4]~124_combout\);

-- Location: LCCOMB_X49_Y34_N4
\myprocessor|my_regfile|valB[4]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~125_combout\ = (\myprocessor|my_regfile|valB[4]~124_combout\ & (((\myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\))) # 
-- (!\myprocessor|my_regfile|valB[4]~124_combout\ & (\myprocessor|my_regfile|valB[13]~23_combout\ & ((\myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~124_combout\,
	datab => \myprocessor|my_regfile|valB[13]~23_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|regs:29:reg_array|r|bits:4:r~q\,
	combout => \myprocessor|my_regfile|valB[4]~125_combout\);

-- Location: LCCOMB_X50_Y34_N6
\myprocessor|my_regfile|valB[4]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~126_combout\ = (\myprocessor|my_regfile|valB[4]~121_combout\ & (((\myprocessor|my_regfile|valB[4]~125_combout\) # (!\myprocessor|my_regfile|valB[13]~17_combout\)))) # (!\myprocessor|my_regfile|valB[4]~121_combout\ & 
-- (\myprocessor|my_regfile|valB[4]~114_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~114_combout\,
	datab => \myprocessor|my_regfile|valB[4]~121_combout\,
	datac => \myprocessor|my_regfile|valB[4]~125_combout\,
	datad => \myprocessor|my_regfile|valB[13]~17_combout\,
	combout => \myprocessor|my_regfile|valB[4]~126_combout\);

-- Location: LCCOMB_X49_Y37_N24
\myprocessor|my_regfile|valB[4]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~111_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:9:reg_array|r|bits:4:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[4]~111_combout\);

-- Location: LCCOMB_X49_Y37_N26
\myprocessor|my_regfile|valB[4]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~112_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[4]~111_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[4]~111_combout\ & (\myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[4]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:10:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_regfile|regs:11:reg_array|r|bits:4:r~q\,
	datad => \myprocessor|my_regfile|valB[4]~111_combout\,
	combout => \myprocessor|my_regfile|valB[4]~112_combout\);

-- Location: LCCOMB_X50_Y34_N24
\myprocessor|my_regfile|valB[4]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~127_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & (((\myprocessor|my_regfile|valB[13]~6_combout\) # (\myprocessor|my_regfile|valB[4]~112_combout\)))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & 
-- (\myprocessor|my_regfile|valB[4]~126_combout\ & (!\myprocessor|my_regfile|valB[13]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~126_combout\,
	datab => \myprocessor|my_regfile|valB[13]~5_combout\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[4]~112_combout\,
	combout => \myprocessor|my_regfile|valB[4]~127_combout\);

-- Location: LCCOMB_X50_Y34_N26
\myprocessor|my_regfile|valB[4]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[4]~130_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & ((\myprocessor|my_regfile|valB[4]~127_combout\ & (\myprocessor|my_regfile|valB[4]~129_combout\)) # (!\myprocessor|my_regfile|valB[4]~127_combout\ & 
-- ((\myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q\))))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[4]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~129_combout\,
	datab => \myprocessor|my_regfile|regs:31:reg_array|r|bits:4:r~q\,
	datac => \myprocessor|my_regfile|valB[13]~6_combout\,
	datad => \myprocessor|my_regfile|valB[4]~127_combout\,
	combout => \myprocessor|my_regfile|valB[4]~130_combout\);

-- Location: LCCOMB_X52_Y43_N20
\myprocessor|Jr_mux|F[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[4]~8_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_regfile|valB[4]~130_combout\)) # (!\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_control|J~0_combout\ & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \myprocessor|my_control|J~0_combout\,
	datac => \myprocessor|my_control|Jr~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(4),
	combout => \myprocessor|Jr_mux|F[4]~8_combout\);

-- Location: LCCOMB_X50_Y41_N8
\myprocessor|my_control|J~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|J~0_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|my_control|J~0_combout\);

-- Location: LCCOMB_X52_Y43_N18
\myprocessor|Jr_mux|F[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[3]~7_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_regfile|valB[3]~110_combout\)) # (!\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_control|J~0_combout\ & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Jr~0_combout\,
	datab => \myprocessor|my_regfile|valB[3]~110_combout\,
	datac => \myprocessor|my_control|J~0_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(3),
	combout => \myprocessor|Jr_mux|F[3]~7_combout\);

-- Location: LCCOMB_X52_Y43_N16
\myprocessor|Jr_mux|F[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[2]~6_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_regfile|valB[2]~90_combout\)))) # (!\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2) & 
-- (\myprocessor|my_control|J~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Jr~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(2),
	datac => \myprocessor|my_control|J~0_combout\,
	datad => \myprocessor|my_regfile|valB[2]~90_combout\,
	combout => \myprocessor|Jr_mux|F[2]~6_combout\);

-- Location: LCCOMB_X50_Y41_N10
\myprocessor|my_control|Jr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|Jr~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|my_control|Jr~0_combout\);

-- Location: LCCOMB_X52_Y43_N6
\myprocessor|Jr_mux|F[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[1]~5_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_regfile|valB[1]~170_combout\)))) # (!\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1) & 
-- (\myprocessor|my_control|J~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Jr~0_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(1),
	datac => \myprocessor|my_control|J~0_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \myprocessor|Jr_mux|F[1]~5_combout\);

-- Location: LCCOMB_X53_Y44_N30
\myprocessor|branchMuxS~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~10_combout\ = (\myprocessor|ALUSrc_mux|F[11]~4_combout\ & (\myprocessor|my_regfile|valA[11]~244_combout\ & (\myprocessor|ALUSrc_mux|F[10]~5_combout\ $ (!\myprocessor|my_regfile|valA[10]~224_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[11]~4_combout\ & (!\myprocessor|my_regfile|valA[11]~244_combout\ & (\myprocessor|ALUSrc_mux|F[10]~5_combout\ $ (!\myprocessor|my_regfile|valA[10]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[11]~4_combout\,
	datab => \myprocessor|ALUSrc_mux|F[10]~5_combout\,
	datac => \myprocessor|my_regfile|valA[10]~224_combout\,
	datad => \myprocessor|my_regfile|valA[11]~244_combout\,
	combout => \myprocessor|branchMuxS~10_combout\);

-- Location: LCCOMB_X53_Y41_N24
\myprocessor|branchMuxS~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~11_combout\ = (\myprocessor|my_regfile|valA[13]~284_combout\ & (\myprocessor|ALUSrc_mux|F[13]~2_combout\ & (\myprocessor|my_regfile|valA[12]~264_combout\ $ (!\myprocessor|ALUSrc_mux|F[12]~3_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[13]~284_combout\ & (!\myprocessor|ALUSrc_mux|F[13]~2_combout\ & (\myprocessor|my_regfile|valA[12]~264_combout\ $ (!\myprocessor|ALUSrc_mux|F[12]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[13]~284_combout\,
	datab => \myprocessor|my_regfile|valA[12]~264_combout\,
	datac => \myprocessor|ALUSrc_mux|F[13]~2_combout\,
	datad => \myprocessor|ALUSrc_mux|F[12]~3_combout\,
	combout => \myprocessor|branchMuxS~11_combout\);

-- Location: LCCOMB_X54_Y44_N0
\myprocessor|branchMuxS~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~9_combout\ = (\myprocessor|ALUSrc_mux|F[9]~6_combout\ & (\myprocessor|my_regfile|valA[9]~204_combout\ & (\myprocessor|my_regfile|valA[8]~184_combout\ $ (!\myprocessor|ALUSrc_mux|F[8]~7_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[9]~6_combout\ & (!\myprocessor|my_regfile|valA[9]~204_combout\ & (\myprocessor|my_regfile|valA[8]~184_combout\ $ (!\myprocessor|ALUSrc_mux|F[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[9]~6_combout\,
	datab => \myprocessor|my_regfile|valA[9]~204_combout\,
	datac => \myprocessor|my_regfile|valA[8]~184_combout\,
	datad => \myprocessor|ALUSrc_mux|F[8]~7_combout\,
	combout => \myprocessor|branchMuxS~9_combout\);

-- Location: LCCOMB_X54_Y43_N24
\myprocessor|branchMuxS~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~8_combout\ = (\myprocessor|my_regfile|valA[6]~144_combout\ & (\myprocessor|ALUSrc_mux|F[6]~9_combout\ & (\myprocessor|ALUSrc_mux|F[7]~8_combout\ $ (!\myprocessor|my_regfile|valA[7]~164_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[6]~144_combout\ & (!\myprocessor|ALUSrc_mux|F[6]~9_combout\ & (\myprocessor|ALUSrc_mux|F[7]~8_combout\ $ (!\myprocessor|my_regfile|valA[7]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[6]~144_combout\,
	datab => \myprocessor|ALUSrc_mux|F[7]~8_combout\,
	datac => \myprocessor|ALUSrc_mux|F[6]~9_combout\,
	datad => \myprocessor|my_regfile|valA[7]~164_combout\,
	combout => \myprocessor|branchMuxS~8_combout\);

-- Location: LCCOMB_X54_Y43_N18
\myprocessor|branchMuxS~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~12_combout\ = (\myprocessor|branchMuxS~10_combout\ & (\myprocessor|branchMuxS~11_combout\ & (\myprocessor|branchMuxS~9_combout\ & \myprocessor|branchMuxS~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|branchMuxS~10_combout\,
	datab => \myprocessor|branchMuxS~11_combout\,
	datac => \myprocessor|branchMuxS~9_combout\,
	datad => \myprocessor|branchMuxS~8_combout\,
	combout => \myprocessor|branchMuxS~12_combout\);

-- Location: LCCOMB_X46_Y42_N28
\myprocessor|my_alu|isEqual~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_alu|isEqual~0_combout\ = \myprocessor|my_regfile|valA[17]~364_combout\ $ (((\myprocessor|my_control|ALUSrc~0_combout\ & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16))) # (!\myprocessor|my_control|ALUSrc~0_combout\ & 
-- ((\myprocessor|my_regfile|valB[17]~630_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[17]~364_combout\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(16),
	datac => \myprocessor|my_control|ALUSrc~0_combout\,
	datad => \myprocessor|my_regfile|valB[17]~630_combout\,
	combout => \myprocessor|my_alu|isEqual~0_combout\);

-- Location: LCCOMB_X46_Y42_N6
\myprocessor|branchMuxS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~4_combout\ = (!\myprocessor|my_alu|isEqual~0_combout\ & (\myprocessor|my_regfile|valA[16]~344_combout\ $ (!\myprocessor|ALUSrc_mux|F[16]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|isEqual~0_combout\,
	datac => \myprocessor|my_regfile|valA[16]~344_combout\,
	datad => \myprocessor|ALUSrc_mux|F[16]~30_combout\,
	combout => \myprocessor|branchMuxS~4_combout\);

-- Location: LCCOMB_X46_Y43_N8
\myprocessor|branchMuxS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~6_combout\ = (\myprocessor|my_regfile|valA[3]~84_combout\ & (\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_regfile|valA[4]~104_combout\ $ (!\myprocessor|ALUSrc_mux|F[4]~11_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[3]~84_combout\ & (!\myprocessor|ALUSrc_mux|F[3]~12_combout\ & (\myprocessor|my_regfile|valA[4]~104_combout\ $ (!\myprocessor|ALUSrc_mux|F[4]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[3]~84_combout\,
	datab => \myprocessor|my_regfile|valA[4]~104_combout\,
	datac => \myprocessor|ALUSrc_mux|F[4]~11_combout\,
	datad => \myprocessor|ALUSrc_mux|F[3]~12_combout\,
	combout => \myprocessor|branchMuxS~6_combout\);

-- Location: LCCOMB_X53_Y43_N8
\myprocessor|branchMuxS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~5_combout\ = (\myprocessor|my_regfile|valA[2]~64_combout\ & (\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_regfile|valA[5]~124_combout\ $ (!\myprocessor|ALUSrc_mux|F[5]~10_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[2]~64_combout\ & (!\myprocessor|ALUSrc_mux|F[2]~13_combout\ & (\myprocessor|my_regfile|valA[5]~124_combout\ $ (!\myprocessor|ALUSrc_mux|F[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[2]~64_combout\,
	datab => \myprocessor|ALUSrc_mux|F[2]~13_combout\,
	datac => \myprocessor|my_regfile|valA[5]~124_combout\,
	datad => \myprocessor|ALUSrc_mux|F[5]~10_combout\,
	combout => \myprocessor|branchMuxS~5_combout\);

-- Location: LCCOMB_X47_Y43_N16
\myprocessor|branchMuxS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~3_combout\ = (\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (\myprocessor|my_regfile|valA[0]~24_combout\ & (\myprocessor|ALUSrc_mux|F[1]~29_combout\ $ (!\myprocessor|my_regfile|valA[1]~44_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[0]~28_combout\ & (!\myprocessor|my_regfile|valA[0]~24_combout\ & (\myprocessor|ALUSrc_mux|F[1]~29_combout\ $ (!\myprocessor|my_regfile|valA[1]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[0]~28_combout\,
	datab => \myprocessor|ALUSrc_mux|F[1]~29_combout\,
	datac => \myprocessor|my_regfile|valA[1]~44_combout\,
	datad => \myprocessor|my_regfile|valA[0]~24_combout\,
	combout => \myprocessor|branchMuxS~3_combout\);

-- Location: LCCOMB_X46_Y43_N18
\myprocessor|branchMuxS~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~7_combout\ = (\myprocessor|branchMuxS~4_combout\ & (\myprocessor|branchMuxS~6_combout\ & (\myprocessor|branchMuxS~5_combout\ & \myprocessor|branchMuxS~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|branchMuxS~4_combout\,
	datab => \myprocessor|branchMuxS~6_combout\,
	datac => \myprocessor|branchMuxS~5_combout\,
	datad => \myprocessor|branchMuxS~3_combout\,
	combout => \myprocessor|branchMuxS~7_combout\);

-- Location: LCCOMB_X45_Y39_N10
\myprocessor|branchMuxS~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~14_combout\ = (\myprocessor|my_regfile|valA[18]~384_combout\ & (\myprocessor|ALUSrc_mux|F[18]~26_combout\ & (\myprocessor|ALUSrc_mux|F[19]~25_combout\ $ (!\myprocessor|my_regfile|valA[19]~404_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[18]~384_combout\ & (!\myprocessor|ALUSrc_mux|F[18]~26_combout\ & (\myprocessor|ALUSrc_mux|F[19]~25_combout\ $ (!\myprocessor|my_regfile|valA[19]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[18]~384_combout\,
	datab => \myprocessor|ALUSrc_mux|F[19]~25_combout\,
	datac => \myprocessor|my_regfile|valA[19]~404_combout\,
	datad => \myprocessor|ALUSrc_mux|F[18]~26_combout\,
	combout => \myprocessor|branchMuxS~14_combout\);

-- Location: LCCOMB_X46_Y41_N8
\myprocessor|branchMuxS~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~16_combout\ = (\myprocessor|ALUSrc_mux|F[23]~21_combout\ & (\myprocessor|my_regfile|valA[23]~484_combout\ & (\myprocessor|ALUSrc_mux|F[22]~22_combout\ $ (!\myprocessor|my_regfile|valA[22]~464_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[23]~21_combout\ & (!\myprocessor|my_regfile|valA[23]~484_combout\ & (\myprocessor|ALUSrc_mux|F[22]~22_combout\ $ (!\myprocessor|my_regfile|valA[22]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[23]~21_combout\,
	datab => \myprocessor|my_regfile|valA[23]~484_combout\,
	datac => \myprocessor|ALUSrc_mux|F[22]~22_combout\,
	datad => \myprocessor|my_regfile|valA[22]~464_combout\,
	combout => \myprocessor|branchMuxS~16_combout\);

-- Location: LCCOMB_X52_Y42_N26
\myprocessor|branchMuxS~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~13_combout\ = (\myprocessor|ALUSrc_mux|F[15]~0_combout\ & (\myprocessor|my_regfile|valA[15]~324_combout\ & (\myprocessor|my_regfile|valA[14]~304_combout\ $ (!\myprocessor|ALUSrc_mux|F[14]~1_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[15]~0_combout\ & (!\myprocessor|my_regfile|valA[15]~324_combout\ & (\myprocessor|my_regfile|valA[14]~304_combout\ $ (!\myprocessor|ALUSrc_mux|F[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[15]~0_combout\,
	datab => \myprocessor|my_regfile|valA[15]~324_combout\,
	datac => \myprocessor|my_regfile|valA[14]~304_combout\,
	datad => \myprocessor|ALUSrc_mux|F[14]~1_combout\,
	combout => \myprocessor|branchMuxS~13_combout\);

-- Location: LCCOMB_X45_Y40_N16
\myprocessor|branchMuxS~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~15_combout\ = (\myprocessor|ALUSrc_mux|F[20]~24_combout\ & (\myprocessor|my_regfile|valA[20]~424_combout\ & (\myprocessor|my_regfile|valA[21]~444_combout\ $ (!\myprocessor|ALUSrc_mux|F[21]~23_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[20]~24_combout\ & (!\myprocessor|my_regfile|valA[20]~424_combout\ & (\myprocessor|my_regfile|valA[21]~444_combout\ $ (!\myprocessor|ALUSrc_mux|F[21]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[20]~24_combout\,
	datab => \myprocessor|my_regfile|valA[21]~444_combout\,
	datac => \myprocessor|ALUSrc_mux|F[21]~23_combout\,
	datad => \myprocessor|my_regfile|valA[20]~424_combout\,
	combout => \myprocessor|branchMuxS~15_combout\);

-- Location: LCCOMB_X45_Y40_N26
\myprocessor|branchMuxS~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~17_combout\ = (\myprocessor|branchMuxS~14_combout\ & (\myprocessor|branchMuxS~16_combout\ & (\myprocessor|branchMuxS~13_combout\ & \myprocessor|branchMuxS~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|branchMuxS~14_combout\,
	datab => \myprocessor|branchMuxS~16_combout\,
	datac => \myprocessor|branchMuxS~13_combout\,
	datad => \myprocessor|branchMuxS~15_combout\,
	combout => \myprocessor|branchMuxS~17_combout\);

-- Location: LCCOMB_X48_Y42_N12
\myprocessor|branchMuxS~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~20_combout\ = (\myprocessor|my_regfile|valA[29]~604_combout\ & (\myprocessor|ALUSrc_mux|F[29]~15_combout\ & (\myprocessor|my_regfile|valA[28]~584_combout\ $ (!\myprocessor|ALUSrc_mux|F[28]~16_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[29]~604_combout\ & (!\myprocessor|ALUSrc_mux|F[29]~15_combout\ & (\myprocessor|my_regfile|valA[28]~584_combout\ $ (!\myprocessor|ALUSrc_mux|F[28]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[29]~604_combout\,
	datab => \myprocessor|my_regfile|valA[28]~584_combout\,
	datac => \myprocessor|ALUSrc_mux|F[28]~16_combout\,
	datad => \myprocessor|ALUSrc_mux|F[29]~15_combout\,
	combout => \myprocessor|branchMuxS~20_combout\);

-- Location: LCCOMB_X50_Y42_N8
\myprocessor|branchMuxS~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~18_combout\ = (\myprocessor|ALUSrc_mux|F[24]~20_combout\ & (\myprocessor|my_regfile|valA[24]~504_combout\ & (\myprocessor|ALUSrc_mux|F[25]~19_combout\ $ (!\myprocessor|my_regfile|valA[25]~524_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[24]~20_combout\ & (!\myprocessor|my_regfile|valA[24]~504_combout\ & (\myprocessor|ALUSrc_mux|F[25]~19_combout\ $ (!\myprocessor|my_regfile|valA[25]~524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[24]~20_combout\,
	datab => \myprocessor|ALUSrc_mux|F[25]~19_combout\,
	datac => \myprocessor|my_regfile|valA[25]~524_combout\,
	datad => \myprocessor|my_regfile|valA[24]~504_combout\,
	combout => \myprocessor|branchMuxS~18_combout\);

-- Location: LCCOMB_X48_Y42_N14
\myprocessor|branchMuxS~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~21_combout\ = (\myprocessor|ALUSrc_mux|F[30]~14_combout\ & (\myprocessor|my_regfile|valA[30]~624_combout\ & (\myprocessor|my_regfile|valA[31]~644_combout\ $ (!\myprocessor|ALUSrc_mux|F[31]~27_combout\)))) # 
-- (!\myprocessor|ALUSrc_mux|F[30]~14_combout\ & (!\myprocessor|my_regfile|valA[30]~624_combout\ & (\myprocessor|my_regfile|valA[31]~644_combout\ $ (!\myprocessor|ALUSrc_mux|F[31]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|ALUSrc_mux|F[30]~14_combout\,
	datab => \myprocessor|my_regfile|valA[31]~644_combout\,
	datac => \myprocessor|my_regfile|valA[30]~624_combout\,
	datad => \myprocessor|ALUSrc_mux|F[31]~27_combout\,
	combout => \myprocessor|branchMuxS~21_combout\);

-- Location: LCCOMB_X53_Y42_N16
\myprocessor|branchMuxS~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~19_combout\ = (\myprocessor|my_regfile|valA[26]~544_combout\ & (\myprocessor|ALUSrc_mux|F[26]~18_combout\ & (\myprocessor|ALUSrc_mux|F[27]~17_combout\ $ (!\myprocessor|my_regfile|valA[27]~564_combout\)))) # 
-- (!\myprocessor|my_regfile|valA[26]~544_combout\ & (!\myprocessor|ALUSrc_mux|F[26]~18_combout\ & (\myprocessor|ALUSrc_mux|F[27]~17_combout\ $ (!\myprocessor|my_regfile|valA[27]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valA[26]~544_combout\,
	datab => \myprocessor|ALUSrc_mux|F[27]~17_combout\,
	datac => \myprocessor|my_regfile|valA[27]~564_combout\,
	datad => \myprocessor|ALUSrc_mux|F[26]~18_combout\,
	combout => \myprocessor|branchMuxS~19_combout\);

-- Location: LCCOMB_X50_Y42_N18
\myprocessor|branchMuxS~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~22_combout\ = (\myprocessor|branchMuxS~20_combout\ & (\myprocessor|branchMuxS~18_combout\ & (\myprocessor|branchMuxS~21_combout\ & \myprocessor|branchMuxS~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|branchMuxS~20_combout\,
	datab => \myprocessor|branchMuxS~18_combout\,
	datac => \myprocessor|branchMuxS~21_combout\,
	datad => \myprocessor|branchMuxS~19_combout\,
	combout => \myprocessor|branchMuxS~22_combout\);

-- Location: LCCOMB_X50_Y42_N28
\myprocessor|branchMuxS~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~23_combout\ = (\myprocessor|branchMuxS~12_combout\ & (\myprocessor|branchMuxS~7_combout\ & (\myprocessor|branchMuxS~17_combout\ & \myprocessor|branchMuxS~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|branchMuxS~12_combout\,
	datab => \myprocessor|branchMuxS~7_combout\,
	datac => \myprocessor|branchMuxS~17_combout\,
	datad => \myprocessor|branchMuxS~22_combout\,
	combout => \myprocessor|branchMuxS~23_combout\);

-- Location: LCCOMB_X47_Y42_N12
\myprocessor|branchMuxS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~0_combout\ = (\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & ((\myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\))) # (!\myprocessor|my_alu|adder_inst|lower|cout~0_combout\ & 
-- (\myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_alu|adder_inst|upper0|carry[15]~13_combout\,
	datac => \myprocessor|my_alu|adder_inst|upper1|carry[15]~13_combout\,
	datad => \myprocessor|my_alu|adder_inst|lower|cout~0_combout\,
	combout => \myprocessor|branchMuxS~0_combout\);

-- Location: LCCOMB_X48_Y42_N18
\myprocessor|branchMuxS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~1_combout\ = (\myprocessor|branchMuxS~0_combout\ & (!\myprocessor|my_regfile|valA[31]~644_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (\myprocessor|ALUSrc_mux|F[31]~27_combout\)))) # 
-- (!\myprocessor|branchMuxS~0_combout\ & (\myprocessor|my_regfile|valA[31]~644_combout\ & (\myprocessor|my_control|func[0]~0_combout\ $ (!\myprocessor|ALUSrc_mux|F[31]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|branchMuxS~0_combout\,
	datab => \myprocessor|my_regfile|valA[31]~644_combout\,
	datac => \myprocessor|my_control|func[0]~0_combout\,
	datad => \myprocessor|ALUSrc_mux|F[31]~27_combout\,
	combout => \myprocessor|branchMuxS~1_combout\);

-- Location: LCCOMB_X49_Y41_N18
\myprocessor|branchMuxS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|branchMuxS~2_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|branchMuxS~1_combout\ $ 
-- (!\myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|branchMuxS~1_combout\,
	datad => \myprocessor|my_alu|adder_inst|upper|F[15]~0_combout\,
	combout => \myprocessor|branchMuxS~2_combout\);

-- Location: LCCOMB_X50_Y41_N14
\myprocessor|Jr_mux|F[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[0]~16_combout\ = (\myprocessor|branchMuxS~2_combout\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|branchMuxS~23_combout\ & 
-- !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|branchMuxS~23_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	datad => \myprocessor|branchMuxS~2_combout\,
	combout => \myprocessor|Jr_mux|F[0]~16_combout\);

-- Location: LCCOMB_X50_Y41_N6
\myprocessor|Jr_mux|F[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[0]~3_combout\ = \myprocessor|PCNew[0]~0_combout\ $ (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0) & (\myprocessor|Jr_mux|F[0]~16_combout\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	datab => \myprocessor|PCNew[0]~0_combout\,
	datac => \myprocessor|Jr_mux|F[0]~16_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	combout => \myprocessor|Jr_mux|F[0]~3_combout\);

-- Location: LCCOMB_X50_Y41_N12
\myprocessor|Jr_mux|F[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[0]~2_combout\ = (\myprocessor|my_control|Jr~0_combout\ & (((\myprocessor|my_regfile|valB[0]~70_combout\)))) # (!\myprocessor|my_control|Jr~0_combout\ & (\myprocessor|my_control|J~0_combout\ & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|Jr~0_combout\,
	datab => \myprocessor|my_control|J~0_combout\,
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(0),
	combout => \myprocessor|Jr_mux|F[0]~2_combout\);

-- Location: LCCOMB_X50_Y41_N22
\myprocessor|Jr_mux|F[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|Jr_mux|F[0]~4_combout\ = (\myprocessor|Jr_mux|F[0]~2_combout\) # ((\myprocessor|Jr_mux|F[0]~3_combout\ & (!\myprocessor|my_control|J~0_combout\ & !\myprocessor|my_control|Jr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|Jr_mux|F[0]~3_combout\,
	datab => \myprocessor|Jr_mux|F[0]~2_combout\,
	datac => \myprocessor|my_control|J~0_combout\,
	datad => \myprocessor|my_control|Jr~0_combout\,
	combout => \myprocessor|Jr_mux|F[0]~4_combout\);

-- Location: LCCOMB_X50_Y36_N16
\myprocessor|my_regfile|valB[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[13]~5_combout\ = (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26) & (!\myprocessor|my_regfile|valB[13]~4_combout\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(26),
	datab => \myprocessor|my_regfile|valB[13]~4_combout\,
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(25),
	combout => \myprocessor|my_regfile|valB[13]~5_combout\);

-- Location: LCCOMB_X47_Y39_N24
\myprocessor|my_regfile|valB[3]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~93_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)) # ((\myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q\)))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:4:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:5:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valB[3]~93_combout\);

-- Location: LCCOMB_X47_Y39_N26
\myprocessor|my_regfile|valB[3]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~94_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|valB[3]~93_combout\ & ((\myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[3]~93_combout\ & (\myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|valB[3]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:6:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:7:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valB[3]~93_combout\,
	combout => \myprocessor|my_regfile|valB[3]~94_combout\);

-- Location: LCCOMB_X49_Y39_N0
\myprocessor|my_regfile|valB[3]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~95_combout\ = (\myprocessor|my_regfile|valB[13]~11_combout\ & ((\myprocessor|my_regfile|valB[3]~94_combout\) # ((!\myprocessor|my_regfile|valB[13]~10_combout\)))) # (!\myprocessor|my_regfile|valB[13]~11_combout\ & 
-- (((\myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q\ & \myprocessor|my_regfile|valB[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~11_combout\,
	datab => \myprocessor|my_regfile|valB[3]~94_combout\,
	datac => \myprocessor|my_regfile|regs:1:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~10_combout\,
	combout => \myprocessor|my_regfile|valB[3]~95_combout\);

-- Location: LCCOMB_X49_Y38_N12
\myprocessor|my_regfile|valB[3]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~96_combout\ = (\myprocessor|my_regfile|valB[3]~95_combout\ & ((\myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q\) # ((!\myprocessor|my_regfile|valB[13]~7_combout\)))) # (!\myprocessor|my_regfile|valB[3]~95_combout\ & 
-- (((\myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q\ & \myprocessor|my_regfile|valB[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~95_combout\,
	datab => \myprocessor|my_regfile|regs:3:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:2:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~7_combout\,
	combout => \myprocessor|my_regfile|valB[3]~96_combout\);

-- Location: LCCOMB_X46_Y34_N16
\myprocessor|my_regfile|valB[3]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~99_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:17:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:16:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[3]~99_combout\);

-- Location: LCCOMB_X46_Y34_N18
\myprocessor|my_regfile|valB[3]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~100_combout\ = (\myprocessor|my_regfile|valB[3]~99_combout\ & (((\myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q\) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[3]~99_combout\ & (\myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q\ & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:18:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_regfile|valB[3]~99_combout\,
	datac => \myprocessor|my_regfile|regs:19:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[3]~100_combout\);

-- Location: LCCOMB_X48_Y31_N24
\myprocessor|my_regfile|valB[3]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~97_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- (\myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datac => \myprocessor|my_regfile|regs:20:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:22:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valB[3]~97_combout\);

-- Location: LCCOMB_X48_Y31_N26
\myprocessor|my_regfile|valB[3]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~98_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[3]~97_combout\ & (\myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[3]~97_combout\ & ((\myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (\myprocessor|my_regfile|valB[3]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|valB[3]~97_combout\,
	datac => \myprocessor|my_regfile|regs:23:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:21:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valB[3]~98_combout\);

-- Location: LCCOMB_X49_Y38_N8
\myprocessor|my_regfile|valB[3]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~101_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[13]~17_combout\ & ((\myprocessor|my_regfile|valB[3]~98_combout\))) # (!\myprocessor|my_regfile|valB[13]~17_combout\ & 
-- (\myprocessor|my_regfile|valB[3]~100_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[13]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~100_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[13]~17_combout\,
	datad => \myprocessor|my_regfile|valB[3]~98_combout\,
	combout => \myprocessor|my_regfile|valB[3]~101_combout\);

-- Location: LCCOMB_X49_Y34_N16
\myprocessor|my_regfile|valB[3]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~104_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[13]~23_combout\ & (\myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_regfile|valB[13]~23_combout\ 
-- & ((\myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & (((\myprocessor|my_regfile|valB[13]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|regs:29:reg_array|r|bits:3:r~q\,
	datab => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datac => \myprocessor|my_regfile|regs:28:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valB[13]~23_combout\,
	combout => \myprocessor|my_regfile|valB[3]~104_combout\);

-- Location: LCCOMB_X54_Y31_N26
\myprocessor|my_regfile|valB[3]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~102_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q\) # ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (((\myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q\ & !\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_regfile|regs:26:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:24:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	combout => \myprocessor|my_regfile|valB[3]~102_combout\);

-- Location: LCCOMB_X53_Y34_N20
\myprocessor|my_regfile|valB[3]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~103_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[3]~102_combout\ & ((\myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q\))) # 
-- (!\myprocessor|my_regfile|valB[3]~102_combout\ & (\myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q\)))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[3]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:25:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:27:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valB[3]~102_combout\,
	combout => \myprocessor|my_regfile|valB[3]~103_combout\);

-- Location: LCCOMB_X53_Y34_N30
\myprocessor|my_regfile|valB[3]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~105_combout\ = (\myprocessor|my_regfile|inEnable[29]~40_combout\ & (\myprocessor|my_regfile|valB[3]~104_combout\)) # (!\myprocessor|my_regfile|inEnable[29]~40_combout\ & ((\myprocessor|my_regfile|valB[3]~104_combout\ & 
-- (\myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q\)) # (!\myprocessor|my_regfile|valB[3]~104_combout\ & ((\myprocessor|my_regfile|valB[3]~103_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|inEnable[29]~40_combout\,
	datab => \myprocessor|my_regfile|valB[3]~104_combout\,
	datac => \myprocessor|my_regfile|regs:30:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valB[3]~103_combout\,
	combout => \myprocessor|my_regfile|valB[3]~105_combout\);

-- Location: LCCOMB_X49_Y38_N26
\myprocessor|my_regfile|valB[3]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~106_combout\ = (\myprocessor|my_regfile|valB[13]~14_combout\ & (((\myprocessor|my_regfile|valB[3]~101_combout\)))) # (!\myprocessor|my_regfile|valB[13]~14_combout\ & ((\myprocessor|my_regfile|valB[3]~101_combout\ & 
-- ((\myprocessor|my_regfile|valB[3]~105_combout\))) # (!\myprocessor|my_regfile|valB[3]~101_combout\ & (\myprocessor|my_regfile|valB[3]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~96_combout\,
	datab => \myprocessor|my_regfile|valB[13]~14_combout\,
	datac => \myprocessor|my_regfile|valB[3]~101_combout\,
	datad => \myprocessor|my_regfile|valB[3]~105_combout\,
	combout => \myprocessor|my_regfile|valB[3]~106_combout\);

-- Location: LCCOMB_X49_Y38_N20
\myprocessor|my_regfile|valB[3]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~107_combout\ = (\myprocessor|my_regfile|valB[13]~6_combout\ & (((\myprocessor|my_regfile|valB[13]~5_combout\) # (\myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q\)))) # (!\myprocessor|my_regfile|valB[13]~6_combout\ & 
-- (\myprocessor|my_regfile|valB[3]~106_combout\ & (!\myprocessor|my_regfile|valB[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~106_combout\,
	datab => \myprocessor|my_regfile|valB[13]~6_combout\,
	datac => \myprocessor|my_regfile|valB[13]~5_combout\,
	datad => \myprocessor|my_regfile|regs:31:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valB[3]~107_combout\);

-- Location: LCCOMB_X55_Y39_N14
\myprocessor|my_regfile|valB[3]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~108_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & ((\myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:14:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:12:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[3]~108_combout\);

-- Location: LCCOMB_X56_Y40_N18
\myprocessor|my_regfile|valB[3]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~109_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|valB[3]~108_combout\ & (\myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q\)) # 
-- (!\myprocessor|my_regfile|valB[3]~108_combout\ & ((\myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q\))))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & (((\myprocessor|my_regfile|valB[3]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datab => \myprocessor|my_regfile|regs:15:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:13:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|valB[3]~108_combout\,
	combout => \myprocessor|my_regfile|valB[3]~109_combout\);

-- Location: LCCOMB_X49_Y37_N12
\myprocessor|my_regfile|valB[3]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~91_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & ((\myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q\))) # (!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22) & 
-- (\myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(22),
	datac => \myprocessor|my_regfile|regs:8:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_regfile|regs:9:reg_array|r|bits:3:r~q\,
	combout => \myprocessor|my_regfile|valB[3]~91_combout\);

-- Location: LCCOMB_X50_Y37_N16
\myprocessor|my_regfile|valB[3]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~92_combout\ = (\myprocessor|my_regfile|valB[3]~91_combout\ & ((\myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q\) # ((!\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\myprocessor|my_regfile|valB[3]~91_combout\ & (((\myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q\ & \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~91_combout\,
	datab => \myprocessor|my_regfile|regs:11:reg_array|r|bits:3:r~q\,
	datac => \myprocessor|my_regfile|regs:10:reg_array|r|bits:3:r~q\,
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(23),
	combout => \myprocessor|my_regfile|valB[3]~92_combout\);

-- Location: LCCOMB_X49_Y38_N22
\myprocessor|my_regfile|valB[3]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_regfile|valB[3]~110_combout\ = (\myprocessor|my_regfile|valB[13]~5_combout\ & ((\myprocessor|my_regfile|valB[3]~107_combout\ & (\myprocessor|my_regfile|valB[3]~109_combout\)) # (!\myprocessor|my_regfile|valB[3]~107_combout\ & 
-- ((\myprocessor|my_regfile|valB[3]~92_combout\))))) # (!\myprocessor|my_regfile|valB[13]~5_combout\ & (\myprocessor|my_regfile|valB[3]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[13]~5_combout\,
	datab => \myprocessor|my_regfile|valB[3]~107_combout\,
	datac => \myprocessor|my_regfile|valB[3]~109_combout\,
	datad => \myprocessor|my_regfile|valB[3]~92_combout\,
	combout => \myprocessor|my_regfile|valB[3]~110_combout\);

-- Location: LCCOMB_X63_Y38_N10
\mylcd|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal0~1_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & (\myprocessor|my_regfile|valB[2]~90_combout\ & (!\myprocessor|my_regfile|valB[4]~130_combout\ & !\myprocessor|my_regfile|valB[7]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datab => \myprocessor|my_regfile|valB[2]~90_combout\,
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \myprocessor|my_regfile|valB[7]~150_combout\,
	combout => \mylcd|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y38_N24
\mylcd|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal0~0_combout\ = (!\myprocessor|my_regfile|valB[6]~50_combout\ & !\myprocessor|my_regfile|valB[5]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~50_combout\,
	datad => \myprocessor|my_regfile|valB[5]~30_combout\,
	combout => \mylcd|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y38_N20
\mylcd|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal0~2_combout\ = (\mylcd|Equal0~1_combout\ & (!\myprocessor|my_regfile|valB[1]~170_combout\ & (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal0~1_combout\,
	datab => \myprocessor|my_regfile|valB[1]~170_combout\,
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Equal0~0_combout\,
	combout => \mylcd|Equal0~2_combout\);

-- Location: LCCOMB_X45_Y41_N16
\myprocessor|my_control|display~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \myprocessor|my_control|display~0_combout\ = (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29) & (\myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30) & 
-- \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(27),
	datab => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(29),
	datac => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(30),
	datad => \myprocessor|my_imem|altsyncram_component|auto_generated|q_a\(28),
	combout => \myprocessor|my_control|display~0_combout\);

-- Location: LCCOMB_X63_Y37_N10
\mylcd|ptr[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[3]~0_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Equal0~2_combout\) # ((!\mylcd|Equal0~0_combout\ & !\myprocessor|my_regfile|valB[7]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal0~2_combout\,
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|Equal0~0_combout\,
	datad => \myprocessor|my_regfile|valB[7]~150_combout\,
	combout => \mylcd|ptr[3]~0_combout\);

-- Location: LCCOMB_X63_Y42_N14
\mylcd|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~0_combout\ = \mylcd|index\(0) $ (VCC)
-- \mylcd|Add4~1\ = CARRY(\mylcd|index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datad => VCC,
	combout => \mylcd|Add4~0_combout\,
	cout => \mylcd|Add4~1\);

-- Location: LCCOMB_X63_Y42_N16
\mylcd|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~2_combout\ = (\mylcd|index\(1) & (!\mylcd|Add4~1\)) # (!\mylcd|index\(1) & ((\mylcd|Add4~1\) # (GND)))
-- \mylcd|Add4~3\ = CARRY((!\mylcd|Add4~1\) # (!\mylcd|index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(1),
	datad => VCC,
	cin => \mylcd|Add4~1\,
	combout => \mylcd|Add4~2_combout\,
	cout => \mylcd|Add4~3\);

-- Location: LCCOMB_X63_Y42_N18
\mylcd|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~4_combout\ = (\mylcd|index\(2) & (\mylcd|Add4~3\ $ (GND))) # (!\mylcd|index\(2) & (!\mylcd|Add4~3\ & VCC))
-- \mylcd|Add4~5\ = CARRY((\mylcd|index\(2) & !\mylcd|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(2),
	datad => VCC,
	cin => \mylcd|Add4~3\,
	combout => \mylcd|Add4~4_combout\,
	cout => \mylcd|Add4~5\);

-- Location: LCCOMB_X63_Y42_N20
\mylcd|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~6_combout\ = (\mylcd|index\(3) & (!\mylcd|Add4~5\)) # (!\mylcd|index\(3) & ((\mylcd|Add4~5\) # (GND)))
-- \mylcd|Add4~7\ = CARRY((!\mylcd|Add4~5\) # (!\mylcd|index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(3),
	datad => VCC,
	cin => \mylcd|Add4~5\,
	combout => \mylcd|Add4~6_combout\,
	cout => \mylcd|Add4~7\);

-- Location: LCCOMB_X63_Y42_N30
\mylcd|index[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[3]~6_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~6_combout\ & ((\mylcd|LessThan3~1_combout\)))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index~2_combout\,
	datab => \mylcd|Add4~6_combout\,
	datac => \mylcd|index\(3),
	datad => \mylcd|LessThan3~1_combout\,
	combout => \mylcd|index[3]~6_combout\);

-- Location: FF_X63_Y42_N31
\mylcd|index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[3]~6_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(3));

-- Location: LCCOMB_X63_Y42_N22
\mylcd|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~8_combout\ = (\mylcd|index\(4) & (\mylcd|Add4~7\ $ (GND))) # (!\mylcd|index\(4) & (!\mylcd|Add4~7\ & VCC))
-- \mylcd|Add4~9\ = CARRY((\mylcd|index\(4) & !\mylcd|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(4),
	datad => VCC,
	cin => \mylcd|Add4~7\,
	combout => \mylcd|Add4~8_combout\,
	cout => \mylcd|Add4~9\);

-- Location: LCCOMB_X63_Y42_N4
\mylcd|index[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[4]~7_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~8_combout\ & ((\mylcd|LessThan3~1_combout\)))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index~2_combout\,
	datab => \mylcd|Add4~8_combout\,
	datac => \mylcd|index\(4),
	datad => \mylcd|LessThan3~1_combout\,
	combout => \mylcd|index[4]~7_combout\);

-- Location: FF_X63_Y42_N5
\mylcd|index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[4]~7_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(4));

-- Location: LCCOMB_X63_Y42_N24
\mylcd|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add4~10_combout\ = \mylcd|Add4~9\ $ (\mylcd|index\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|index\(5),
	cin => \mylcd|Add4~9\,
	combout => \mylcd|Add4~10_combout\);

-- Location: LCCOMB_X66_Y41_N0
\mylcd|index[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[5]~8_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~10_combout\ & ((!\mylcd|LessThan3~0_combout\) # (!\mylcd|index\(5))))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add4~10_combout\,
	datab => \mylcd|index~2_combout\,
	datac => \mylcd|index\(5),
	datad => \mylcd|LessThan3~0_combout\,
	combout => \mylcd|index[5]~8_combout\);

-- Location: FF_X66_Y41_N1
\mylcd|index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[5]~8_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(5));

-- Location: LCCOMB_X66_Y41_N28
\mylcd|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan3~1_combout\ = (!\mylcd|LessThan3~0_combout\) # (!\mylcd|index\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(5),
	datac => \mylcd|LessThan3~0_combout\,
	combout => \mylcd|LessThan3~1_combout\);

-- Location: LCCOMB_X63_Y42_N0
\mylcd|index[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[1]~3_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~2_combout\ & ((\mylcd|LessThan3~1_combout\)))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index~2_combout\,
	datab => \mylcd|Add4~2_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|LessThan3~1_combout\,
	combout => \mylcd|index[1]~3_combout\);

-- Location: FF_X63_Y42_N1
\mylcd|index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[1]~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(1));

-- Location: LCCOMB_X63_Y42_N12
\mylcd|index[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[2]~5_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~4_combout\ & ((\mylcd|LessThan3~1_combout\)))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index~2_combout\,
	datab => \mylcd|Add4~4_combout\,
	datac => \mylcd|index\(2),
	datad => \mylcd|LessThan3~1_combout\,
	combout => \mylcd|index[2]~5_combout\);

-- Location: FF_X63_Y42_N13
\mylcd|index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[2]~5_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(2));

-- Location: LCCOMB_X62_Y41_N16
\mylcd|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan3~0_combout\ = (\mylcd|index\(3)) # ((\mylcd|index\(4)) # ((\mylcd|index\(2) & \mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(2),
	datab => \mylcd|index\(3),
	datac => \mylcd|index\(4),
	datad => \mylcd|index\(1),
	combout => \mylcd|LessThan3~0_combout\);

-- Location: LCCOMB_X66_Y41_N16
\mylcd|buf_changed_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|buf_changed_ack~0_combout\ = (\mylcd|LessThan3~0_combout\ & (\mylcd|index\(5) & ((\mylcd|buf_changed_ack~q\) # (\mylcd|buf_changed~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|LessThan3~0_combout\,
	datab => \mylcd|index\(5),
	datac => \mylcd|buf_changed_ack~q\,
	datad => \mylcd|buf_changed~q\,
	combout => \mylcd|buf_changed_ack~0_combout\);

-- Location: FF_X66_Y41_N17
\mylcd|buf_changed_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|buf_changed_ack~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|buf_changed_ack~q\);

-- Location: LCCOMB_X66_Y41_N6
\mylcd|buf_changed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|buf_changed~0_combout\ = (\mylcd|ptr[3]~0_combout\) # ((\mylcd|buf_changed~q\ & !\mylcd|buf_changed_ack~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr[3]~0_combout\,
	datac => \mylcd|buf_changed~q\,
	datad => \mylcd|buf_changed_ack~q\,
	combout => \mylcd|buf_changed~0_combout\);

-- Location: FF_X66_Y41_N7
\mylcd|buf_changed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|buf_changed~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|buf_changed~q\);

-- Location: LCCOMB_X65_Y42_N14
\mylcd|delay[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[0]~18_combout\ = \mylcd|delay\(0) $ (VCC)
-- \mylcd|delay[0]~19\ = CARRY(\mylcd|delay\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(0),
	datad => VCC,
	combout => \mylcd|delay[0]~18_combout\,
	cout => \mylcd|delay[0]~19\);

-- Location: LCCOMB_X62_Y42_N28
\mylcd|state2.A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state2.A~0_combout\ = !\mylcd|state2.D~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|state2.D~q\,
	combout => \mylcd|state2.A~0_combout\);

-- Location: LCCOMB_X66_Y41_N10
\mylcd|state1.B~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1.B~2_combout\ = (!\mylcd|state1.C~q\ & (!\mylcd|state1.B~q\ & !\mylcd|state1.D~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|state1.C~q\,
	datac => \mylcd|state1.B~q\,
	datad => \mylcd|state1.D~q\,
	combout => \mylcd|state1.B~2_combout\);

-- Location: LCCOMB_X66_Y41_N22
\mylcd|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector0~0_combout\ = (\mylcd|state1.B~2_combout\) # ((\mylcd|cstart~q\ & ((!\mylcd|cdone~q\) # (!\mylcd|state1.B~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1.B~q\,
	datab => \mylcd|cdone~q\,
	datac => \mylcd|cstart~q\,
	datad => \mylcd|state1.B~2_combout\,
	combout => \mylcd|Selector0~0_combout\);

-- Location: FF_X66_Y41_N23
\mylcd|cstart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector0~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|cstart~q\);

-- Location: LCCOMB_X65_Y42_N10
\mylcd|prestart~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|prestart~feeder_combout\ = \mylcd|cstart~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|cstart~q\,
	combout => \mylcd|prestart~feeder_combout\);

-- Location: FF_X65_Y42_N11
\mylcd|prestart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|prestart~feeder_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|prestart~q\);

-- Location: LCCOMB_X65_Y42_N8
\mylcd|mstart~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|mstart~0_combout\ = (\mylcd|mstart~q\ & (((!\mylcd|state2.D~q\)))) # (!\mylcd|mstart~q\ & (!\mylcd|prestart~q\ & (\mylcd|cstart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|prestart~q\,
	datab => \mylcd|cstart~q\,
	datac => \mylcd|mstart~q\,
	datad => \mylcd|state2.D~q\,
	combout => \mylcd|mstart~0_combout\);

-- Location: FF_X65_Y42_N9
\mylcd|mstart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|mstart~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|mstart~q\);

-- Location: FF_X62_Y42_N29
\mylcd|state2.A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state2.A~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.A~q\);

-- Location: LCCOMB_X62_Y42_N26
\mylcd|state2.B~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state2.B~0_combout\ = !\mylcd|state2.A~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|state2.A~q\,
	combout => \mylcd|state2.B~0_combout\);

-- Location: FF_X62_Y42_N27
\mylcd|state2.B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state2.B~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.B~q\);

-- Location: LCCOMB_X65_Y45_N10
\mylcd|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector7~0_combout\ = (\mylcd|state2.B~q\) # ((\mylcd|state2.C~q\ & !\mylcd|count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state2.B~q\,
	datac => \mylcd|state2.C~q\,
	datad => \mylcd|count\(4),
	combout => \mylcd|Selector7~0_combout\);

-- Location: FF_X65_Y45_N11
\mylcd|state2.C\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector7~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.C~q\);

-- Location: LCCOMB_X65_Y45_N8
\mylcd|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector9~0_combout\ = (\mylcd|count\(4) & (((\mylcd|state2.B~q\) # (\mylcd|state2.C~q\)) # (!\mylcd|state2.A~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(4),
	datab => \mylcd|state2.A~q\,
	datac => \mylcd|state2.B~q\,
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector9~0_combout\);

-- Location: LCCOMB_X65_Y45_N22
\mylcd|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~0_combout\ = \mylcd|count\(0) $ (VCC)
-- \mylcd|Add5~1\ = CARRY(\mylcd|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|count\(0),
	datad => VCC,
	combout => \mylcd|Add5~0_combout\,
	cout => \mylcd|Add5~1\);

-- Location: LCCOMB_X65_Y45_N20
\mylcd|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector10~0_combout\ = ((\mylcd|state2.B~q\) # ((\mylcd|count\(4) & \mylcd|state2.C~q\))) # (!\mylcd|state2.A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(4),
	datab => \mylcd|state2.A~q\,
	datac => \mylcd|state2.B~q\,
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector10~0_combout\);

-- Location: LCCOMB_X65_Y45_N2
\mylcd|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector7~1_combout\ = (!\mylcd|count\(4) & \mylcd|state2.C~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(4),
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector7~1_combout\);

-- Location: LCCOMB_X65_Y45_N16
\mylcd|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector13~0_combout\ = (\mylcd|Add5~0_combout\ & ((\mylcd|Selector7~1_combout\) # ((\mylcd|Selector10~0_combout\ & \mylcd|count\(0))))) # (!\mylcd|Add5~0_combout\ & (\mylcd|Selector10~0_combout\ & (\mylcd|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add5~0_combout\,
	datab => \mylcd|Selector10~0_combout\,
	datac => \mylcd|count\(0),
	datad => \mylcd|Selector7~1_combout\,
	combout => \mylcd|Selector13~0_combout\);

-- Location: FF_X65_Y45_N17
\mylcd|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector13~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(0));

-- Location: LCCOMB_X65_Y45_N24
\mylcd|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~2_combout\ = (\mylcd|count\(1) & (!\mylcd|Add5~1\)) # (!\mylcd|count\(1) & ((\mylcd|Add5~1\) # (GND)))
-- \mylcd|Add5~3\ = CARRY((!\mylcd|Add5~1\) # (!\mylcd|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(1),
	datad => VCC,
	cin => \mylcd|Add5~1\,
	combout => \mylcd|Add5~2_combout\,
	cout => \mylcd|Add5~3\);

-- Location: LCCOMB_X65_Y45_N6
\mylcd|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector12~0_combout\ = (\mylcd|Add5~2_combout\ & ((\mylcd|Selector7~1_combout\) # ((\mylcd|Selector10~0_combout\ & \mylcd|count\(1))))) # (!\mylcd|Add5~2_combout\ & (\mylcd|Selector10~0_combout\ & (\mylcd|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add5~2_combout\,
	datab => \mylcd|Selector10~0_combout\,
	datac => \mylcd|count\(1),
	datad => \mylcd|Selector7~1_combout\,
	combout => \mylcd|Selector12~0_combout\);

-- Location: FF_X65_Y45_N7
\mylcd|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector12~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(1));

-- Location: LCCOMB_X65_Y45_N26
\mylcd|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~4_combout\ = (\mylcd|count\(2) & (\mylcd|Add5~3\ $ (GND))) # (!\mylcd|count\(2) & (!\mylcd|Add5~3\ & VCC))
-- \mylcd|Add5~5\ = CARRY((\mylcd|count\(2) & !\mylcd|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|count\(2),
	datad => VCC,
	cin => \mylcd|Add5~3\,
	combout => \mylcd|Add5~4_combout\,
	cout => \mylcd|Add5~5\);

-- Location: LCCOMB_X65_Y45_N4
\mylcd|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector11~0_combout\ = (\mylcd|Add5~4_combout\ & ((\mylcd|Selector7~1_combout\) # ((\mylcd|Selector10~0_combout\ & \mylcd|count\(2))))) # (!\mylcd|Add5~4_combout\ & (\mylcd|Selector10~0_combout\ & (\mylcd|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add5~4_combout\,
	datab => \mylcd|Selector10~0_combout\,
	datac => \mylcd|count\(2),
	datad => \mylcd|Selector7~1_combout\,
	combout => \mylcd|Selector11~0_combout\);

-- Location: FF_X65_Y45_N5
\mylcd|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector11~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(2));

-- Location: LCCOMB_X65_Y45_N28
\mylcd|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~6_combout\ = (\mylcd|count\(3) & (!\mylcd|Add5~5\)) # (!\mylcd|count\(3) & ((\mylcd|Add5~5\) # (GND)))
-- \mylcd|Add5~7\ = CARRY((!\mylcd|Add5~5\) # (!\mylcd|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|count\(3),
	datad => VCC,
	cin => \mylcd|Add5~5\,
	combout => \mylcd|Add5~6_combout\,
	cout => \mylcd|Add5~7\);

-- Location: LCCOMB_X65_Y45_N18
\mylcd|Selector10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector10~1_combout\ = (\mylcd|Add5~6_combout\ & ((\mylcd|Selector7~1_combout\) # ((\mylcd|Selector10~0_combout\ & \mylcd|count\(3))))) # (!\mylcd|Add5~6_combout\ & (\mylcd|Selector10~0_combout\ & (\mylcd|count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add5~6_combout\,
	datab => \mylcd|Selector10~0_combout\,
	datac => \mylcd|count\(3),
	datad => \mylcd|Selector7~1_combout\,
	combout => \mylcd|Selector10~1_combout\);

-- Location: FF_X65_Y45_N19
\mylcd|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector10~1_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(3));

-- Location: LCCOMB_X65_Y45_N30
\mylcd|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add5~8_combout\ = \mylcd|Add5~7\ $ (!\mylcd|count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|count\(4),
	cin => \mylcd|Add5~7\,
	combout => \mylcd|Add5~8_combout\);

-- Location: LCCOMB_X65_Y45_N12
\mylcd|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector9~1_combout\ = (\mylcd|Selector9~0_combout\) # ((\mylcd|Add5~8_combout\ & \mylcd|state2.C~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|Selector9~0_combout\,
	datac => \mylcd|Add5~8_combout\,
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector9~1_combout\);

-- Location: FF_X65_Y45_N13
\mylcd|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector9~1_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|count\(4));

-- Location: LCCOMB_X65_Y45_N14
\mylcd|state2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state2~12_combout\ = (\mylcd|count\(4) & \mylcd|state2.C~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|count\(4),
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|state2~12_combout\);

-- Location: FF_X65_Y45_N15
\mylcd|state2.D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state2~12_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state2.D~q\);

-- Location: LCCOMB_X65_Y42_N12
\mylcd|mstart~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|mstart~1_combout\ = (\mylcd|state2.D~q\ & \mylcd|mstart~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|state2.D~q\,
	datac => \mylcd|mstart~q\,
	combout => \mylcd|mstart~1_combout\);

-- Location: LCCOMB_X65_Y42_N2
\mylcd|cdone~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|cdone~0_combout\ = (\mylcd|mstart~1_combout\) # ((\mylcd|cdone~q\ & ((\mylcd|prestart~q\) # (!\mylcd|cstart~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|mstart~1_combout\,
	datab => \mylcd|cstart~q\,
	datac => \mylcd|cdone~q\,
	datad => \mylcd|prestart~q\,
	combout => \mylcd|cdone~0_combout\);

-- Location: FF_X65_Y42_N3
\mylcd|cdone\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|cdone~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|cdone~q\);

-- Location: LCCOMB_X66_Y41_N8
\mylcd|state1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1~12_combout\ = (!\mylcd|cdone~q\ & \mylcd|state1.B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|cdone~q\,
	datac => \mylcd|state1.B~q\,
	combout => \mylcd|state1~12_combout\);

-- Location: LCCOMB_X66_Y41_N12
\mylcd|state1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1~13_combout\ = (\mylcd|state1~12_combout\) # (((!\mylcd|LessThan4~5_combout\ & \mylcd|state1.C~q\)) # (!\mylcd|LessThan3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|LessThan4~5_combout\,
	datab => \mylcd|state1.C~q\,
	datac => \mylcd|state1~12_combout\,
	datad => \mylcd|LessThan3~1_combout\,
	combout => \mylcd|state1~13_combout\);

-- Location: LCCOMB_X66_Y41_N30
\mylcd|state1.B~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1.B~3_combout\ = (\mylcd|state1~13_combout\ & (((\mylcd|state1.B~q\)))) # (!\mylcd|state1~13_combout\ & (!\mylcd|state1.C~q\ & (!\mylcd|state1.B~q\ & !\mylcd|state1.D~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1~13_combout\,
	datab => \mylcd|state1.C~q\,
	datac => \mylcd|state1.B~q\,
	datad => \mylcd|state1.D~q\,
	combout => \mylcd|state1.B~3_combout\);

-- Location: FF_X66_Y41_N31
\mylcd|state1.B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state1.B~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.B~q\);

-- Location: LCCOMB_X66_Y41_N18
\mylcd|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector3~0_combout\ = (\mylcd|state1.B~q\ & ((\mylcd|cdone~q\) # ((\mylcd|state1.C~q\ & !\mylcd|LessThan4~5_combout\)))) # (!\mylcd|state1.B~q\ & (((\mylcd|state1.C~q\ & !\mylcd|LessThan4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1.B~q\,
	datab => \mylcd|cdone~q\,
	datac => \mylcd|state1.C~q\,
	datad => \mylcd|LessThan4~5_combout\,
	combout => \mylcd|Selector3~0_combout\);

-- Location: FF_X66_Y41_N19
\mylcd|state1.C\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector3~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.C~q\);

-- Location: LCCOMB_X66_Y41_N4
\mylcd|delay[17]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[17]~22_combout\ = (\mylcd|state1.C~q\ & ((!\mylcd|index\(5)) # (!\mylcd|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|state1.C~q\,
	datac => \mylcd|LessThan3~0_combout\,
	datad => \mylcd|index\(5),
	combout => \mylcd|delay[17]~22_combout\);

-- Location: FF_X65_Y42_N15
\mylcd|delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[0]~18_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(0));

-- Location: LCCOMB_X65_Y42_N16
\mylcd|delay[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[1]~20_combout\ = (\mylcd|delay\(1) & (!\mylcd|delay[0]~19\)) # (!\mylcd|delay\(1) & ((\mylcd|delay[0]~19\) # (GND)))
-- \mylcd|delay[1]~21\ = CARRY((!\mylcd|delay[0]~19\) # (!\mylcd|delay\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(1),
	datad => VCC,
	cin => \mylcd|delay[0]~19\,
	combout => \mylcd|delay[1]~20_combout\,
	cout => \mylcd|delay[1]~21\);

-- Location: FF_X65_Y42_N17
\mylcd|delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[1]~20_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(1));

-- Location: LCCOMB_X65_Y42_N18
\mylcd|delay[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[2]~23_combout\ = (\mylcd|delay\(2) & (\mylcd|delay[1]~21\ $ (GND))) # (!\mylcd|delay\(2) & (!\mylcd|delay[1]~21\ & VCC))
-- \mylcd|delay[2]~24\ = CARRY((\mylcd|delay\(2) & !\mylcd|delay[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(2),
	datad => VCC,
	cin => \mylcd|delay[1]~21\,
	combout => \mylcd|delay[2]~23_combout\,
	cout => \mylcd|delay[2]~24\);

-- Location: FF_X65_Y42_N19
\mylcd|delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[2]~23_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(2));

-- Location: LCCOMB_X65_Y42_N20
\mylcd|delay[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[3]~25_combout\ = (\mylcd|delay\(3) & (!\mylcd|delay[2]~24\)) # (!\mylcd|delay\(3) & ((\mylcd|delay[2]~24\) # (GND)))
-- \mylcd|delay[3]~26\ = CARRY((!\mylcd|delay[2]~24\) # (!\mylcd|delay\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(3),
	datad => VCC,
	cin => \mylcd|delay[2]~24\,
	combout => \mylcd|delay[3]~25_combout\,
	cout => \mylcd|delay[3]~26\);

-- Location: FF_X65_Y42_N21
\mylcd|delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[3]~25_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(3));

-- Location: LCCOMB_X65_Y42_N22
\mylcd|delay[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[4]~27_combout\ = (\mylcd|delay\(4) & (\mylcd|delay[3]~26\ $ (GND))) # (!\mylcd|delay\(4) & (!\mylcd|delay[3]~26\ & VCC))
-- \mylcd|delay[4]~28\ = CARRY((\mylcd|delay\(4) & !\mylcd|delay[3]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(4),
	datad => VCC,
	cin => \mylcd|delay[3]~26\,
	combout => \mylcd|delay[4]~27_combout\,
	cout => \mylcd|delay[4]~28\);

-- Location: FF_X65_Y42_N23
\mylcd|delay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[4]~27_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(4));

-- Location: LCCOMB_X65_Y42_N24
\mylcd|delay[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[5]~29_combout\ = (\mylcd|delay\(5) & (!\mylcd|delay[4]~28\)) # (!\mylcd|delay\(5) & ((\mylcd|delay[4]~28\) # (GND)))
-- \mylcd|delay[5]~30\ = CARRY((!\mylcd|delay[4]~28\) # (!\mylcd|delay\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(5),
	datad => VCC,
	cin => \mylcd|delay[4]~28\,
	combout => \mylcd|delay[5]~29_combout\,
	cout => \mylcd|delay[5]~30\);

-- Location: FF_X65_Y42_N25
\mylcd|delay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[5]~29_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(5));

-- Location: LCCOMB_X65_Y42_N26
\mylcd|delay[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[6]~31_combout\ = (\mylcd|delay\(6) & (\mylcd|delay[5]~30\ $ (GND))) # (!\mylcd|delay\(6) & (!\mylcd|delay[5]~30\ & VCC))
-- \mylcd|delay[6]~32\ = CARRY((\mylcd|delay\(6) & !\mylcd|delay[5]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(6),
	datad => VCC,
	cin => \mylcd|delay[5]~30\,
	combout => \mylcd|delay[6]~31_combout\,
	cout => \mylcd|delay[6]~32\);

-- Location: FF_X65_Y42_N27
\mylcd|delay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[6]~31_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(6));

-- Location: LCCOMB_X65_Y42_N28
\mylcd|delay[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[7]~33_combout\ = (\mylcd|delay\(7) & (!\mylcd|delay[6]~32\)) # (!\mylcd|delay\(7) & ((\mylcd|delay[6]~32\) # (GND)))
-- \mylcd|delay[7]~34\ = CARRY((!\mylcd|delay[6]~32\) # (!\mylcd|delay\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(7),
	datad => VCC,
	cin => \mylcd|delay[6]~32\,
	combout => \mylcd|delay[7]~33_combout\,
	cout => \mylcd|delay[7]~34\);

-- Location: FF_X65_Y42_N29
\mylcd|delay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[7]~33_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(7));

-- Location: LCCOMB_X65_Y42_N30
\mylcd|delay[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[8]~35_combout\ = (\mylcd|delay\(8) & (\mylcd|delay[7]~34\ $ (GND))) # (!\mylcd|delay\(8) & (!\mylcd|delay[7]~34\ & VCC))
-- \mylcd|delay[8]~36\ = CARRY((\mylcd|delay\(8) & !\mylcd|delay[7]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(8),
	datad => VCC,
	cin => \mylcd|delay[7]~34\,
	combout => \mylcd|delay[8]~35_combout\,
	cout => \mylcd|delay[8]~36\);

-- Location: FF_X65_Y42_N31
\mylcd|delay[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[8]~35_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(8));

-- Location: LCCOMB_X65_Y41_N0
\mylcd|delay[9]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[9]~37_combout\ = (\mylcd|delay\(9) & (!\mylcd|delay[8]~36\)) # (!\mylcd|delay\(9) & ((\mylcd|delay[8]~36\) # (GND)))
-- \mylcd|delay[9]~38\ = CARRY((!\mylcd|delay[8]~36\) # (!\mylcd|delay\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(9),
	datad => VCC,
	cin => \mylcd|delay[8]~36\,
	combout => \mylcd|delay[9]~37_combout\,
	cout => \mylcd|delay[9]~38\);

-- Location: FF_X65_Y41_N1
\mylcd|delay[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[9]~37_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(9));

-- Location: LCCOMB_X65_Y41_N2
\mylcd|delay[10]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[10]~39_combout\ = (\mylcd|delay\(10) & (\mylcd|delay[9]~38\ $ (GND))) # (!\mylcd|delay\(10) & (!\mylcd|delay[9]~38\ & VCC))
-- \mylcd|delay[10]~40\ = CARRY((\mylcd|delay\(10) & !\mylcd|delay[9]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(10),
	datad => VCC,
	cin => \mylcd|delay[9]~38\,
	combout => \mylcd|delay[10]~39_combout\,
	cout => \mylcd|delay[10]~40\);

-- Location: FF_X65_Y41_N3
\mylcd|delay[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[10]~39_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(10));

-- Location: LCCOMB_X65_Y41_N4
\mylcd|delay[11]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[11]~41_combout\ = (\mylcd|delay\(11) & (!\mylcd|delay[10]~40\)) # (!\mylcd|delay\(11) & ((\mylcd|delay[10]~40\) # (GND)))
-- \mylcd|delay[11]~42\ = CARRY((!\mylcd|delay[10]~40\) # (!\mylcd|delay\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(11),
	datad => VCC,
	cin => \mylcd|delay[10]~40\,
	combout => \mylcd|delay[11]~41_combout\,
	cout => \mylcd|delay[11]~42\);

-- Location: FF_X65_Y41_N5
\mylcd|delay[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[11]~41_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(11));

-- Location: LCCOMB_X65_Y41_N6
\mylcd|delay[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[12]~43_combout\ = (\mylcd|delay\(12) & (\mylcd|delay[11]~42\ $ (GND))) # (!\mylcd|delay\(12) & (!\mylcd|delay[11]~42\ & VCC))
-- \mylcd|delay[12]~44\ = CARRY((\mylcd|delay\(12) & !\mylcd|delay[11]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(12),
	datad => VCC,
	cin => \mylcd|delay[11]~42\,
	combout => \mylcd|delay[12]~43_combout\,
	cout => \mylcd|delay[12]~44\);

-- Location: FF_X65_Y41_N7
\mylcd|delay[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[12]~43_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(12));

-- Location: LCCOMB_X65_Y41_N8
\mylcd|delay[13]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[13]~45_combout\ = (\mylcd|delay\(13) & (!\mylcd|delay[12]~44\)) # (!\mylcd|delay\(13) & ((\mylcd|delay[12]~44\) # (GND)))
-- \mylcd|delay[13]~46\ = CARRY((!\mylcd|delay[12]~44\) # (!\mylcd|delay\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(13),
	datad => VCC,
	cin => \mylcd|delay[12]~44\,
	combout => \mylcd|delay[13]~45_combout\,
	cout => \mylcd|delay[13]~46\);

-- Location: FF_X65_Y41_N9
\mylcd|delay[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[13]~45_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(13));

-- Location: LCCOMB_X65_Y41_N10
\mylcd|delay[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[14]~47_combout\ = (\mylcd|delay\(14) & (\mylcd|delay[13]~46\ $ (GND))) # (!\mylcd|delay\(14) & (!\mylcd|delay[13]~46\ & VCC))
-- \mylcd|delay[14]~48\ = CARRY((\mylcd|delay\(14) & !\mylcd|delay[13]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(14),
	datad => VCC,
	cin => \mylcd|delay[13]~46\,
	combout => \mylcd|delay[14]~47_combout\,
	cout => \mylcd|delay[14]~48\);

-- Location: FF_X65_Y41_N11
\mylcd|delay[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[14]~47_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(14));

-- Location: LCCOMB_X65_Y41_N12
\mylcd|delay[15]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[15]~49_combout\ = (\mylcd|delay\(15) & (!\mylcd|delay[14]~48\)) # (!\mylcd|delay\(15) & ((\mylcd|delay[14]~48\) # (GND)))
-- \mylcd|delay[15]~50\ = CARRY((!\mylcd|delay[14]~48\) # (!\mylcd|delay\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(15),
	datad => VCC,
	cin => \mylcd|delay[14]~48\,
	combout => \mylcd|delay[15]~49_combout\,
	cout => \mylcd|delay[15]~50\);

-- Location: FF_X65_Y41_N13
\mylcd|delay[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[15]~49_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(15));

-- Location: LCCOMB_X65_Y41_N14
\mylcd|delay[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[16]~51_combout\ = (\mylcd|delay\(16) & (\mylcd|delay[15]~50\ $ (GND))) # (!\mylcd|delay\(16) & (!\mylcd|delay[15]~50\ & VCC))
-- \mylcd|delay[16]~52\ = CARRY((\mylcd|delay\(16) & !\mylcd|delay[15]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|delay\(16),
	datad => VCC,
	cin => \mylcd|delay[15]~50\,
	combout => \mylcd|delay[16]~51_combout\,
	cout => \mylcd|delay[16]~52\);

-- Location: FF_X65_Y41_N15
\mylcd|delay[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[16]~51_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(16));

-- Location: LCCOMB_X65_Y41_N16
\mylcd|delay[17]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|delay[17]~53_combout\ = \mylcd|delay[16]~52\ $ (\mylcd|delay\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|delay\(17),
	cin => \mylcd|delay[16]~52\,
	combout => \mylcd|delay[17]~53_combout\);

-- Location: FF_X65_Y41_N17
\mylcd|delay[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|delay[17]~53_combout\,
	clrn => \resetn~input_o\,
	sclr => \mylcd|LessThan4~5_combout\,
	ena => \mylcd|delay[17]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|delay\(17));

-- Location: LCCOMB_X65_Y42_N6
\mylcd|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~1_combout\ = (!\mylcd|delay\(7)) # (!\mylcd|delay\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|delay\(8),
	datad => \mylcd|delay\(7),
	combout => \mylcd|LessThan4~1_combout\);

-- Location: LCCOMB_X65_Y42_N4
\mylcd|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~0_combout\ = (((!\mylcd|delay\(2)) # (!\mylcd|delay\(4))) # (!\mylcd|delay\(3))) # (!\mylcd|delay\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(1),
	datab => \mylcd|delay\(3),
	datac => \mylcd|delay\(4),
	datad => \mylcd|delay\(2),
	combout => \mylcd|LessThan4~0_combout\);

-- Location: LCCOMB_X65_Y42_N0
\mylcd|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~2_combout\ = (\mylcd|LessThan4~1_combout\) # ((\mylcd|LessThan4~0_combout\) # ((!\mylcd|delay\(5)) # (!\mylcd|delay\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|LessThan4~1_combout\,
	datab => \mylcd|LessThan4~0_combout\,
	datac => \mylcd|delay\(6),
	datad => \mylcd|delay\(5),
	combout => \mylcd|LessThan4~2_combout\);

-- Location: LCCOMB_X65_Y41_N26
\mylcd|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~3_combout\ = (((!\mylcd|delay\(9)) # (!\mylcd|delay\(11))) # (!\mylcd|delay\(10))) # (!\mylcd|delay\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(12),
	datab => \mylcd|delay\(10),
	datac => \mylcd|delay\(11),
	datad => \mylcd|delay\(9),
	combout => \mylcd|LessThan4~3_combout\);

-- Location: LCCOMB_X65_Y41_N28
\mylcd|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~4_combout\ = (((!\mylcd|delay\(14)) # (!\mylcd|delay\(13))) # (!\mylcd|delay\(16))) # (!\mylcd|delay\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(15),
	datab => \mylcd|delay\(16),
	datac => \mylcd|delay\(13),
	datad => \mylcd|delay\(14),
	combout => \mylcd|LessThan4~4_combout\);

-- Location: LCCOMB_X65_Y41_N22
\mylcd|LessThan4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan4~5_combout\ = (\mylcd|delay\(17) & (!\mylcd|LessThan4~2_combout\ & (!\mylcd|LessThan4~3_combout\ & !\mylcd|LessThan4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|delay\(17),
	datab => \mylcd|LessThan4~2_combout\,
	datac => \mylcd|LessThan4~3_combout\,
	datad => \mylcd|LessThan4~4_combout\,
	combout => \mylcd|LessThan4~5_combout\);

-- Location: LCCOMB_X66_Y41_N24
\mylcd|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector4~0_combout\ = (\mylcd|LessThan4~5_combout\ & \mylcd|state1.C~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|LessThan4~5_combout\,
	datad => \mylcd|state1.C~q\,
	combout => \mylcd|Selector4~0_combout\);

-- Location: FF_X66_Y41_N25
\mylcd|state1.D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector4~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.D~q\);

-- Location: LCCOMB_X66_Y41_N2
\mylcd|index~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index~2_combout\ = (\mylcd|index\(5) & ((\mylcd|LessThan3~0_combout\ & (\mylcd|buf_changed~q\)) # (!\mylcd|LessThan3~0_combout\ & ((\mylcd|state1.D~q\))))) # (!\mylcd|index\(5) & (((\mylcd|state1.D~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|buf_changed~q\,
	datab => \mylcd|index\(5),
	datac => \mylcd|LessThan3~0_combout\,
	datad => \mylcd|state1.D~q\,
	combout => \mylcd|index~2_combout\);

-- Location: LCCOMB_X63_Y42_N10
\mylcd|index[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|index[0]~4_combout\ = (\mylcd|index~2_combout\ & (\mylcd|Add4~0_combout\ & ((\mylcd|LessThan3~1_combout\)))) # (!\mylcd|index~2_combout\ & (((\mylcd|index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index~2_combout\,
	datab => \mylcd|Add4~0_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|LessThan3~1_combout\,
	combout => \mylcd|index[0]~4_combout\);

-- Location: FF_X63_Y42_N11
\mylcd|index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|index[0]~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|index\(0));

-- Location: LCCOMB_X62_Y41_N2
\mylcd|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add1~1_combout\ = \mylcd|index\(2) $ (((\mylcd|index\(1)) # (\mylcd|index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(2),
	datab => \mylcd|index\(1),
	datac => \mylcd|index\(0),
	combout => \mylcd|Add1~1_combout\);

-- Location: LCCOMB_X63_Y37_N2
\mylcd|ptr[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[0]~4_combout\ = (\mylcd|ptr[3]~0_combout\ & ((\mylcd|Decoder0~2_combout\))) # (!\mylcd|ptr[3]~0_combout\ & (\mylcd|ptr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr[3]~0_combout\,
	datac => \mylcd|ptr\(0),
	datad => \mylcd|Decoder0~2_combout\,
	combout => \mylcd|ptr[0]~4_combout\);

-- Location: FF_X63_Y37_N3
\mylcd|ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[0]~4_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(0));

-- Location: LCCOMB_X63_Y37_N8
\mylcd|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~2_combout\ = (!\mylcd|Equal0~2_combout\ & (!\mylcd|ptr\(0) & (!\mylcd|Equal0~0_combout\ & !\myprocessor|my_regfile|valB[7]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal0~2_combout\,
	datab => \mylcd|ptr\(0),
	datac => \mylcd|Equal0~0_combout\,
	datad => \myprocessor|my_regfile|valB[7]~150_combout\,
	combout => \mylcd|Decoder0~2_combout\);

-- Location: LCCOMB_X63_Y37_N30
\mylcd|Decoder0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~21_combout\ = (!\myprocessor|my_regfile|valB[7]~150_combout\ & (!\mylcd|Equal0~2_combout\ & ((\myprocessor|my_regfile|valB[5]~30_combout\) # (\myprocessor|my_regfile|valB[6]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~30_combout\,
	datab => \myprocessor|my_regfile|valB[7]~150_combout\,
	datac => \myprocessor|my_regfile|valB[6]~50_combout\,
	datad => \mylcd|Equal0~2_combout\,
	combout => \mylcd|Decoder0~21_combout\);

-- Location: LCCOMB_X63_Y37_N22
\mylcd|ptr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[1]~2_combout\ = (\mylcd|ptr[3]~0_combout\ & (\mylcd|Decoder0~21_combout\ & (\mylcd|ptr\(0) $ (\mylcd|ptr\(1))))) # (!\mylcd|ptr[3]~0_combout\ & (((\mylcd|ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~21_combout\,
	datab => \mylcd|ptr\(0),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr[3]~0_combout\,
	combout => \mylcd|ptr[1]~2_combout\);

-- Location: FF_X63_Y37_N23
\mylcd|ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[1]~2_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(1));

-- Location: LCCOMB_X63_Y37_N24
\mylcd|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add0~0_combout\ = \mylcd|ptr\(2) $ (((\mylcd|ptr\(0) & \mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(0),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|Add0~0_combout\);

-- Location: LCCOMB_X63_Y37_N4
\mylcd|ptr[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[2]~1_combout\ = (\mylcd|ptr[3]~0_combout\ & (\mylcd|Decoder0~21_combout\ & (\mylcd|Add0~0_combout\))) # (!\mylcd|ptr[3]~0_combout\ & (((\mylcd|ptr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~21_combout\,
	datab => \mylcd|Add0~0_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr[3]~0_combout\,
	combout => \mylcd|ptr[2]~1_combout\);

-- Location: FF_X63_Y37_N5
\mylcd|ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[2]~1_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(2));

-- Location: LCCOMB_X63_Y37_N20
\mylcd|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add0~1_combout\ = \mylcd|ptr\(3) $ (((\mylcd|ptr\(2) & (\mylcd|ptr\(0) & \mylcd|ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(0),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Add0~1_combout\);

-- Location: LCCOMB_X63_Y37_N0
\mylcd|ptr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|ptr[3]~3_combout\ = (\mylcd|ptr[3]~0_combout\ & (\mylcd|Decoder0~21_combout\ & (\mylcd|Add0~1_combout\))) # (!\mylcd|ptr[3]~0_combout\ & (((\mylcd|ptr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~21_combout\,
	datab => \mylcd|Add0~1_combout\,
	datac => \mylcd|ptr\(3),
	datad => \mylcd|ptr[3]~0_combout\,
	combout => \mylcd|ptr[3]~3_combout\);

-- Location: FF_X63_Y37_N1
\mylcd|ptr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|ptr[3]~3_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|ptr\(3));

-- Location: LCCOMB_X65_Y40_N6
\mylcd|Decoder0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~14_combout\ = (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~2_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~14_combout\);

-- Location: LCCOMB_X66_Y38_N0
\mylcd|line2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~18_combout\ = (\mylcd|Decoder0~14_combout\ & \myprocessor|my_regfile|valB[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~14_combout\,
	datad => \myprocessor|my_regfile|valB[0]~70_combout\,
	combout => \mylcd|line2~18_combout\);

-- Location: LCCOMB_X63_Y37_N12
\mylcd|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|process_0~1_combout\ = (!\mylcd|ptr\(2) & (!\mylcd|ptr\(0) & (!\mylcd|ptr\(1) & !\mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(0),
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|process_0~1_combout\);

-- Location: LCCOMB_X63_Y37_N16
\mylcd|printed_crlf~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|printed_crlf~0_combout\ = (\mylcd|Equal0~2_combout\) # ((\mylcd|printed_crlf~q\ & ((\mylcd|Equal0~0_combout\) # (\myprocessor|my_regfile|valB[7]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal0~2_combout\,
	datab => \mylcd|Equal0~0_combout\,
	datac => \mylcd|printed_crlf~q\,
	datad => \myprocessor|my_regfile|valB[7]~150_combout\,
	combout => \mylcd|printed_crlf~0_combout\);

-- Location: FF_X63_Y37_N17
\mylcd|printed_crlf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|printed_crlf~0_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|printed_crlf~q\);

-- Location: LCCOMB_X63_Y37_N26
\mylcd|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|process_0~0_combout\ = (!\mylcd|printed_crlf~q\ & (!\myprocessor|my_regfile|valB[7]~150_combout\ & ((\myprocessor|my_regfile|valB[5]~30_combout\) # (\myprocessor|my_regfile|valB[6]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~30_combout\,
	datab => \mylcd|printed_crlf~q\,
	datac => \myprocessor|my_regfile|valB[6]~50_combout\,
	datad => \myprocessor|my_regfile|valB[7]~150_combout\,
	combout => \mylcd|process_0~0_combout\);

-- Location: LCCOMB_X63_Y37_N18
\mylcd|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|process_0~2_combout\ = (\mylcd|Equal0~2_combout\) # ((\mylcd|process_0~1_combout\ & \mylcd|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~1_combout\,
	datac => \mylcd|process_0~0_combout\,
	datad => \mylcd|Equal0~2_combout\,
	combout => \mylcd|process_0~2_combout\);

-- Location: LCCOMB_X66_Y38_N18
\mylcd|line2[14][0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[14][0]~19_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2[14][0]~19_combout\);

-- Location: FF_X66_Y38_N1
\mylcd|line2[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~18_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][0]~q\);

-- Location: LCCOMB_X63_Y37_N14
\mylcd|line1[1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[1][0]~0_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Equal0~2_combout\) # ((\mylcd|process_0~1_combout\ & \mylcd|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~1_combout\,
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|process_0~0_combout\,
	datad => \mylcd|Equal0~2_combout\,
	combout => \mylcd|line1[1][0]~0_combout\);

-- Location: FF_X66_Y39_N25
\mylcd|line1[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][0]~q\);

-- Location: LCCOMB_X65_Y40_N24
\mylcd|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~3_combout\ = (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~2_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~3_combout\);

-- Location: LCCOMB_X65_Y40_N8
\mylcd|line2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~0_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~0_combout\);

-- Location: LCCOMB_X65_Y40_N26
\mylcd|line2[12][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[12][0]~1_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|display~0_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2[12][0]~1_combout\);

-- Location: FF_X65_Y40_N9
\mylcd|line2[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][0]~q\);

-- Location: FF_X66_Y39_N23
\mylcd|line1[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][0]~q\);

-- Location: LCCOMB_X65_Y40_N28
\mylcd|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~5_combout\ = (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~2_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~5_combout\);

-- Location: LCCOMB_X65_Y38_N0
\mylcd|line2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~4_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~4_combout\);

-- Location: LCCOMB_X65_Y38_N12
\mylcd|line2[8][0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[8][0]~5_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|display~0_combout\,
	datab => \mylcd|process_0~2_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2[8][0]~5_combout\);

-- Location: FF_X65_Y38_N1
\mylcd|line2[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~4_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][0]~q\);

-- Location: LCCOMB_X66_Y39_N26
\mylcd|line1[8][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[8][0]~feeder_combout\ = \mylcd|line2[8][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[8][0]~q\,
	combout => \mylcd|line1[8][0]~feeder_combout\);

-- Location: FF_X66_Y39_N27
\mylcd|line1[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[8][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][0]~q\);

-- Location: LCCOMB_X66_Y38_N12
\mylcd|Decoder0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~15_combout\ = (\mylcd|ptr\(1) & (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(2) & \mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~15_combout\);

-- Location: LCCOMB_X66_Y38_N10
\mylcd|line2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~20_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~20_combout\);

-- Location: LCCOMB_X66_Y38_N6
\mylcd|line2[10][0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[10][0]~21_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~15_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~15_combout\,
	datac => \myprocessor|my_control|display~0_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[10][0]~21_combout\);

-- Location: FF_X66_Y38_N11
\mylcd|line2[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~20_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][0]~q\);

-- Location: FF_X66_Y39_N13
\mylcd|line1[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][0]~q\);

-- Location: LCCOMB_X62_Y41_N8
\mylcd|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add1~0_combout\ = \mylcd|index\(0) $ (\mylcd|index\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(1),
	combout => \mylcd|Add1~0_combout\);

-- Location: LCCOMB_X66_Y39_N12
\mylcd|curbuf[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~2_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[8][0]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[10][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[8][0]~q\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[10][0]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[0]~2_combout\);

-- Location: LCCOMB_X66_Y39_N22
\mylcd|curbuf[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~3_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[0]~2_combout\ & ((\mylcd|line1[12][0]~q\))) # (!\mylcd|curbuf[0]~2_combout\ & (\mylcd|line1[14][0]~q\)))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|curbuf[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[14][0]~q\,
	datac => \mylcd|line1[12][0]~q\,
	datad => \mylcd|curbuf[0]~2_combout\,
	combout => \mylcd|curbuf[0]~3_combout\);

-- Location: LCCOMB_X63_Y42_N8
\mylcd|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add1~2_combout\ = \mylcd|index\(3) $ (((\mylcd|index\(2) & ((\mylcd|index\(0)) # (\mylcd|index\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|index\(1),
	datac => \mylcd|index\(3),
	datad => \mylcd|index\(2),
	combout => \mylcd|Add1~2_combout\);

-- Location: LCCOMB_X63_Y37_N6
\mylcd|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~9_combout\ = (\mylcd|ptr\(0) & (\mylcd|Decoder0~21_combout\ & \mylcd|ptr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(0),
	datac => \mylcd|Decoder0~21_combout\,
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~9_combout\);

-- Location: LCCOMB_X60_Y41_N18
\mylcd|line2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~28_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~70_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~28_combout\);

-- Location: LCCOMB_X60_Y41_N4
\mylcd|Decoder0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~19_combout\ = (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|Decoder0~19_combout\);

-- Location: LCCOMB_X62_Y40_N0
\mylcd|line2[9][0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[9][0]~29_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~19_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|Decoder0~19_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[9][0]~29_combout\);

-- Location: FF_X60_Y41_N19
\mylcd|line2[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~28_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][0]~q\);

-- Location: LCCOMB_X61_Y40_N26
\mylcd|line1[9][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[9][0]~feeder_combout\ = \mylcd|line2[9][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[9][0]~q\,
	combout => \mylcd|line1[9][0]~feeder_combout\);

-- Location: FF_X61_Y40_N27
\mylcd|line1[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[9][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][0]~q\);

-- Location: LCCOMB_X62_Y39_N10
\mylcd|line2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~12_combout\ = (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~12_combout\);

-- Location: LCCOMB_X62_Y39_N28
\mylcd|Decoder0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~11_combout\ = (\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|Decoder0~11_combout\);

-- Location: LCCOMB_X62_Y39_N14
\mylcd|line2[11][0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[11][0]~13_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~11_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|Decoder0~11_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[11][0]~13_combout\);

-- Location: FF_X62_Y39_N11
\mylcd|line2[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~12_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][0]~q\);

-- Location: FF_X61_Y40_N5
\mylcd|line1[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][0]~q\);

-- Location: LCCOMB_X61_Y40_N4
\mylcd|curbuf[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~4_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[9][0]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[11][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[9][0]~q\,
	datac => \mylcd|line1[11][0]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[0]~4_combout\);

-- Location: LCCOMB_X60_Y41_N8
\mylcd|line2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~24_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~70_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~24_combout\);

-- Location: LCCOMB_X63_Y40_N16
\mylcd|Decoder0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~17_combout\ = (\mylcd|ptr\(2) & (\mylcd|Decoder0~9_combout\ & !\mylcd|ptr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(2),
	datac => \mylcd|Decoder0~9_combout\,
	datad => \mylcd|ptr\(1),
	combout => \mylcd|Decoder0~17_combout\);

-- Location: LCCOMB_X63_Y40_N18
\mylcd|line2[13][0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[13][0]~25_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|process_0~2_combout\,
	datac => \myprocessor|my_control|display~0_combout\,
	datad => \mylcd|Decoder0~17_combout\,
	combout => \mylcd|line2[13][0]~25_combout\);

-- Location: FF_X60_Y41_N9
\mylcd|line2[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~24_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][0]~q\);

-- Location: FF_X61_Y40_N23
\mylcd|line1[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][0]~q\);

-- Location: LCCOMB_X62_Y39_N8
\mylcd|line2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~10_combout\ = (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~10_combout\);

-- Location: LCCOMB_X62_Y40_N22
\mylcd|Decoder0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~10_combout\ = (\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|Decoder0~10_combout\);

-- Location: LCCOMB_X62_Y39_N26
\mylcd|line2[15][0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[15][0]~11_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~10_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|Decoder0~10_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[15][0]~11_combout\);

-- Location: FF_X62_Y39_N9
\mylcd|line2[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~10_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][0]~q\);

-- Location: FF_X61_Y40_N25
\mylcd|line1[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[15][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][0]~q\);

-- Location: LCCOMB_X61_Y40_N22
\mylcd|curbuf[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~5_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[0]~4_combout\ & (\mylcd|line1[13][0]~q\)) # (!\mylcd|curbuf[0]~4_combout\ & ((\mylcd|line1[15][0]~q\))))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[0]~4_combout\,
	datac => \mylcd|line1[13][0]~q\,
	datad => \mylcd|line1[15][0]~q\,
	combout => \mylcd|curbuf[0]~5_combout\);

-- Location: LCCOMB_X61_Y42_N26
\mylcd|curbuf[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~6_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|index\(0))))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|index\(0) & (\mylcd|curbuf[0]~3_combout\)) # (!\mylcd|index\(0) & ((\mylcd|curbuf[0]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~3_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|curbuf[0]~5_combout\,
	datad => \mylcd|index\(0),
	combout => \mylcd|curbuf[0]~6_combout\);

-- Location: LCCOMB_X63_Y37_N28
\mylcd|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~7_combout\ = (\mylcd|ptr\(0) & (\mylcd|Decoder0~21_combout\ & !\mylcd|ptr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(0),
	datac => \mylcd|Decoder0~21_combout\,
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~7_combout\);

-- Location: LCCOMB_X61_Y41_N24
\mylcd|line2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~30_combout\ = (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[0]~70_combout\,
	combout => \mylcd|line2~30_combout\);

-- Location: LCCOMB_X62_Y40_N2
\mylcd|Decoder0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~20_combout\ = (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|Decoder0~20_combout\);

-- Location: LCCOMB_X62_Y40_N28
\mylcd|line2[5][0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[5][0]~31_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_control|display~0_combout\,
	datad => \mylcd|Decoder0~20_combout\,
	combout => \mylcd|line2[5][0]~31_combout\);

-- Location: FF_X61_Y41_N25
\mylcd|line2[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~30_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][0]~q\);

-- Location: LCCOMB_X61_Y41_N30
\mylcd|line1[5][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][0]~feeder_combout\ = \mylcd|line2[5][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][0]~q\,
	combout => \mylcd|line1[5][0]~feeder_combout\);

-- Location: FF_X61_Y41_N31
\mylcd|line1[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][0]~q\);

-- Location: LCCOMB_X62_Y40_N10
\mylcd|line2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~26_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~70_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~26_combout\);

-- Location: LCCOMB_X62_Y40_N12
\mylcd|Decoder0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~18_combout\ = (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|Decoder0~18_combout\);

-- Location: LCCOMB_X62_Y40_N14
\mylcd|line2[1][0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[1][0]~27_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~18_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~18_combout\,
	datab => \myprocessor|my_control|display~0_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[1][0]~27_combout\);

-- Location: FF_X62_Y40_N11
\mylcd|line2[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~26_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][0]~q\);

-- Location: FF_X61_Y41_N1
\mylcd|line1[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][0]~q\);

-- Location: LCCOMB_X62_Y40_N8
\mylcd|line2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~14_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & (\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~70_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~14_combout\);

-- Location: LCCOMB_X62_Y40_N24
\mylcd|Decoder0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~12_combout\ = (\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|Decoder0~12_combout\);

-- Location: LCCOMB_X62_Y40_N26
\mylcd|line2[7][0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[7][0]~15_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_control|display~0_combout\,
	datad => \mylcd|Decoder0~12_combout\,
	combout => \mylcd|line2[7][0]~15_combout\);

-- Location: FF_X62_Y40_N9
\mylcd|line2[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~14_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][0]~q\);

-- Location: FF_X61_Y41_N27
\mylcd|line1[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][0]~q\);

-- Location: LCCOMB_X62_Y38_N0
\mylcd|line2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~8_combout\ = (\mylcd|ptr\(1) & (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[0]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[0]~70_combout\,
	combout => \mylcd|line2~8_combout\);

-- Location: LCCOMB_X63_Y39_N0
\mylcd|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~8_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & !\mylcd|ptr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|Decoder0~8_combout\);

-- Location: LCCOMB_X63_Y39_N26
\mylcd|line2[3][0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[3][0]~9_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|process_0~2_combout\,
	datad => \mylcd|Decoder0~8_combout\,
	combout => \mylcd|line2[3][0]~9_combout\);

-- Location: FF_X62_Y38_N1
\mylcd|line2[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~8_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][0]~q\);

-- Location: FF_X61_Y41_N21
\mylcd|line1[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][0]~q\);

-- Location: LCCOMB_X61_Y41_N20
\mylcd|curbuf[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~0_combout\ = (\mylcd|Add1~0_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~0_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[7][0]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[7][0]~q\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[3][0]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[0]~0_combout\);

-- Location: LCCOMB_X61_Y41_N0
\mylcd|curbuf[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~1_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[0]~0_combout\ & (\mylcd|line1[5][0]~q\)) # (!\mylcd|curbuf[0]~0_combout\ & ((\mylcd|line1[1][0]~q\))))) # (!\mylcd|Add1~0_combout\ & (((\mylcd|curbuf[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[5][0]~q\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[1][0]~q\,
	datad => \mylcd|curbuf[0]~0_combout\,
	combout => \mylcd|curbuf[0]~1_combout\);

-- Location: LCCOMB_X63_Y39_N28
\mylcd|Decoder0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~16_combout\ = (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(1) & (!\mylcd|ptr\(3) & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~2_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(3),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|Decoder0~16_combout\);

-- Location: LCCOMB_X66_Y39_N6
\mylcd|line2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~22_combout\ = (\mylcd|Decoder0~16_combout\ & \myprocessor|my_regfile|valB[0]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~16_combout\,
	datad => \myprocessor|my_regfile|valB[0]~70_combout\,
	combout => \mylcd|line2~22_combout\);

-- Location: LCCOMB_X66_Y39_N14
\mylcd|line2[6][0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[6][0]~23_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~16_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~16_combout\,
	datac => \myprocessor|my_control|display~0_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[6][0]~23_combout\);

-- Location: FF_X66_Y39_N7
\mylcd|line2[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~22_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][0]~q\);

-- Location: LCCOMB_X66_Y39_N16
\mylcd|line1[6][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][0]~feeder_combout\ = \mylcd|line2[6][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][0]~q\,
	combout => \mylcd|line1[6][0]~feeder_combout\);

-- Location: FF_X66_Y39_N17
\mylcd|line1[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][0]~q\);

-- Location: LCCOMB_X66_Y40_N20
\mylcd|Decoder0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~13_combout\ = (!\mylcd|ptr\(2) & (\mylcd|Decoder0~2_combout\ & (\mylcd|ptr\(1) & !\mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(1),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~13_combout\);

-- Location: LCCOMB_X67_Y38_N8
\mylcd|line2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~16_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~16_combout\);

-- Location: LCCOMB_X66_Y40_N0
\mylcd|line2[2][0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[2][0]~17_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|process_0~2_combout\) # (\mylcd|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|display~0_combout\,
	datab => \mylcd|process_0~2_combout\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2[2][0]~17_combout\);

-- Location: FF_X67_Y38_N9
\mylcd|line2[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~16_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][0]~q\);

-- Location: FF_X66_Y39_N3
\mylcd|line1[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][0]~q\);

-- Location: LCCOMB_X66_Y39_N2
\mylcd|curbuf[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~7_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|line1[6][0]~q\) # ((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|line1[2][0]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[6][0]~q\,
	datac => \mylcd|line1[2][0]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[0]~7_combout\);

-- Location: LCCOMB_X63_Y39_N30
\mylcd|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~6_combout\ = (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(3) & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~2_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(3),
	datad => \mylcd|ptr\(2),
	combout => \mylcd|Decoder0~6_combout\);

-- Location: LCCOMB_X63_Y38_N0
\mylcd|line2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~6_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[0]~70_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	combout => \mylcd|line2~6_combout\);

-- Location: LCCOMB_X63_Y38_N22
\mylcd|line2[4][0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[4][0]~7_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~6_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_control|display~0_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[4][0]~7_combout\);

-- Location: FF_X63_Y38_N1
\mylcd|line2[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~6_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][0]~q\);

-- Location: FF_X67_Y39_N27
\mylcd|line1[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][0]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][0]~q\);

-- Location: LCCOMB_X66_Y38_N16
\mylcd|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Decoder0~4_combout\ = (!\mylcd|ptr\(1) & (\mylcd|Decoder0~2_combout\ & (!\mylcd|ptr\(2) & !\mylcd|ptr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~2_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(3),
	combout => \mylcd|Decoder0~4_combout\);

-- Location: LCCOMB_X67_Y39_N28
\mylcd|line2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~2_combout\ = (\myprocessor|my_regfile|valB[0]~70_combout\ & \mylcd|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[0]~70_combout\,
	datad => \mylcd|Decoder0~4_combout\,
	combout => \mylcd|line2~2_combout\);

-- Location: LCCOMB_X66_Y39_N24
\mylcd|line2[0][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2[0][0]~3_combout\ = (\myprocessor|my_control|display~0_combout\ & ((\mylcd|Decoder0~4_combout\) # (\mylcd|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_control|display~0_combout\,
	datab => \mylcd|Decoder0~4_combout\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2[0][0]~3_combout\);

-- Location: FF_X67_Y39_N29
\mylcd|line2[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~2_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][0]~q\);

-- Location: LCCOMB_X67_Y39_N24
\mylcd|line1[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[0][0]~feeder_combout\ = \mylcd|line2[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[0][0]~q\,
	combout => \mylcd|line1[0][0]~feeder_combout\);

-- Location: FF_X67_Y39_N25
\mylcd|line1[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[0][0]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][0]~q\);

-- Location: LCCOMB_X67_Y39_N26
\mylcd|curbuf[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~8_combout\ = (\mylcd|curbuf[0]~7_combout\ & (((\mylcd|line1[4][0]~q\)) # (!\mylcd|Add1~0_combout\))) # (!\mylcd|curbuf[0]~7_combout\ & (\mylcd|Add1~0_combout\ & ((\mylcd|line1[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~7_combout\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[4][0]~q\,
	datad => \mylcd|line1[0][0]~q\,
	combout => \mylcd|curbuf[0]~8_combout\);

-- Location: LCCOMB_X61_Y42_N12
\mylcd|curbuf[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~9_combout\ = (\mylcd|curbuf[0]~6_combout\ & (((\mylcd|curbuf[0]~8_combout\) # (!\mylcd|Add1~2_combout\)))) # (!\mylcd|curbuf[0]~6_combout\ & (\mylcd|curbuf[0]~1_combout\ & (\mylcd|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~6_combout\,
	datab => \mylcd|curbuf[0]~1_combout\,
	datac => \mylcd|Add1~2_combout\,
	datad => \mylcd|curbuf[0]~8_combout\,
	combout => \mylcd|curbuf[0]~9_combout\);

-- Location: LCCOMB_X63_Y42_N28
\mylcd|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal6~0_combout\ = (!\mylcd|index\(3) & (!\mylcd|index\(1) & (\mylcd|index\(2) & !\mylcd|index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(3),
	datab => \mylcd|index\(1),
	datac => \mylcd|index\(2),
	datad => \mylcd|index\(5),
	combout => \mylcd|Equal6~0_combout\);

-- Location: LCCOMB_X63_Y42_N6
\mylcd|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal2~0_combout\ = (!\mylcd|index\(3) & (!\mylcd|index\(2) & (!\mylcd|index\(4) & !\mylcd|index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(3),
	datab => \mylcd|index\(2),
	datac => \mylcd|index\(4),
	datad => \mylcd|index\(5),
	combout => \mylcd|Equal2~0_combout\);

-- Location: LCCOMB_X62_Y42_N8
\mylcd|lcd_data[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[3]~0_combout\ = ((!\mylcd|index\(1) & !\mylcd|index\(0))) # (!\mylcd|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datac => \mylcd|index\(0),
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|lcd_data[3]~0_combout\);

-- Location: LCCOMB_X62_Y42_N18
\mylcd|lcd_data[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[3]~1_combout\ = ((\mylcd|Equal6~0_combout\ & (\mylcd|index\(0) $ (!\mylcd|index\(4))))) # (!\mylcd|lcd_data[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Equal6~0_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|lcd_data[3]~0_combout\,
	datad => \mylcd|index\(4),
	combout => \mylcd|lcd_data[3]~1_combout\);

-- Location: LCCOMB_X62_Y42_N12
\mylcd|lcd_data[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[3]~2_combout\ = (!\mylcd|lcd_data[3]~1_combout\ & ((\mylcd|index\(1)) # ((\mylcd|index\(0)) # (!\mylcd|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|lcd_data[3]~1_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|lcd_data[3]~2_combout\);

-- Location: LCCOMB_X63_Y42_N26
\mylcd|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan2~0_combout\ = (!\mylcd|index\(3) & (((!\mylcd|index\(0) & !\mylcd|index\(1))) # (!\mylcd|index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|index\(1),
	datac => \mylcd|index\(3),
	datad => \mylcd|index\(2),
	combout => \mylcd|LessThan2~0_combout\);

-- Location: LCCOMB_X63_Y42_N2
\mylcd|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|LessThan2~1_combout\ = (!\mylcd|index\(5) & ((\mylcd|LessThan2~0_combout\) # (!\mylcd|index\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(4),
	datac => \mylcd|LessThan2~0_combout\,
	datad => \mylcd|index\(5),
	combout => \mylcd|LessThan2~1_combout\);

-- Location: LCCOMB_X62_Y41_N20
\mylcd|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add2~0_combout\ = \mylcd|index\(1) $ (\mylcd|index\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|index\(1),
	datac => \mylcd|index\(2),
	combout => \mylcd|Add2~0_combout\);

-- Location: LCCOMB_X62_Y41_N14
\mylcd|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Add2~1_combout\ = \mylcd|index\(3) $ (((\mylcd|index\(2) & \mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(2),
	datab => \mylcd|index\(1),
	datac => \mylcd|index\(3),
	combout => \mylcd|Add2~1_combout\);

-- Location: LCCOMB_X66_Y39_N4
\mylcd|curbuf[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~14_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|line2[14][0]~q\) # (\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[10][0]~q\ & ((!\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[10][0]~q\,
	datac => \mylcd|line2[14][0]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[0]~14_combout\);

-- Location: LCCOMB_X66_Y39_N8
\mylcd|curbuf[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~15_combout\ = (\mylcd|curbuf[0]~14_combout\ & ((\mylcd|line2[6][0]~q\) # ((!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[0]~14_combout\ & (((\mylcd|line2[2][0]~q\ & \mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[6][0]~q\,
	datab => \mylcd|curbuf[0]~14_combout\,
	datac => \mylcd|line2[2][0]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[0]~15_combout\);

-- Location: LCCOMB_X62_Y38_N10
\mylcd|curbuf[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~12_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|line2[15][0]~q\) # (\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[11][0]~q\ & ((!\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[11][0]~q\,
	datac => \mylcd|line2[15][0]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[0]~12_combout\);

-- Location: LCCOMB_X62_Y38_N4
\mylcd|curbuf[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~13_combout\ = (\mylcd|curbuf[0]~12_combout\ & ((\mylcd|line2[7][0]~q\) # ((!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[0]~12_combout\ & (((\mylcd|line2[3][0]~q\ & \mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~12_combout\,
	datab => \mylcd|line2[7][0]~q\,
	datac => \mylcd|line2[3][0]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[0]~13_combout\);

-- Location: LCCOMB_X61_Y42_N22
\mylcd|curbuf[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~16_combout\ = (\mylcd|index\(0) & (((\mylcd|index\(1)) # (\mylcd|curbuf[0]~13_combout\)))) # (!\mylcd|index\(0) & (\mylcd|curbuf[0]~15_combout\ & (!\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[0]~15_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[0]~13_combout\,
	combout => \mylcd|curbuf[0]~16_combout\);

-- Location: LCCOMB_X60_Y41_N20
\mylcd|curbuf[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~17_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[1][0]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[9][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[9][0]~q\,
	datac => \mylcd|line2[1][0]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[0]~17_combout\);

-- Location: LCCOMB_X60_Y41_N22
\mylcd|curbuf[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~18_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[0]~17_combout\ & ((\mylcd|line2[5][0]~q\))) # (!\mylcd|curbuf[0]~17_combout\ & (\mylcd|line2[13][0]~q\)))) # (!\mylcd|Add2~0_combout\ & (\mylcd|curbuf[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|curbuf[0]~17_combout\,
	datac => \mylcd|line2[13][0]~q\,
	datad => \mylcd|line2[5][0]~q\,
	combout => \mylcd|curbuf[0]~18_combout\);

-- Location: LCCOMB_X67_Y39_N30
\mylcd|curbuf[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~10_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\) # (\mylcd|line2[0][0]~q\)))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[8][0]~q\ & (!\mylcd|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[8][0]~q\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|line2[0][0]~q\,
	combout => \mylcd|curbuf[0]~10_combout\);

-- Location: LCCOMB_X67_Y39_N16
\mylcd|curbuf[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~11_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[0]~10_combout\ & (\mylcd|line2[4][0]~q\)) # (!\mylcd|curbuf[0]~10_combout\ & ((\mylcd|line2[12][0]~q\))))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[4][0]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|curbuf[0]~10_combout\,
	datad => \mylcd|line2[12][0]~q\,
	combout => \mylcd|curbuf[0]~11_combout\);

-- Location: LCCOMB_X61_Y42_N16
\mylcd|curbuf[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~19_combout\ = (\mylcd|curbuf[0]~16_combout\ & ((\mylcd|curbuf[0]~18_combout\) # ((!\mylcd|index\(1))))) # (!\mylcd|curbuf[0]~16_combout\ & (((\mylcd|index\(1) & \mylcd|curbuf[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~16_combout\,
	datab => \mylcd|curbuf[0]~18_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[0]~11_combout\,
	combout => \mylcd|curbuf[0]~19_combout\);

-- Location: LCCOMB_X61_Y42_N2
\mylcd|curbuf[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~20_combout\ = (\mylcd|lcd_data[3]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[0]~9_combout\)) # (!\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[0]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[0]~9_combout\,
	datab => \mylcd|lcd_data[3]~2_combout\,
	datac => \mylcd|LessThan2~1_combout\,
	datad => \mylcd|curbuf[0]~19_combout\,
	combout => \mylcd|curbuf[0]~20_combout\);

-- Location: LCCOMB_X61_Y42_N0
\mylcd|curbuf[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~21_combout\ = (\mylcd|curbuf[0]~20_combout\) # ((!\mylcd|index\(0) & (\mylcd|index\(1) & \mylcd|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[0]~20_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|curbuf[0]~21_combout\);

-- Location: LCCOMB_X66_Y41_N26
\mylcd|state1.A~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|state1.A~0_combout\ = (\mylcd|state1~13_combout\ & (\mylcd|state1.A~q\)) # (!\mylcd|state1~13_combout\ & ((!\mylcd|state1.D~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1~13_combout\,
	datac => \mylcd|state1.A~q\,
	datad => \mylcd|state1.D~q\,
	combout => \mylcd|state1.A~0_combout\);

-- Location: FF_X66_Y41_N27
\mylcd|state1.A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|state1.A~0_combout\,
	clrn => \resetn~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|state1.A~q\);

-- Location: LCCOMB_X66_Y41_N20
\mylcd|lcd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|lcd_data[0]~3_combout\ = (!\mylcd|state1.A~q\ & ((!\mylcd|LessThan3~0_combout\) # (!\mylcd|index\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state1.A~q\,
	datab => \mylcd|index\(5),
	datac => \mylcd|LessThan3~0_combout\,
	combout => \mylcd|lcd_data[0]~3_combout\);

-- Location: FF_X61_Y42_N1
\mylcd|lcd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[0]~21_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(0));

-- Location: LCCOMB_X62_Y40_N4
\mylcd|line2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~45_combout\ = (!\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~45_combout\);

-- Location: FF_X62_Y40_N5
\mylcd|line2[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~45_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][1]~q\);

-- Location: LCCOMB_X60_Y41_N26
\mylcd|line2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~46_combout\ = (!\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~46_combout\);

-- Location: FF_X60_Y41_N27
\mylcd|line2[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~46_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][1]~q\);

-- Location: LCCOMB_X60_Y41_N12
\mylcd|curbuf[1]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~39_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & (\mylcd|line2[1][1]~q\)) # (!\mylcd|Add2~1_combout\ & ((\mylcd|line2[9][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[1][1]~q\,
	datac => \mylcd|line2[9][1]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[1]~39_combout\);

-- Location: LCCOMB_X60_Y41_N24
\mylcd|line2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~44_combout\ = (\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~44_combout\);

-- Location: FF_X60_Y41_N25
\mylcd|line2[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~44_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][1]~q\);

-- Location: LCCOMB_X61_Y41_N28
\mylcd|line2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~47_combout\ = (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[1]~170_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \mylcd|line2~47_combout\);

-- Location: FF_X61_Y41_N29
\mylcd|line2[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~47_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][1]~q\);

-- Location: LCCOMB_X61_Y41_N22
\mylcd|curbuf[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~40_combout\ = (\mylcd|curbuf[1]~39_combout\ & (((\mylcd|line2[5][1]~q\) # (!\mylcd|Add2~0_combout\)))) # (!\mylcd|curbuf[1]~39_combout\ & (\mylcd|line2[13][1]~q\ & (\mylcd|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~39_combout\,
	datab => \mylcd|line2[13][1]~q\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|line2[5][1]~q\,
	combout => \mylcd|curbuf[1]~40_combout\);

-- Location: LCCOMB_X65_Y38_N28
\mylcd|line2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~34_combout\ = (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~34_combout\);

-- Location: FF_X65_Y38_N29
\mylcd|line2[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~34_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][1]~q\);

-- Location: LCCOMB_X67_Y39_N18
\mylcd|line2~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~33_combout\ = (\mylcd|Decoder0~4_combout\ & \myprocessor|my_regfile|valB[1]~170_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~4_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \mylcd|line2~33_combout\);

-- Location: FF_X67_Y39_N19
\mylcd|line2[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~33_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][1]~q\);

-- Location: LCCOMB_X61_Y39_N6
\mylcd|curbuf[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~32_combout\ = (\mylcd|Add2~0_combout\ & (\mylcd|Add2~1_combout\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[0][1]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[8][1]~q\,
	datad => \mylcd|line2[0][1]~q\,
	combout => \mylcd|curbuf[1]~32_combout\);

-- Location: LCCOMB_X65_Y40_N18
\mylcd|line2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~32_combout\ = (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~32_combout\);

-- Location: FF_X65_Y40_N19
\mylcd|line2[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~32_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][1]~q\);

-- Location: LCCOMB_X63_Y38_N2
\mylcd|line2~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~35_combout\ = (\mylcd|Decoder0~6_combout\ & \myprocessor|my_regfile|valB[1]~170_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \mylcd|line2~35_combout\);

-- Location: FF_X63_Y38_N3
\mylcd|line2[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~35_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][1]~q\);

-- Location: LCCOMB_X61_Y39_N16
\mylcd|curbuf[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~33_combout\ = (\mylcd|curbuf[1]~32_combout\ & (((\mylcd|line2[4][1]~q\) # (!\mylcd|Add2~0_combout\)))) # (!\mylcd|curbuf[1]~32_combout\ & (\mylcd|line2[12][1]~q\ & ((\mylcd|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~32_combout\,
	datab => \mylcd|line2[12][1]~q\,
	datac => \mylcd|line2[4][1]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[1]~33_combout\);

-- Location: LCCOMB_X65_Y39_N30
\mylcd|line2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~41_combout\ = (\mylcd|Decoder0~14_combout\ & \myprocessor|my_regfile|valB[1]~170_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|Decoder0~14_combout\,
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \mylcd|line2~41_combout\);

-- Location: FF_X65_Y39_N31
\mylcd|line2[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~41_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][1]~q\);

-- Location: LCCOMB_X66_Y38_N20
\mylcd|line2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~42_combout\ = (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~42_combout\);

-- Location: FF_X66_Y38_N21
\mylcd|line2[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~42_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][1]~q\);

-- Location: LCCOMB_X65_Y39_N16
\mylcd|curbuf[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~36_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & (\mylcd|line2[14][1]~q\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|line2[10][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[14][1]~q\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[10][1]~q\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[1]~36_combout\);

-- Location: LCCOMB_X67_Y38_N2
\mylcd|line2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~40_combout\ = (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~40_combout\);

-- Location: FF_X67_Y38_N3
\mylcd|line2[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~40_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][1]~q\);

-- Location: LCCOMB_X66_Y39_N10
\mylcd|line2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~43_combout\ = (\mylcd|Decoder0~16_combout\ & \myprocessor|my_regfile|valB[1]~170_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~16_combout\,
	datad => \myprocessor|my_regfile|valB[1]~170_combout\,
	combout => \mylcd|line2~43_combout\);

-- Location: FF_X66_Y39_N11
\mylcd|line2[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~43_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][1]~q\);

-- Location: LCCOMB_X65_Y39_N18
\mylcd|curbuf[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~37_combout\ = (\mylcd|curbuf[1]~36_combout\ & (((\mylcd|line2[6][1]~q\) # (!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[1]~36_combout\ & (\mylcd|line2[2][1]~q\ & ((\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~36_combout\,
	datab => \mylcd|line2[2][1]~q\,
	datac => \mylcd|line2[6][1]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[1]~37_combout\);

-- Location: LCCOMB_X62_Y39_N4
\mylcd|line2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~37_combout\ = (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~37_combout\);

-- Location: FF_X62_Y39_N5
\mylcd|line2[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~37_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][1]~q\);

-- Location: LCCOMB_X62_Y39_N6
\mylcd|line2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~38_combout\ = (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~38_combout\);

-- Location: FF_X62_Y39_N7
\mylcd|line2[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~38_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][1]~q\);

-- Location: LCCOMB_X65_Y39_N26
\mylcd|curbuf[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~34_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|line2[15][1]~q\) # ((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|line2[11][1]~q\ & !\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[15][1]~q\,
	datac => \mylcd|line2[11][1]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[1]~34_combout\);

-- Location: LCCOMB_X63_Y39_N10
\mylcd|line2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~39_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[1]~170_combout\ & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~39_combout\);

-- Location: FF_X63_Y39_N11
\mylcd|line2[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~39_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][1]~q\);

-- Location: LCCOMB_X63_Y39_N24
\mylcd|line2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~36_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[1]~170_combout\ & !\mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[1]~170_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~36_combout\);

-- Location: FF_X63_Y39_N25
\mylcd|line2[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~36_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][1]~q\);

-- Location: LCCOMB_X65_Y39_N12
\mylcd|curbuf[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~35_combout\ = (\mylcd|curbuf[1]~34_combout\ & (((\mylcd|line2[7][1]~q\)) # (!\mylcd|Add2~1_combout\))) # (!\mylcd|curbuf[1]~34_combout\ & (\mylcd|Add2~1_combout\ & ((\mylcd|line2[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~34_combout\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[7][1]~q\,
	datad => \mylcd|line2[3][1]~q\,
	combout => \mylcd|curbuf[1]~35_combout\);

-- Location: LCCOMB_X65_Y39_N20
\mylcd|curbuf[1]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~38_combout\ = (\mylcd|index\(0) & (((\mylcd|index\(1)) # (\mylcd|curbuf[1]~35_combout\)))) # (!\mylcd|index\(0) & (\mylcd|curbuf[1]~37_combout\ & (!\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[1]~37_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[1]~35_combout\,
	combout => \mylcd|curbuf[1]~38_combout\);

-- Location: LCCOMB_X62_Y42_N22
\mylcd|curbuf[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~41_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[1]~38_combout\ & (\mylcd|curbuf[1]~40_combout\)) # (!\mylcd|curbuf[1]~38_combout\ & ((\mylcd|curbuf[1]~33_combout\))))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[1]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~40_combout\,
	datab => \mylcd|curbuf[1]~33_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[1]~38_combout\,
	combout => \mylcd|curbuf[1]~41_combout\);

-- Location: LCCOMB_X65_Y38_N18
\mylcd|line1[12][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[12][1]~feeder_combout\ = \mylcd|line2[12][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[12][1]~q\,
	combout => \mylcd|line1[12][1]~feeder_combout\);

-- Location: FF_X65_Y38_N19
\mylcd|line1[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[12][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][1]~q\);

-- Location: FF_X61_Y39_N27
\mylcd|line1[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][1]~q\);

-- Location: LCCOMB_X61_Y39_N26
\mylcd|curbuf[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~29_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[12][1]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[8][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[12][1]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[8][1]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[1]~29_combout\);

-- Location: FF_X61_Y39_N29
\mylcd|line1[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][1]~q\);

-- Location: LCCOMB_X61_Y39_N24
\mylcd|line1[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[0][1]~feeder_combout\ = \mylcd|line2[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[0][1]~q\,
	combout => \mylcd|line1[0][1]~feeder_combout\);

-- Location: FF_X61_Y39_N25
\mylcd|line1[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[0][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][1]~q\);

-- Location: LCCOMB_X61_Y39_N28
\mylcd|curbuf[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~30_combout\ = (\mylcd|curbuf[1]~29_combout\ & (((\mylcd|line1[4][1]~q\)) # (!\mylcd|Add1~2_combout\))) # (!\mylcd|curbuf[1]~29_combout\ & (\mylcd|Add1~2_combout\ & ((\mylcd|line1[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~29_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[4][1]~q\,
	datad => \mylcd|line1[0][1]~q\,
	combout => \mylcd|curbuf[1]~30_combout\);

-- Location: FF_X65_Y39_N29
\mylcd|line1[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][1]~q\);

-- Location: FF_X65_Y39_N3
\mylcd|line1[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][1]~q\);

-- Location: LCCOMB_X65_Y39_N28
\mylcd|curbuf[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~26_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|Add1~1_combout\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & ((\mylcd|line1[14][1]~q\))) # (!\mylcd|Add1~1_combout\ & (\mylcd|line1[10][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[10][1]~q\,
	datad => \mylcd|line1[14][1]~q\,
	combout => \mylcd|curbuf[1]~26_combout\);

-- Location: FF_X65_Y39_N15
\mylcd|line1[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[6][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][1]~q\);

-- Location: LCCOMB_X65_Y39_N0
\mylcd|line1[2][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[2][1]~feeder_combout\ = \mylcd|line2[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[2][1]~q\,
	combout => \mylcd|line1[2][1]~feeder_combout\);

-- Location: FF_X65_Y39_N1
\mylcd|line1[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[2][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][1]~q\);

-- Location: LCCOMB_X65_Y39_N14
\mylcd|curbuf[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~27_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[1]~26_combout\ & (\mylcd|line1[6][1]~q\)) # (!\mylcd|curbuf[1]~26_combout\ & ((\mylcd|line1[2][1]~q\))))) # (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[1]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|curbuf[1]~26_combout\,
	datac => \mylcd|line1[6][1]~q\,
	datad => \mylcd|line1[2][1]~q\,
	combout => \mylcd|curbuf[1]~27_combout\);

-- Location: FF_X65_Y39_N5
\mylcd|line1[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][1]~q\);

-- Location: FF_X65_Y39_N11
\mylcd|line1[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[15][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][1]~q\);

-- Location: LCCOMB_X65_Y39_N4
\mylcd|curbuf[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~24_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|Add1~1_combout\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & ((\mylcd|line1[15][1]~q\))) # (!\mylcd|Add1~1_combout\ & (\mylcd|line1[11][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[11][1]~q\,
	datad => \mylcd|line1[15][1]~q\,
	combout => \mylcd|curbuf[1]~24_combout\);

-- Location: FF_X65_Y39_N7
\mylcd|line1[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][1]~q\);

-- Location: LCCOMB_X65_Y39_N24
\mylcd|line1[3][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[3][1]~feeder_combout\ = \mylcd|line2[3][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[3][1]~q\,
	combout => \mylcd|line1[3][1]~feeder_combout\);

-- Location: FF_X65_Y39_N25
\mylcd|line1[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[3][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][1]~q\);

-- Location: LCCOMB_X65_Y39_N6
\mylcd|curbuf[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~25_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[1]~24_combout\ & (\mylcd|line1[7][1]~q\)) # (!\mylcd|curbuf[1]~24_combout\ & ((\mylcd|line1[3][1]~q\))))) # (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[1]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|curbuf[1]~24_combout\,
	datac => \mylcd|line1[7][1]~q\,
	datad => \mylcd|line1[3][1]~q\,
	combout => \mylcd|curbuf[1]~25_combout\);

-- Location: LCCOMB_X65_Y39_N8
\mylcd|curbuf[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~28_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[1]~27_combout\) # ((!\mylcd|index\(1))))) # (!\mylcd|index\(0) & (((!\mylcd|index\(1) & \mylcd|curbuf[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[1]~27_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[1]~25_combout\,
	combout => \mylcd|curbuf[1]~28_combout\);

-- Location: LCCOMB_X61_Y41_N16
\mylcd|line1[5][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][1]~feeder_combout\ = \mylcd|line2[5][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][1]~q\,
	combout => \mylcd|line1[5][1]~feeder_combout\);

-- Location: FF_X61_Y41_N17
\mylcd|line1[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][1]~q\);

-- Location: FF_X61_Y41_N11
\mylcd|line1[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][1]~q\);

-- Location: LCCOMB_X61_Y41_N4
\mylcd|line1[13][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[13][1]~feeder_combout\ = \mylcd|line2[13][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[13][1]~q\,
	combout => \mylcd|line1[13][1]~feeder_combout\);

-- Location: FF_X61_Y41_N5
\mylcd|line1[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[13][1]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][1]~q\);

-- Location: FF_X61_Y41_N7
\mylcd|line1[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][1]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][1]~q\);

-- Location: LCCOMB_X61_Y41_N6
\mylcd|curbuf[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~22_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[13][1]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[9][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[13][1]~q\,
	datac => \mylcd|line1[9][1]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[1]~22_combout\);

-- Location: LCCOMB_X61_Y41_N10
\mylcd|curbuf[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~23_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[1]~22_combout\ & (\mylcd|line1[5][1]~q\)) # (!\mylcd|curbuf[1]~22_combout\ & ((\mylcd|line1[1][1]~q\))))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[5][1]~q\,
	datac => \mylcd|line1[1][1]~q\,
	datad => \mylcd|curbuf[1]~22_combout\,
	combout => \mylcd|curbuf[1]~23_combout\);

-- Location: LCCOMB_X61_Y41_N18
\mylcd|curbuf[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~31_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[1]~28_combout\ & (\mylcd|curbuf[1]~30_combout\)) # (!\mylcd|curbuf[1]~28_combout\ & ((\mylcd|curbuf[1]~23_combout\))))) # (!\mylcd|Add1~0_combout\ & 
-- (((\mylcd|curbuf[1]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[1]~30_combout\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|curbuf[1]~28_combout\,
	datad => \mylcd|curbuf[1]~23_combout\,
	combout => \mylcd|curbuf[1]~31_combout\);

-- Location: LCCOMB_X62_Y42_N24
\mylcd|curbuf[1]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~42_combout\ = (\mylcd|lcd_data[3]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[1]~31_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[1]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|lcd_data[3]~2_combout\,
	datab => \mylcd|LessThan2~1_combout\,
	datac => \mylcd|curbuf[1]~41_combout\,
	datad => \mylcd|curbuf[1]~31_combout\,
	combout => \mylcd|curbuf[1]~42_combout\);

-- Location: LCCOMB_X62_Y42_N16
\mylcd|curbuf[1]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[1]~43_combout\ = (\mylcd|curbuf[1]~42_combout\) # ((\mylcd|index\(1) & (\mylcd|index\(0) & \mylcd|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[1]~42_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|curbuf[1]~43_combout\);

-- Location: FF_X62_Y42_N17
\mylcd|lcd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[1]~43_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(1));

-- Location: LCCOMB_X65_Y38_N30
\mylcd|line2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~50_combout\ = (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~50_combout\);

-- Location: FF_X65_Y38_N31
\mylcd|line2[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~50_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][2]~q\);

-- Location: LCCOMB_X67_Y39_N4
\mylcd|line2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~49_combout\ = (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~4_combout\,
	combout => \mylcd|line2~49_combout\);

-- Location: FF_X67_Y39_N5
\mylcd|line2[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~49_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][2]~q\);

-- Location: LCCOMB_X67_Y39_N22
\mylcd|curbuf[2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~54_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[0][2]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[8][2]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|line2[0][2]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[2]~54_combout\);

-- Location: LCCOMB_X63_Y38_N12
\mylcd|line2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~51_combout\ = (\mylcd|Decoder0~6_combout\ & \myprocessor|my_regfile|valB[2]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_regfile|valB[2]~90_combout\,
	combout => \mylcd|line2~51_combout\);

-- Location: FF_X63_Y38_N13
\mylcd|line2[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~51_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][2]~q\);

-- Location: LCCOMB_X65_Y40_N12
\mylcd|line2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~48_combout\ = (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~48_combout\);

-- Location: FF_X65_Y40_N13
\mylcd|line2[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~48_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][2]~q\);

-- Location: LCCOMB_X65_Y40_N22
\mylcd|curbuf[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~55_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[2]~54_combout\ & (\mylcd|line2[4][2]~q\)) # (!\mylcd|curbuf[2]~54_combout\ & ((\mylcd|line2[12][2]~q\))))) # (!\mylcd|Add2~0_combout\ & (\mylcd|curbuf[2]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|curbuf[2]~54_combout\,
	datac => \mylcd|line2[4][2]~q\,
	datad => \mylcd|line2[12][2]~q\,
	combout => \mylcd|curbuf[2]~55_combout\);

-- Location: LCCOMB_X62_Y39_N0
\mylcd|line2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~53_combout\ = (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~53_combout\);

-- Location: FF_X62_Y39_N1
\mylcd|line2[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~53_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][2]~q\);

-- Location: LCCOMB_X62_Y39_N2
\mylcd|line2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~54_combout\ = (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~54_combout\);

-- Location: FF_X62_Y39_N3
\mylcd|line2[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~54_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][2]~q\);

-- Location: LCCOMB_X62_Y39_N12
\mylcd|curbuf[2]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~56_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|line2[15][2]~q\) # ((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|line2[11][2]~q\ & !\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[15][2]~q\,
	datab => \mylcd|line2[11][2]~q\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[2]~56_combout\);

-- Location: LCCOMB_X63_Y39_N20
\mylcd|line2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~52_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[2]~90_combout\ & !\mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~52_combout\);

-- Location: FF_X63_Y39_N21
\mylcd|line2[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~52_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][2]~q\);

-- Location: LCCOMB_X63_Y39_N14
\mylcd|line2~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~55_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~55_combout\);

-- Location: FF_X63_Y39_N15
\mylcd|line2[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~55_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][2]~q\);

-- Location: LCCOMB_X63_Y39_N16
\mylcd|curbuf[2]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~57_combout\ = (\mylcd|curbuf[2]~56_combout\ & (((\mylcd|line2[7][2]~q\) # (!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[2]~56_combout\ & (\mylcd|line2[3][2]~q\ & (\mylcd|Add2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~56_combout\,
	datab => \mylcd|line2[3][2]~q\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|line2[7][2]~q\,
	combout => \mylcd|curbuf[2]~57_combout\);

-- Location: LCCOMB_X67_Y38_N12
\mylcd|line2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~56_combout\ = (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~56_combout\);

-- Location: FF_X67_Y38_N13
\mylcd|line2[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~56_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][2]~q\);

-- Location: LCCOMB_X66_Y39_N28
\mylcd|line2~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~59_combout\ = (\mylcd|Decoder0~16_combout\ & \myprocessor|my_regfile|valB[2]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~16_combout\,
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	combout => \mylcd|line2~59_combout\);

-- Location: FF_X66_Y39_N29
\mylcd|line2[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~59_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][2]~q\);

-- Location: LCCOMB_X66_Y38_N30
\mylcd|line2~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~57_combout\ = (\mylcd|Decoder0~14_combout\ & \myprocessor|my_regfile|valB[2]~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~14_combout\,
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	combout => \mylcd|line2~57_combout\);

-- Location: FF_X66_Y38_N31
\mylcd|line2[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~57_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][2]~q\);

-- Location: LCCOMB_X66_Y38_N8
\mylcd|line2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~58_combout\ = (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~58_combout\);

-- Location: FF_X66_Y38_N9
\mylcd|line2[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~58_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][2]~q\);

-- Location: LCCOMB_X66_Y38_N2
\mylcd|curbuf[2]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~58_combout\ = (\mylcd|Add2~1_combout\ & (\mylcd|Add2~0_combout\)) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & (\mylcd|line2[14][2]~q\)) # (!\mylcd|Add2~0_combout\ & ((\mylcd|line2[10][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|line2[14][2]~q\,
	datad => \mylcd|line2[10][2]~q\,
	combout => \mylcd|curbuf[2]~58_combout\);

-- Location: LCCOMB_X66_Y39_N30
\mylcd|curbuf[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~59_combout\ = (\mylcd|curbuf[2]~58_combout\ & (((\mylcd|line2[6][2]~q\) # (!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[2]~58_combout\ & (\mylcd|line2[2][2]~q\ & ((\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[2][2]~q\,
	datab => \mylcd|line2[6][2]~q\,
	datac => \mylcd|curbuf[2]~58_combout\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[2]~59_combout\);

-- Location: LCCOMB_X61_Y42_N20
\mylcd|curbuf[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~60_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[2]~57_combout\) # ((\mylcd|index\(1))))) # (!\mylcd|index\(0) & (((!\mylcd|index\(1) & \mylcd|curbuf[2]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[2]~57_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[2]~59_combout\,
	combout => \mylcd|curbuf[2]~60_combout\);

-- Location: LCCOMB_X60_Y41_N16
\mylcd|line2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~62_combout\ = (\myprocessor|my_regfile|valB[2]~90_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[2]~90_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~62_combout\);

-- Location: FF_X60_Y41_N17
\mylcd|line2[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~62_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][2]~q\);

-- Location: LCCOMB_X62_Y40_N30
\mylcd|line2~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~61_combout\ = (!\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[2]~90_combout\ & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[2]~90_combout\,
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~61_combout\);

-- Location: FF_X62_Y40_N31
\mylcd|line2[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~61_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][2]~q\);

-- Location: LCCOMB_X61_Y40_N28
\mylcd|curbuf[2]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~61_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[1][2]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[9][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[9][2]~q\,
	datac => \mylcd|line2[1][2]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[2]~61_combout\);

-- Location: LCCOMB_X60_Y41_N14
\mylcd|line2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~60_combout\ = (\myprocessor|my_regfile|valB[2]~90_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[2]~90_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~60_combout\);

-- Location: FF_X60_Y41_N15
\mylcd|line2[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~60_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][2]~q\);

-- Location: LCCOMB_X61_Y41_N8
\mylcd|line2~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~63_combout\ = (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[2]~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[2]~90_combout\,
	combout => \mylcd|line2~63_combout\);

-- Location: FF_X61_Y41_N9
\mylcd|line2[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~63_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][2]~q\);

-- Location: LCCOMB_X61_Y40_N30
\mylcd|curbuf[2]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~62_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[2]~61_combout\ & ((\mylcd|line2[5][2]~q\))) # (!\mylcd|curbuf[2]~61_combout\ & (\mylcd|line2[13][2]~q\)))) # (!\mylcd|Add2~0_combout\ & (\mylcd|curbuf[2]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|curbuf[2]~61_combout\,
	datac => \mylcd|line2[13][2]~q\,
	datad => \mylcd|line2[5][2]~q\,
	combout => \mylcd|curbuf[2]~62_combout\);

-- Location: LCCOMB_X61_Y42_N6
\mylcd|curbuf[2]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~63_combout\ = (\mylcd|curbuf[2]~60_combout\ & (((\mylcd|curbuf[2]~62_combout\) # (!\mylcd|index\(1))))) # (!\mylcd|curbuf[2]~60_combout\ & (\mylcd|curbuf[2]~55_combout\ & (\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~55_combout\,
	datab => \mylcd|curbuf[2]~60_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|curbuf[2]~62_combout\,
	combout => \mylcd|curbuf[2]~63_combout\);

-- Location: FF_X61_Y40_N7
\mylcd|line1[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][2]~q\);

-- Location: LCCOMB_X61_Y40_N12
\mylcd|line1[6][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][2]~feeder_combout\ = \mylcd|line2[6][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][2]~q\,
	combout => \mylcd|line1[6][2]~feeder_combout\);

-- Location: FF_X61_Y40_N13
\mylcd|line1[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][2]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][2]~q\);

-- Location: LCCOMB_X61_Y40_N6
\mylcd|curbuf[2]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~51_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|Add1~0_combout\) # ((\mylcd|line1[6][2]~q\)))) # (!\mylcd|Add1~2_combout\ & (!\mylcd|Add1~0_combout\ & (\mylcd|line1[14][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[14][2]~q\,
	datad => \mylcd|line1[6][2]~q\,
	combout => \mylcd|curbuf[2]~51_combout\);

-- Location: FF_X61_Y40_N17
\mylcd|line1[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][2]~q\);

-- Location: FF_X61_Y40_N19
\mylcd|line1[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][2]~q\);

-- Location: LCCOMB_X61_Y40_N16
\mylcd|curbuf[2]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~52_combout\ = (\mylcd|curbuf[2]~51_combout\ & (((\mylcd|line1[4][2]~q\)) # (!\mylcd|Add1~0_combout\))) # (!\mylcd|curbuf[2]~51_combout\ & (\mylcd|Add1~0_combout\ & ((\mylcd|line1[12][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~51_combout\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[4][2]~q\,
	datad => \mylcd|line1[12][2]~q\,
	combout => \mylcd|curbuf[2]~52_combout\);

-- Location: LCCOMB_X61_Y39_N12
\mylcd|line1[7][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[7][2]~feeder_combout\ = \mylcd|line2[7][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[7][2]~q\,
	combout => \mylcd|line1[7][2]~feeder_combout\);

-- Location: FF_X61_Y39_N13
\mylcd|line1[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[7][2]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][2]~q\);

-- Location: FF_X61_Y39_N23
\mylcd|line1[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[15][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][2]~q\);

-- Location: LCCOMB_X61_Y39_N22
\mylcd|curbuf[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~44_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|line1[7][2]~q\) # ((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|line1[15][2]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[7][2]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[15][2]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[2]~44_combout\);

-- Location: LCCOMB_X61_Y39_N0
\mylcd|line1[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][2]~feeder_combout\ = \mylcd|line2[5][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][2]~q\,
	combout => \mylcd|line1[5][2]~feeder_combout\);

-- Location: FF_X61_Y39_N1
\mylcd|line1[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][2]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][2]~q\);

-- Location: FF_X61_Y39_N3
\mylcd|line1[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][2]~q\);

-- Location: LCCOMB_X61_Y39_N2
\mylcd|curbuf[2]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~45_combout\ = (\mylcd|curbuf[2]~44_combout\ & ((\mylcd|line1[5][2]~q\) # ((!\mylcd|Add1~0_combout\)))) # (!\mylcd|curbuf[2]~44_combout\ & (((\mylcd|line1[13][2]~q\ & \mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~44_combout\,
	datab => \mylcd|line1[5][2]~q\,
	datac => \mylcd|line1[13][2]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[2]~45_combout\);

-- Location: FF_X67_Y39_N1
\mylcd|line1[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][2]~q\);

-- Location: LCCOMB_X67_Y39_N6
\mylcd|line1[8][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[8][2]~feeder_combout\ = \mylcd|line2[8][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[8][2]~q\,
	combout => \mylcd|line1[8][2]~feeder_combout\);

-- Location: FF_X67_Y39_N7
\mylcd|line1[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[8][2]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][2]~q\);

-- Location: LCCOMB_X67_Y39_N0
\mylcd|curbuf[2]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~46_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|Add1~0_combout\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~0_combout\ & ((\mylcd|line1[8][2]~q\))) # (!\mylcd|Add1~0_combout\ & (\mylcd|line1[10][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[10][2]~q\,
	datad => \mylcd|line1[8][2]~q\,
	combout => \mylcd|curbuf[2]~46_combout\);

-- Location: FF_X67_Y39_N3
\mylcd|line1[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[0][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][2]~q\);

-- Location: FF_X67_Y39_N13
\mylcd|line1[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][2]~q\);

-- Location: LCCOMB_X67_Y39_N2
\mylcd|curbuf[2]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~47_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[2]~46_combout\ & (\mylcd|line1[0][2]~q\)) # (!\mylcd|curbuf[2]~46_combout\ & ((\mylcd|line1[2][2]~q\))))) # (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[2]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|curbuf[2]~46_combout\,
	datac => \mylcd|line1[0][2]~q\,
	datad => \mylcd|line1[2][2]~q\,
	combout => \mylcd|curbuf[2]~47_combout\);

-- Location: LCCOMB_X61_Y40_N8
\mylcd|line1[3][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[3][2]~feeder_combout\ = \mylcd|line2[3][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[3][2]~q\,
	combout => \mylcd|line1[3][2]~feeder_combout\);

-- Location: FF_X61_Y40_N9
\mylcd|line1[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[3][2]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][2]~q\);

-- Location: FF_X61_Y40_N15
\mylcd|line1[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][2]~q\);

-- Location: FF_X61_Y40_N3
\mylcd|line1[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][2]~q\);

-- Location: FF_X61_Y40_N21
\mylcd|line1[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][2]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][2]~q\);

-- Location: LCCOMB_X61_Y40_N20
\mylcd|curbuf[2]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~48_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[9][2]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[11][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[9][2]~q\,
	datac => \mylcd|line1[11][2]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[2]~48_combout\);

-- Location: LCCOMB_X61_Y40_N14
\mylcd|curbuf[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~49_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[2]~48_combout\ & ((\mylcd|line1[1][2]~q\))) # (!\mylcd|curbuf[2]~48_combout\ & (\mylcd|line1[3][2]~q\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[2]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[3][2]~q\,
	datac => \mylcd|line1[1][2]~q\,
	datad => \mylcd|curbuf[2]~48_combout\,
	combout => \mylcd|curbuf[2]~49_combout\);

-- Location: LCCOMB_X61_Y40_N0
\mylcd|curbuf[2]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~50_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|index\(0))))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|index\(0) & (\mylcd|curbuf[2]~47_combout\)) # (!\mylcd|index\(0) & ((\mylcd|curbuf[2]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~47_combout\,
	datab => \mylcd|curbuf[2]~49_combout\,
	datac => \mylcd|Add1~1_combout\,
	datad => \mylcd|index\(0),
	combout => \mylcd|curbuf[2]~50_combout\);

-- Location: LCCOMB_X61_Y40_N10
\mylcd|curbuf[2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~53_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[2]~50_combout\ & (\mylcd|curbuf[2]~52_combout\)) # (!\mylcd|curbuf[2]~50_combout\ & ((\mylcd|curbuf[2]~45_combout\))))) # (!\mylcd|Add1~1_combout\ & 
-- (((\mylcd|curbuf[2]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[2]~52_combout\,
	datac => \mylcd|curbuf[2]~45_combout\,
	datad => \mylcd|curbuf[2]~50_combout\,
	combout => \mylcd|curbuf[2]~53_combout\);

-- Location: LCCOMB_X61_Y42_N24
\mylcd|curbuf[2]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~64_combout\ = (\mylcd|lcd_data[3]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[2]~53_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[2]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[2]~63_combout\,
	datab => \mylcd|lcd_data[3]~2_combout\,
	datac => \mylcd|LessThan2~1_combout\,
	datad => \mylcd|curbuf[2]~53_combout\,
	combout => \mylcd|curbuf[2]~64_combout\);

-- Location: LCCOMB_X61_Y42_N10
\mylcd|curbuf[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[2]~65_combout\ = (\mylcd|curbuf[2]~64_combout\) # ((\mylcd|index\(0) & \mylcd|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[2]~64_combout\,
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|curbuf[2]~65_combout\);

-- Location: FF_X61_Y42_N11
\mylcd|lcd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[2]~65_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(2));

-- Location: LCCOMB_X65_Y40_N0
\mylcd|line2~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~64_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~64_combout\);

-- Location: FF_X65_Y40_N1
\mylcd|line2[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~64_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][3]~q\);

-- Location: LCCOMB_X63_Y38_N6
\mylcd|line2~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~67_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	combout => \mylcd|line2~67_combout\);

-- Location: FF_X63_Y38_N7
\mylcd|line2[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~67_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][3]~q\);

-- Location: LCCOMB_X67_Y39_N8
\mylcd|line2~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~65_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|Decoder0~4_combout\,
	combout => \mylcd|line2~65_combout\);

-- Location: FF_X67_Y39_N9
\mylcd|line2[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~65_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][3]~q\);

-- Location: LCCOMB_X65_Y38_N26
\mylcd|line2~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~66_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~66_combout\);

-- Location: FF_X65_Y38_N27
\mylcd|line2[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~66_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][3]~q\);

-- Location: LCCOMB_X65_Y38_N20
\mylcd|curbuf[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~76_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & (\mylcd|line2[0][3]~q\)) # (!\mylcd|Add2~1_combout\ & ((\mylcd|line2[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[0][3]~q\,
	datac => \mylcd|line2[8][3]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[3]~76_combout\);

-- Location: LCCOMB_X65_Y38_N14
\mylcd|curbuf[3]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~77_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[3]~76_combout\ & ((\mylcd|line2[4][3]~q\))) # (!\mylcd|curbuf[3]~76_combout\ & (\mylcd|line2[12][3]~q\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[3]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[12][3]~q\,
	datab => \mylcd|line2[4][3]~q\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|curbuf[3]~76_combout\,
	combout => \mylcd|curbuf[3]~77_combout\);

-- Location: LCCOMB_X63_Y39_N2
\mylcd|line2~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~68_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[3]~110_combout\ & !\mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~68_combout\);

-- Location: FF_X63_Y39_N3
\mylcd|line2[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~68_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][3]~q\);

-- Location: LCCOMB_X63_Y39_N22
\mylcd|line2~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~71_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~71_combout\);

-- Location: FF_X63_Y39_N23
\mylcd|line2[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~71_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][3]~q\);

-- Location: LCCOMB_X62_Y39_N16
\mylcd|line2~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~70_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & (\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~70_combout\);

-- Location: FF_X62_Y39_N17
\mylcd|line2[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~70_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][3]~q\);

-- Location: LCCOMB_X62_Y39_N22
\mylcd|line2~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~69_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & (\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~69_combout\);

-- Location: FF_X62_Y39_N23
\mylcd|line2[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~69_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][3]~q\);

-- Location: LCCOMB_X63_Y39_N12
\mylcd|curbuf[3]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~78_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & ((\mylcd|line2[15][3]~q\))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[11][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[11][3]~q\,
	datab => \mylcd|line2[15][3]~q\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|Add2~0_combout\,
	combout => \mylcd|curbuf[3]~78_combout\);

-- Location: LCCOMB_X63_Y39_N8
\mylcd|curbuf[3]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~79_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[3]~78_combout\ & ((\mylcd|line2[7][3]~q\))) # (!\mylcd|curbuf[3]~78_combout\ & (\mylcd|line2[3][3]~q\)))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|curbuf[3]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[3][3]~q\,
	datac => \mylcd|line2[7][3]~q\,
	datad => \mylcd|curbuf[3]~78_combout\,
	combout => \mylcd|curbuf[3]~79_combout\);

-- Location: LCCOMB_X66_Y39_N0
\mylcd|line2~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~75_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[3]~110_combout\,
	datac => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~75_combout\);

-- Location: FF_X66_Y39_N1
\mylcd|line2[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~75_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][3]~q\);

-- Location: LCCOMB_X67_Y38_N26
\mylcd|line2~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~72_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~72_combout\);

-- Location: FF_X67_Y38_N27
\mylcd|line2[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~72_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][3]~q\);

-- Location: LCCOMB_X66_Y38_N14
\mylcd|line2~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~74_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~74_combout\);

-- Location: FF_X66_Y38_N15
\mylcd|line2[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~74_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][3]~q\);

-- Location: LCCOMB_X66_Y38_N4
\mylcd|line2~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~73_combout\ = (\mylcd|Decoder0~14_combout\ & \myprocessor|my_regfile|valB[3]~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~14_combout\,
	datac => \myprocessor|my_regfile|valB[3]~110_combout\,
	combout => \mylcd|line2~73_combout\);

-- Location: FF_X66_Y38_N5
\mylcd|line2[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~73_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][3]~q\);

-- Location: LCCOMB_X65_Y38_N16
\mylcd|curbuf[3]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~80_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|Add2~0_combout\)))) # (!\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\ & ((\mylcd|line2[14][3]~q\))) # (!\mylcd|Add2~0_combout\ & (\mylcd|line2[10][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[10][3]~q\,
	datac => \mylcd|Add2~0_combout\,
	datad => \mylcd|line2[14][3]~q\,
	combout => \mylcd|curbuf[3]~80_combout\);

-- Location: LCCOMB_X67_Y38_N28
\mylcd|curbuf[3]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~81_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|curbuf[3]~80_combout\ & (\mylcd|line2[6][3]~q\)) # (!\mylcd|curbuf[3]~80_combout\ & ((\mylcd|line2[2][3]~q\))))) # (!\mylcd|Add2~1_combout\ & (((\mylcd|curbuf[3]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|line2[6][3]~q\,
	datac => \mylcd|line2[2][3]~q\,
	datad => \mylcd|curbuf[3]~80_combout\,
	combout => \mylcd|curbuf[3]~81_combout\);

-- Location: LCCOMB_X63_Y38_N16
\mylcd|curbuf[3]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~82_combout\ = (\mylcd|index\(1) & (((\mylcd|index\(0))))) # (!\mylcd|index\(1) & ((\mylcd|index\(0) & (\mylcd|curbuf[3]~79_combout\)) # (!\mylcd|index\(0) & ((\mylcd|curbuf[3]~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[3]~79_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|curbuf[3]~81_combout\,
	combout => \mylcd|curbuf[3]~82_combout\);

-- Location: LCCOMB_X61_Y41_N2
\mylcd|line2~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~79_combout\ = (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_regfile|valB[3]~110_combout\ & (\mylcd|ptr\(2) & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \myprocessor|my_regfile|valB[3]~110_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~79_combout\);

-- Location: FF_X61_Y41_N3
\mylcd|line2[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~79_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][3]~q\);

-- Location: LCCOMB_X60_Y41_N10
\mylcd|line2~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~76_combout\ = (\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~76_combout\);

-- Location: FF_X60_Y41_N11
\mylcd|line2[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~76_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][3]~q\);

-- Location: LCCOMB_X62_Y40_N16
\mylcd|line2~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~77_combout\ = (\myprocessor|my_regfile|valB[3]~110_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[3]~110_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~77_combout\);

-- Location: FF_X62_Y40_N17
\mylcd|line2[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~77_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][3]~q\);

-- Location: LCCOMB_X60_Y41_N28
\mylcd|line2~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~78_combout\ = (!\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[3]~110_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[3]~110_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~78_combout\);

-- Location: FF_X60_Y41_N29
\mylcd|line2[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~78_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][3]~q\);

-- Location: LCCOMB_X62_Y41_N10
\mylcd|curbuf[3]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~83_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & (\mylcd|line2[1][3]~q\)) # (!\mylcd|Add2~1_combout\ & ((\mylcd|line2[9][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[1][3]~q\,
	datac => \mylcd|Add2~1_combout\,
	datad => \mylcd|line2[9][3]~q\,
	combout => \mylcd|curbuf[3]~83_combout\);

-- Location: LCCOMB_X62_Y41_N28
\mylcd|curbuf[3]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~84_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[3]~83_combout\ & (\mylcd|line2[5][3]~q\)) # (!\mylcd|curbuf[3]~83_combout\ & ((\mylcd|line2[13][3]~q\))))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[3]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[5][3]~q\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|line2[13][3]~q\,
	datad => \mylcd|curbuf[3]~83_combout\,
	combout => \mylcd|curbuf[3]~84_combout\);

-- Location: LCCOMB_X62_Y41_N30
\mylcd|curbuf[3]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~85_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[3]~82_combout\ & ((\mylcd|curbuf[3]~84_combout\))) # (!\mylcd|curbuf[3]~82_combout\ & (\mylcd|curbuf[3]~77_combout\)))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[3]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~77_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|curbuf[3]~82_combout\,
	datad => \mylcd|curbuf[3]~84_combout\,
	combout => \mylcd|curbuf[3]~85_combout\);

-- Location: FF_X67_Y40_N9
\mylcd|line1[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[0][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][3]~q\);

-- Location: FF_X65_Y38_N9
\mylcd|line1[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][3]~q\);

-- Location: LCCOMB_X67_Y38_N30
\mylcd|line1[6][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][3]~feeder_combout\ = \mylcd|line2[6][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][3]~q\,
	combout => \mylcd|line1[6][3]~feeder_combout\);

-- Location: FF_X67_Y38_N31
\mylcd|line1[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][3]~q\);

-- Location: FF_X67_Y38_N25
\mylcd|line1[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][3]~q\);

-- Location: LCCOMB_X67_Y38_N24
\mylcd|curbuf[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~73_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|line1[6][3]~q\) # ((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|line1[2][3]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[6][3]~q\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[2][3]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[3]~73_combout\);

-- Location: LCCOMB_X65_Y38_N8
\mylcd|curbuf[3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~74_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[3]~73_combout\ & ((\mylcd|line1[4][3]~q\))) # (!\mylcd|curbuf[3]~73_combout\ & (\mylcd|line1[0][3]~q\)))) # (!\mylcd|Add1~0_combout\ & (((\mylcd|curbuf[3]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[0][3]~q\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[4][3]~q\,
	datad => \mylcd|curbuf[3]~73_combout\,
	combout => \mylcd|curbuf[3]~74_combout\);

-- Location: LCCOMB_X62_Y41_N4
\mylcd|line1[9][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[9][3]~feeder_combout\ = \mylcd|line2[9][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[9][3]~q\,
	combout => \mylcd|line1[9][3]~feeder_combout\);

-- Location: FF_X62_Y41_N5
\mylcd|line1[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[9][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][3]~q\);

-- Location: FF_X62_Y41_N23
\mylcd|line1[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][3]~q\);

-- Location: LCCOMB_X62_Y41_N22
\mylcd|curbuf[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~70_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|line1[9][3]~q\) # ((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~0_combout\ & (((\mylcd|line1[11][3]~q\ & !\mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|line1[9][3]~q\,
	datac => \mylcd|line1[11][3]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[3]~70_combout\);

-- Location: LCCOMB_X62_Y41_N26
\mylcd|line1[15][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[15][3]~feeder_combout\ = \mylcd|line2[15][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[15][3]~q\,
	combout => \mylcd|line1[15][3]~feeder_combout\);

-- Location: FF_X62_Y41_N27
\mylcd|line1[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[15][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][3]~q\);

-- Location: FF_X62_Y41_N1
\mylcd|line1[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][3]~q\);

-- Location: LCCOMB_X62_Y41_N0
\mylcd|curbuf[3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~71_combout\ = (\mylcd|curbuf[3]~70_combout\ & (((\mylcd|line1[13][3]~q\) # (!\mylcd|Add1~1_combout\)))) # (!\mylcd|curbuf[3]~70_combout\ & (\mylcd|line1[15][3]~q\ & ((\mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~70_combout\,
	datab => \mylcd|line1[15][3]~q\,
	datac => \mylcd|line1[13][3]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[3]~71_combout\);

-- Location: FF_X65_Y38_N5
\mylcd|line1[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][3]~q\);

-- Location: FF_X65_Y38_N11
\mylcd|line1[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][3]~q\);

-- Location: LCCOMB_X65_Y38_N4
\mylcd|curbuf[3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~68_combout\ = (\mylcd|Add1~1_combout\ & (\mylcd|Add1~0_combout\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & ((\mylcd|line1[8][3]~q\))) # (!\mylcd|Add1~0_combout\ & (\mylcd|line1[10][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[10][3]~q\,
	datad => \mylcd|line1[8][3]~q\,
	combout => \mylcd|curbuf[3]~68_combout\);

-- Location: FF_X65_Y38_N7
\mylcd|line1[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][3]~q\);

-- Location: LCCOMB_X65_Y38_N24
\mylcd|line1[14][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[14][3]~feeder_combout\ = \mylcd|line2[14][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[14][3]~q\,
	combout => \mylcd|line1[14][3]~feeder_combout\);

-- Location: FF_X65_Y38_N25
\mylcd|line1[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[14][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][3]~q\);

-- Location: LCCOMB_X65_Y38_N6
\mylcd|curbuf[3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~69_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[3]~68_combout\ & (\mylcd|line1[12][3]~q\)) # (!\mylcd|curbuf[3]~68_combout\ & ((\mylcd|line1[14][3]~q\))))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[3]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[3]~68_combout\,
	datac => \mylcd|line1[12][3]~q\,
	datad => \mylcd|line1[14][3]~q\,
	combout => \mylcd|curbuf[3]~69_combout\);

-- Location: LCCOMB_X61_Y42_N18
\mylcd|curbuf[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~72_combout\ = (\mylcd|index\(0) & ((\mylcd|Add1~2_combout\) # ((\mylcd|curbuf[3]~69_combout\)))) # (!\mylcd|index\(0) & (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[3]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|curbuf[3]~71_combout\,
	datad => \mylcd|curbuf[3]~69_combout\,
	combout => \mylcd|curbuf[3]~72_combout\);

-- Location: FF_X62_Y41_N13
\mylcd|line1[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][3]~q\);

-- Location: FF_X62_Y41_N7
\mylcd|line1[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][3]~q\);

-- Location: LCCOMB_X62_Y41_N6
\mylcd|curbuf[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~66_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[1][3]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[3][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[1][3]~q\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[3][3]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[3]~66_combout\);

-- Location: LCCOMB_X62_Y41_N24
\mylcd|line1[5][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[5][3]~feeder_combout\ = \mylcd|line2[5][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[5][3]~q\,
	combout => \mylcd|line1[5][3]~feeder_combout\);

-- Location: FF_X62_Y41_N25
\mylcd|line1[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[5][3]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][3]~q\);

-- Location: FF_X62_Y41_N19
\mylcd|line1[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][3]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][3]~q\);

-- Location: LCCOMB_X62_Y41_N18
\mylcd|curbuf[3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~67_combout\ = (\mylcd|curbuf[3]~66_combout\ & ((\mylcd|line1[5][3]~q\) # ((!\mylcd|Add1~1_combout\)))) # (!\mylcd|curbuf[3]~66_combout\ & (((\mylcd|line1[7][3]~q\ & \mylcd|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~66_combout\,
	datab => \mylcd|line1[5][3]~q\,
	datac => \mylcd|line1[7][3]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[3]~67_combout\);

-- Location: LCCOMB_X61_Y42_N28
\mylcd|curbuf[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~75_combout\ = (\mylcd|curbuf[3]~72_combout\ & ((\mylcd|curbuf[3]~74_combout\) # ((!\mylcd|Add1~2_combout\)))) # (!\mylcd|curbuf[3]~72_combout\ & (((\mylcd|Add1~2_combout\ & \mylcd|curbuf[3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~74_combout\,
	datab => \mylcd|curbuf[3]~72_combout\,
	datac => \mylcd|Add1~2_combout\,
	datad => \mylcd|curbuf[3]~67_combout\,
	combout => \mylcd|curbuf[3]~75_combout\);

-- Location: LCCOMB_X61_Y42_N30
\mylcd|curbuf[3]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~86_combout\ = ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[3]~75_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[3]~85_combout\))) # (!\mylcd|lcd_data[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~85_combout\,
	datab => \mylcd|lcd_data[3]~2_combout\,
	datac => \mylcd|LessThan2~1_combout\,
	datad => \mylcd|curbuf[3]~75_combout\,
	combout => \mylcd|curbuf[3]~86_combout\);

-- Location: LCCOMB_X61_Y42_N4
\mylcd|curbuf[3]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[3]~87_combout\ = (\mylcd|curbuf[3]~86_combout\ & (((!\mylcd|index\(1) & \mylcd|Equal2~0_combout\)) # (!\mylcd|lcd_data[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[3]~86_combout\,
	datab => \mylcd|lcd_data[3]~1_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|curbuf[3]~87_combout\);

-- Location: FF_X61_Y42_N5
\mylcd|lcd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[3]~87_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(3));

-- Location: LCCOMB_X65_Y40_N2
\mylcd|line2~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~80_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~80_combout\);

-- Location: FF_X65_Y40_N3
\mylcd|line2[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~80_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][4]~q\);

-- Location: LCCOMB_X63_Y38_N26
\mylcd|line2~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~83_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[4]~130_combout\,
	datac => \mylcd|Decoder0~6_combout\,
	combout => \mylcd|line2~83_combout\);

-- Location: FF_X63_Y38_N27
\mylcd|line2[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~83_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][4]~q\);

-- Location: LCCOMB_X65_Y38_N2
\mylcd|line2~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~82_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~82_combout\);

-- Location: FF_X65_Y38_N3
\mylcd|line2[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~82_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][4]~q\);

-- Location: LCCOMB_X67_Y39_N10
\mylcd|line2~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~81_combout\ = (\mylcd|Decoder0~4_combout\ & \myprocessor|my_regfile|valB[4]~130_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~4_combout\,
	datad => \myprocessor|my_regfile|valB[4]~130_combout\,
	combout => \mylcd|line2~81_combout\);

-- Location: FF_X67_Y39_N11
\mylcd|line2[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~81_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][4]~q\);

-- Location: LCCOMB_X63_Y41_N28
\mylcd|curbuf[4]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~98_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|Add2~0_combout\) # ((\mylcd|line2[0][4]~q\)))) # (!\mylcd|Add2~1_combout\ & (!\mylcd|Add2~0_combout\ & (\mylcd|line2[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|Add2~0_combout\,
	datac => \mylcd|line2[8][4]~q\,
	datad => \mylcd|line2[0][4]~q\,
	combout => \mylcd|curbuf[4]~98_combout\);

-- Location: LCCOMB_X63_Y41_N6
\mylcd|curbuf[4]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~99_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[4]~98_combout\ & ((\mylcd|line2[4][4]~q\))) # (!\mylcd|curbuf[4]~98_combout\ & (\mylcd|line2[12][4]~q\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[4]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[12][4]~q\,
	datac => \mylcd|line2[4][4]~q\,
	datad => \mylcd|curbuf[4]~98_combout\,
	combout => \mylcd|curbuf[4]~99_combout\);

-- Location: LCCOMB_X63_Y40_N0
\mylcd|line2~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~92_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & (\mylcd|Decoder0~9_combout\ & (\mylcd|ptr\(2) & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \mylcd|Decoder0~9_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~92_combout\);

-- Location: FF_X63_Y40_N1
\mylcd|line2[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~92_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][4]~q\);

-- Location: LCCOMB_X61_Y41_N12
\mylcd|line2~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~95_combout\ = (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[4]~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[4]~130_combout\,
	combout => \mylcd|line2~95_combout\);

-- Location: FF_X61_Y41_N13
\mylcd|line2[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~95_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][4]~q\);

-- Location: LCCOMB_X60_Y41_N6
\mylcd|line2~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~94_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~94_combout\);

-- Location: FF_X60_Y41_N7
\mylcd|line2[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~94_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][4]~q\);

-- Location: LCCOMB_X62_Y40_N18
\mylcd|line2~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~93_combout\ = (!\mylcd|ptr\(2) & (!\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~93_combout\);

-- Location: FF_X62_Y40_N19
\mylcd|line2[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~93_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][4]~q\);

-- Location: LCCOMB_X63_Y41_N2
\mylcd|curbuf[4]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~105_combout\ = (\mylcd|Add2~0_combout\ & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[1][4]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[9][4]~q\,
	datac => \mylcd|line2[1][4]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[4]~105_combout\);

-- Location: LCCOMB_X63_Y41_N4
\mylcd|curbuf[4]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~106_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[4]~105_combout\ & ((\mylcd|line2[5][4]~q\))) # (!\mylcd|curbuf[4]~105_combout\ & (\mylcd|line2[13][4]~q\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|curbuf[4]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[13][4]~q\,
	datac => \mylcd|line2[5][4]~q\,
	datad => \mylcd|curbuf[4]~105_combout\,
	combout => \mylcd|curbuf[4]~106_combout\);

-- Location: LCCOMB_X66_Y39_N18
\mylcd|line2~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~91_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datac => \mylcd|Decoder0~16_combout\,
	combout => \mylcd|line2~91_combout\);

-- Location: FF_X66_Y39_N19
\mylcd|line2[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~91_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][4]~q\);

-- Location: LCCOMB_X66_Y38_N24
\mylcd|line2~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~89_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datac => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~89_combout\);

-- Location: FF_X66_Y38_N25
\mylcd|line2[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~89_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][4]~q\);

-- Location: LCCOMB_X66_Y38_N26
\mylcd|line2~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~90_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~90_combout\);

-- Location: FF_X66_Y38_N27
\mylcd|line2[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~90_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][4]~q\);

-- Location: LCCOMB_X67_Y38_N0
\mylcd|curbuf[4]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~102_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|line2[14][4]~q\) # ((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|line2[10][4]~q\ & !\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[14][4]~q\,
	datac => \mylcd|line2[10][4]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[4]~102_combout\);

-- Location: LCCOMB_X67_Y38_N22
\mylcd|line2~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~88_combout\ = (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~88_combout\);

-- Location: FF_X67_Y38_N23
\mylcd|line2[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~88_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][4]~q\);

-- Location: LCCOMB_X67_Y38_N10
\mylcd|curbuf[4]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~103_combout\ = (\mylcd|curbuf[4]~102_combout\ & ((\mylcd|line2[6][4]~q\) # ((!\mylcd|Add2~1_combout\)))) # (!\mylcd|curbuf[4]~102_combout\ & (((\mylcd|line2[2][4]~q\ & \mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[6][4]~q\,
	datab => \mylcd|curbuf[4]~102_combout\,
	datac => \mylcd|line2[2][4]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[4]~103_combout\);

-- Location: LCCOMB_X62_Y39_N18
\mylcd|line2~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~85_combout\ = (\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~85_combout\);

-- Location: FF_X62_Y39_N19
\mylcd|line2[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~85_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][4]~q\);

-- Location: LCCOMB_X62_Y39_N20
\mylcd|line2~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~86_combout\ = (!\mylcd|ptr\(2) & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(2),
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~86_combout\);

-- Location: FF_X62_Y39_N21
\mylcd|line2[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~86_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][4]~q\);

-- Location: LCCOMB_X61_Y39_N18
\mylcd|curbuf[4]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~100_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|line2[15][4]~q\) # ((\mylcd|Add2~1_combout\)))) # (!\mylcd|Add2~0_combout\ & (((\mylcd|line2[11][4]~q\ & !\mylcd|Add2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|line2[15][4]~q\,
	datac => \mylcd|line2[11][4]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[4]~100_combout\);

-- Location: LCCOMB_X63_Y39_N4
\mylcd|line2~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~87_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[4]~130_combout\ & \mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~87_combout\);

-- Location: FF_X63_Y39_N5
\mylcd|line2[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~87_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][4]~q\);

-- Location: LCCOMB_X63_Y39_N18
\mylcd|line2~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~84_combout\ = (\mylcd|Decoder0~7_combout\ & (\mylcd|ptr\(1) & (\myprocessor|my_regfile|valB[4]~130_combout\ & !\mylcd|ptr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \mylcd|ptr\(1),
	datac => \myprocessor|my_regfile|valB[4]~130_combout\,
	datad => \mylcd|ptr\(2),
	combout => \mylcd|line2~84_combout\);

-- Location: FF_X63_Y39_N19
\mylcd|line2[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~84_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][4]~q\);

-- Location: LCCOMB_X61_Y39_N20
\mylcd|curbuf[4]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~101_combout\ = (\mylcd|curbuf[4]~100_combout\ & (((\mylcd|line2[7][4]~q\)) # (!\mylcd|Add2~1_combout\))) # (!\mylcd|curbuf[4]~100_combout\ & (\mylcd|Add2~1_combout\ & ((\mylcd|line2[3][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~100_combout\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|line2[7][4]~q\,
	datad => \mylcd|line2[3][4]~q\,
	combout => \mylcd|curbuf[4]~101_combout\);

-- Location: LCCOMB_X63_Y41_N0
\mylcd|curbuf[4]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~104_combout\ = (\mylcd|index\(0) & (((\mylcd|curbuf[4]~101_combout\) # (\mylcd|index\(1))))) # (!\mylcd|index\(0) & (\mylcd|curbuf[4]~103_combout\ & ((!\mylcd|index\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~103_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|curbuf[4]~101_combout\,
	datad => \mylcd|index\(1),
	combout => \mylcd|curbuf[4]~104_combout\);

-- Location: LCCOMB_X63_Y41_N30
\mylcd|curbuf[4]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~107_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[4]~104_combout\ & ((\mylcd|curbuf[4]~106_combout\))) # (!\mylcd|curbuf[4]~104_combout\ & (\mylcd|curbuf[4]~99_combout\)))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[4]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~99_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|curbuf[4]~106_combout\,
	datad => \mylcd|curbuf[4]~104_combout\,
	combout => \mylcd|curbuf[4]~107_combout\);

-- Location: FF_X63_Y41_N23
\mylcd|line1[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][4]~q\);

-- Location: LCCOMB_X63_Y41_N12
\mylcd|line1[12][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[12][4]~feeder_combout\ = \mylcd|line2[12][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[12][4]~q\,
	combout => \mylcd|line1[12][4]~feeder_combout\);

-- Location: FF_X63_Y41_N13
\mylcd|line1[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[12][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][4]~q\);

-- Location: LCCOMB_X63_Y41_N22
\mylcd|curbuf[4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~95_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|Add1~1_combout\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & ((\mylcd|line1[12][4]~q\))) # (!\mylcd|Add1~1_combout\ & (\mylcd|line1[8][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[8][4]~q\,
	datad => \mylcd|line1[12][4]~q\,
	combout => \mylcd|curbuf[4]~95_combout\);

-- Location: FF_X63_Y41_N17
\mylcd|line1[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][4]~q\);

-- Location: LCCOMB_X63_Y41_N10
\mylcd|line1[0][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[0][4]~feeder_combout\ = \mylcd|line2[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[0][4]~q\,
	combout => \mylcd|line1[0][4]~feeder_combout\);

-- Location: FF_X63_Y41_N11
\mylcd|line1[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[0][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][4]~q\);

-- Location: LCCOMB_X63_Y41_N16
\mylcd|curbuf[4]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~96_combout\ = (\mylcd|curbuf[4]~95_combout\ & (((\mylcd|line1[4][4]~q\)) # (!\mylcd|Add1~2_combout\))) # (!\mylcd|curbuf[4]~95_combout\ & (\mylcd|Add1~2_combout\ & ((\mylcd|line1[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~95_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[4][4]~q\,
	datad => \mylcd|line1[0][4]~q\,
	combout => \mylcd|curbuf[4]~96_combout\);

-- Location: LCCOMB_X61_Y39_N4
\mylcd|line1[15][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[15][4]~feeder_combout\ = \mylcd|line2[15][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[15][4]~q\,
	combout => \mylcd|line1[15][4]~feeder_combout\);

-- Location: FF_X61_Y39_N5
\mylcd|line1[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[15][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][4]~q\);

-- Location: FF_X61_Y39_N31
\mylcd|line1[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][4]~q\);

-- Location: LCCOMB_X61_Y39_N30
\mylcd|curbuf[4]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~90_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~1_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & (\mylcd|line1[15][4]~q\)) # (!\mylcd|Add1~1_combout\ & ((\mylcd|line1[11][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[15][4]~q\,
	datac => \mylcd|line1[11][4]~q\,
	datad => \mylcd|Add1~1_combout\,
	combout => \mylcd|curbuf[4]~90_combout\);

-- Location: FF_X61_Y39_N9
\mylcd|line1[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][4]~q\);

-- Location: LCCOMB_X61_Y39_N10
\mylcd|line1[3][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[3][4]~feeder_combout\ = \mylcd|line2[3][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[3][4]~q\,
	combout => \mylcd|line1[3][4]~feeder_combout\);

-- Location: FF_X61_Y39_N11
\mylcd|line1[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[3][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][4]~q\);

-- Location: LCCOMB_X61_Y39_N8
\mylcd|curbuf[4]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~91_combout\ = (\mylcd|curbuf[4]~90_combout\ & (((\mylcd|line1[7][4]~q\)) # (!\mylcd|Add1~2_combout\))) # (!\mylcd|curbuf[4]~90_combout\ & (\mylcd|Add1~2_combout\ & ((\mylcd|line1[3][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~90_combout\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[7][4]~q\,
	datad => \mylcd|line1[3][4]~q\,
	combout => \mylcd|curbuf[4]~91_combout\);

-- Location: FF_X67_Y38_N15
\mylcd|line1[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][4]~q\);

-- Location: FF_X67_Y38_N21
\mylcd|line1[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[6][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][4]~q\);

-- Location: FF_X67_Y38_N19
\mylcd|line1[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][4]~q\);

-- Location: LCCOMB_X67_Y38_N16
\mylcd|line1[14][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[14][4]~feeder_combout\ = \mylcd|line2[14][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[14][4]~q\,
	combout => \mylcd|line1[14][4]~feeder_combout\);

-- Location: FF_X67_Y38_N17
\mylcd|line1[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[14][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][4]~q\);

-- Location: LCCOMB_X67_Y38_N18
\mylcd|curbuf[4]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~92_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|Add1~1_combout\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & ((\mylcd|line1[14][4]~q\))) # (!\mylcd|Add1~1_combout\ & (\mylcd|line1[10][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[10][4]~q\,
	datad => \mylcd|line1[14][4]~q\,
	combout => \mylcd|curbuf[4]~92_combout\);

-- Location: LCCOMB_X67_Y38_N20
\mylcd|curbuf[4]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~93_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[4]~92_combout\ & ((\mylcd|line1[6][4]~q\))) # (!\mylcd|curbuf[4]~92_combout\ & (\mylcd|line1[2][4]~q\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[4]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[2][4]~q\,
	datac => \mylcd|line1[6][4]~q\,
	datad => \mylcd|curbuf[4]~92_combout\,
	combout => \mylcd|curbuf[4]~93_combout\);

-- Location: LCCOMB_X63_Y41_N8
\mylcd|curbuf[4]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~94_combout\ = (\mylcd|index\(0) & (((\mylcd|curbuf[4]~93_combout\)) # (!\mylcd|index\(1)))) # (!\mylcd|index\(0) & (!\mylcd|index\(1) & (\mylcd|curbuf[4]~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|index\(1),
	datac => \mylcd|curbuf[4]~91_combout\,
	datad => \mylcd|curbuf[4]~93_combout\,
	combout => \mylcd|curbuf[4]~94_combout\);

-- Location: FF_X63_Y41_N15
\mylcd|line1[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[5][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][4]~q\);

-- Location: FF_X63_Y41_N25
\mylcd|line1[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][4]~q\);

-- Location: FF_X63_Y41_N21
\mylcd|line1[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][4]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][4]~q\);

-- Location: LCCOMB_X63_Y41_N26
\mylcd|line1[13][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[13][4]~feeder_combout\ = \mylcd|line2[13][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[13][4]~q\,
	combout => \mylcd|line1[13][4]~feeder_combout\);

-- Location: FF_X63_Y41_N27
\mylcd|line1[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[13][4]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][4]~q\);

-- Location: LCCOMB_X63_Y41_N20
\mylcd|curbuf[4]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~88_combout\ = (\mylcd|Add1~2_combout\ & (\mylcd|Add1~1_combout\)) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~1_combout\ & ((\mylcd|line1[13][4]~q\))) # (!\mylcd|Add1~1_combout\ & (\mylcd|line1[9][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~1_combout\,
	datac => \mylcd|line1[9][4]~q\,
	datad => \mylcd|line1[13][4]~q\,
	combout => \mylcd|curbuf[4]~88_combout\);

-- Location: LCCOMB_X63_Y41_N24
\mylcd|curbuf[4]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~89_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[4]~88_combout\ & (\mylcd|line1[5][4]~q\)) # (!\mylcd|curbuf[4]~88_combout\ & ((\mylcd|line1[1][4]~q\))))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[4]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[5][4]~q\,
	datac => \mylcd|line1[1][4]~q\,
	datad => \mylcd|curbuf[4]~88_combout\,
	combout => \mylcd|curbuf[4]~89_combout\);

-- Location: LCCOMB_X63_Y41_N18
\mylcd|curbuf[4]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~97_combout\ = (\mylcd|Add1~0_combout\ & ((\mylcd|curbuf[4]~94_combout\ & (\mylcd|curbuf[4]~96_combout\)) # (!\mylcd|curbuf[4]~94_combout\ & ((\mylcd|curbuf[4]~89_combout\))))) # (!\mylcd|Add1~0_combout\ & 
-- (((\mylcd|curbuf[4]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~0_combout\,
	datab => \mylcd|curbuf[4]~96_combout\,
	datac => \mylcd|curbuf[4]~94_combout\,
	datad => \mylcd|curbuf[4]~89_combout\,
	combout => \mylcd|curbuf[4]~97_combout\);

-- Location: LCCOMB_X62_Y42_N10
\mylcd|curbuf[4]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~108_combout\ = (!\mylcd|lcd_data[3]~1_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[4]~97_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[4]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~107_combout\,
	datab => \mylcd|lcd_data[3]~1_combout\,
	datac => \mylcd|LessThan2~1_combout\,
	datad => \mylcd|curbuf[4]~97_combout\,
	combout => \mylcd|curbuf[4]~108_combout\);

-- Location: LCCOMB_X62_Y42_N2
\mylcd|curbuf[4]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[4]~109_combout\ = (\mylcd|curbuf[4]~108_combout\) # ((!\mylcd|index\(0) & (!\mylcd|index\(1) & \mylcd|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[4]~108_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|index\(1),
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|curbuf[4]~109_combout\);

-- Location: FF_X62_Y42_N3
\mylcd|lcd_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[4]~109_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(4));

-- Location: LCCOMB_X65_Y40_N4
\mylcd|line2~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~104_combout\ = (\mylcd|Decoder0~5_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~5_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[8][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~30_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[8][5]~q\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~104_combout\);

-- Location: FF_X65_Y40_N5
\mylcd|line2[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~104_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][5]~q\);

-- Location: FF_X66_Y40_N1
\mylcd|line1[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[8][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][5]~q\);

-- Location: LCCOMB_X66_Y40_N26
\mylcd|line2~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~101_combout\ = (\mylcd|Decoder0~13_combout\ & (((!\myprocessor|my_regfile|valB[5]~30_combout\)))) # (!\mylcd|Decoder0~13_combout\ & (!\mylcd|process_0~2_combout\ & ((\mylcd|line2[2][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[2][5]~q\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~101_combout\);

-- Location: FF_X66_Y40_N27
\mylcd|line2[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~101_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][5]~q\);

-- Location: FF_X66_Y40_N11
\mylcd|line1[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][5]~q\);

-- Location: LCCOMB_X66_Y40_N4
\mylcd|line2~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~105_combout\ = (\mylcd|Decoder0~15_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~15_combout\ & (((\mylcd|line2[10][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~15_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[10][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~105_combout\);

-- Location: FF_X66_Y40_N5
\mylcd|line2[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~105_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][5]~q\);

-- Location: FF_X66_Y40_N29
\mylcd|line1[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][5]~q\);

-- Location: LCCOMB_X66_Y40_N28
\mylcd|curbuf[5]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~112_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)) # (!\mylcd|line1[2][5]~q\))) # (!\mylcd|Add1~2_combout\ & (((!\mylcd|line1[10][5]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[2][5]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[10][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~112_combout\);

-- Location: LCCOMB_X66_Y40_N8
\mylcd|line2~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~100_combout\ = (\mylcd|Decoder0~4_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~4_combout\ & (((\mylcd|line2[0][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~4_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[0][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~100_combout\);

-- Location: FF_X66_Y40_N9
\mylcd|line2[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~100_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][5]~q\);

-- Location: FF_X66_Y40_N15
\mylcd|line1[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[0][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][5]~q\);

-- Location: LCCOMB_X66_Y40_N14
\mylcd|curbuf[5]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~113_combout\ = (\mylcd|curbuf[5]~112_combout\ & (((!\mylcd|Add1~0_combout\) # (!\mylcd|line1[0][5]~q\)))) # (!\mylcd|curbuf[5]~112_combout\ & (!\mylcd|line1[8][5]~q\ & ((\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[8][5]~q\,
	datab => \mylcd|curbuf[5]~112_combout\,
	datac => \mylcd|line1[0][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~113_combout\);

-- Location: LCCOMB_X63_Y40_N10
\mylcd|line2~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~96_combout\ = (\mylcd|Decoder0~19_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~19_combout\ & (((\mylcd|line2[9][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~19_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[9][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~96_combout\);

-- Location: FF_X63_Y40_N11
\mylcd|line2[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~96_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][5]~q\);

-- Location: LCCOMB_X67_Y40_N10
\mylcd|line1[9][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[9][5]~feeder_combout\ = \mylcd|line2[9][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[9][5]~q\,
	combout => \mylcd|line1[9][5]~feeder_combout\);

-- Location: FF_X67_Y40_N11
\mylcd|line1[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[9][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][5]~q\);

-- Location: LCCOMB_X63_Y40_N28
\mylcd|line2~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~97_combout\ = (\mylcd|Decoder0~11_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~11_combout\ & (((\mylcd|line2[11][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~11_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[11][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~97_combout\);

-- Location: FF_X63_Y40_N29
\mylcd|line2[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~97_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][5]~q\);

-- Location: FF_X67_Y40_N15
\mylcd|line1[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][5]~q\);

-- Location: LCCOMB_X66_Y40_N22
\mylcd|line2~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~109_combout\ = (\mylcd|Decoder0~8_combout\ & (((!\myprocessor|my_regfile|valB[5]~30_combout\)))) # (!\mylcd|Decoder0~8_combout\ & (!\mylcd|process_0~2_combout\ & ((\mylcd|line2[3][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|process_0~2_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[3][5]~q\,
	datad => \mylcd|Decoder0~8_combout\,
	combout => \mylcd|line2~109_combout\);

-- Location: FF_X66_Y40_N23
\mylcd|line2[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~109_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][5]~q\);

-- Location: LCCOMB_X67_Y40_N28
\mylcd|line1[3][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[3][5]~feeder_combout\ = \mylcd|line2[3][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[3][5]~q\,
	combout => \mylcd|line1[3][5]~feeder_combout\);

-- Location: FF_X67_Y40_N29
\mylcd|line1[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[3][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][5]~q\);

-- Location: LCCOMB_X67_Y40_N14
\mylcd|curbuf[5]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~114_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|Add1~0_combout\) # ((!\mylcd|line1[3][5]~q\)))) # (!\mylcd|Add1~2_combout\ & (!\mylcd|Add1~0_combout\ & (!\mylcd|line1[11][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|Add1~0_combout\,
	datac => \mylcd|line1[11][5]~q\,
	datad => \mylcd|line1[3][5]~q\,
	combout => \mylcd|curbuf[5]~114_combout\);

-- Location: LCCOMB_X63_Y40_N24
\mylcd|line2~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~108_combout\ = (\mylcd|Decoder0~18_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~18_combout\ & (((\mylcd|line2[1][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~18_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[1][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~108_combout\);

-- Location: FF_X63_Y40_N25
\mylcd|line2[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~108_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][5]~q\);

-- Location: FF_X67_Y40_N17
\mylcd|line1[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[1][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][5]~q\);

-- Location: LCCOMB_X67_Y40_N16
\mylcd|curbuf[5]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~115_combout\ = (\mylcd|curbuf[5]~114_combout\ & (((!\mylcd|Add1~0_combout\) # (!\mylcd|line1[1][5]~q\)))) # (!\mylcd|curbuf[5]~114_combout\ & (!\mylcd|line1[9][5]~q\ & ((\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[9][5]~q\,
	datab => \mylcd|curbuf[5]~114_combout\,
	datac => \mylcd|line1[1][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~115_combout\);

-- Location: LCCOMB_X67_Y40_N26
\mylcd|curbuf[5]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~116_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[5]~113_combout\) # ((\mylcd|Add1~1_combout\)))) # (!\mylcd|index\(0) & (((!\mylcd|Add1~1_combout\ & \mylcd|curbuf[5]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~113_combout\,
	datab => \mylcd|index\(0),
	datac => \mylcd|Add1~1_combout\,
	datad => \mylcd|curbuf[5]~115_combout\,
	combout => \mylcd|curbuf[5]~116_combout\);

-- Location: LCCOMB_X66_Y40_N12
\mylcd|line2~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~102_combout\ = (\mylcd|Decoder0~16_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~16_combout\ & (((\mylcd|line2[6][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~16_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[6][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~102_combout\);

-- Location: FF_X66_Y40_N13
\mylcd|line2[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~102_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][5]~q\);

-- Location: LCCOMB_X67_Y40_N12
\mylcd|line1[6][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[6][5]~feeder_combout\ = \mylcd|line2[6][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[6][5]~q\,
	combout => \mylcd|line1[6][5]~feeder_combout\);

-- Location: FF_X67_Y40_N13
\mylcd|line1[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[6][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][5]~q\);

-- Location: LCCOMB_X66_Y40_N16
\mylcd|line2~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~103_combout\ = (\mylcd|Decoder0~6_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~6_combout\ & (((\mylcd|line2[4][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~6_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[4][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~103_combout\);

-- Location: FF_X66_Y40_N17
\mylcd|line2[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~103_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][5]~q\);

-- Location: FF_X67_Y40_N19
\mylcd|line1[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][5]~q\);

-- Location: LCCOMB_X65_Y40_N10
\mylcd|line2~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~107_combout\ = (\mylcd|Decoder0~3_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~3_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[12][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~30_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[12][5]~q\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~107_combout\);

-- Location: FF_X65_Y40_N11
\mylcd|line2[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~107_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][5]~q\);

-- Location: FF_X67_Y40_N7
\mylcd|line1[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][5]~q\);

-- Location: LCCOMB_X65_Y40_N14
\mylcd|line2~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~106_combout\ = (\mylcd|Decoder0~14_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~14_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[14][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~30_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[14][5]~q\,
	datad => \mylcd|Decoder0~14_combout\,
	combout => \mylcd|line2~106_combout\);

-- Location: FF_X65_Y40_N15
\mylcd|line2[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~106_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][5]~q\);

-- Location: FF_X67_Y40_N25
\mylcd|line1[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][5]~q\);

-- Location: LCCOMB_X67_Y40_N24
\mylcd|curbuf[5]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~117_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~2_combout\ & ((\mylcd|Add1~0_combout\ & (!\mylcd|line1[12][5]~q\)) # (!\mylcd|Add1~0_combout\ & ((!\mylcd|line1[14][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[12][5]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[14][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~117_combout\);

-- Location: LCCOMB_X67_Y40_N18
\mylcd|curbuf[5]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~118_combout\ = (\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[5]~117_combout\ & ((!\mylcd|line1[4][5]~q\))) # (!\mylcd|curbuf[5]~117_combout\ & (!\mylcd|line1[6][5]~q\)))) # (!\mylcd|Add1~2_combout\ & (((\mylcd|curbuf[5]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line1[6][5]~q\,
	datab => \mylcd|Add1~2_combout\,
	datac => \mylcd|line1[4][5]~q\,
	datad => \mylcd|curbuf[5]~117_combout\,
	combout => \mylcd|curbuf[5]~118_combout\);

-- Location: LCCOMB_X66_Y40_N24
\mylcd|line2~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~110_combout\ = (\mylcd|Decoder0~12_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~12_combout\ & (((\mylcd|line2[7][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~12_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[7][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~110_combout\);

-- Location: FF_X66_Y40_N25
\mylcd|line2[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~110_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][5]~q\);

-- Location: LCCOMB_X67_Y40_N4
\mylcd|line1[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[7][5]~feeder_combout\ = \mylcd|line2[7][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[7][5]~q\,
	combout => \mylcd|line1[7][5]~feeder_combout\);

-- Location: FF_X67_Y40_N5
\mylcd|line1[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[7][5]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][5]~q\);

-- Location: LCCOMB_X63_Y40_N6
\mylcd|line2~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~98_combout\ = (\mylcd|Decoder0~10_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~10_combout\ & (((\mylcd|line2[15][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~10_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[15][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~98_combout\);

-- Location: FF_X63_Y40_N7
\mylcd|line2[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~98_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][5]~q\);

-- Location: FF_X67_Y40_N31
\mylcd|line1[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[15][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][5]~q\);

-- Location: LCCOMB_X67_Y40_N30
\mylcd|curbuf[5]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~110_combout\ = (\mylcd|Add1~2_combout\ & (((\mylcd|Add1~0_combout\)) # (!\mylcd|line1[7][5]~q\))) # (!\mylcd|Add1~2_combout\ & (((!\mylcd|line1[15][5]~q\ & !\mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~2_combout\,
	datab => \mylcd|line1[7][5]~q\,
	datac => \mylcd|line1[15][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~110_combout\);

-- Location: LCCOMB_X63_Y40_N26
\mylcd|line2~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~111_combout\ = (\mylcd|Decoder0~20_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~20_combout\ & (((\mylcd|line2[5][5]~q\ & !\mylcd|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~20_combout\,
	datab => \myprocessor|my_regfile|valB[5]~30_combout\,
	datac => \mylcd|line2[5][5]~q\,
	datad => \mylcd|process_0~2_combout\,
	combout => \mylcd|line2~111_combout\);

-- Location: FF_X63_Y40_N27
\mylcd|line2[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~111_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][5]~q\);

-- Location: FF_X67_Y40_N1
\mylcd|line1[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[5][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][5]~q\);

-- Location: LCCOMB_X63_Y40_N2
\mylcd|line2~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~99_combout\ = (\mylcd|Decoder0~17_combout\ & (!\myprocessor|my_regfile|valB[5]~30_combout\)) # (!\mylcd|Decoder0~17_combout\ & (((!\mylcd|process_0~2_combout\ & \mylcd|line2[13][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[5]~30_combout\,
	datab => \mylcd|process_0~2_combout\,
	datac => \mylcd|line2[13][5]~q\,
	datad => \mylcd|Decoder0~17_combout\,
	combout => \mylcd|line2~99_combout\);

-- Location: FF_X63_Y40_N3
\mylcd|line2[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~99_combout\,
	clrn => \resetn~input_o\,
	ena => \myprocessor|my_control|display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][5]~q\);

-- Location: FF_X67_Y40_N3
\mylcd|line1[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][5]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][5]~q\);

-- Location: LCCOMB_X67_Y40_N2
\mylcd|curbuf[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~111_combout\ = (\mylcd|curbuf[5]~110_combout\ & (((!\mylcd|Add1~0_combout\)) # (!\mylcd|line1[5][5]~q\))) # (!\mylcd|curbuf[5]~110_combout\ & (((!\mylcd|line1[13][5]~q\ & \mylcd|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~110_combout\,
	datab => \mylcd|line1[5][5]~q\,
	datac => \mylcd|line1[13][5]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[5]~111_combout\);

-- Location: LCCOMB_X67_Y40_N20
\mylcd|curbuf[5]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~119_combout\ = (\mylcd|curbuf[5]~116_combout\ & ((\mylcd|curbuf[5]~118_combout\) # ((!\mylcd|Add1~1_combout\)))) # (!\mylcd|curbuf[5]~116_combout\ & (((\mylcd|Add1~1_combout\ & \mylcd|curbuf[5]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~116_combout\,
	datab => \mylcd|curbuf[5]~118_combout\,
	datac => \mylcd|Add1~1_combout\,
	datad => \mylcd|curbuf[5]~111_combout\,
	combout => \mylcd|curbuf[5]~119_combout\);

-- Location: LCCOMB_X65_Y40_N16
\mylcd|curbuf[5]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~124_combout\ = (\mylcd|index\(2) & (!\mylcd|line2[14][5]~q\ & (!\mylcd|index\(1)))) # (!\mylcd|index\(2) & (((\mylcd|index\(1)) # (!\mylcd|line2[10][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[14][5]~q\,
	datab => \mylcd|index\(2),
	datac => \mylcd|index\(1),
	datad => \mylcd|line2[10][5]~q\,
	combout => \mylcd|curbuf[5]~124_combout\);

-- Location: LCCOMB_X65_Y40_N20
\mylcd|curbuf[5]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~125_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[5]~124_combout\ & ((!\mylcd|line2[12][5]~q\))) # (!\mylcd|curbuf[5]~124_combout\ & (!\mylcd|line2[8][5]~q\)))) # (!\mylcd|index\(1) & (\mylcd|curbuf[5]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[5]~124_combout\,
	datac => \mylcd|line2[8][5]~q\,
	datad => \mylcd|line2[12][5]~q\,
	combout => \mylcd|curbuf[5]~125_combout\);

-- Location: LCCOMB_X66_Y40_N30
\mylcd|curbuf[5]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~122_combout\ = (\mylcd|index\(2) & (((!\mylcd|index\(1) & !\mylcd|line2[6][5]~q\)))) # (!\mylcd|index\(2) & (((\mylcd|index\(1))) # (!\mylcd|line2[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[2][5]~q\,
	datab => \mylcd|index\(2),
	datac => \mylcd|index\(1),
	datad => \mylcd|line2[6][5]~q\,
	combout => \mylcd|curbuf[5]~122_combout\);

-- Location: LCCOMB_X66_Y40_N2
\mylcd|curbuf[5]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~123_combout\ = (\mylcd|curbuf[5]~122_combout\ & (((!\mylcd|line2[4][5]~q\) # (!\mylcd|index\(1))))) # (!\mylcd|curbuf[5]~122_combout\ & (!\mylcd|line2[0][5]~q\ & (\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~122_combout\,
	datab => \mylcd|line2[0][5]~q\,
	datac => \mylcd|index\(1),
	datad => \mylcd|line2[4][5]~q\,
	combout => \mylcd|curbuf[5]~123_combout\);

-- Location: LCCOMB_X63_Y40_N30
\mylcd|curbuf[5]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~126_combout\ = (\mylcd|Add2~1_combout\ & (((\mylcd|index\(0)) # (\mylcd|curbuf[5]~123_combout\)))) # (!\mylcd|Add2~1_combout\ & (\mylcd|curbuf[5]~125_combout\ & (!\mylcd|index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~125_combout\,
	datab => \mylcd|Add2~1_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|curbuf[5]~123_combout\,
	combout => \mylcd|curbuf[5]~126_combout\);

-- Location: LCCOMB_X66_Y40_N18
\mylcd|curbuf[5]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~127_combout\ = (\mylcd|index\(2) & (((!\mylcd|index\(1) & !\mylcd|line2[7][5]~q\)))) # (!\mylcd|index\(2) & (((\mylcd|index\(1))) # (!\mylcd|line2[3][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[3][5]~q\,
	datab => \mylcd|index\(2),
	datac => \mylcd|index\(1),
	datad => \mylcd|line2[7][5]~q\,
	combout => \mylcd|curbuf[5]~127_combout\);

-- Location: LCCOMB_X63_Y40_N20
\mylcd|curbuf[5]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~128_combout\ = (\mylcd|curbuf[5]~127_combout\ & (((!\mylcd|line2[5][5]~q\)) # (!\mylcd|index\(1)))) # (!\mylcd|curbuf[5]~127_combout\ & (\mylcd|index\(1) & ((!\mylcd|line2[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~127_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[5][5]~q\,
	datad => \mylcd|line2[1][5]~q\,
	combout => \mylcd|curbuf[5]~128_combout\);

-- Location: LCCOMB_X63_Y40_N8
\mylcd|curbuf[5]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~120_combout\ = (\mylcd|index\(2) & (!\mylcd|line2[15][5]~q\ & (!\mylcd|index\(1)))) # (!\mylcd|index\(2) & (((\mylcd|index\(1)) # (!\mylcd|line2[11][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[15][5]~q\,
	datab => \mylcd|index\(2),
	datac => \mylcd|index\(1),
	datad => \mylcd|line2[11][5]~q\,
	combout => \mylcd|curbuf[5]~120_combout\);

-- Location: LCCOMB_X63_Y40_N12
\mylcd|curbuf[5]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~121_combout\ = (\mylcd|index\(1) & ((\mylcd|curbuf[5]~120_combout\ & ((!\mylcd|line2[13][5]~q\))) # (!\mylcd|curbuf[5]~120_combout\ & (!\mylcd|line2[9][5]~q\)))) # (!\mylcd|index\(1) & (((\mylcd|curbuf[5]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[9][5]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|curbuf[5]~120_combout\,
	datad => \mylcd|line2[13][5]~q\,
	combout => \mylcd|curbuf[5]~121_combout\);

-- Location: LCCOMB_X63_Y40_N22
\mylcd|curbuf[5]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~129_combout\ = (\mylcd|curbuf[5]~126_combout\ & ((\mylcd|curbuf[5]~128_combout\) # ((!\mylcd|index\(0))))) # (!\mylcd|curbuf[5]~126_combout\ & (((\mylcd|index\(0) & \mylcd|curbuf[5]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~126_combout\,
	datab => \mylcd|curbuf[5]~128_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|curbuf[5]~121_combout\,
	combout => \mylcd|curbuf[5]~129_combout\);

-- Location: LCCOMB_X62_Y42_N20
\mylcd|curbuf[5]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~130_combout\ = (!\mylcd|lcd_data[3]~1_combout\ & ((\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[5]~119_combout\)) # (!\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[5]~129_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[5]~119_combout\,
	datab => \mylcd|curbuf[5]~129_combout\,
	datac => \mylcd|LessThan2~1_combout\,
	datad => \mylcd|lcd_data[3]~1_combout\,
	combout => \mylcd|curbuf[5]~130_combout\);

-- Location: LCCOMB_X62_Y42_N4
\mylcd|curbuf[5]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[5]~131_combout\ = (\mylcd|curbuf[5]~130_combout\) # ((!\mylcd|index\(1) & (!\mylcd|index\(0) & \mylcd|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(1),
	datab => \mylcd|curbuf[5]~130_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|curbuf[5]~131_combout\);

-- Location: FF_X62_Y42_N5
\mylcd|lcd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[5]~131_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(5));

-- Location: LCCOMB_X60_Y41_N2
\mylcd|line2~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~124_combout\ = (\mylcd|Decoder0~9_combout\ & (!\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[6]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~9_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~124_combout\);

-- Location: FF_X60_Y41_N3
\mylcd|line2[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~124_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[13][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[13][6]~q\);

-- Location: LCCOMB_X62_Y39_N24
\mylcd|line2~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~126_combout\ = (\myprocessor|my_regfile|valB[6]~50_combout\ & (\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~50_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~126_combout\);

-- Location: FF_X62_Y39_N25
\mylcd|line2[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~126_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[15][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[15][6]~q\);

-- Location: LCCOMB_X62_Y40_N20
\mylcd|line2~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~125_combout\ = (\myprocessor|my_regfile|valB[6]~50_combout\ & (\mylcd|ptr\(1) & (\mylcd|ptr\(2) & \mylcd|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~50_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~7_combout\,
	combout => \mylcd|line2~125_combout\);

-- Location: FF_X62_Y40_N21
\mylcd|line2[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~125_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[7][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[7][6]~q\);

-- Location: LCCOMB_X61_Y38_N14
\mylcd|curbuf[6]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~149_combout\ = (\mylcd|index\(1) & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|index\(1) & ((\mylcd|Add2~1_combout\ & ((\mylcd|line2[7][6]~q\))) # (!\mylcd|Add2~1_combout\ & (\mylcd|line2[15][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[15][6]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[7][6]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[6]~149_combout\);

-- Location: LCCOMB_X61_Y41_N14
\mylcd|line2~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~127_combout\ = (\mylcd|Decoder0~7_combout\ & (\myprocessor|my_regfile|valB[6]~50_combout\ & (\mylcd|ptr\(2) & !\mylcd|ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~7_combout\,
	datab => \myprocessor|my_regfile|valB[6]~50_combout\,
	datac => \mylcd|ptr\(2),
	datad => \mylcd|ptr\(1),
	combout => \mylcd|line2~127_combout\);

-- Location: FF_X61_Y41_N15
\mylcd|line2[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~127_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[5][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[5][6]~q\);

-- Location: LCCOMB_X62_Y38_N22
\mylcd|curbuf[6]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~150_combout\ = (\mylcd|curbuf[6]~149_combout\ & (((\mylcd|line2[5][6]~q\) # (!\mylcd|index\(1))))) # (!\mylcd|curbuf[6]~149_combout\ & (\mylcd|line2[13][6]~q\ & (\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[13][6]~q\,
	datab => \mylcd|curbuf[6]~149_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|line2[5][6]~q\,
	combout => \mylcd|curbuf[6]~150_combout\);

-- Location: LCCOMB_X62_Y38_N30
\mylcd|line2~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~113_combout\ = (\mylcd|ptr\(1) & (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[6]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~113_combout\);

-- Location: FF_X62_Y38_N31
\mylcd|line2[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~113_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[3][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[3][6]~q\);

-- Location: LCCOMB_X62_Y39_N30
\mylcd|line2~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~114_combout\ = (\myprocessor|my_regfile|valB[6]~50_combout\ & (\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \mylcd|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \myprocessor|my_regfile|valB[6]~50_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \mylcd|Decoder0~9_combout\,
	combout => \mylcd|line2~114_combout\);

-- Location: FF_X62_Y39_N31
\mylcd|line2[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~114_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[11][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[11][6]~q\);

-- Location: LCCOMB_X62_Y38_N24
\mylcd|curbuf[6]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~142_combout\ = (\mylcd|index\(1) & (((\mylcd|Add2~1_combout\)))) # (!\mylcd|index\(1) & ((\mylcd|Add2~1_combout\ & (\mylcd|line2[3][6]~q\)) # (!\mylcd|Add2~1_combout\ & ((\mylcd|line2[11][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[3][6]~q\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[11][6]~q\,
	datad => \mylcd|Add2~1_combout\,
	combout => \mylcd|curbuf[6]~142_combout\);

-- Location: LCCOMB_X60_Y41_N0
\mylcd|line2~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~112_combout\ = (\mylcd|Decoder0~9_combout\ & (!\mylcd|ptr\(1) & (!\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[6]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~9_combout\,
	datab => \mylcd|ptr\(1),
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~112_combout\);

-- Location: FF_X60_Y41_N1
\mylcd|line2[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~112_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[9][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[9][6]~q\);

-- Location: LCCOMB_X62_Y38_N26
\mylcd|line2~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~115_combout\ = (!\mylcd|ptr\(1) & (\mylcd|Decoder0~7_combout\ & (!\mylcd|ptr\(2) & \myprocessor|my_regfile|valB[6]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|ptr\(1),
	datab => \mylcd|Decoder0~7_combout\,
	datac => \mylcd|ptr\(2),
	datad => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~115_combout\);

-- Location: FF_X62_Y38_N27
\mylcd|line2[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~115_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[1][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[1][6]~q\);

-- Location: LCCOMB_X61_Y38_N16
\mylcd|curbuf[6]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~143_combout\ = (\mylcd|curbuf[6]~142_combout\ & (((\mylcd|line2[1][6]~q\)) # (!\mylcd|index\(1)))) # (!\mylcd|curbuf[6]~142_combout\ & (\mylcd|index\(1) & (\mylcd|line2[9][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~142_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[9][6]~q\,
	datad => \mylcd|line2[1][6]~q\,
	combout => \mylcd|curbuf[6]~143_combout\);

-- Location: LCCOMB_X66_Y38_N28
\mylcd|line2~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~118_combout\ = (\mylcd|Decoder0~14_combout\ & \myprocessor|my_regfile|valB[6]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~14_combout\,
	datac => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~118_combout\);

-- Location: FF_X66_Y38_N29
\mylcd|line2[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~118_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[14][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[14][6]~q\);

-- Location: LCCOMB_X66_Y39_N20
\mylcd|line2~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~117_combout\ = (\mylcd|Decoder0~16_combout\ & \myprocessor|my_regfile|valB[6]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~16_combout\,
	datac => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~117_combout\);

-- Location: FF_X66_Y39_N21
\mylcd|line2[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~117_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[6][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[6][6]~q\);

-- Location: LCCOMB_X62_Y38_N12
\mylcd|curbuf[6]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~144_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|index\(1)) # ((\mylcd|line2[6][6]~q\)))) # (!\mylcd|Add2~1_combout\ & (!\mylcd|index\(1) & (\mylcd|line2[14][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[14][6]~q\,
	datad => \mylcd|line2[6][6]~q\,
	combout => \mylcd|curbuf[6]~144_combout\);

-- Location: LCCOMB_X65_Y40_N30
\mylcd|line2~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~116_combout\ = (\myprocessor|my_regfile|valB[6]~50_combout\ & \mylcd|Decoder0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[6]~50_combout\,
	datad => \mylcd|Decoder0~3_combout\,
	combout => \mylcd|line2~116_combout\);

-- Location: FF_X65_Y40_N31
\mylcd|line2[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~116_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[12][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[12][6]~q\);

-- Location: LCCOMB_X63_Y38_N14
\mylcd|line2~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~119_combout\ = (\mylcd|Decoder0~6_combout\ & \myprocessor|my_regfile|valB[6]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|Decoder0~6_combout\,
	datad => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~119_combout\);

-- Location: FF_X63_Y38_N15
\mylcd|line2[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~119_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[4][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[4][6]~q\);

-- Location: LCCOMB_X62_Y38_N14
\mylcd|curbuf[6]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~145_combout\ = (\mylcd|curbuf[6]~144_combout\ & (((\mylcd|line2[4][6]~q\)) # (!\mylcd|index\(1)))) # (!\mylcd|curbuf[6]~144_combout\ & (\mylcd|index\(1) & (\mylcd|line2[12][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~144_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[12][6]~q\,
	datad => \mylcd|line2[4][6]~q\,
	combout => \mylcd|curbuf[6]~145_combout\);

-- Location: LCCOMB_X65_Y38_N22
\mylcd|line2~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~120_combout\ = (\myprocessor|my_regfile|valB[6]~50_combout\ & \mylcd|Decoder0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[6]~50_combout\,
	datad => \mylcd|Decoder0~5_combout\,
	combout => \mylcd|line2~120_combout\);

-- Location: FF_X65_Y38_N23
\mylcd|line2[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~120_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[8][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[8][6]~q\);

-- Location: LCCOMB_X67_Y38_N4
\mylcd|line2~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~121_combout\ = (\myprocessor|my_regfile|valB[6]~50_combout\ & \mylcd|Decoder0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \myprocessor|my_regfile|valB[6]~50_combout\,
	datad => \mylcd|Decoder0~13_combout\,
	combout => \mylcd|line2~121_combout\);

-- Location: FF_X67_Y38_N5
\mylcd|line2[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~121_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[2][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[2][6]~q\);

-- Location: LCCOMB_X66_Y38_N22
\mylcd|line2~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~122_combout\ = (\myprocessor|my_regfile|valB[6]~50_combout\ & \mylcd|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \myprocessor|my_regfile|valB[6]~50_combout\,
	datad => \mylcd|Decoder0~15_combout\,
	combout => \mylcd|line2~122_combout\);

-- Location: FF_X66_Y38_N23
\mylcd|line2[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~122_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[10][6]~q\);

-- Location: LCCOMB_X62_Y38_N8
\mylcd|curbuf[6]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~146_combout\ = (\mylcd|Add2~1_combout\ & ((\mylcd|index\(1)) # ((\mylcd|line2[2][6]~q\)))) # (!\mylcd|Add2~1_combout\ & (!\mylcd|index\(1) & ((\mylcd|line2[10][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~1_combout\,
	datab => \mylcd|index\(1),
	datac => \mylcd|line2[2][6]~q\,
	datad => \mylcd|line2[10][6]~q\,
	combout => \mylcd|curbuf[6]~146_combout\);

-- Location: LCCOMB_X67_Y39_N20
\mylcd|line2~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line2~123_combout\ = (\mylcd|Decoder0~4_combout\ & \myprocessor|my_regfile|valB[6]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Decoder0~4_combout\,
	datad => \myprocessor|my_regfile|valB[6]~50_combout\,
	combout => \mylcd|line2~123_combout\);

-- Location: FF_X67_Y39_N21
\mylcd|line2[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line2~123_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line2[0][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line2[0][6]~q\);

-- Location: LCCOMB_X62_Y38_N18
\mylcd|curbuf[6]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~147_combout\ = (\mylcd|curbuf[6]~146_combout\ & (((\mylcd|line2[0][6]~q\) # (!\mylcd|index\(1))))) # (!\mylcd|curbuf[6]~146_combout\ & (\mylcd|line2[8][6]~q\ & (\mylcd|index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|line2[8][6]~q\,
	datab => \mylcd|curbuf[6]~146_combout\,
	datac => \mylcd|index\(1),
	datad => \mylcd|line2[0][6]~q\,
	combout => \mylcd|curbuf[6]~147_combout\);

-- Location: LCCOMB_X62_Y38_N28
\mylcd|curbuf[6]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~148_combout\ = (\mylcd|Add2~0_combout\ & ((\mylcd|curbuf[6]~145_combout\) # ((\mylcd|index\(0))))) # (!\mylcd|Add2~0_combout\ & (((!\mylcd|index\(0) & \mylcd|curbuf[6]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add2~0_combout\,
	datab => \mylcd|curbuf[6]~145_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|curbuf[6]~147_combout\,
	combout => \mylcd|curbuf[6]~148_combout\);

-- Location: LCCOMB_X62_Y38_N16
\mylcd|curbuf[6]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~151_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[6]~148_combout\ & (\mylcd|curbuf[6]~150_combout\)) # (!\mylcd|curbuf[6]~148_combout\ & ((\mylcd|curbuf[6]~143_combout\))))) # (!\mylcd|index\(0) & (((\mylcd|curbuf[6]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~150_combout\,
	datab => \mylcd|curbuf[6]~143_combout\,
	datac => \mylcd|index\(0),
	datad => \mylcd|curbuf[6]~148_combout\,
	combout => \mylcd|curbuf[6]~151_combout\);

-- Location: FF_X61_Y38_N1
\mylcd|line1[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[0][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[0][6]~q\);

-- Location: FF_X61_Y38_N19
\mylcd|line1[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[2][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[2][6]~q\);

-- Location: LCCOMB_X61_Y38_N18
\mylcd|curbuf[6]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~139_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[0][6]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[2][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[0][6]~q\,
	datac => \mylcd|line1[2][6]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[6]~139_combout\);

-- Location: FF_X61_Y38_N29
\mylcd|line1[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[4][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[4][6]~q\);

-- Location: FF_X65_Y38_N13
\mylcd|line1[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[6][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[6][6]~q\);

-- Location: LCCOMB_X61_Y38_N28
\mylcd|curbuf[6]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~140_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[6]~139_combout\ & (\mylcd|line1[4][6]~q\)) # (!\mylcd|curbuf[6]~139_combout\ & ((\mylcd|line1[6][6]~q\))))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[6]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[6]~139_combout\,
	datac => \mylcd|line1[4][6]~q\,
	datad => \mylcd|line1[6][6]~q\,
	combout => \mylcd|curbuf[6]~140_combout\);

-- Location: FF_X61_Y38_N17
\mylcd|line1[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[9][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[9][6]~q\);

-- Location: FF_X61_Y38_N3
\mylcd|line1[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[11][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[11][6]~q\);

-- Location: LCCOMB_X61_Y38_N2
\mylcd|curbuf[6]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~136_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[9][6]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[11][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[9][6]~q\,
	datac => \mylcd|line1[11][6]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[6]~136_combout\);

-- Location: FF_X61_Y38_N21
\mylcd|line1[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[13][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[13][6]~q\);

-- Location: LCCOMB_X61_Y38_N6
\mylcd|line1[15][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[15][6]~feeder_combout\ = \mylcd|line2[15][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[15][6]~q\,
	combout => \mylcd|line1[15][6]~feeder_combout\);

-- Location: FF_X61_Y38_N7
\mylcd|line1[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[15][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[15][6]~q\);

-- Location: LCCOMB_X61_Y38_N20
\mylcd|curbuf[6]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~137_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[6]~136_combout\ & (\mylcd|line1[13][6]~q\)) # (!\mylcd|curbuf[6]~136_combout\ & ((\mylcd|line1[15][6]~q\))))) # (!\mylcd|Add1~1_combout\ & (\mylcd|curbuf[6]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|curbuf[6]~136_combout\,
	datac => \mylcd|line1[13][6]~q\,
	datad => \mylcd|line1[15][6]~q\,
	combout => \mylcd|curbuf[6]~137_combout\);

-- Location: FF_X61_Y38_N15
\mylcd|line1[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[7][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[7][6]~q\);

-- Location: FF_X61_Y38_N13
\mylcd|line1[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[5][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[5][6]~q\);

-- Location: LCCOMB_X61_Y38_N24
\mylcd|line1[1][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[1][6]~feeder_combout\ = \mylcd|line2[1][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[1][6]~q\,
	combout => \mylcd|line1[1][6]~feeder_combout\);

-- Location: FF_X61_Y38_N25
\mylcd|line1[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[1][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[1][6]~q\);

-- Location: FF_X61_Y38_N27
\mylcd|line1[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[3][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[3][6]~q\);

-- Location: LCCOMB_X61_Y38_N26
\mylcd|curbuf[6]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~134_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[1][6]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[3][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[1][6]~q\,
	datac => \mylcd|line1[3][6]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[6]~134_combout\);

-- Location: LCCOMB_X61_Y38_N12
\mylcd|curbuf[6]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~135_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[6]~134_combout\ & ((\mylcd|line1[5][6]~q\))) # (!\mylcd|curbuf[6]~134_combout\ & (\mylcd|line1[7][6]~q\)))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|curbuf[6]~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[7][6]~q\,
	datac => \mylcd|line1[5][6]~q\,
	datad => \mylcd|curbuf[6]~134_combout\,
	combout => \mylcd|curbuf[6]~135_combout\);

-- Location: LCCOMB_X61_Y38_N30
\mylcd|curbuf[6]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~138_combout\ = (\mylcd|index\(0) & (((\mylcd|Add1~2_combout\)))) # (!\mylcd|index\(0) & ((\mylcd|Add1~2_combout\ & ((\mylcd|curbuf[6]~135_combout\))) # (!\mylcd|Add1~2_combout\ & (\mylcd|curbuf[6]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[6]~137_combout\,
	datac => \mylcd|curbuf[6]~135_combout\,
	datad => \mylcd|Add1~2_combout\,
	combout => \mylcd|curbuf[6]~138_combout\);

-- Location: FF_X61_Y38_N5
\mylcd|line1[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[12][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[12][6]~q\);

-- Location: FF_X61_Y38_N9
\mylcd|line1[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[14][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[14][6]~q\);

-- Location: LCCOMB_X63_Y38_N28
\mylcd|line1[8][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|line1[8][6]~feeder_combout\ = \mylcd|line2[8][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mylcd|line2[8][6]~q\,
	combout => \mylcd|line1[8][6]~feeder_combout\);

-- Location: FF_X63_Y38_N29
\mylcd|line1[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|line1[8][6]~feeder_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[8][6]~q\);

-- Location: FF_X61_Y38_N11
\mylcd|line1[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|line2[10][6]~q\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|line1[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|line1[10][6]~q\);

-- Location: LCCOMB_X61_Y38_N10
\mylcd|curbuf[6]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~132_combout\ = (\mylcd|Add1~1_combout\ & (((\mylcd|Add1~0_combout\)))) # (!\mylcd|Add1~1_combout\ & ((\mylcd|Add1~0_combout\ & (\mylcd|line1[8][6]~q\)) # (!\mylcd|Add1~0_combout\ & ((\mylcd|line1[10][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[8][6]~q\,
	datac => \mylcd|line1[10][6]~q\,
	datad => \mylcd|Add1~0_combout\,
	combout => \mylcd|curbuf[6]~132_combout\);

-- Location: LCCOMB_X61_Y38_N8
\mylcd|curbuf[6]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~133_combout\ = (\mylcd|Add1~1_combout\ & ((\mylcd|curbuf[6]~132_combout\ & (\mylcd|line1[12][6]~q\)) # (!\mylcd|curbuf[6]~132_combout\ & ((\mylcd|line1[14][6]~q\))))) # (!\mylcd|Add1~1_combout\ & (((\mylcd|curbuf[6]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|Add1~1_combout\,
	datab => \mylcd|line1[12][6]~q\,
	datac => \mylcd|line1[14][6]~q\,
	datad => \mylcd|curbuf[6]~132_combout\,
	combout => \mylcd|curbuf[6]~133_combout\);

-- Location: LCCOMB_X61_Y38_N22
\mylcd|curbuf[6]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~141_combout\ = (\mylcd|index\(0) & ((\mylcd|curbuf[6]~138_combout\ & (\mylcd|curbuf[6]~140_combout\)) # (!\mylcd|curbuf[6]~138_combout\ & ((\mylcd|curbuf[6]~133_combout\))))) # (!\mylcd|index\(0) & (((\mylcd|curbuf[6]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|index\(0),
	datab => \mylcd|curbuf[6]~140_combout\,
	datac => \mylcd|curbuf[6]~138_combout\,
	datad => \mylcd|curbuf[6]~133_combout\,
	combout => \mylcd|curbuf[6]~141_combout\);

-- Location: LCCOMB_X62_Y42_N30
\mylcd|curbuf[6]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~152_combout\ = (\mylcd|lcd_data[3]~2_combout\ & ((\mylcd|LessThan2~1_combout\ & ((\mylcd|curbuf[6]~141_combout\))) # (!\mylcd|LessThan2~1_combout\ & (\mylcd|curbuf[6]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~151_combout\,
	datab => \mylcd|curbuf[6]~141_combout\,
	datac => \mylcd|LessThan2~1_combout\,
	datad => \mylcd|lcd_data[3]~2_combout\,
	combout => \mylcd|curbuf[6]~152_combout\);

-- Location: LCCOMB_X62_Y42_N0
\mylcd|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Equal6~1_combout\ = (!\mylcd|index\(0) & !\mylcd|index\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mylcd|index\(0),
	datad => \mylcd|index\(4),
	combout => \mylcd|Equal6~1_combout\);

-- Location: LCCOMB_X61_Y42_N14
\mylcd|curbuf[0]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[0]~153_combout\ = (\mylcd|lcd_data[3]~1_combout\ & !\mylcd|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mylcd|lcd_data[3]~1_combout\,
	datad => \mylcd|Equal2~0_combout\,
	combout => \mylcd|curbuf[0]~153_combout\);

-- Location: LCCOMB_X62_Y42_N6
\mylcd|curbuf[6]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|curbuf[6]~154_combout\ = (\mylcd|curbuf[6]~152_combout\) # ((\mylcd|curbuf[0]~153_combout\ & ((!\mylcd|Equal6~0_combout\) # (!\mylcd|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|curbuf[6]~152_combout\,
	datab => \mylcd|Equal6~1_combout\,
	datac => \mylcd|Equal6~0_combout\,
	datad => \mylcd|curbuf[0]~153_combout\,
	combout => \mylcd|curbuf[6]~154_combout\);

-- Location: FF_X62_Y42_N7
\mylcd|lcd_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[6]~154_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(6));

-- Location: FF_X61_Y42_N15
\mylcd|lcd_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|curbuf[0]~153_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_data\(7));

-- Location: LCCOMB_X65_Y45_N0
\mylcd|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mylcd|Selector8~0_combout\ = (\mylcd|state2.B~q\) # ((\mylcd|lcd_en~q\ & ((\mylcd|state2.C~q\) # (!\mylcd|state2.A~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mylcd|state2.B~q\,
	datab => \mylcd|state2.A~q\,
	datac => \mylcd|lcd_en~q\,
	datad => \mylcd|state2.C~q\,
	combout => \mylcd|Selector8~0_combout\);

-- Location: FF_X65_Y45_N1
\mylcd|lcd_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mylcd|Selector8~0_combout\,
	clrn => \resetn~input_o\,
	ena => \mylcd|mstart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_en~q\);

-- Location: FF_X61_Y42_N9
\mylcd|lcd_rs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \div|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mylcd|lcd_data[3]~2_combout\,
	clrn => \resetn~input_o\,
	sload => VCC,
	ena => \mylcd|lcd_data[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mylcd|lcd_rs~q\);
END structure;


