# Predicated RISC Processor Design using Verilog

## Description
This project implements a simplified 32-bit predicated RISC processor using Verilog HDL.

## Features
- 32-bit processor architecture
- 32 general purpose registers
- ALU implementation
- Instruction and data memory
- Datapath and control unit design
- Support for R-Type, I-Type, and J-Type instructions
- Simulation and verification using testbench

## Components
- Datapath
- Control Unit
- ALU
- Register File
- Instruction Memory
- Data Memory
- Testbench

## Course
ENCS4370 â€“ Computer Architecture  
Birzeit University
