#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 21:02:50 2025
# Process ID: 3766660
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3766720
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.078 ; gain = 241.801 ; free physical = 126529 ; free virtual = 229718
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.423; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.160; parent = 3039.082; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.047 ; gain = 336.770 ; free physical = 126457 ; free virtual = 229647
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.423; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4107.129; parent = 3134.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.859 ; gain = 354.582 ; free physical = 126457 ; free virtual = 229647
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.423; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4124.941; parent = 3151.863; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3151.859 ; gain = 354.582 ; free physical = 126457 ; free virtual = 229647
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.520; parent = 2372.423; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4124.941; parent = 3151.863; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3151.859 ; gain = 0.000 ; free physical = 126461 ; free virtual = 229650
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.578 ; gain = 0.000 ; free physical = 126490 ; free virtual = 229680
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3321.578 ; gain = 0.000 ; free physical = 126492 ; free virtual = 229681
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126646 ; free virtual = 229835
Synthesis current peak Physical Memory [PSS] (MB): peak = 2682.815; parent = 2428.720; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.660; parent = 3321.582; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126646 ; free virtual = 229835
Synthesis current peak Physical Memory [PSS] (MB): peak = 2682.815; parent = 2428.720; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.660; parent = 3321.582; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126646 ; free virtual = 229835
Synthesis current peak Physical Memory [PSS] (MB): peak = 2682.815; parent = 2428.720; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.660; parent = 3321.582; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126691 ; free virtual = 229882
Synthesis current peak Physical Memory [PSS] (MB): peak = 2682.815; parent = 2428.720; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.660; parent = 3321.582; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 174   
+---Registers : 
	               27 Bit    Registers := 176   
	               19 Bit    Registers := 176   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3321.578 ; gain = 524.301 ; free physical = 126726 ; free virtual = 229932
Synthesis current peak Physical Memory [PSS] (MB): peak = 2717.922; parent = 2463.856; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4294.660; parent = 3321.582; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 3752.844 ; gain = 955.566 ; free physical = 126186 ; free virtual = 229393
Synthesis current peak Physical Memory [PSS] (MB): peak = 3289.582; parent = 3035.517; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4725.926; parent = 3752.848; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 3805.695 ; gain = 1008.418 ; free physical = 126140 ; free virtual = 229347
Synthesis current peak Physical Memory [PSS] (MB): peak = 3332.199; parent = 3078.134; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4778.777; parent = 3805.699; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125763 ; free virtual = 228969
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125808 ; free virtual = 229014
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:13 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125808 ; free virtual = 229014
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125827 ; free virtual = 229033
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:14 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125829 ; free virtual = 229035
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125820 ; free virtual = 229027
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125820 ; free virtual = 229027
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3852|
|3     |LUT2   | 16772|
|4     |LUT3   |  2450|
|5     |LUT4   |  7875|
|6     |LUT5   |   350|
|7     |LUT6   | 15750|
|8     |FDRE   |  7050|
|9     |IBUF   |  6303|
|10    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 4265.023 ; gain = 1467.746 ; free physical = 125820 ; free virtual = 229027
Synthesis current peak Physical Memory [PSS] (MB): peak = 3375.352; parent = 3121.286; children = 254.097
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5238.105; parent = 4265.027; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 4265.023 ; gain = 1298.027 ; free physical = 125866 ; free virtual = 229073
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 4265.031 ; gain = 1467.746 ; free physical = 125866 ; free virtual = 229073
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4265.031 ; gain = 0.000 ; free physical = 125943 ; free virtual = 229150
INFO: [Netlist 29-17] Analyzing 10156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4289.035 ; gain = 0.000 ; free physical = 125898 ; free virtual = 229104
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6304 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6303 instances

Synth Design complete, checksum: 496468c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 4289.035 ; gain = 2584.547 ; free physical = 126101 ; free virtual = 229307
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M350_W9_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4746.227 ; gain = 457.191 ; free physical = 125479 ; free virtual = 228685
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:04:49 2025...
