

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Thu May  8 00:51:08 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.006 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                         |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_os_heap_pop_fu_566   |os_heap_pop   |        2|      104|  20.000 ns|  1.040 us|    2|  104|     none|
        |grp_os_heap_push_fu_580  |os_heap_push  |        2|       90|  20.000 ns|  0.900 us|    2|   90|     none|
        +-------------------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COPY_RAM_LOOP           |     7831|     7831|         3|          1|          1|  7830|       yes|
        |- WAYPOINT_EXTRACT_LOOP   |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- WAYPOINT_LOOP           |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + EMPTY_CLOSED_SET_LOOP  |     7813|     7813|         1|          1|          1|  7813|       yes|
        | + AS_SEARCH_LOOP         |        ?|        ?|  11 ~ 503|          -|          -|     ?|        no|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   4|      -|      -|    -|
|Expression       |        -|   -|      0|   2192|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        2|   -|   3013|   9184|    -|
|Memory           |      112|   -|     36|      6|    -|
|Multiplexer      |        -|   -|      -|   1125|    -|
|Register         |        -|   -|   1180|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |      114|   4|   4229|  12507|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       95|   5|     12|     71|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------+---------+----+------+------+-----+
    |         Instance        |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+----------------+---------+----+------+------+-----+
    |AXILiteS_s_axi_U         |AXILiteS_s_axi  |        0|   0|    74|   104|    0|
    |MAXI_m_axi_U             |MAXI_m_axi      |        2|   0|   512|   580|    0|
    |control_s_axi_U          |control_s_axi   |        0|   0|   100|   168|    0|
    |grp_os_heap_pop_fu_566   |os_heap_pop     |        0|   0|  1518|  4514|    0|
    |grp_os_heap_push_fu_580  |os_heap_push    |        0|   0|   809|  3818|    0|
    +-------------------------+----------------+---------+----+------+------+-----+
    |Total                    |                |        2|   0|  3013|  9184|    0|
    +-------------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16ns_9ns_9ns_18_4_1_U21  |mac_muladd_16ns_9ns_9ns_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_16ns_9ns_9ns_18_4_1_U22  |mac_muladd_16ns_9ns_9ns_18_4_1  |  i0 * i1 + i2|
    |mul_mul_16ns_16ns_18_4_1_U19        |mul_mul_16ns_16ns_18_4_1        |       i0 * i0|
    |mul_mul_16ns_9ns_18_4_1_U20         |mul_mul_16ns_9ns_18_4_1         |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +---------------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |           Memory          |          Module         | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |closed_set_U               |closed_set               |       16|   0|   0|    0|   7813|   32|     1|       250016|
    |local_ram_U                |local_ram                |       16|   0|   0|    0|   7830|   32|     1|       250560|
    |open_set_heap_f_score_V_U  |open_set_heap_f_score_V  |       22|   0|   0|    0|  25000|   11|     1|       275000|
    |open_set_heap_g_score_V_U  |open_set_heap_f_score_V  |       22|   0|   0|    0|  25000|   11|     1|       275000|
    |open_set_heap_x_V_U        |open_set_heap_x_V        |       18|   0|   0|    0|  25000|    9|     1|       225000|
    |open_set_heap_y_V_U        |open_set_heap_x_V        |       18|   0|   0|    0|  25000|    9|     1|       225000|
    |waypoints_x_V_U            |waypoints_x_V            |        0|  18|   3|    0|     16|    9|     1|          144|
    |waypoints_y_V_U            |waypoints_x_V            |        0|  18|   3|    0|     16|    9|     1|          144|
    +---------------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                      |                         |      112|  36|   6|    0| 115675|  122|     8|      1500864|
    +---------------------------+-------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln373_fu_735_p2                  |         +|   0|  0|   14|           9|           3|
    |add_ln380_fu_774_p2                  |         +|   0|  0|   14|           9|           1|
    |add_ln391_fu_843_p2                  |         +|   0|  0|   14|           9|           2|
    |add_ln397_fu_1617_p2                 |         +|   0|  0|   39|          32|          32|
    |add_ln62_1_fu_1221_p2                |         +|   0|  0|   14|          13|           5|
    |add_ln62_2_fu_1368_p2                |         +|   0|  0|   14|          13|           5|
    |add_ln62_3_fu_1516_p2                |         +|   0|  0|   14|          13|           5|
    |add_ln62_fu_1092_p2                  |         +|   0|  0|   14|          13|           5|
    |i_1_fu_685_p2                        |         +|   0|  0|   14|          13|           1|
    |i_3_fu_759_p2                        |         +|   0|  0|   15|           8|           1|
    |i_6_fu_873_p2                        |         +|   0|  0|   14|          13|           1|
    |i_7_fu_855_p2                        |         +|   0|  0|   15|           8|           1|
    |idx_V_3_fu_1349_p2                   |         +|   0|  0|   25|          18|          18|
    |idx_V_4_fu_1497_p2                   |         +|   0|  0|   25|          18|          18|
    |idx_V_fu_994_p2                      |         +|   0|  0|   25|          18|          18|
    |iteration_1_fu_953_p2                |         +|   0|  0|   26|          19|           1|
    |n_f_score_V_1_fu_1312_p2             |         +|   0|  0|   12|          11|          11|
    |n_f_score_V_2_fu_1460_p2             |         +|   0|  0|   12|          11|          11|
    |n_f_score_V_3_fu_1608_p2             |         +|   0|  0|   12|          11|          11|
    |n_f_score_V_fu_1183_p2               |         +|   0|  0|   12|          11|          11|
    |n_g_score_tentative_V_fu_1055_p2     |         +|   0|  0|   12|          11|           1|
    |n_x_V_3_fu_1466_p2                   |         +|   0|  0|   14|           9|           1|
    |n_x_V_fu_1318_p2                     |         +|   0|  0|   14|           9|           2|
    |n_y_V_1_fu_1189_p2                   |         +|   0|  0|   14|           9|           1|
    |n_y_V_fu_1060_p2                     |         +|   0|  0|   14|           9|           2|
    |ret_2_fu_1303_p2                     |         +|   0|  0|   13|          10|          10|
    |ret_3_fu_1451_p2                     |         +|   0|  0|   13|          10|          10|
    |ret_4_fu_1599_p2                     |         +|   0|  0|   13|          10|          10|
    |ret_5_fu_938_p2                      |         +|   0|  0|   13|          10|          10|
    |ret_fu_1174_p2                       |         +|   0|  0|   13|          10|          10|
    |total_length_1_fu_1632_p2            |         +|   0|  0|   27|          20|          20|
    |grp_fu_635_p2                        |         -|   0|  0|   14|           9|           9|
    |grp_fu_639_p2                        |         -|   0|  0|   14|           9|           9|
    |grp_fu_651_p2                        |         -|   0|  0|   14|           9|           9|
    |grp_fu_655_p2                        |         -|   0|  0|   14|           9|           9|
    |sub_ln213_10_fu_1279_p2              |         -|   0|  0|   14|           9|           9|
    |sub_ln213_11_fu_1283_p2              |         -|   0|  0|   14|           9|           9|
    |sub_ln213_12_fu_1419_p2              |         -|   0|  0|   14|           9|           9|
    |sub_ln213_13_fu_1423_p2              |         -|   0|  0|   14|           9|           9|
    |sub_ln213_16_fu_1567_p2              |         -|   0|  0|   14|           9|           9|
    |sub_ln213_17_fu_1571_p2              |         -|   0|  0|   14|           9|           9|
    |sub_ln213_1_fu_898_p2                |         -|   0|  0|   14|           9|           9|
    |sub_ln213_2_fu_914_p2                |         -|   0|  0|   14|           9|           9|
    |sub_ln213_3_fu_918_p2                |         -|   0|  0|   14|           9|           9|
    |sub_ln213_6_fu_1150_p2               |         -|   0|  0|   14|           9|           9|
    |sub_ln213_7_fu_1154_p2               |         -|   0|  0|   14|           9|           9|
    |sub_ln213_fu_894_p2                  |         -|   0|  0|   14|           9|           9|
    |and_ln288_fu_981_p2                  |       and|   0|  0|    2|           1|           1|
    |and_ln292_fu_1027_p2                 |       and|   0|  0|   32|          32|          32|
    |and_ln312_1_fu_1199_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln312_fu_1070_p2                 |       and|   0|  0|    2|           1|           1|
    |and_ln317_1_fu_1240_p2               |       and|   0|  0|   32|          32|          32|
    |and_ln317_2_fu_1388_p2               |       and|   0|  0|   32|          32|          32|
    |and_ln317_3_fu_1536_p2               |       and|   0|  0|   32|          32|          32|
    |and_ln317_fu_1111_p2                 |       and|   0|  0|   32|          32|          32|
    |and_ln322_1_fu_1256_p2               |       and|   0|  0|   32|          32|          32|
    |and_ln322_2_fu_1404_p2               |       and|   0|  0|   32|          32|          32|
    |and_ln322_3_fu_1552_p2               |       and|   0|  0|   32|          32|          32|
    |and_ln322_fu_1127_p2                 |       and|   0|  0|   32|          32|          32|
    |ap_block_pp0_stage0_11001            |       and|   0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1    |       and|   0|  0|    2|           1|           1|
    |ap_block_state67_io                  |       and|   0|  0|    2|           1|           1|
    |cmp_i_i337_i_fu_1050_p2              |      icmp|   0|  0|   11|           9|           1|
    |cmp_i_i343_i_fu_1045_p2              |      icmp|   0|  0|   11|           9|           1|
    |grp_fu_611_p2                        |      icmp|   0|  0|   18|          32|           1|
    |grp_fu_621_p2                        |      icmp|   0|  0|   13|          16|           1|
    |grp_fu_627_p2                        |      icmp|   0|  0|   11|           9|           9|
    |grp_fu_631_p2                        |      icmp|   0|  0|   11|           9|           9|
    |grp_fu_643_p2                        |      icmp|   0|  0|   11|           9|           9|
    |grp_fu_647_p2                        |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln257_fu_879_p2                 |      icmp|   0|  0|   12|          13|          10|
    |icmp_ln277_1_fu_948_p2               |      icmp|   0|  0|   13|          19|          19|
    |icmp_ln277_fu_826_p2                 |      icmp|   0|  0|   13|          18|           1|
    |icmp_ln292_fu_1033_p2                |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln317_1_fu_1246_p2              |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln317_2_fu_1394_p2              |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln317_3_fu_1542_p2              |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln317_fu_1117_p2                |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln322_1_fu_1261_p2              |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln322_2_fu_1409_p2              |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln322_3_fu_1557_p2              |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln322_fu_1132_p2                |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln366_fu_691_p2                 |      icmp|   0|  0|   12|          13|          10|
    |icmp_ln373_1_fu_727_p2               |      icmp|   0|  0|   13|          16|           9|
    |icmp_ln373_2_fu_741_p2               |      icmp|   0|  0|   11|           9|           4|
    |icmp_ln373_fu_722_p2                 |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln379_fu_765_p2                 |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln391_fu_849_p2                 |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln870_1_fu_976_p2               |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln870_fu_971_p2                 |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln882_1_fu_1065_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln882_3_fu_1194_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln882_4_fu_1323_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln882_6_fu_1471_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln886_1_fu_910_p2               |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln886_3_fu_1146_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln886_5_fu_1275_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln886_6_fu_1415_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln886_8_fu_1563_p2              |      icmp|   0|  0|   11|           9|           9|
    |icmp_ln886_fu_890_p2                 |      icmp|   0|  0|   11|           9|           9|
    |ap_predicate_op459_writereq_state67  |        or|   0|  0|    2|           1|           1|
    |or_ln312_1_fu_1488_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln312_fu_1340_p2                  |        or|   0|  0|    2|           1|           1|
    |or_ln373_1_fu_753_p2                 |        or|   0|  0|    2|           1|           1|
    |or_ln373_fu_747_p2                   |        or|   0|  0|    2|           1|           1|
    |or_ln78_fu_1039_p2                   |        or|   0|  0|   32|          32|          32|
    |lhs_V_1_fu_1267_p3                   |    select|   0|  0|    9|           1|           9|
    |lhs_V_2_fu_1427_p3                   |    select|   0|  0|    9|           1|           9|
    |lhs_V_3_fu_1575_p3                   |    select|   0|  0|    9|           1|           9|
    |lhs_V_fu_1138_p3                     |    select|   0|  0|    9|           1|           9|
    |lhs_fu_902_p3                        |    select|   0|  0|    9|           1|           9|
    |rhs_1_fu_1158_p3                     |    select|   0|  0|    9|           1|           9|
    |rhs_2_fu_1287_p3                     |    select|   0|  0|    9|           1|           9|
    |rhs_3_fu_1435_p3                     |    select|   0|  0|    9|           1|           9|
    |rhs_4_fu_1583_p3                     |    select|   0|  0|    9|           1|           9|
    |rhs_fu_922_p3                        |    select|   0|  0|    9|           1|           9|
    |select_ln342_fu_1638_p3              |    select|   0|  0|   16|           1|          15|
    |shl_ln292_fu_1021_p2                 |       shl|   0|  0|  100|           1|          32|
    |shl_ln317_1_fu_1234_p2               |       shl|   0|  0|  100|           1|          32|
    |shl_ln317_2_fu_1382_p2               |       shl|   0|  0|  100|           1|          32|
    |shl_ln317_3_fu_1530_p2               |       shl|   0|  0|  100|           1|          32|
    |shl_ln317_fu_1105_p2                 |       shl|   0|  0|  100|           1|          32|
    |ap_enable_pp0                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|    2|           2|           1|
    |xor_ln882_1_fu_1334_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln882_2_fu_1476_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln882_3_fu_1482_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln882_fu_1328_p2                 |       xor|   0|  0|    2|           1|           2|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0| 2192|        1507|        1220|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |MAXI_blk_n_AR                         |    9|          2|    1|          2|
    |MAXI_blk_n_AW                         |    9|          2|    1|          2|
    |MAXI_blk_n_B                          |    9|          2|    1|          2|
    |MAXI_blk_n_R                          |    9|          2|    1|          2|
    |MAXI_blk_n_W                          |    9|          2|    1|          2|
    |add421112_ph_reg_512                  |    9|          2|   20|         40|
    |add421112_reg_486                     |    9|          2|   20|         40|
    |ap_NS_fsm                             |  353|         74|    1|         74|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1               |   14|          3|    1|          3|
    |ap_phi_mux_add421112_phi_fu_489_p6    |    9|          2|   20|         40|
    |ap_phi_mux_empty_30_phi_fu_503_p6     |    9|          2|   32|         64|
    |ap_phi_mux_i_2_phi_fu_420_p4          |    9|          2|    8|         16|
    |ap_phi_mux_i_phi_fu_408_p4            |    9|          2|   13|         26|
    |closed_set_address0                   |   42|          8|   13|        104|
    |closed_set_d0                         |   14|          3|   32|         96|
    |empty_30_reg_500                      |   14|          3|   32|         96|
    |error_flag                            |   14|          3|   32|         96|
    |grp_os_heap_push_fu_580_node_f_score  |   31|          6|   11|         66|
    |grp_os_heap_push_fu_580_node_g_score  |   14|          3|   11|         33|
    |grp_os_heap_push_fu_580_node_x        |   25|          5|    9|         45|
    |grp_os_heap_push_fu_580_node_y        |   25|          5|    9|         45|
    |i_2_reg_416                           |    9|          2|    8|         16|
    |i_4_reg_440                           |    9|          2|    8|         16|
    |i_5_reg_451                           |    9|          2|   13|         26|
    |i_reg_404                             |    9|          2|   13|         26|
    |iteration_reg_462                     |    9|          2|   19|         38|
    |local_ram_address0                    |   42|          8|   13|        104|
    |open_set_heap_f_score_V_address0      |   14|          3|   15|         45|
    |open_set_heap_f_score_V_ce0           |   14|          3|    1|          3|
    |open_set_heap_f_score_V_ce1           |    9|          2|    1|          2|
    |open_set_heap_f_score_V_d0            |   14|          3|   11|         33|
    |open_set_heap_f_score_V_we0           |   14|          3|    1|          3|
    |open_set_heap_f_score_V_we1           |    9|          2|    1|          2|
    |open_set_heap_g_score_V_address0      |   14|          3|   15|         45|
    |open_set_heap_g_score_V_ce0           |   14|          3|    1|          3|
    |open_set_heap_g_score_V_ce1           |    9|          2|    1|          2|
    |open_set_heap_g_score_V_d0            |   14|          3|   11|         33|
    |open_set_heap_g_score_V_we0           |   14|          3|    1|          3|
    |open_set_heap_g_score_V_we1           |    9|          2|    1|          2|
    |open_set_heap_x_V_address0            |   14|          3|   15|         45|
    |open_set_heap_x_V_ce0                 |   14|          3|    1|          3|
    |open_set_heap_x_V_ce1                 |    9|          2|    1|          2|
    |open_set_heap_x_V_d0                  |   14|          3|    9|         27|
    |open_set_heap_x_V_we0                 |   14|          3|    1|          3|
    |open_set_heap_x_V_we1                 |    9|          2|    1|          2|
    |open_set_heap_y_V_address0            |   14|          3|   15|         45|
    |open_set_heap_y_V_ce0                 |   14|          3|    1|          3|
    |open_set_heap_y_V_ce1                 |    9|          2|    1|          2|
    |open_set_heap_y_V_d0                  |   14|          3|    9|         27|
    |open_set_heap_y_V_we0                 |   14|          3|    1|          3|
    |open_set_heap_y_V_we1                 |    9|          2|    1|          2|
    |open_set_size                         |   14|          3|   16|         48|
    |storemerge16_reg_535                  |   14|          3|   20|         60|
    |storemerge_reg_550                    |   14|          3|   32|         96|
    |total_length_reg_428                  |    9|          2|   20|         40|
    |waypoints_x_V_address0                |   14|          3|    4|         12|
    |waypoints_y_V_address0                |   14|          3|    4|         12|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 1125|        238|  557|       1732|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |MAXI_addr_read_reg_1696               |  32|   0|   32|          0|
    |MAXI_addr_reg_1680                    |  64|   0|   64|          0|
    |add421112_ph_reg_512                  |  20|   0|   20|          0|
    |add421112_reg_486                     |  20|   0|   20|          0|
    |and_ln288_reg_1916                    |   1|   0|    1|          0|
    |and_ln312_1_reg_2051                  |   1|   0|    1|          0|
    |and_ln312_reg_1982                    |   1|   0|    1|          0|
    |ap_CS_fsm                             |  73|   0|   73|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |bit_idx_1_reg_1997                    |   5|   0|    5|          0|
    |bit_idx_2_reg_2066                    |   5|   0|    5|          0|
    |bit_idx_3_reg_2130                    |   5|   0|    5|          0|
    |bit_idx_4_reg_2194                    |   5|   0|    5|          0|
    |bit_idx_reg_1938                      |   5|   0|    5|          0|
    |closed_set_addr_1_reg_1943            |  13|   0|   13|          0|
    |cmp_i_i337_i_reg_1961                 |   1|   0|    1|          0|
    |cmp_i_i343_i_reg_1957                 |   1|   0|    1|          0|
    |current_g_score_V_reg_1885            |  11|   0|   11|          0|
    |current_x_V_reg_1891                  |   9|   0|    9|          0|
    |current_y_V_reg_1904                  |   9|   0|    9|          0|
    |empty_30_reg_500                      |  32|   0|   32|          0|
    |error_flag                            |  32|   0|   32|          0|
    |goal_x_V_reg_1811                     |   9|   0|    9|          0|
    |goal_y_V_reg_1828                     |   9|   0|    9|          0|
    |grp_os_heap_pop_fu_566_ap_start_reg   |   1|   0|    1|          0|
    |grp_os_heap_push_fu_580_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_1687                          |  13|   0|   13|          0|
    |i_2_reg_416                           |   8|   0|    8|          0|
    |i_3_reg_1723                          |   8|   0|    8|          0|
    |i_4_reg_440                           |   8|   0|    8|          0|
    |i_5_reg_451                           |  13|   0|   13|          0|
    |i_7_reg_1769                          |   8|   0|    8|          0|
    |i_op_assign_reg_1706                  |  16|   0|   16|          0|
    |i_reg_404                             |  13|   0|   13|          0|
    |i_reg_404_pp0_iter1_reg               |  13|   0|   13|          0|
    |icmp_ln266_reg_1868                   |   1|   0|    1|          0|
    |icmp_ln277_1_reg_1872                 |   1|   0|    1|          0|
    |icmp_ln277_reg_1761                   |   1|   0|    1|          0|
    |icmp_ln280_reg_1881                   |   1|   0|    1|          0|
    |icmp_ln292_reg_1948                   |   1|   0|    1|          0|
    |icmp_ln317_1_reg_2081                 |   1|   0|    1|          0|
    |icmp_ln317_2_reg_2145                 |   1|   0|    1|          0|
    |icmp_ln317_3_reg_2209                 |   1|   0|    1|          0|
    |icmp_ln317_reg_2012                   |   1|   0|    1|          0|
    |icmp_ln322_1_reg_2090                 |   1|   0|    1|          0|
    |icmp_ln322_2_reg_2154                 |   1|   0|    1|          0|
    |icmp_ln322_3_reg_2218                 |   1|   0|    1|          0|
    |icmp_ln322_reg_2021                   |   1|   0|    1|          0|
    |icmp_ln366_reg_1692                   |   1|   0|    1|          0|
    |icmp_ln366_reg_1692_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln379_reg_1728                   |   1|   0|    1|          0|
    |icmp_ln391_reg_1765                   |   1|   0|    1|          0|
    |icmp_ln396_reg_2256                   |   1|   0|    1|          0|
    |iteration_1_reg_1876                  |  19|   0|   19|          0|
    |iteration_limit_reg_1756              |  18|   0|   19|          1|
    |iteration_reg_462                     |  19|   0|   19|          0|
    |local_ram_load_reg_1701               |  32|   0|   32|          0|
    |mul_ln208_reg_1925                    |  18|   0|   18|          0|
    |n_f_score_V_1_reg_2099                |  11|   0|   11|          0|
    |n_f_score_V_2_reg_2163                |  11|   0|   11|          0|
    |n_f_score_V_3_reg_2227                |  11|   0|   11|          0|
    |n_f_score_V_reg_2030                  |  11|   0|   11|          0|
    |n_g_score_tentative_V_reg_1965        |  11|   0|   11|          0|
    |n_x_V_3_reg_2176                      |   9|   0|    9|          0|
    |n_x_V_reg_2112                        |   9|   0|    9|          0|
    |n_y_V_1_reg_2043                      |   9|   0|    9|          0|
    |n_y_V_reg_1974                        |   9|   0|    9|          0|
    |open_set_size                         |  16|   0|   16|          0|
    |or_ln312_1_reg_2185                   |   1|   0|    1|          0|
    |or_ln312_reg_2121                     |   1|   0|    1|          0|
    |or_ln373_1_reg_1719                   |   1|   0|    1|          0|
    |or_ln78_reg_1952                      |  32|   0|   32|          0|
    |p_ph41_reg_524                        |  32|   0|   32|          0|
    |p_ph_reg_473                          |  32|   0|   32|          0|
    |ret_2_reg_2094                        |  10|   0|   10|          0|
    |ret_3_reg_2158                        |  10|   0|   10|          0|
    |ret_4_reg_2222                        |  10|   0|   10|          0|
    |ret_5_reg_1853                        |  10|   0|   10|          0|
    |ret_reg_2025                          |  10|   0|   10|          0|
    |shl_ln317_1_reg_2076                  |  32|   0|   32|          0|
    |shl_ln317_2_reg_2140                  |  32|   0|   32|          0|
    |shl_ln317_3_reg_2204                  |  32|   0|   32|          0|
    |shl_ln317_reg_2007                    |  32|   0|   32|          0|
    |start_x_V_reg_1795                    |   9|   0|    9|          0|
    |start_y_V_reg_1803                    |   9|   0|    9|          0|
    |storemerge16_reg_535                  |  20|   0|   20|          0|
    |storemerge_reg_550                    |  32|   0|   32|          0|
    |total_length_reg_428                  |  20|   0|   20|          0|
    |trunc_ln2_reg_1737                    |   9|   0|    9|          0|
    |trunc_ln371_reg_1713                  |   8|   0|    8|          0|
    |waypoint_count                        |   8|   0|    8|          0|
    |word_idx_1_reg_1991                   |  13|   0|   13|          0|
    |word_idx_2_reg_2060                   |  13|   0|   13|          0|
    |word_idx_3_reg_2125                   |  13|   0|   13|          0|
    |word_idx_4_reg_2189                   |  13|   0|   13|          0|
    |zext_ln208_1_reg_1932                 |   9|   0|   18|          9|
    |zext_ln275_reg_1747                   |  16|   0|   18|          2|
    |zext_ln300_reg_1858                   |  10|   0|   11|          1|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1180|   0| 1193|         13|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_AWREADY  |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_AWADDR   |   in|    5|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WVALID   |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WREADY   |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WDATA    |   in|   32|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_WSTRB    |   in|    4|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_ARVALID  |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_ARREADY  |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_ARADDR   |   in|    5|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RVALID   |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RREADY   |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RDATA    |  out|   32|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_RRESP    |  out|    2|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_BVALID   |  out|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_BREADY   |   in|    1|       s_axi|      AXILiteS|       pointer|
|s_axi_AXILiteS_BRESP    |  out|    2|       s_axi|      AXILiteS|       pointer|
|s_axi_control_AWVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR    |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR    |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|       control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|      toplevel|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|      toplevel|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|      toplevel|  return value|
|m_axi_MAXI_AWVALID      |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWREADY      |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWADDR       |  out|   64|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWID         |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWLEN        |  out|    8|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWSIZE       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWBURST      |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWLOCK       |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWCACHE      |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWPROT       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWQOS        |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWREGION     |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_AWUSER       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WVALID       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WREADY       |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WDATA        |  out|   32|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WSTRB        |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WLAST        |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WID          |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_WUSER        |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARVALID      |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARREADY      |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARADDR       |  out|   64|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARID         |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARLEN        |  out|    8|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARSIZE       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARBURST      |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARLOCK       |  out|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARCACHE      |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARPROT       |  out|    3|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARQOS        |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARREGION     |  out|    4|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_ARUSER       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RVALID       |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RREADY       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RDATA        |   in|   32|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RLAST        |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RID          |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RUSER        |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_RRESP        |   in|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BVALID       |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BREADY       |  out|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BRESP        |   in|    2|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BID          |   in|    1|       m_axi|          MAXI|       pointer|
|m_axi_MAXI_BUSER        |   in|    1|       m_axi|          MAXI|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

