
---------- Begin Simulation Statistics ----------
final_tick                                 1078786000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172422                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   299538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.92                       # Real time elapsed on the host
host_tick_rate                               90483788                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2055677                       # Number of instructions simulated
sim_ops                                       3571213                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001079                       # Number of seconds simulated
sim_ticks                                  1078786000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430580                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24119                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            459691                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236107                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          430580                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194473                       # Number of indirect misses.
system.cpu.branchPred.lookups                  485855                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11183                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12191                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2350154                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1930171                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24213                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342762                       # Number of branches committed
system.cpu.commit.bw_lim_events                593448                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          876160                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2055677                       # Number of instructions committed
system.cpu.commit.committedOps                3571213                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2309767                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.546136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1141994     49.44%     49.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177942      7.70%     57.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169670      7.35%     64.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       226713      9.82%     74.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       593448     25.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2309767                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72876                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9460                       # Number of function calls committed.
system.cpu.commit.int_insts                   3516991                       # Number of committed integer instructions.
system.cpu.commit.loads                        488202                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20185      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2812303     78.75%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1787      0.05%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11124      0.31%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1079      0.03%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          469164     13.14%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157901      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3571213                       # Class of committed instruction
system.cpu.commit.refs                         658172                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2055677                       # Number of Instructions Simulated
system.cpu.committedOps                       3571213                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.311960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.311960                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8218                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34065                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48708                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4452                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1015679                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4663393                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289096                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1131947                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24276                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88245                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570274                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1995                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189024                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.fetch.Branches                      485855                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    239171                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2199139                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4553                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2819883                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           665                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48552                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180149                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             325033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247290                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045576                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2549243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.936969                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1211643     47.53%     47.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72854      2.86%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59271      2.33%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75491      2.96%     55.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1129984     44.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2549243                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117976                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64813                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215763200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215763200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215763200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215763200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215763200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215762800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8691600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8691200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       551200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4435200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4389600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4405600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77386400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77414400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77464000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77427200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1641517200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          147723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28662                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   372545                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.518601                       # Inst execution rate
system.cpu.iew.exec_refs                       761199                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189016                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689684                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                602500                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                910                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               560                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199216                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4447326                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572183                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34335                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4095615                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3303                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8850                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24276                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15044                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           635                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39273                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114296                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29245                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20693                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7969                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5752301                       # num instructions consuming a value
system.cpu.iew.wb_count                       4073606                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566412                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3258175                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.510440                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4080586                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6350048                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3524185                       # number of integer regfile writes
system.cpu.ipc                               0.762218                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.762218                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26157      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3236448     78.37%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1810      0.04%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41647      1.01%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4257      0.10%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1250      0.03%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6755      0.16%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14707      0.36%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13632      0.33%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7003      0.17%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2055      0.05%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               557883     13.51%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178263      4.32%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24725      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13361      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4129953                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88706                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178561                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85381                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127332                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4015090                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10648810                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3988225                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5196168                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4446251                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4129953                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          876102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18225                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1311536                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2549243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.620070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1154774     45.30%     45.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172173      6.75%     52.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              297087     11.65%     63.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              337230     13.23%     76.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              587979     23.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2549243                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.531333                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      239282                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           349                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9087                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2299                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               602500                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199216                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1542098                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2696966                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  834756                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4903014                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46719                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339267                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13002                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4679                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11988632                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4588495                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6285075                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1161791                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73482                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24276                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                169927                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1382038                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150742                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7289321                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19226                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                861                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205417                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            905                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6163692                       # The number of ROB reads
system.cpu.rob.rob_writes                     9135158                       # The number of ROB writes
system.cpu.timesIdled                            1469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37594                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              430                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          665                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            665                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1328                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7897                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1334                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12009                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       938944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       938944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13343                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11176675                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28938725                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17352                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4104                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23361                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                935                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2085                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2085                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17352                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7589                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49439                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57028                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1254208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1421440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10246                       # Total snoops (count)
system.l2bus.snoopTraffic                       85184                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29680                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014825                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120853                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29240     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      440      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29680                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20185599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18699815                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3139599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       235891                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           235891                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       235891                       # number of overall hits
system.cpu.icache.overall_hits::total          235891                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3279                       # number of overall misses
system.cpu.icache.overall_misses::total          3279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164732000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164732000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164732000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164732000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       239170                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       239170                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       239170                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       239170                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013710                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013710                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013710                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013710                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50238.487344                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50238.487344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50238.487344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50238.487344                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          663                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          663                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          663                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          663                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2616                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2616                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131288800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131288800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131288800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131288800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010938                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50186.850153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50186.850153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50186.850153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50186.850153                       # average overall mshr miss latency
system.cpu.icache.replacements                   2360                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       235891                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          235891                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164732000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164732000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       239170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       239170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013710                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50238.487344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50238.487344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          663                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          663                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131288800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131288800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50186.850153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50186.850153                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.466471                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              210444                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.171186                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.466471                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            480956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           480956                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       665723                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           665723                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       665723                       # number of overall hits
system.cpu.dcache.overall_hits::total          665723                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34129                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34129                       # number of overall misses
system.cpu.dcache.overall_misses::total         34129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1646261198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1646261198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1646261198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1646261198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048766                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48236.432301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48236.432301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48236.432301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48236.432301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31070                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.455729                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1770                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2776                       # number of writebacks
system.cpu.dcache.writebacks::total              2776                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21712                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21712                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21712                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21712                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12417                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12417                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16821                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    569405200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    569405200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    569405200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    254382072                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    823787272                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017742                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017742                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017742                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024035                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45856.905855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45856.905855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45856.905855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57761.596730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48973.739492                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32016                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1542798800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1542798800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48188.368316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48188.368316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21683                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21683                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    468659600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    468659600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45355.617923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45355.617923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103462398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103462398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012431                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48964.693800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48964.693800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100745600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100745600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48342.418426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48342.418426                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4404                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4404                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    254382072                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    254382072                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57761.596730                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57761.596730                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.086261                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.014623                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   738.288786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   238.797475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          228                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          796                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.222656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1416525                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1416525                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             810                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4922                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          884                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6616                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            810                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4922                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          884                       # number of overall hits
system.l2cache.overall_hits::total               6616                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1803                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7495                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3520                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12818                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1803                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7495                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3520                       # number of overall misses
system.l2cache.overall_misses::total            12818                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121319200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    512872800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244553132                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    878745132                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121319200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    512872800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244553132                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    878745132                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2613                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12417                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4404                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19434                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2613                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12417                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4404                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19434                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690011                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603608                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.799273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659566                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690011                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603608                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.799273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659566                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67287.409872                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68428.659106                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69475.321591                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68555.557185                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67287.409872                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68428.659106                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69475.321591                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68555.557185                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1328                       # number of writebacks
system.l2cache.writebacks::total                 1328                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1803                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7487                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3504                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12794                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1803                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7487                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3504                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          549                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13343                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    106895200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    452805600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215966748                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    775667548                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    106895200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    452805600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215966748                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32494688                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808162236                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690011                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602964                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.795640                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658331                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690011                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602964                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.795640                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686580                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59287.409872                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60478.910111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61634.345890                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60627.446303                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59287.409872                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60478.910111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61634.345890                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59188.867031                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60568.255715                       # average overall mshr miss latency
system.l2cache.replacements                      9308                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2776                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2776                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          347                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          347                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32494688                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32494688                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59188.867031                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59188.867031                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          747                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              747                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1338                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91971600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91971600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2085                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2085                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641727                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641727                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68738.116592                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68738.116592                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1334                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81255600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81255600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639808                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639808                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60911.244378                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60911.244378                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          810                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4175                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          884                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5869                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1803                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6157                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3520                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11480                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121319200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    420901200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244553132                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    786773532                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2613                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10332                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4404                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17349                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690011                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595916                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.799273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661710                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67287.409872                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68361.409777                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69475.321591                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68534.279791                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1803                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6153                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3504                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11460                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    106895200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371550000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215966748                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694411948                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690011                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595528                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.795640                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660557                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59287.409872                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60385.177962                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61634.345890                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60594.410820                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3710.929243                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25270                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9308                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.714869                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.566163                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   274.905244                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2348.557569                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   936.080081                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.820186                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003312                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.573378                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033648                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905989                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1274                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2822                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1107                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1793                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.311035                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.688965                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314068                       # Number of tag accesses
system.l2cache.tags.data_accesses              314068                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1078786000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          479168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              853952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115392                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115392                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84992                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84992                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1803                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7487                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          549                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13343                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1328                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1328                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106964681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          444173358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    207878115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32569944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791586098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106964681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106964681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78784856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78784856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78784856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106964681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         444173358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    207878115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32569944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             870370954                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1349661200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 923231                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                  1576600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.15                       # Real time elapsed on the host
host_tick_rate                               85857920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2912656                       # Number of instructions simulated
sim_ops                                       4974032                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000271                       # Number of seconds simulated
sim_ticks                                   270875200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               121845                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7484                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            184701                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              92951                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          121845                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            28894                       # Number of indirect misses.
system.cpu.branchPred.lookups                  185920                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     102                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4069                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2535342                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   833911                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7484                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     166426                       # Number of branches committed
system.cpu.commit.bw_lim_events                223110                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           87708                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               856979                       # Number of instructions committed
system.cpu.commit.committedOps                1402819                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       650311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.157151                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.563983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       106123     16.32%     16.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       210796     32.41%     48.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31263      4.81%     53.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        79019     12.15%     65.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       223110     34.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       650311                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        968                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   1402619                       # Number of committed integer instructions.
system.cpu.commit.loads                         61941                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1338594     95.42%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           61825      4.41%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1325      0.09%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.01%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          648      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1402819                       # Class of committed instruction
system.cpu.commit.refs                          63914                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      856979                       # Number of Instructions Simulated
system.cpu.committedOps                       1402819                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.790204                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.790204                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20366                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1553650                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   207120                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    435567                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7485                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4739                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       64143                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2347                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      185920                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    184881                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        476664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1423                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         966491                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   14970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274547                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             191128                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              93053                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.427212                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             675277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.348541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.861082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   225702     33.42%     33.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    49129      7.28%     40.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    31104      4.61%     45.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2789      0.41%     45.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   366553     54.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               675277                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1195                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      368                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     92905200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     92905200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     92904800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     92904800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     92904800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     92905200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         5200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         5200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        21600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6862000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6868400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6864800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6868800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      585027600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9291                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   171482                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.146590                       # Inst execution rate
system.cpu.iew.exec_refs                        66487                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2347                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   18742                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 69567                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               316                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6744                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1490527                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 64140                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9765                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1453645                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   184                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7485                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   220                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              424                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7626                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4772                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7564                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1727                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2237813                       # num instructions consuming a value
system.cpu.iew.wb_count                       1452239                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.529138                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1184112                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.144514                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1452744                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2308491                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1277501                       # number of integer regfile writes
system.cpu.ipc                               1.265496                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.265496                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               841      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1393576     95.23%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    60      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  21      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.00%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   69      0.00%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   69      0.00%     95.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 23      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     95.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                65483      4.47%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2343      0.16%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             179      0.01%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            654      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1463410                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1107                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2219                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1075                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1428                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1461462                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3601212                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1451164                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1576809                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1490506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1463410                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           87708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1334                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       110373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        675277                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.167125                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.446501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              119163     17.65%     17.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              132360     19.60%     37.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              109828     16.26%     53.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              144310     21.37%     74.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              169616     25.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          675277                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.161010                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      184881                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               678                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               52                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                69567                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6744                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  411623                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           677188                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   18671                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2045672                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     62                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   212671                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     42                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               5477489                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1531762                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2207586                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    434470                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1291                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7485                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1622                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   161913                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1446                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2439624                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            358                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1363                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1917728                       # The number of ROB reads
system.cpu.rob.rob_writes                     3006543                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           84                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            169                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           52                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 46                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            47                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                51                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      51    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  51                       # Request fanout histogram
system.membus.reqLayer2.occupancy               47607                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             107393                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  77                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               116                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             78                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           97                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     253                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                50                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                135                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007407                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.086066                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      134     99.26%     99.26% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.74%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  135                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               62400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                83587                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       270875200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       184842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           184842                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       184842                       # number of overall hits
system.cpu.icache.overall_hits::total          184842                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           39                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             39                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           39                       # number of overall misses
system.cpu.icache.overall_misses::total            39                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1920800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1920800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1920800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1920800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       184881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49251.282051                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49251.282051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49251.282051                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49251.282051                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1608000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1608000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1608000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48727.272727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48727.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48727.272727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48727.272727                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       184842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          184842                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           39                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1920800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1920800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49251.282051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49251.282051                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1608000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48727.272727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48727.272727                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            468.375000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            369794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           369794                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        65628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            65628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        65628                       # number of overall hits
system.cpu.dcache.overall_hits::total           65628                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           62                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           62                       # number of overall misses
system.cpu.dcache.overall_misses::total            62                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2393200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2393200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2393200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2393200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        65690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        65690                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        65690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        65690                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000944                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        38600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        38600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        38600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        38600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           37                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1413600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1413600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1413600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       666784                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2080384                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000792                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38205.405405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38205.405405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38205.405405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 44452.266667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40007.384615                       # average overall mshr miss latency
system.cpu.dcache.replacements                     52                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        63662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           55                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2090400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2090400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38007.272727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38007.272727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1116400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1116400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000471                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37213.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37213.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1966                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       302800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       302800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1973                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43257.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43257.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       297200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       297200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42457.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42457.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       666784                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       666784                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 44452.266667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 44452.266667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 945                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                52                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.173077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   797.880928                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.119072                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.779181                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          798                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            131432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           131432                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                51                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            9                       # number of overall misses
system.l2cache.overall_misses::total               51                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1494000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1209200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       604393                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3307593                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1494000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1209200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       604393                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3307593                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           37                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              85                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           37                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             85                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.727273                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.486486                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.600000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.600000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.727273                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.486486                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.600000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.600000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        62250                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67177.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67154.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64854.764706                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        62250                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67177.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67154.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64854.764706                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1310000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1065200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       532393                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2907593                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1310000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1065200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       532393                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2907593                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.727273                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.486486                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.600000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.600000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.727273                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.486486                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.600000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.600000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54583.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59177.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59154.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57011.627451                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54583.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59177.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59154.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57011.627451                       # average overall mshr miss latency
system.l2cache.replacements                        50                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       263200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       263200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.571429                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        65800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        65800                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       231200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       231200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        57800                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        57800                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1494000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       946000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       604393                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3044393                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.727273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.466667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.602564                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        62250                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67571.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67154.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64774.319149                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1310000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       834000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       532393                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2676393                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.727273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.602564                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54583.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59571.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59154.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56944.531915                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    215                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   50                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.300000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           37                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   916.488922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1876.089244                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1125.421834                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          141                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.223752                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.458030                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.274761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1268                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2828                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1224                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2589                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          239                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.309570                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.690430                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1402                       # Number of tag accesses
system.l2cache.tags.data_accesses                1402                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    270875200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               23                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   50                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5434237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4252881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2126441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11813558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5434237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5434237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          945085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                945085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          945085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5434237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4252881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2126441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              12758643                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1485570800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1787328                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  3095277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.78                       # Real time elapsed on the host
host_tick_rate                               76180421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3188549                       # Number of instructions simulated
sim_ops                                       5522083                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000136                       # Number of seconds simulated
sim_ticks                                   135909600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                61545                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2989                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58885                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26733                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61545                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            34812                       # Number of indirect misses.
system.cpu.branchPred.lookups                   68395                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4587                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2474                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    318498                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   175580                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3049                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56490                       # Number of branches committed
system.cpu.commit.bw_lim_events                 84352                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           58808                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               275893                       # Number of instructions committed
system.cpu.commit.committedOps                 548051                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       284312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.927639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.647875                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        89162     31.36%     31.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        45215     15.90%     47.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31321     11.02%     58.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34262     12.05%     70.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84352     29.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       284312                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      23028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4187                       # Number of function calls committed.
system.cpu.commit.int_insts                    530771                       # Number of committed integer instructions.
system.cpu.commit.loads                         72401                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2344      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           408572     74.55%     74.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1919      0.35%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.06%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            975      0.18%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.06%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.03%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3337      0.61%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3456      0.63%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7189      1.31%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.02%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68899     12.57%     90.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45301      8.27%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3502      0.64%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1590      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            548051                       # Class of committed instruction
system.cpu.commit.refs                         119292                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275893                       # Number of Instructions Simulated
system.cpu.committedOps                        548051                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.231543                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.231543                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          169                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          312                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          598                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            78                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 32316                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 628917                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    90970                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    170940                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3084                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3719                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77840                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           123                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       49120                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                       68395                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     49286                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        206005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   736                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         323457                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           363                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6168                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.201296                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              91508                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              31320                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.951977                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             301029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.139036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.893504                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   120335     39.97%     39.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16733      5.56%     45.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8595      2.86%     48.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11475      3.81%     52.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   143891     47.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               301029                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37430                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19990                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     29176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     29176400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     29176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     29176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     29176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     29176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       460000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       145200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       145200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1495200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1494400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1390000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1492000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12885200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12936000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12894000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12917600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      234066000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3785                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    59233                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.716017                       # Inst execution rate
system.cpu.iew.exec_refs                       126876                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      49058                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   21463                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 81387                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                301                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                83                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51755                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              606846                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 77818                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5529                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                583058                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     55                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   867                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3084                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   956                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5159                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8988                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4864                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3392                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            393                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    655513                       # num instructions consuming a value
system.cpu.iew.wb_count                        581016                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619676                       # average fanout of values written-back
system.cpu.iew.wb_producers                    406206                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.710007                       # insts written-back per cycle
system.cpu.iew.wb_sent                         581769                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   867537                       # number of integer regfile reads
system.cpu.int_regfile_writes                  453543                       # number of integer regfile writes
system.cpu.ipc                               0.811990                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.811990                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3422      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                437649     74.36%     74.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1921      0.33%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   378      0.06%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1084      0.18%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 370      0.06%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  203      0.03%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3489      0.59%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3556      0.60%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7224      1.23%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                207      0.04%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                75418     12.81%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47904      8.14%     99.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3857      0.66%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1902      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 588584                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   24249                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               48553                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        23947                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              26596                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 560913                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1431113                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       557069                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            639091                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     606389                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    588584                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 457                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           58805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1466                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            263                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        77117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        301029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.955240                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.593713                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               92967     30.88%     30.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33737     11.21%     42.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44822     14.89%     56.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               52809     17.54%     74.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               76694     25.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          301029                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.732281                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       49349                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2806                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1638                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                81387                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51755                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  250654                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           339774                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   24242                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                615338                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1067                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    93282                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    689                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    62                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1588006                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 622407                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              692521                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    172068                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2035                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3084                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4570                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    77207                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             39314                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           931857                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3783                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                224                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5318                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            243                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       806819                       # The number of ROB reads
system.cpu.rob.rob_writes                     1230544                       # The number of ROB writes
system.cpu.timesIdled                             863                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           75                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           4967                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               75                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             13                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                652                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict              598                       # Transaction distribution
system.membus.trans_dist::ReadExReq                29                       # Transaction distribution
system.membus.trans_dist::ReadExResp               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           651                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        46592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        46592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               680                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     680    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 680                       # Request fanout histogram
system.membus.reqLayer2.occupancy              606468                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1471032                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2446                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           178                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2998                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 13                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 37                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                37                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2446                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6046                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1403                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7449                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       128896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        38272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   167168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               708                       # Total snoops (count)
system.l2bus.snoopTraffic                        3136                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3190                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.027586                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.163810                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3102     97.24%     97.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                       88      2.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3190                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              561199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2125897                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2419200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       135909600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        47107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            47107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        47107                       # number of overall hits
system.cpu.icache.overall_hits::total           47107                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2179                       # number of overall misses
system.cpu.icache.overall_misses::total          2179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53723600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53723600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53723600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53723600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        49286                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        49286                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        49286                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        49286                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044211                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044211                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24655.162919                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24655.162919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24655.162919                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24655.162919                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2016                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2016                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2016                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2016                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43762800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43762800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43762800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43762800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040904                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040904                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040904                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040904                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21707.738095                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21707.738095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21707.738095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21707.738095                       # average overall mshr miss latency
system.cpu.icache.replacements                   2016                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        47107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           47107                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53723600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53723600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        49286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        49286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24655.162919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24655.162919                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2016                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2016                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43762800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43762800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040904                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21707.738095                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21707.738095                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              247072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2272                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.746479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            100588                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           100588                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118845                       # number of overall hits
system.cpu.dcache.overall_hits::total          118845                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          723                       # number of overall misses
system.cpu.dcache.overall_misses::total           723                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29900000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29900000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29900000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29900000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       119568                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       119568                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       119568                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       119568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006047                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41355.463347                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41355.463347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41355.463347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41355.463347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.222222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                57                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          131                       # number of writebacks
system.cpu.dcache.writebacks::total               131                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          360                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          360                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          105                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14826400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14826400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14826400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      5421495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20247895                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003914                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40844.077135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40844.077135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40844.077135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51633.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43264.732906                       # average overall mshr miss latency
system.cpu.dcache.replacements                    467                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71933                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27759600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27759600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40524.963504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40524.963504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12716400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12716400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39127.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39127.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           38                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2140400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2140400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56326.315789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56326.315789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55526.315789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55526.315789                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          105                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          105                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      5421495                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      5421495                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51633.285714                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51633.285714                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              234482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.264923                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   807.072198                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   216.927802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.788156                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.211844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          198                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          620                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.193359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            239603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           239603                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1605                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             172                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           29                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1806                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1605                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            172                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           29                       # number of overall hits
system.l2cache.overall_hits::total               1806                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           409                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           190                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           76                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               675                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          409                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          190                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           76                       # number of overall misses
system.l2cache.overall_misses::total              675                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27845600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12917600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      5112328                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     45875528                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27845600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12917600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      5112328                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     45875528                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2014                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          362                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          105                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2481                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2014                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          362                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          105                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2481                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.203078                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.524862                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.723810                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.272068                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.203078                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.524862                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.723810                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.272068                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68082.151589                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67987.368421                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67267.473684                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67963.745185                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68082.151589                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67987.368421                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67267.473684                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67963.745185                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             47                       # number of writebacks
system.l2cache.writebacks::total                   47                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              2                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             2                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          189                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           75                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          673                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          189                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           75                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            8                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24573600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11349200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      4487129                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40409929                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24573600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11349200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4487129                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       469589                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40879518                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.203078                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.522099                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.271262                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.203078                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.522099                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.274486                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60082.151589                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60048.677249                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59828.386667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60044.471025                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60082.151589                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60048.677249                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59828.386667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58698.625000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60028.660793                       # average overall mshr miss latency
system.l2cache.replacements                       693                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          131                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          131                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          131                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          131                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           26                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            8                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       469589                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       469589                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58698.625000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58698.625000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            8                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                8                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           29                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             29                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1988000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1988000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           37                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.783784                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.783784                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68551.724138                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68551.724138                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           29                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1756000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1756000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.783784                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.783784                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60551.724138                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60551.724138                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1605                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          164                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1798                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          161                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           76                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          646                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27845600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10929600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      5112328                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     43887528                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2014                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          325                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.203078                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.495385                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.723810                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.264321                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68082.151589                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67885.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67267.473684                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67937.349845                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          160                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           75                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          644                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24573600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9593200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      4487129                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     38653929                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.203078                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.492308                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.263502                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60082.151589                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59957.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59828.386667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60021.628882                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17376                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4789                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.628315                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.421695                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1110.546679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1775.766636                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1040.272901                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   128.992089                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009869                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271130                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.433537                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.253973                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1093                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2459                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.266846                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.733154                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                40341                       # Number of tag accesses
system.l2cache.tags.data_accesses               40341                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    135909600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               43584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3008                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              409                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              189                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           75                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            8                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  681                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            47                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  47                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          192598610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           89000336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     35317593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3767210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              320683749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     192598610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         192598610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        22132359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              22132359                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        22132359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         192598610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          89000336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     35317593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3767210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             342816107                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
