{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577946104478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577946104483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 22:21:44 2020 " "Processing started: Wed Jan 01 22:21:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577946104483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946104483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDMITest -c HDMITest " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDMITest -c HDMITest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946104483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577946104847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577946104847 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "rectangle.v(33) " "Verilog HDL Event Control warning at rectangle.v(33): Event Control contains a complex event expression" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 33 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1577946112924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectangle.v 1 1 " "Found 1 design units, including 1 entities, in source file rectangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 rectangle " "Found entity 1: rectangle" {  } { { "rectangle.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/rectangle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112926 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1577946112928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmds_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file tmds_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 TMDS_encoder " "Found entity 1: TMDS_encoder" {  } { { "TMDS_encoder.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/TMDS_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 HvSync " "Found entity 1: HvSync" {  } { { "HVSync.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HVSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_test.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_test " "Found entity 1: HDMI_test" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelClk " "Found entity 1: pixelClk" {  } { { "pixelClk.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/pixelClk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file altiobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 altiobuf_iobuf_out_cst " "Found entity 1: altiobuf_iobuf_out_cst" {  } { { "altiobuf.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/altiobuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112969 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf " "Found entity 2: altiobuf" {  } { { "altiobuf.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/altiobuf.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "createhdmioutputs.v 1 1 " "Found 1 design units, including 1 entities, in source file createhdmioutputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CreateHDMIOutputs " "Found entity 1: CreateHDMIOutputs" {  } { { "CreateHDMIOutputs.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/CreateHDMIOutputs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdrampll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdrampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramPll " "Found entity 1: sdramPll" {  } { { "sdramPll.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/sdramPll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadram.v 1 1 " "Found 1 design units, including 1 entities, in source file loadram.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadRam " "Found entity 1: loadRam" {  } { { "loadRam.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/loadRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speedcluster.v 1 1 " "Found 1 design units, including 1 entities, in source file speedcluster.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedCluster " "Found entity 1: speedCluster" {  } { { "speedCluster.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedCluster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assighcolor.v 1 1 " "Found 1 design units, including 1 entities, in source file assighcolor.v" { { "Info" "ISGN_ENTITY_NAME" "1 assighColor " "Found entity 1: assighColor" {  } { { "assighColor.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/assighColor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speedbar.v 1 1 " "Found 1 design units, including 1 entities, in source file speedbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedBar " "Found entity 1: speedBar" {  } { { "speedBar.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedBar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577946112982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946112982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_clk HDMI_test.v(15) " "Verilog HDL Implicit Net warning at HDMI_test.v(15): created implicit net for \"mem_clk\"" {  } { { "HDMI_test.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/HDMI_test.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577946112982 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "H_WIDTH speedBar.v(6) " "Verilog HDL error at speedBar.v(6): H_WIDTH is not a constant" {  } { { "speedBar.v" "" { Text "C:/Users/wezerds/Documents/GitHub/HDMITest/speedBar.v" 6 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1577946112984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wezerds/Documents/GitHub/HDMITest/output_files/HDMITest.map.smsg " "Generated suppressed messages file C:/Users/wezerds/Documents/GitHub/HDMITest/output_files/HDMITest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946113011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577946113074 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 01 22:21:53 2020 " "Processing ended: Wed Jan 01 22:21:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577946113074 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577946113074 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577946113074 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577946113074 ""}
