Classic Timing Analyzer report for hardware
Sat Apr 14 15:54:15 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------+------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                    ; To                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------+------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.716 ns                         ; reset                                   ; controlador:ctrl|state[2]                ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 38.131 ns                        ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Alu[27]                                  ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.499 ns                        ; reset                                   ; controlador:ctrl|state[4]                ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 33.94 MHz ( period = 29.460 ns ) ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                         ;                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------+------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.94 MHz ( period = 29.460 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.254 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.460 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.254 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.436 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 29.195 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.430 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 29.189 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.415 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.186 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.415 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.186 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.392 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.392 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.391 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 29.127 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.385 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 29.121 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.368 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 29.129 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.368 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 29.131 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.368 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 29.131 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.366 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.162 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.366 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.162 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.362 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 29.123 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.357 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.124 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.357 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.124 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.352 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 29.113 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.351 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 29.112 ns               ;
; N/A                                     ; 34.08 MHz ( period = 29.342 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 29.103 ns               ;
; N/A                                     ; 34.09 MHz ( period = 29.336 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 29.097 ns               ;
; N/A                                     ; 34.09 MHz ( period = 29.333 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.327 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 29.059 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.323 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 29.063 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.323 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 29.063 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.307 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 29.045 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.306 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 29.044 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.303 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.303 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 29.062 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.300 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.300 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 29.065 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.297 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 29.052 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.289 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.085 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.289 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.085 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.284 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 29.047 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.283 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 29.046 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.274 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 29.039 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.274 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 29.039 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.265 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 29.026 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.265 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 29.001 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.265 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 29.001 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.261 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.055 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.261 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.055 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.259 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 29.020 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.258 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 29.021 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.258 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.994 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.258 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.994 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.257 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 29.020 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.252 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.984 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.251 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 29.022 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.251 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 29.022 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.249 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 28.983 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.248 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 28.982 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.237 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.996 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.235 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.996 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.235 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.996 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.231 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.229 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.986 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.227 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.22 MHz ( period = 29.221 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.957 ns               ;
; N/A                                     ; 34.23 MHz ( period = 29.218 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 28.997 ns               ;
; N/A                                     ; 34.23 MHz ( period = 29.218 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 28.997 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.209 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.970 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.209 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.970 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.203 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.960 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.932 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.932 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.197 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 28.962 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.197 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 28.962 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.196 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 28.957 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.194 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.938 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.194 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.922 ns               ;
; N/A                                     ; 34.26 MHz ( period = 29.192 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 28.953 ns               ;
; N/A                                     ; 34.26 MHz ( period = 29.191 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg11[30] ; clock      ; clock    ; None                        ; None                      ; 28.947 ns               ;
; N/A                                     ; 34.26 MHz ( period = 29.190 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg9[30]  ; clock      ; clock    ; None                        ; None                      ; 28.946 ns               ;
; N/A                                     ; 34.26 MHz ( period = 29.188 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.932 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.181 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 28.944 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.180 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 28.943 ns               ;
; N/A                                     ; 34.28 MHz ( period = 29.169 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 28.932 ns               ;
; N/A                                     ; 34.28 MHz ( period = 29.169 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 28.932 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.161 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 28.965 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.161 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 28.965 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.159 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 28.899 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.159 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 28.899 ns               ;
; N/A                                     ; 34.30 MHz ( period = 29.153 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 28.914 ns               ;
; N/A                                     ; 34.30 MHz ( period = 29.152 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 28.913 ns               ;
; N/A                                     ; 34.30 MHz ( period = 29.151 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 28.889 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.147 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 28.885 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.146 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg11[30] ; clock      ; clock    ; None                        ; None                      ; 28.879 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.145 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg9[30]  ; clock      ; clock    ; None                        ; None                      ; 28.878 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.143 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 28.881 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.143 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg3[31]  ; clock      ; clock    ; None                        ; None                      ; 28.902 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.143 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg7[31]  ; clock      ; clock    ; None                        ; None                      ; 28.902 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.142 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 28.880 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.142 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg20[30] ; clock      ; clock    ; None                        ; None                      ; 28.912 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.139 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg28[30] ; clock      ; clock    ; None                        ; None                      ; 28.909 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.137 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.906 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.132 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.893 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.132 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.893 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.131 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.900 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.130 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg25[31] ; clock      ; clock    ; None                        ; None                      ; 28.872 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.130 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg27[31] ; clock      ; clock    ; None                        ; None                      ; 28.872 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.130 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 28.926 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.130 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 28.926 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.128 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 28.891 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.128 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg12[30] ; clock      ; clock    ; None                        ; None                      ; 28.896 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.126 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 28.874 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.126 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 28.874 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.126 ns )                    ; Instr_Reg:inst_reg|Instr25_21[2]        ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.883 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.126 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg4[30]  ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.124 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 28.887 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.123 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg11[30] ; clock      ; clock    ; None                        ; None                      ; 28.881 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.122 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg9[30]  ; clock      ; clock    ; None                        ; None                      ; 28.880 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.114 ns )                    ; controlador:ctrl|state[1]               ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.114 ns )                    ; controlador:ctrl|state[1]               ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 28.894 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.113 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 28.874 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.112 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 28.873 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.110 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 28.856 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.109 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 28.855 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.107 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg24[31] ; clock      ; clock    ; None                        ; None                      ; 28.858 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.106 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.867 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.106 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 28.857 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.104 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.863 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.104 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.863 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.102 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 28.865 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.102 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 28.863 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.101 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 28.862 ns               ;
; N/A                                     ; 34.36 MHz ( period = 29.100 ns )                    ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.861 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.099 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg6[31]  ; clock      ; clock    ; None                        ; None                      ; 28.860 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.098 ns )                    ; Banco_reg:BancoDeRegistradores|Reg13[0] ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.853 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.098 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 28.861 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.098 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg3[31]  ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.098 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg7[31]  ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.097 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg20[30] ; clock      ; clock    ; None                        ; None                      ; 28.844 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.097 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg11[30] ; clock      ; clock    ; None                        ; None                      ; 28.855 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.097 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg22[31] ; clock      ; clock    ; None                        ; None                      ; 28.858 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.097 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 28.893 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.097 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 28.893 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.096 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg9[30]  ; clock      ; clock    ; None                        ; None                      ; 28.854 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg28[30] ; clock      ; clock    ; None                        ; None                      ; 28.841 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.830 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.094 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.830 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.093 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg25[30] ; clock      ; clock    ; None                        ; None                      ; 28.827 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.090 ns )                    ; controlador:ctrl|state[1]               ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.835 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.089 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg29[30] ; clock      ; clock    ; None                        ; None                      ; 28.823 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.088 ns )                    ; Instr_Reg:inst_reg|Instr20_16[4]        ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.820 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.088 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg11[30] ; clock      ; clock    ; None                        ; None                      ; 28.817 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.087 ns )                    ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; Banco_reg:BancoDeRegistradores|Reg9[30]  ; clock      ; clock    ; None                        ; None                      ; 28.816 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.087 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg17[31] ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg25[31] ; clock      ; clock    ; None                        ; None                      ; 28.804 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg27[31] ; clock      ; clock    ; None                        ; None                      ; 28.804 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 28.881 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 28.881 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.084 ns )                    ; controlador:ctrl|state[1]               ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.829 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.083 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg19[31] ; clock      ; clock    ; None                        ; None                      ; 28.842 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.083 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg12[30] ; clock      ; clock    ; None                        ; None                      ; 28.828 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.081 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg31[31] ; clock      ; clock    ; None                        ; None                      ; 28.826 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.081 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg4[30]  ; clock      ; clock    ; None                        ; None                      ; 28.826 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.080 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg29[31] ; clock      ; clock    ; None                        ; None                      ; 28.825 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.078 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg0[31]  ; clock      ; clock    ; None                        ; None                      ; 28.829 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.077 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg8[31]  ; clock      ; clock    ; None                        ; None                      ; 28.828 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.075 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg3[31]  ; clock      ; clock    ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.075 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg7[31]  ; clock      ; clock    ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.074 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg20[30] ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.073 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.071 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg28[30] ; clock      ; clock    ; None                        ; None                      ; 28.843 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.069 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg14[31] ; clock      ; clock    ; None                        ; None                      ; 28.842 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.069 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg30[31] ; clock      ; clock    ; None                        ; None                      ; 28.842 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.068 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 28.806 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.067 ns )                    ; Instr_Reg:inst_reg|Instr20_16[1]        ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.828 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.067 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 28.805 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg9[31]  ; clock      ; clock    ; None                        ; None                      ; 28.827 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.064 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg13[31] ; clock      ; clock    ; None                        ; None                      ; 28.825 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.062 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg24[31] ; clock      ; clock    ; None                        ; None                      ; 28.790 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.062 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg25[31] ; clock      ; clock    ; None                        ; None                      ; 28.806 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.062 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg27[31] ; clock      ; clock    ; None                        ; None                      ; 28.806 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.061 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Banco_reg:BancoDeRegistradores|Reg27[30] ; clock      ; clock    ; None                        ; None                      ; 28.822 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.061 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg16[31] ; clock      ; clock    ; None                        ; None                      ; 28.789 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.061 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg20[31] ; clock      ; clock    ; None                        ; None                      ; 28.805 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.061 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg4[31]  ; clock      ; clock    ; None                        ; None                      ; 28.805 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg12[30] ; clock      ; clock    ; None                        ; None                      ; 28.830 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.059 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Banco_reg:BancoDeRegistradores|Reg2[31]  ; clock      ; clock    ; None                        ; None                      ; 28.855 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.059 ns )                    ; Instr_Reg:inst_reg|Instr25_21[4]        ; Banco_reg:BancoDeRegistradores|Reg10[31] ; clock      ; clock    ; None                        ; None                      ; 28.855 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.058 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg4[30]  ; clock      ; clock    ; None                        ; None                      ; 28.828 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.057 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg11[31] ; clock      ; clock    ; None                        ; None                      ; 28.795 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.056 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg15[31] ; clock      ; clock    ; None                        ; None                      ; 28.794 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.055 ns )                    ; Instr_Reg:inst_reg|Instr25_21[1]        ; Banco_reg:BancoDeRegistradores|Reg31[30] ; clock      ; clock    ; None                        ; None                      ; 28.816 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.055 ns )                    ; controlador:ctrl|state[3]               ; Banco_reg:BancoDeRegistradores|Reg21[31] ; clock      ; clock    ; None                        ; None                      ; 28.795 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.054 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg6[31]  ; clock      ; clock    ; None                        ; None                      ; 28.792 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.053 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg28[31] ; clock      ; clock    ; None                        ; None                      ; 28.824 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.052 ns )                    ; Banco_reg:BancoDeRegistradores|Reg8[3]  ; Banco_reg:BancoDeRegistradores|Reg12[31] ; clock      ; clock    ; None                        ; None                      ; 28.823 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.052 ns )                    ; Instr_Reg:inst_reg|Instr20_16[3]        ; Banco_reg:BancoDeRegistradores|Reg22[31] ; clock      ; clock    ; None                        ; None                      ; 28.790 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.049 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg3[31]  ; clock      ; clock    ; None                        ; None                      ; 28.810 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.049 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg7[31]  ; clock      ; clock    ; None                        ; None                      ; 28.810 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.048 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg20[30] ; clock      ; clock    ; None                        ; None                      ; 28.820 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.045 ns )                    ; Instr_Reg:inst_reg|Instr25_21[3]        ; Banco_reg:BancoDeRegistradores|Reg28[30] ; clock      ; clock    ; None                        ; None                      ; 28.817 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.045 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg26[31] ; clock      ; clock    ; None                        ; None                      ; 28.808 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.044 ns )                    ; Banco_reg:BancoDeRegistradores|Reg12[0] ; Banco_reg:BancoDeRegistradores|Reg23[30] ; clock      ; clock    ; None                        ; None                      ; 28.801 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.044 ns )                    ; Instr_Reg:inst_reg|Instr20_16[2]        ; Banco_reg:BancoDeRegistradores|Reg18[31] ; clock      ; clock    ; None                        ; None                      ; 28.807 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 2.716 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 2.710 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 2.426 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 0.747 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 0.747 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                     ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 38.131 ns  ; Banco_reg:BancoDeRegistradores|Reg12[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 38.086 ns  ; Instr_Reg:inst_reg|Instr20_16[3]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 38.063 ns  ; Instr_Reg:inst_reg|Instr20_16[2]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 38.037 ns  ; Instr_Reg:inst_reg|Instr25_21[3]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 38.028 ns  ; Banco_reg:BancoDeRegistradores|Reg4[0]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.960 ns  ; Instr_Reg:inst_reg|Instr25_21[2]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.932 ns  ; Banco_reg:BancoDeRegistradores|Reg13[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.922 ns  ; Instr_Reg:inst_reg|Instr20_16[4]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.892 ns  ; Banco_reg:BancoDeRegistradores|Reg12[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.889 ns  ; controlador:ctrl|state[3]                ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.847 ns  ; Instr_Reg:inst_reg|Instr20_16[3]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.832 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.824 ns  ; Instr_Reg:inst_reg|Instr20_16[2]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.801 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.798 ns  ; Instr_Reg:inst_reg|Instr25_21[3]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.789 ns  ; Banco_reg:BancoDeRegistradores|Reg4[0]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.785 ns  ; controlador:ctrl|state[1]                ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.768 ns  ; Instr_Reg:inst_reg|Instr20_16[1]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.756 ns  ; Instr_Reg:inst_reg|Instr25_21[1]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.730 ns  ; Instr_Reg:inst_reg|Instr25_21[4]         ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.721 ns  ; Instr_Reg:inst_reg|Instr25_21[2]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.693 ns  ; Banco_reg:BancoDeRegistradores|Reg13[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.683 ns  ; Instr_Reg:inst_reg|Instr20_16[4]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.650 ns  ; controlador:ctrl|state[3]                ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.610 ns  ; Banco_reg:BancoDeRegistradores|Reg10[5]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.593 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.562 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.546 ns  ; controlador:ctrl|state[1]                ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.529 ns  ; Instr_Reg:inst_reg|Instr20_16[1]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.517 ns  ; Instr_Reg:inst_reg|Instr25_21[1]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.501 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.495 ns  ; Banco_reg:BancoDeRegistradores|Reg2[1]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.491 ns  ; Instr_Reg:inst_reg|Instr25_21[4]         ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.479 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.433 ns  ; Banco_reg:BancoDeRegistradores|Reg16[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.430 ns  ; Banco_reg:BancoDeRegistradores|Reg0[2]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.406 ns  ; controlador:ctrl|state[0]                ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.402 ns  ; Banco_reg:BancoDeRegistradores|Reg2[5]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.371 ns  ; Banco_reg:BancoDeRegistradores|Reg10[5]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.370 ns  ; Banco_reg:BancoDeRegistradores|Reg2[3]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.365 ns  ; Banco_reg:BancoDeRegistradores|Reg0[5]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.354 ns  ; Banco_reg:BancoDeRegistradores|Reg12[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.324 ns  ; Banco_reg:BancoDeRegistradores|Reg29[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.309 ns  ; Instr_Reg:inst_reg|Instr20_16[3]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.295 ns  ; Banco_reg:BancoDeRegistradores|Reg18[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.292 ns  ; Banco_reg:BancoDeRegistradores|Reg3[0]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.286 ns  ; Instr_Reg:inst_reg|Instr20_16[2]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.262 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.260 ns  ; Instr_Reg:inst_reg|Instr25_21[3]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.259 ns  ; Banco_reg:BancoDeRegistradores|Reg1[2]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.256 ns  ; Banco_reg:BancoDeRegistradores|Reg2[1]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.251 ns  ; Banco_reg:BancoDeRegistradores|Reg4[0]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.240 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.238 ns  ; Banco_reg:BancoDeRegistradores|Reg12[0]  ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.237 ns  ; Banco_reg:BancoDeRegistradores|Reg12[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.209 ns  ; Banco_reg:BancoDeRegistradores|Reg24[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.199 ns  ; Banco_reg:BancoDeRegistradores|Reg5[1]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.194 ns  ; Banco_reg:BancoDeRegistradores|Reg16[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.193 ns  ; Instr_Reg:inst_reg|Instr20_16[3]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.191 ns  ; Banco_reg:BancoDeRegistradores|Reg0[2]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.190 ns  ; controlador:ctrl|state[2]                ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.183 ns  ; Instr_Reg:inst_reg|Instr25_21[2]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.174 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.170 ns  ; Instr_Reg:inst_reg|Instr20_16[2]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.168 ns  ; Banco_reg:BancoDeRegistradores|Reg10[1]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.167 ns  ; controlador:ctrl|state[0]                ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.167 ns  ; Banco_reg:BancoDeRegistradores|Reg19[4]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.163 ns  ; Banco_reg:BancoDeRegistradores|Reg2[5]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.155 ns  ; Banco_reg:BancoDeRegistradores|Reg13[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.154 ns  ; Banco_reg:BancoDeRegistradores|Reg1[0]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.149 ns  ; Banco_reg:BancoDeRegistradores|Reg6[4]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.145 ns  ; Instr_Reg:inst_reg|Instr20_16[4]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.144 ns  ; Instr_Reg:inst_reg|Instr25_21[3]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.136 ns  ; Banco_reg:BancoDeRegistradores|Reg12[0]  ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 37.135 ns  ; Banco_reg:BancoDeRegistradores|Reg4[0]   ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.132 ns  ; Banco_reg:BancoDeRegistradores|Reg21[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.131 ns  ; Banco_reg:BancoDeRegistradores|Reg2[3]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.126 ns  ; Banco_reg:BancoDeRegistradores|Reg0[5]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.114 ns  ; Banco_reg:BancoDeRegistradores|Reg8[5]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.112 ns  ; controlador:ctrl|state[3]                ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.103 ns  ; Banco_reg:BancoDeRegistradores|Reg20[11] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.091 ns  ; Instr_Reg:inst_reg|Instr20_16[3]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 37.085 ns  ; Banco_reg:BancoDeRegistradores|Reg29[2]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.073 ns  ; Banco_reg:BancoDeRegistradores|Reg10[3]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.068 ns  ; Instr_Reg:inst_reg|Instr20_16[2]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 37.067 ns  ; Instr_Reg:inst_reg|Instr25_21[2]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.056 ns  ; Banco_reg:BancoDeRegistradores|Reg18[2]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.055 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.053 ns  ; Banco_reg:BancoDeRegistradores|Reg3[0]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.053 ns  ; Banco_reg:BancoDeRegistradores|Reg17[3]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.042 ns  ; Instr_Reg:inst_reg|Instr25_21[3]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 37.039 ns  ; Banco_reg:BancoDeRegistradores|Reg13[0]  ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.033 ns  ; Banco_reg:BancoDeRegistradores|Reg4[0]   ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 37.033 ns  ; Banco_reg:BancoDeRegistradores|Reg7[2]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.029 ns  ; Instr_Reg:inst_reg|Instr20_16[4]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 37.024 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.020 ns  ; Banco_reg:BancoDeRegistradores|Reg1[2]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 37.017 ns  ; Banco_reg:BancoDeRegistradores|Reg22[1]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.009 ns  ; Banco_reg:BancoDeRegistradores|Reg18[4]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 37.008 ns  ; controlador:ctrl|state[1]                ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.002 ns  ; Banco_reg:BancoDeRegistradores|Reg8[1]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.998 ns  ; Banco_reg:BancoDeRegistradores|Reg12[2]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.996 ns  ; controlador:ctrl|state[3]                ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.991 ns  ; Instr_Reg:inst_reg|Instr20_16[1]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.979 ns  ; Instr_Reg:inst_reg|Instr25_21[1]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.970 ns  ; Banco_reg:BancoDeRegistradores|Reg24[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.965 ns  ; Instr_Reg:inst_reg|Instr25_21[2]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.960 ns  ; Banco_reg:BancoDeRegistradores|Reg5[1]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.953 ns  ; Instr_Reg:inst_reg|Instr25_21[4]         ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.951 ns  ; controlador:ctrl|state[2]                ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.941 ns  ; Banco_reg:BancoDeRegistradores|Reg13[1]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.939 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]   ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.937 ns  ; Banco_reg:BancoDeRegistradores|Reg13[0]  ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.935 ns  ; Banco_reg:BancoDeRegistradores|Reg3[2]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.929 ns  ; Banco_reg:BancoDeRegistradores|Reg10[1]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.929 ns  ; Banco_reg:BancoDeRegistradores|Reg25[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.928 ns  ; Banco_reg:BancoDeRegistradores|Reg19[4]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.927 ns  ; Instr_Reg:inst_reg|Instr20_16[4]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.921 ns  ; Banco_reg:BancoDeRegistradores|Reg0[3]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.915 ns  ; Banco_reg:BancoDeRegistradores|Reg1[0]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.910 ns  ; Banco_reg:BancoDeRegistradores|Reg6[4]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.908 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]   ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.906 ns  ; Banco_reg:BancoDeRegistradores|Reg18[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.894 ns  ; controlador:ctrl|state[3]                ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.893 ns  ; Banco_reg:BancoDeRegistradores|Reg21[2]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.892 ns  ; controlador:ctrl|state[1]                ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.875 ns  ; Banco_reg:BancoDeRegistradores|Reg8[5]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.875 ns  ; Instr_Reg:inst_reg|Instr20_16[1]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.873 ns  ; Banco_reg:BancoDeRegistradores|Reg3[4]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.872 ns  ; Banco_reg:BancoDeRegistradores|Reg13[5]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.864 ns  ; Banco_reg:BancoDeRegistradores|Reg20[11] ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.863 ns  ; Instr_Reg:inst_reg|Instr25_21[1]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.863 ns  ; Banco_reg:BancoDeRegistradores|Reg1[1]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.860 ns  ; Banco_reg:BancoDeRegistradores|Reg17[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.858 ns  ; Banco_reg:BancoDeRegistradores|Reg9[1]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.837 ns  ; Instr_Reg:inst_reg|Instr25_21[4]         ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.837 ns  ; Banco_reg:BancoDeRegistradores|Reg8[3]   ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.834 ns  ; Banco_reg:BancoDeRegistradores|Reg10[3]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.833 ns  ; Banco_reg:BancoDeRegistradores|Reg10[5]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.816 ns  ; Banco_reg:BancoDeRegistradores|Reg21[3]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.814 ns  ; Banco_reg:BancoDeRegistradores|Reg17[3]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.806 ns  ; Banco_reg:BancoDeRegistradores|Reg0[0]   ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.796 ns  ; Banco_reg:BancoDeRegistradores|Reg2[2]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.794 ns  ; Banco_reg:BancoDeRegistradores|Reg7[2]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.790 ns  ; controlador:ctrl|state[1]                ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.784 ns  ; Banco_reg:BancoDeRegistradores|Reg28[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.782 ns  ; Banco_reg:BancoDeRegistradores|Reg5[3]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.778 ns  ; Banco_reg:BancoDeRegistradores|Reg22[1]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.773 ns  ; Instr_Reg:inst_reg|Instr20_16[1]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.770 ns  ; Banco_reg:BancoDeRegistradores|Reg18[4]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.763 ns  ; Banco_reg:BancoDeRegistradores|Reg8[1]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.761 ns  ; Instr_Reg:inst_reg|Instr25_21[1]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.743 ns  ; Banco_reg:BancoDeRegistradores|Reg14[6]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.735 ns  ; Instr_Reg:inst_reg|Instr25_21[4]         ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.724 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.718 ns  ; Banco_reg:BancoDeRegistradores|Reg2[1]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.717 ns  ; Banco_reg:BancoDeRegistradores|Reg10[5]  ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.707 ns  ; Banco_reg:BancoDeRegistradores|Reg11[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.702 ns  ; Banco_reg:BancoDeRegistradores|Reg13[1]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.702 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.700 ns  ; Banco_reg:BancoDeRegistradores|Reg20[1]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.699 ns  ; Banco_reg:BancoDeRegistradores|Reg9[0]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.692 ns  ; Banco_reg:BancoDeRegistradores|Reg18[1]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.692 ns  ; Banco_reg:BancoDeRegistradores|Reg21[6]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.690 ns  ; Banco_reg:BancoDeRegistradores|Reg25[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.685 ns  ; Banco_reg:BancoDeRegistradores|Reg19[5]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.682 ns  ; Banco_reg:BancoDeRegistradores|Reg0[3]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.675 ns  ; Banco_reg:BancoDeRegistradores|Reg9[4]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.667 ns  ; Banco_reg:BancoDeRegistradores|Reg18[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.663 ns  ; Banco_reg:BancoDeRegistradores|Reg2[4]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.656 ns  ; Banco_reg:BancoDeRegistradores|Reg16[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.653 ns  ; Banco_reg:BancoDeRegistradores|Reg0[2]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.634 ns  ; Banco_reg:BancoDeRegistradores|Reg3[4]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.633 ns  ; Banco_reg:BancoDeRegistradores|Reg13[5]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.629 ns  ; controlador:ctrl|state[0]                ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.629 ns  ; Banco_reg:BancoDeRegistradores|Reg4[2]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.625 ns  ; Banco_reg:BancoDeRegistradores|Reg2[5]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.624 ns  ; Banco_reg:BancoDeRegistradores|Reg1[1]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.621 ns  ; Banco_reg:BancoDeRegistradores|Reg17[2]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.619 ns  ; Banco_reg:BancoDeRegistradores|Reg9[1]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.618 ns  ; Banco_reg:BancoDeRegistradores|Reg12[4]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.615 ns  ; Banco_reg:BancoDeRegistradores|Reg10[5]  ; DadoASerEscrito[29] ; clock      ;
; N/A                                     ; None                                                ; 36.608 ns  ; Banco_reg:BancoDeRegistradores|Reg29[0]  ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.608 ns  ; Banco_reg:BancoDeRegistradores|Reg5[11]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.604 ns  ; Banco_reg:BancoDeRegistradores|Reg1[7]   ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.602 ns  ; Banco_reg:BancoDeRegistradores|Reg2[1]   ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.593 ns  ; Banco_reg:BancoDeRegistradores|Reg2[3]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.590 ns  ; Banco_reg:BancoDeRegistradores|Reg21[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.588 ns  ; Banco_reg:BancoDeRegistradores|Reg0[5]   ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.587 ns  ; Banco_reg:BancoDeRegistradores|Reg18[3]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.586 ns  ; Banco_reg:BancoDeRegistradores|Reg0[1]   ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.582 ns  ; Banco_reg:BancoDeRegistradores|Reg24[3]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.577 ns  ; Banco_reg:BancoDeRegistradores|Reg21[3]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.557 ns  ; Banco_reg:BancoDeRegistradores|Reg2[2]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.547 ns  ; Banco_reg:BancoDeRegistradores|Reg29[2]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.545 ns  ; Banco_reg:BancoDeRegistradores|Reg28[0]  ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.543 ns  ; Banco_reg:BancoDeRegistradores|Reg5[3]   ; DadoASerEscrito[31] ; clock      ;
; N/A                                     ; None                                                ; 36.540 ns  ; Banco_reg:BancoDeRegistradores|Reg16[0]  ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.537 ns  ; Banco_reg:BancoDeRegistradores|Reg0[2]   ; DadoASerEscrito[30] ; clock      ;
; N/A                                     ; None                                                ; 36.527 ns  ; Banco_reg:BancoDeRegistradores|Reg16[2]  ; Alu[27]             ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                          ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------+---------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.499 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.499 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -1.526 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -2.113 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -2.341 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 14 15:54:13 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 33.94 MHz between source register "Banco_reg:BancoDeRegistradores|Reg12[0]" and destination register "Banco_reg:BancoDeRegistradores|Reg2[31]" (period= 29.46 ns)
    Info: + Longest register to register delay is 29.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg12[0]'
        Info: 2: + IC(1.238 ns) + CELL(0.178 ns) = 1.416 ns; Loc. = LCCOMB_X48_Y29_N6; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~12'
        Info: 3: + IC(1.244 ns) + CELL(0.178 ns) = 2.838 ns; Loc. = LCCOMB_X52_Y25_N2; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~13'
        Info: 4: + IC(0.891 ns) + CELL(0.178 ns) = 3.907 ns; Loc. = LCCOMB_X51_Y27_N26; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~16'
        Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 4.379 ns; Loc. = LCCOMB_X51_Y27_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~19'
        Info: 6: + IC(1.103 ns) + CELL(0.178 ns) = 5.660 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 4; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~20'
        Info: 7: + IC(1.183 ns) + CELL(0.178 ns) = 7.021 ns; Loc. = LCCOMB_X54_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 8: + IC(0.489 ns) + CELL(0.178 ns) = 7.688 ns; Loc. = LCCOMB_X53_Y28_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~0'
        Info: 9: + IC(0.307 ns) + CELL(0.178 ns) = 8.173 ns; Loc. = LCCOMB_X53_Y28_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~2'
        Info: 10: + IC(0.299 ns) + CELL(0.178 ns) = 8.650 ns; Loc. = LCCOMB_X53_Y28_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 11: + IC(0.301 ns) + CELL(0.178 ns) = 9.129 ns; Loc. = LCCOMB_X53_Y28_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 12: + IC(0.303 ns) + CELL(0.319 ns) = 9.751 ns; Loc. = LCCOMB_X53_Y28_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 13: + IC(0.312 ns) + CELL(0.178 ns) = 10.241 ns; Loc. = LCCOMB_X53_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~6'
        Info: 14: + IC(0.313 ns) + CELL(0.322 ns) = 10.876 ns; Loc. = LCCOMB_X53_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~8'
        Info: 15: + IC(0.305 ns) + CELL(0.178 ns) = 11.359 ns; Loc. = LCCOMB_X53_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~10'
        Info: 16: + IC(0.306 ns) + CELL(0.322 ns) = 11.987 ns; Loc. = LCCOMB_X53_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~11'
        Info: 17: + IC(0.311 ns) + CELL(0.178 ns) = 12.476 ns; Loc. = LCCOMB_X53_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~12'
        Info: 18: + IC(0.310 ns) + CELL(0.322 ns) = 13.108 ns; Loc. = LCCOMB_X53_Y28_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 19: + IC(0.891 ns) + CELL(0.178 ns) = 14.177 ns; Loc. = LCCOMB_X54_Y26_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~15'
        Info: 20: + IC(0.309 ns) + CELL(0.322 ns) = 14.808 ns; Loc. = LCCOMB_X54_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 21: + IC(0.315 ns) + CELL(0.178 ns) = 15.301 ns; Loc. = LCCOMB_X54_Y26_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~18'
        Info: 22: + IC(0.312 ns) + CELL(0.322 ns) = 15.935 ns; Loc. = LCCOMB_X54_Y26_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~20'
        Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 16.408 ns; Loc. = LCCOMB_X54_Y26_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~22'
        Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 16.887 ns; Loc. = LCCOMB_X54_Y26_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~23'
        Info: 25: + IC(0.314 ns) + CELL(0.178 ns) = 17.379 ns; Loc. = LCCOMB_X54_Y26_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~25'
        Info: 26: + IC(0.308 ns) + CELL(0.322 ns) = 18.009 ns; Loc. = LCCOMB_X54_Y26_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~26'
        Info: 27: + IC(0.312 ns) + CELL(0.178 ns) = 18.499 ns; Loc. = LCCOMB_X54_Y26_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~28'
        Info: 28: + IC(0.313 ns) + CELL(0.322 ns) = 19.134 ns; Loc. = LCCOMB_X54_Y26_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~29'
        Info: 29: + IC(0.319 ns) + CELL(0.322 ns) = 19.775 ns; Loc. = LCCOMB_X54_Y26_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~31'
        Info: 30: + IC(0.312 ns) + CELL(0.322 ns) = 20.409 ns; Loc. = LCCOMB_X54_Y26_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~32'
        Info: 31: + IC(1.399 ns) + CELL(0.178 ns) = 21.986 ns; Loc. = LCCOMB_X45_Y26_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~34'
        Info: 32: + IC(0.306 ns) + CELL(0.521 ns) = 22.813 ns; Loc. = LCCOMB_X45_Y26_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~35'
        Info: 33: + IC(0.306 ns) + CELL(0.178 ns) = 23.297 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~36'
        Info: 34: + IC(0.302 ns) + CELL(0.322 ns) = 23.921 ns; Loc. = LCCOMB_X45_Y26_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~38'
        Info: 35: + IC(0.312 ns) + CELL(0.178 ns) = 24.411 ns; Loc. = LCCOMB_X45_Y26_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~40'
        Info: 36: + IC(0.304 ns) + CELL(0.178 ns) = 24.893 ns; Loc. = LCCOMB_X45_Y26_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~41'
        Info: 37: + IC(0.306 ns) + CELL(0.178 ns) = 25.377 ns; Loc. = LCCOMB_X45_Y26_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[30]~42'
        Info: 38: + IC(0.303 ns) + CELL(0.178 ns) = 25.858 ns; Loc. = LCCOMB_X45_Y26_N14; Fanout = 3; COMB Node = 'Ula32:ULA|Mux0~0'
        Info: 39: + IC(1.460 ns) + CELL(0.178 ns) = 27.496 ns; Loc. = LCCOMB_X50_Y28_N26; Fanout = 33; COMB Node = 'mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[31]~31'
        Info: 40: + IC(1.345 ns) + CELL(0.413 ns) = 29.254 ns; Loc. = LCFF_X48_Y25_N17; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg2[31]'
        Info: Total cell delay = 9.101 ns ( 31.11 % )
        Info: Total interconnect delay = 20.153 ns ( 68.89 % )
    Info: - Smallest clock skew is 0.033 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.109 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.357 ns) + CELL(0.602 ns) = 3.109 ns; Loc. = LCFF_X48_Y25_N17; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg2[31]'
            Info: Total cell delay = 1.628 ns ( 52.36 % )
            Info: Total interconnect delay = 1.481 ns ( 47.64 % )
        Info: - Longest clock path from clock "clock" to source register is 3.076 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg12[0]'
            Info: Total cell delay = 1.628 ns ( 52.93 % )
            Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is 2.716 ns
    Info: + Longest pin to register delay is 5.845 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.318 ns) + CELL(0.455 ns) = 3.799 ns; Loc. = LCCOMB_X56_Y29_N28; Fanout = 2; COMB Node = 'controlador:ctrl|state~0'
        Info: 3: + IC(0.312 ns) + CELL(0.521 ns) = 4.632 ns; Loc. = LCCOMB_X56_Y29_N8; Fanout = 1; COMB Node = 'controlador:ctrl|state~8'
        Info: 4: + IC(0.800 ns) + CELL(0.413 ns) = 5.845 ns; Loc. = LCFF_X57_Y29_N3; Fanout = 57; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 2.415 ns ( 41.32 % )
        Info: Total interconnect delay = 3.430 ns ( 58.68 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.091 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.339 ns) + CELL(0.602 ns) = 3.091 ns; Loc. = LCFF_X57_Y29_N3; Fanout = 57; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 52.67 % )
        Info: Total interconnect delay = 1.463 ns ( 47.33 % )
Info: tco from clock "clock" to destination pin "Alu[27]" through register "Banco_reg:BancoDeRegistradores|Reg12[0]" is 38.131 ns
    Info: + Longest clock path from clock "clock" to source register is 3.076 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.324 ns) + CELL(0.602 ns) = 3.076 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg12[0]'
        Info: Total cell delay = 1.628 ns ( 52.93 % )
        Info: Total interconnect delay = 1.448 ns ( 47.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 34.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y27_N1; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg12[0]'
        Info: 2: + IC(1.238 ns) + CELL(0.178 ns) = 1.416 ns; Loc. = LCCOMB_X48_Y29_N6; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~12'
        Info: 3: + IC(1.244 ns) + CELL(0.178 ns) = 2.838 ns; Loc. = LCCOMB_X52_Y25_N2; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~13'
        Info: 4: + IC(0.891 ns) + CELL(0.178 ns) = 3.907 ns; Loc. = LCCOMB_X51_Y27_N26; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~16'
        Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 4.379 ns; Loc. = LCCOMB_X51_Y27_N20; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~19'
        Info: 6: + IC(1.103 ns) + CELL(0.178 ns) = 5.660 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 4; COMB Node = 'Banco_reg:BancoDeRegistradores|Mux63~20'
        Info: 7: + IC(1.183 ns) + CELL(0.178 ns) = 7.021 ns; Loc. = LCCOMB_X54_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 8: + IC(0.489 ns) + CELL(0.178 ns) = 7.688 ns; Loc. = LCCOMB_X53_Y28_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~0'
        Info: 9: + IC(0.307 ns) + CELL(0.178 ns) = 8.173 ns; Loc. = LCCOMB_X53_Y28_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~2'
        Info: 10: + IC(0.299 ns) + CELL(0.178 ns) = 8.650 ns; Loc. = LCCOMB_X53_Y28_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 11: + IC(0.301 ns) + CELL(0.178 ns) = 9.129 ns; Loc. = LCCOMB_X53_Y28_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 12: + IC(0.303 ns) + CELL(0.319 ns) = 9.751 ns; Loc. = LCCOMB_X53_Y28_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 13: + IC(0.312 ns) + CELL(0.178 ns) = 10.241 ns; Loc. = LCCOMB_X53_Y28_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~6'
        Info: 14: + IC(0.313 ns) + CELL(0.322 ns) = 10.876 ns; Loc. = LCCOMB_X53_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~8'
        Info: 15: + IC(0.305 ns) + CELL(0.178 ns) = 11.359 ns; Loc. = LCCOMB_X53_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~10'
        Info: 16: + IC(0.306 ns) + CELL(0.322 ns) = 11.987 ns; Loc. = LCCOMB_X53_Y28_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~11'
        Info: 17: + IC(0.311 ns) + CELL(0.178 ns) = 12.476 ns; Loc. = LCCOMB_X53_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~12'
        Info: 18: + IC(0.310 ns) + CELL(0.322 ns) = 13.108 ns; Loc. = LCCOMB_X53_Y28_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 19: + IC(0.891 ns) + CELL(0.178 ns) = 14.177 ns; Loc. = LCCOMB_X54_Y26_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~15'
        Info: 20: + IC(0.309 ns) + CELL(0.322 ns) = 14.808 ns; Loc. = LCCOMB_X54_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 21: + IC(0.315 ns) + CELL(0.178 ns) = 15.301 ns; Loc. = LCCOMB_X54_Y26_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~18'
        Info: 22: + IC(0.312 ns) + CELL(0.322 ns) = 15.935 ns; Loc. = LCCOMB_X54_Y26_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~20'
        Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 16.408 ns; Loc. = LCCOMB_X54_Y26_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~22'
        Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 16.887 ns; Loc. = LCCOMB_X54_Y26_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~23'
        Info: 25: + IC(0.314 ns) + CELL(0.178 ns) = 17.379 ns; Loc. = LCCOMB_X54_Y26_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~25'
        Info: 26: + IC(0.308 ns) + CELL(0.322 ns) = 18.009 ns; Loc. = LCCOMB_X54_Y26_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~26'
        Info: 27: + IC(0.312 ns) + CELL(0.178 ns) = 18.499 ns; Loc. = LCCOMB_X54_Y26_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~28'
        Info: 28: + IC(0.313 ns) + CELL(0.322 ns) = 19.134 ns; Loc. = LCCOMB_X54_Y26_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~29'
        Info: 29: + IC(0.319 ns) + CELL(0.322 ns) = 19.775 ns; Loc. = LCCOMB_X54_Y26_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~31'
        Info: 30: + IC(0.312 ns) + CELL(0.322 ns) = 20.409 ns; Loc. = LCCOMB_X54_Y26_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~32'
        Info: 31: + IC(1.399 ns) + CELL(0.178 ns) = 21.986 ns; Loc. = LCCOMB_X45_Y26_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~34'
        Info: 32: + IC(0.306 ns) + CELL(0.521 ns) = 22.813 ns; Loc. = LCCOMB_X45_Y26_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~35'
        Info: 33: + IC(0.306 ns) + CELL(0.178 ns) = 23.297 ns; Loc. = LCCOMB_X45_Y26_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~36'
        Info: 34: + IC(0.300 ns) + CELL(0.322 ns) = 23.919 ns; Loc. = LCCOMB_X45_Y26_N4; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[27]'
        Info: 35: + IC(1.158 ns) + CELL(0.322 ns) = 25.399 ns; Loc. = LCCOMB_X43_Y28_N0; Fanout = 3; COMB Node = 'Ula32:ULA|Mux4~0'
        Info: 36: + IC(6.509 ns) + CELL(2.870 ns) = 34.778 ns; Loc. = PIN_AE2; Fanout = 0; PIN Node = 'Alu[27]'
        Info: Total cell delay = 10.990 ns ( 31.60 % )
        Info: Total interconnect delay = 23.788 ns ( 68.40 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -0.499 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.090 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.338 ns) + CELL(0.602 ns) = 3.090 ns; Loc. = LCFF_X56_Y29_N25; Fanout = 18; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.69 % )
        Info: Total interconnect delay = 1.462 ns ( 47.31 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.875 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.269 ns) + CELL(0.580 ns) = 3.875 ns; Loc. = LCFF_X56_Y29_N25; Fanout = 18; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 41.45 % )
        Info: Total interconnect delay = 2.269 ns ( 58.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Sat Apr 14 15:54:15 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


