<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>A guide to the development environment &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>A guide to the development environment</h1><h2 id=system-requirement:598fdf806d4d884f20627f7252cef705>System requirement</h2><p>We recommend you work with a 64-bit Ubuntu (14.04 LTS) system with GNU GCC &gt;= 4.8 installed. If necessary, create such a setup using <a href=https://www.vmware.com/products/player/>VMware Workstation Player</a> or <a href=https://www.virtualbox.org/>VirtualBox</a>.</p><p>The default simulator for RTL/Behavioural SystemVerilog simulation is <a href=http://www.veripool.org/wiki/verilator>Verilator</a>.
Please download and install a latest version for the best SystemVerilog support.</p><p>An FPGA demonstration is provided using either a <a href=http://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html>Xilinx Kintex-7 FPGA KC705 evaluation kit</a> or a low-end <a href=http://store.digilentinc.com/nexys-4-ddr-artix-7-fpga-trainer-board-recommended-for-ece-curriculum/>Nexys™4 DDR Artix-7 FPGA Board</a>. The KC705 kit comes with a device and node locked license for <a href=http://www.xilinx.com/products/design-tools/vivado.html>Xilinx Vivado Design Suite</a>. The default version for FPGA demonstration project is Vivado 2015.4(64-bit). As for the users of the Nexys4-DDR boards, please acquire a free license and install the WebPACK edition of Vivado.</p><p>By default, all simulations produce waveforms in the VCD format.<br><a href=http://gtkwave.sourceforge.net/>GTKWave</a> can be used to view VCD files.</p><p>Here shows software versions and environment variables on my machine:</p><pre><code> # it is better to use bash
 $ echo $0
 bash

 $ uname -s -v -r -i -o
 Linux 3.13.0-66-generic #108-Ubuntu SMP Wed Oct 7 15:20:27 UTC 2015 x86_64 GNU/Linux

 # make sure the RISCV variable is exposed
 $ echo $RISCV
 /home/USER_NAME/proj/lowrisc-chip/riscv

 $ gcc --version
 gcc (Ubuntu 4.8.4-2ubuntu1~14.04) 4.8.4
 Copyright (C) 2013 Free Software Foundation, Inc.
 This is free software; see the source for copying conditions.  There is NO
 warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

 $ which verilator
 /local/tool/verilator/bin/verilator

 $ gtkwave --version
 GTKWave Analyzer v3.3.58 (w)1999-2014 BSI

 This is free software; see the source for copying conditions.  There is NO
 warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.

 $ which vivado
 /local/tool/Xilinx/Vivado/2015.4/bin/vivado

 # make sure the XILINX_VIVADO variable is exposed
 $ echo $XILINX_VIVADO
 /local/tool/Xilinx/Vivado/2015.4
</code></pre><p>Ensure you have all the necessary packages installed before attempting
to build the RISC-V tools:</p><pre><code>sudo apt-get install autoconf automake autotools-dev curl \
  libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison \
  flex texinfo gperf libncurses5-dev libusb-1.0-0 libboost-dev \
  git
</code></pre><h2 id=download-the-code-release:598fdf806d4d884f20627f7252cef705>Download the code release</h2><p>The <a href=https://github.com/lowrisc/lowrisc-chip>lowRISC chip git repository</a> is
hosted on GitHub . Instead of cloning individual sub-modules, we recommend
cloning the entire repository to ensure all the sub-modules you
acquire are compatible. Different versions of the sub-modules are not
guaranteed to work.</p><p>To clone the whole lowRISC chip git repository:</p><pre><code># clone the repository to your home directory:
cd ~/lowRISC/DIR
# get the branch untether-v0.2
git clone -b untether-v0.2 --recursive https://github.com/lowrisc/lowrisc-chip.git
cd lowrisc-chip
</code></pre><p>There are 3 main branches:</p><ul><li><em>master</em> : The major release branch, default, most stable. After major releases, only bugfixes related to the latest release are merged.</li><li><em>dev</em> : The minor release branch, less stable. After major releases, new features are added to this branch waiting for the next major release.</li><li><em>update</em> : The active development branch, non-stable. The branch for
developing new features, testing bugfixes, and experimenting with new ideas.</li></ul><p>To setup the necessary RISC-V variables use the setup script
found at <code>lowrisc-chip/set_riscv_env.sh</code>:</p><pre><code># source this file
echo &quot;Setting up lowRISC/RISC-V environment...&quot;
echo &quot;Make sure you source this script at the top of lowrisc-chip.&quot;
# Variables for lowRISC/RISC-V
if [ &quot;$TOP&quot; == &quot;&quot; ]; then
    echo &quot;\$TOP is not available.&quot;
    echo &quot;Set \$TOP to the top of lowrisc-chip which is the current directory.&quot;
    export TOP=$PWD
fi
export RISCV=$TOP/riscv
export PATH=$PATH:$RISCV/bin
# choose the FPGA board (KC705 in default)
export FPGA_BOARD=kc705
</code></pre><p><a name=gitstruct></a></p><h2 id=structure-of-the-git-repository:598fdf806d4d884f20627f7252cef705>Structure of the git repository</h2><ul><li><code>chisel</code>: The <a href=https://chisel.eecs.berkeley.edu/>Chisel</a> compiler used for
compiling the rocket system.</li><li><code>fpga</code>: FPGA demo implementations<ul><li><code>board</code>: Demo projects for individual development boards. <a href=https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/>[FPGA
Demo]</a><ul><li><code>kc705</code>: Files for the Xilinx KC705 development board.</li><li><code>nexys4</code>: Files for the Nexys™4 DDR Artix-7 FPGA Board.</li></ul></li></ul></li><li><code>hardfloat</code>: The IEEE 754-2008 compliant floating-point unit.</li><li><code>junctions</code>: Peripheral components and I/O devices associated with the RocketChip.</li><li><code>project</code>: Global configuration for Chisel compilation.</li><li><code>riscv-tools</code>: The cross-compilation and simulation tool chain. <a href=https://www.lowrisc.org/docs/untether-v0.2/riscv_compile/>[Compile and install RISC-V cross-compiler]</a><ul><li><code>riscv-fesvr</code>: The front-end server that serves system calls on the host machine.</li><li><code>riscv-gnu-toolchain</code>: The GNU GCC cross-compiler for RISC-V ISA.</li><li><code>riscv-isa-sim</code>: The RISC-V ISA simulator <a href=https://github.com/riscv/riscv-isa-sim#risc-v-isa-simulator>Spike</a> <a href=/docs/untether-v0.2/spike/>[Behavioural Simulation (Spike)]</a></li><li><code>riscv-opcodes</code>: The enumeration of all RISC-V opcodes executable by the Spike simulator.</li><li><code>riscv-pk</code>: The proxy kernel need for running legacy programs in the Spike simulator.</li><li><code>riscv-tests</code>: Tests for the Rocket core.</li></ul></li><li><code>rocket</code>: The Chisel code for the Rocket core.</li><li><code>socip</code>: The SystemVerilog/Verilog building blocks used in lowRISC chip.<ul><li><code>nasti</code>: A SystemVerilog implementaion of NASTI/NASTI-Lite on-chip interconnection.</li></ul></li><li><code>src</code>: The top level code of lowRISC chip.<ul><li><code>main</code>: The Chisel/Verilog code for hardware implementation.</li><li><code>test</code>: The Verilog/C++(DPI) test bench files</li></ul></li><li><code>uncore</code>: The Chisel code of the memory subsystem.</li><li><code>vsim</code>: RTL/Behavioural SystemVerilog simulation environment. <a href=https://www.lowrisc.org/docs/untether-v0.2/vsim/>[RTL simulation]</a></li></ul><h2 id=compiling-and-installation-of-individual-tools-packages:598fdf806d4d884f20627f7252cef705>Compiling and installation of individual tools/packages</h2><ul><li><a href=https://www.lowrisc.org/docs/untether-v0.2/xilinx/>Install Xilinx Vivado</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/verilator/>Install Verilator</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/riscv_compile/>Compile and install RISC-V cross-compiler</a></li><li><a href=https://www.lowrisc.org/docs/untether-v0.2/linux_compile/>Compile the RISC-V Linux and the ramdisk <code>root.bin</code></a></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>