# RUN: llc -march=amdgcn -run-pass post-RA-hazard-rec  %s -o - | FileCheck %s

--- |
  define void @div_fmas() { ret void }
  define void @s_getreg() { ret void }
...
---
# CHECK-LABEL: name: div_fmas

# CHECK-LABEL: bb.0:
# CHECK: S_MOV_B64
# CHECK-NOT: S_NOP
# CHECK: V_DIV_FMAS

# CHECK-LABEL: bb.1:
# CHECK: V_CMP_EQ_I32
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: V_DIV_FMAS_F32

# CHECK-LABEL: bb.2:
# CHECK: V_CMP_EQ_I32
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: V_DIV_FMAS_F32

# CHECK-LABEL: bb.3:
# CHECK: V_DIV_SCALE_F32
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: S_NOP
# CHECK: V_DIV_FMAS_F32
name: div_fmas

body: |
  bb.0:
    successors: %bb.1
    %vcc = S_MOV_B64 0
    %vgpr0 = V_DIV_FMAS_F32 0, %vgpr1, 0, %vgpr2, 0, %vgpr3, 0, 0, implicit %vcc, implicit %exec
    S_BRANCH %bb.1

  bb.1:
    successors: %bb.2
    implicit %vcc = V_CMP_EQ_I32_e32 %vgpr1, %vgpr2, implicit %exec
    %vgpr0 = V_DIV_FMAS_F32 0, %vgpr1, 0, %vgpr2, 0, %vgpr3, 0, 0, implicit %vcc, implicit %exec
    S_BRANCH %bb.2

  bb.2:
    successors: %bb.3
    %vcc = V_CMP_EQ_I32_e64 %vgpr1, %vgpr2, implicit %exec
    %vgpr0 = V_DIV_FMAS_F32 0, %vgpr1, 0, %vgpr2, 0, %vgpr3, 0, 0, implicit %vcc, implicit %exec
    S_BRANCH %bb.3

  bb.3:
    %vgpr4, %vcc = V_DIV_SCALE_F32 0, %vgpr1, 0, %vgpr1, 0, %vgpr3, 0, 0, implicit %exec
    %vgpr0 = V_DIV_FMAS_F32 0, %vgpr1, 0, %vgpr2, 0, %vgpr3, 0, 0, implicit %vcc, implicit %exec
    S_ENDPGM

...

...
---
# CHECK-LABEL: name: s_getreg

# CHECK-LABEL: bb.0:
# CHECK: S_SETREG
# CHECK: S_NOP 0
# CHECK: S_NOP 0
# CHECK: S_GETREG

# CHECK-LABEL: bb.1:
# CHECK: S_SETREG_IMM32
# CHECK: S_NOP 0
# CHECK: S_NOP 0
# CHECK: S_GETREG

# CHECK-LABEL: bb.2:
# CHECK: S_SETREG
# CHECK: S_NOP 0
# CHECK: S_GETREG

# CHECK-LABEL: bb.3:
# CHECK: S_SETREG
# CHECK-NEXT: S_GETREG

name: s_getreg

body: |
  bb.0:
    successors: %bb.1
    S_SETREG_B32 %sgpr0, 1
    %sgpr1 = S_GETREG_B32 1
    S_BRANCH %bb.1

  bb.1:
    successors: %bb.2
    S_SETREG_IMM32_B32 0, 1
    %sgpr1 = S_GETREG_B32 1
    S_BRANCH %bb.2

  bb.2:
    successors: %bb.3
    S_SETREG_B32 %sgpr0, 1
    %sgpr1 = S_MOV_B32 0
    %sgpr2 = S_GETREG_B32 1
    S_BRANCH %bb.3

  bb.3:
    S_SETREG_B32 %sgpr0, 0
    %sgpr1 = S_GETREG_B32 1
    S_ENDPGM
...
