{"Source Block": ["serv/rtl/serv_rf_ram_if.v@77:107@HdlStmProcess", "     always @(posedge i_clk) wdata0_r  <= {i_wdata0, wdata0_r[width-2:1]};\n   else\n     always @(posedge i_clk) wdata0_r  <= i_wdata0;\n   endgenerate\n\n   always @(posedge i_clk) begin\n      wen0_r    <= i_wen0;\n      wen1_r    <= i_wen1;\n      wreq_r    <= i_wreq | rgnt;\n\n      wdata1_r  <= {i_wdata1,wdata1_r[width-1:1]};\n\n      if (wgo)\n\twcnt <= wcnt+5'd1;\n\n      if (wreq_r) begin\n\t wgo <= 1'b1;\n      end\n\n      if (wcnt == 5'b11111)\n\twgo <= 1'b0;\n\n      if (i_rst) begin\n\t wcnt <= 5'd0;\n      end\n   end\n\n   /*\n    ********** Read side ***********\n    */\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[100, "\t wcnt <= 5'd0;\n"]], "Add": [[100, "\t if (reset_strategy != \"NONE\")\n"], [100, "\t   wcnt <= 5'd0;\n"]]}}