<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=1843" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-07-28T05:53:10-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=1843</id>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-28T05:53:10-07:00</updated>
<published>2006-07-28T05:53:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15752#p15752</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15752#p15752"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15752#p15752"><![CDATA[
I got it! thanks a lot!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Fri Jul 28, 2006 5:53 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2006-07-28T04:48:07-07:00</updated>
<published>2006-07-28T04:48:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15751#p15751</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15751#p15751"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15751#p15751"><![CDATA[
<div class="quotetitle">n6 wrote:</div><div class="quotecontent"><br />0x2FFF is this correct? the result will be 000-0xFFF or 2000-0x2FFF<br />You always write to nameAttribute is this right?<br /></div><br /><br />My code was talking about $2007 <em>reads</em>.  From what you showed in your $2007 write code, everything looked like it would work fine.<br /><br />The $3xxx area in PPU space mirrors the $2xxx page.  The palette RAM ($3Fxx) is a sort of "special case" which overlaps part of the last nametable.  The weird behavior here, is that when you read the palette from $2007, the read buffer doesn't get the palette, but it gets the mirrored nametable byte (for the read buffer, it's almost as if the palette doesn't exist, and $3F00-$3FFF is more mirrored nametables).<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />if the address is between 0-0xFFF shouldn't I read from pattern mem?<br /></div><br /><br />All I can really say is look at my example a little closer.  When palette space is read, 'ret' gets the palette, and the read buffer gets the mirrored nametable.  It's very strange, yes.. but it should be simple to impliment.<br /><br />Palette bytes <em>never</em> find their way to the read buffer.  The read buffer will only ever contain pattern, name, or attribute bytes.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Fri Jul 28, 2006 4:48 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-28T02:24:16-07:00</updated>
<published>2006-07-28T02:24:16-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15747#p15747</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15747#p15747"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15747#p15747"><![CDATA[
<div class="codetitle"><b>Code:</b></div><div class="codecontent">vramreadbuffer = AppropriateNameAttributeByte&#91; address &amp; 0x2FFF &#93;; <br /></div><br /><br />0x2FFF is this correct? the result will be 000-0xFFF or 2000-0x2FFF<br />You always write to nameAttribute is this right? if the address is between 0-0xFFF shouldn't I read from pattern mem?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Fri Jul 28, 2006 2:24 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-07-27T18:47:44-07:00</updated>
<published>2006-07-27T18:47:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15738#p15738</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15738#p15738"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15738#p15738"><![CDATA[
Here's the essential code used to time NMI in the branch timing tests: <a href="it's now http://h1.ripway.com/blargg/temp/branch_basics_nmi_timing.txt" class="postlink">branch_basics_nmi_timing.txt</a><br /><br />As you can see, it waits until NMI occurs, delays by about one PPU frame <em>without</em> using any branches (since the timing of those can't be assumed correct at this point), then checks that NMI has occurred within a 25 or so clock window. One possibility is that NMI isn't occurring at all, or your timing for JSR, RTS, or NOP is wrong.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Thu Jul 27, 2006 6:47 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2006-07-27T18:22:32-07:00</updated>
<published>2006-07-27T18:22:32-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15737#p15737</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15737#p15737"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15737#p15737"><![CDATA[
perhaps some example pseudo-code will help:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent"><br />u8  vramreadbuffer;  // global, or somewhere that's a greater scope than ReadVRAM<br /><br />u8 ReadVRAM&#40;&#41;<br />&#123;<br />  u8 ret;  // the value to return<br /><br />  ret = vramreadbuffer;<br /><br />  if&#40;address &lt; 0x2000&#41;<br />    vramreadbuffer = AppropriateCHRByte&#91; address &#93;;<br />  else if&#40;address &lt; 0x3F00&#41;<br />    vramreadbuffer = AppropriateNameAttributeByte&#91; address &#93;;<br />  else<br />  &#123;<br />    vramreadbuffer = AppropriateNameAttributeByte&#91; address &amp; 0x2FFF &#93;;<br />    ret = AppropratePaletteByte&#91; address &#93;;<br />  &#125;<br /><br />  return ret;<br />&#125;<br /><br /></div><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Thu Jul 27, 2006 6:22 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-27T18:10:54-07:00</updated>
<published>2006-07-27T18:10:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15735#p15735</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15735#p15735"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15735#p15735"><![CDATA[
Now I understand how it works! Just one question I didnt get exactly what happend when reading from palram is the readbuffer filled as well with the value? or what happens?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Thu Jul 27, 2006 6:10 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-27T17:19:20-07:00</updated>
<published>2006-07-27T17:19:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15727#p15727</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15727#p15727"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15727#p15727"><![CDATA[
Okey here is my Read/Write VRAM functions (very roughly written actually I aint sure about most of it)<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">void NES_PPU_WriteVRAMData&#40;u8 Data&#41;<br />&#123;<br />   if &#40;!g_NesPPU.VBlank &amp;&amp; &#40;g_NesPPU.Control2 &amp; &#40;NES_PPU_CONTROL2_BACKGROUNDVISIBLE | NES_PPU_CONTROL2_SPRITEVISIBLE&#41;&#41;&#41;<br />      return;<br /><br />   u32 Index;<br /><br />   if &#40;g_NesPPU.VRAMAddress &lt; 0x2000&#41;<br />      g_NesPPUMemoryMap.PatternTable&#91;g_NesPPU.VRAMAddress&#93; = Data;<br />   else if &#40;g_NesPPU.VRAMAddress &lt; 0x3F00&#41;<br />   &#123;<br />      Index = &#40;g_NesPPU.VRAMAddress - 0x2000&#41; &amp; 0x7FF;<br /><br />      if &#40;Index &lt; 0x3C0&#41;<br />         g_NesPPUMemoryMap.NameTable0&#91;Index - 0x000&#93; = Data;<br />      else if &#40;Index &lt; 0x400&#41;<br />         g_NesPPUMemoryMap.AttributeTable0&#91;Index - 0x3C0&#93; = Data;<br />      else if &#40;Index &lt; 0x7C0&#41;<br />         g_NesPPUMemoryMap.NameTable1&#91;Index - 0x400&#93; = Data;<br />      else<br />         g_NesPPUMemoryMap.AttributeTable1&#91;Index - 0x7C0&#93; = Data;<br />   &#125;<br />   else<br />   &#123;<br />      Index = g_NesPPU.VRAMAddress &amp; 0x1F;<br /><br />      if &#40;Index == 0x10&#41;<br />         Index = 0x0;<br />      else if &#40;Index == 0x14&#41;<br />         Index = 0x4;<br />      else if &#40;Index == 0x18&#41;<br />         Index = 0x8;<br />      else if &#40;Index == 0x1C&#41;<br />         Index = 0xC;<br /><br />      g_NesPPUMemoryMap.Palette&#91;Index&#93; = Data;<br />   &#125;<br /><br /><br />   //if &#40;g_NesPPU.Control2 &amp; &#40;NES_PPU_CONTROL2_BACKGROUNDVISIBLE | NES_PPU_CONTROL2_SPRITEVISIBLE&#41;&#41;<br />   &#123;<br />      if &#40;g_NesPPU.Control1 &amp; BIT&#40;2&#41;&#41;<br />         g_NesPPU.VRAMAddress += 32;<br />      else<br />         g_NesPPU.VRAMAddress += 1;<br />      g_NesPPU.VRAMAddress &amp;= 0x3FFF;<br />   &#125;<br />&#125;<br /></div><br /><br />the read is identical except return instead of x = data;<br /><br />thanks for the scanline clarfication now the VBL flag test works!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Thu Jul 27, 2006 5:19 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Disch]]></name></author>
<updated>2006-07-27T18:35:28-07:00</updated>
<published>2006-07-27T16:41:25-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15726#p15726</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15726#p15726"/>
<title type="html"><![CDATA[Re: Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15726#p15726"><![CDATA[
<div class="quotetitle">n6 wrote:</div><div class="quotecontent"><br />during scanline 21 to 242: render screen<br />at scanline -1: reset status register<br />at scanline 242: call NMI, set VBlank flag.<br /></div><br /><br />There are 240 rendered scanlines, not 221 (or however many you have listed there)<br /><br />The entire NTSC frame is 262 scanlines long:<br /><br />- 1 "idle" scanline<br /> *NMI here*<br />- 20 scanlines of VBlank<br /> *clear $2002 here*<br />- 1 pre-render scanline<br />- 240 rendered scanlines<br /><br />very late EDIT--  just realized I had it say "262 <strong>cycles</strong> long" before when I actually meant 262 <strong>scanlines</strong>.  Looks like I was understood anyway though, so no harm done.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />palette_ram: #2 (Palette read shouldn't be buffered like other VRAM)<br /></div><br /><br />The palette is not buffered on reads.  When the game reads from the palette (ppu $3F00-$3F1F or any mirrored region), it gets the desired value IMMEDIATELY.  The whole $2007 read buffer thing doesn't apply.<br /><br />What actually happens is the palette gets returned to the CPU, and the mirrored nametable byte gets put in the read buffer.<br /><br />For example:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">LDA #$20<br />STA $2006<br />LDX #$00<br />STX $2006  ; ppu address = $2000<br /><br />LDA $2007 ; fill read buffer with $2000<br />LDA $2007 ; A gets read buffer &#40;$2000&#41;, read buffer filled with $2001<br /><br />LDA #$3F<br />STA $2006<br />STX $2006  ; ppu address = $3F00 &#40;palette&#41;<br /><br />LDA $2007 ; A gets filled with $3F00 &#40;it is not buffered!&#41;<br />               ; former value in buffer &#40;$2001&#41; is discarded<br />               ; buffer filled with $2F00 &#40;mirrored nametable -- remember $3xxx mirrors $2xxx&#41;<br /><br />LDA #$20<br />STA $2006<br />STX $2006  ; ppu address = $2000<br /><br />LDA $2007 ; A gets filled with buffer &#40;$2F00&#41;, buffer filled with $2000<br /></div><br /><br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />vram_access: #4 (Read buffer shouldn't be affected by VRAM write)<br /></div><br /><br />The Read buffer is unaffected by writes.  No buffering occurs on writes to $2007... only on reads.  If you are having problems with this and don't understand why, then the only way I could help was if I saw your $2007 read and write code.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />vbl_clear_time: #3 (VBL flag cleared too late)<br /></div><br /><br />This goes hand in hand with the first thing I quoted from your post... it just looks like you're constructing your frame improperly.<br /><br /><br />Lastly, don't pay any attention to NEStress's PPU errors.  They error even when the ROM is run on the actual system.<br /><br />Stick to blargg's test ROMs for testing PPU/pAPU behavior.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=33">Disch</a> — Thu Jul 27, 2006 4:41 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-27T15:51:54-07:00</updated>
<published>2006-07-27T15:51:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15725#p15725</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15725#p15725"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15725#p15725"><![CDATA[
NEStress CPU test passes except the SR read/write that I'll fix right off.<br />All PPU tests fails I'll check it out.<br />I don't have separate methods for palette writing/reading, just one VRAM read/write is it something that differs?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Thu Jul 27, 2006 3:51 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-07-27T15:17:54-07:00</updated>
<published>2006-07-27T15:17:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15724#p15724</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15724#p15724"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15724#p15724"><![CDATA[
did you search the main page ?  its there, unless the link is down<br /><br />some games will fail if the timing isnt correct.<br /><br />what are you doing for your palette read and write ?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Thu Jul 27, 2006 3:17 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-27T15:04:27-07:00</updated>
<published>2006-07-27T15:04:27-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15723#p15723</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15723#p15723"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15723#p15723"><![CDATA[
nestest passes<br />where can I get nesstress?<br />it made sense, but it seems like correct timing isnt the first thing that needs to be accomplished<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Thu Jul 27, 2006 3:04 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-07-27T13:20:21-07:00</updated>
<published>2006-07-27T13:20:21-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15718#p15718</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15718#p15718"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15718#p15718"><![CDATA[
i would probably have to look at your code for the palette ram to help.  see if you can debug that more and then ask more questions.<br /><br />does nestest pass ?  and the cpu part of nesstress pass ?  that will tell you if the instructions are correct.<br /><br />for ntsc you know that there 3 ppu clock cycles for 1 cpu clock cycle.  so lets say there is a read instruction that is 4 cpu clock cycles, that is 12 ppu cycles.   lets say the vbl flag gets set by the ppu.  when will that happen and what is the effect?  so if the cpu is reading the ppu register, you need to know what ppu cycle it is reading on.<br /><br />i use a base clock cycle of cpu * 15 and ppu * 5. so there is the 1:3 ratio.  so when there is a read lets say on the 3rd clock cycle of the cpu instruction, i would update the counter to the 3rd cycle then call the ppu function.<br /><br />you have to think about how the cpu and ppu interact.  the read read and write enable.<br /><br />hope this makes sense.<br /><br />matt<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Thu Jul 27, 2006 1:20 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-27T12:56:54-07:00</updated>
<published>2006-07-27T12:56:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15717#p15717</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15717#p15717"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15717#p15717"><![CDATA[
I still don't understand the palette_ram error...<br /><br />I think my CPU emulates all instructions correctly but probably some timing problems.<br /><br /><div class="quotetitle">mattmatteh wrote:</div><div class="quotecontent"><br />how is your cpu and ppu coded in terms of clock cycles? do you wait till the end of the cpu instruction or cound the intermediate cpu cycles ? if you wait till the end of the instruction you will have a hell of a time getting these test to pass.<br /></div><br /><br />how would intermediate instructions be emulated, How do I know where a cycle should be added inside of an instruction? maybe this only is important for branches?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Thu Jul 27, 2006 12:56 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[mattmatteh]]></name></author>
<updated>2006-07-27T12:12:29-07:00</updated>
<published>2006-07-27T12:12:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15713#p15713</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15713#p15713"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15713#p15713"><![CDATA[
is your palette ram buffered ?  should return the palette on the same read and also set the buffer too.<br /><br />skip the power up palette<br /><br />some how you are failing the vram write, dont know how though.<br /><br />do you have a debugger coded?  look at what the cpu is doing and also look at the source for the test.<br /><br />also you might want to try vbl nmi timing.  you will probably have a hard time with some of these test.  you might fix 1 and break the rest.  took me a while to get a good understanding.<br /><br />how is your cpu and ppu coded in terms of clock cycles?  do you wait till the end of the cpu instruction or cound the intermediate cpu cycles ?  if you wait till the end of the instruction you will have a hell of a time getting these test to pass.<br /><br />matt<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=170">mattmatteh</a> — Thu Jul 27, 2006 12:12 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[n6]]></name></author>
<updated>2006-07-27T11:39:49-07:00</updated>
<published>2006-07-27T11:39:49-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15712#p15712</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15712#p15712"/>
<title type="html"><![CDATA[Problem with NMI Timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1843&amp;p=15712#p15712"><![CDATA[
Most small homebrew apps works, though still no commercial game.<br /><br />Results from the PPU tests:<br />palette_ram: #2 (Palette read shouldn't be buffered like other VRAM)<br />power_up_palette: #2 (Palette differs from table)<br />sprite_ram: #1<br />vbl_clear_time: #3 (VBL flag cleared too late)<br />vram_access: #4 (Read buffer shouldn't be affected by VRAM write)<br /><br />I aint sure about any of the problems, what exactly the problem is.<br />As far as Ive understand I don't have to care that much about the power_up_palette result.<br /><br />If someone can tell me whats wrong with the other tests it would be great!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=766">n6</a> — Thu Jul 27, 2006 11:39 am</p><hr />
]]></content>
</entry>
</feed>