V3 26
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd 2015/01/31.21:35:41 P.28xd
EN SPI/FIFO 1423259441 FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/FIFO/Behavioral 1423259442 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd EN SPI/FIFO 1423259441
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd 2015/01/31.21:35:41 P.28xd
EN SPI/mod_m_counter 1423259443 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/mod_m_counter/Behavioral 1423259444 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd \
      EN SPI/mod_m_counter 1423259443
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd 2015/02/01.17:58:35 P.28xd
EN SPI/SCLK_CE_GEN 1423259437 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SCLK_CE_GEN/Behavioral 1423259438 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd \
      EN SPI/SCLK_CE_GEN 1423259437
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd 2015/02/01.17:59:22 P.28xd
EN SPI/SPI_MASTER_MODULE 1423257041 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_MODULE/Behavioral 1423257042 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd \
      EN SPI/SPI_MASTER_MODULE 1423257041 CP SCLK_CE_GEN CP SPI_MASTER_TX CP FIFO \
      CP SPI_MASTER_RX CP mod_m_counter
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd 2015/02/06.15:27:13 P.28xd
EN SPI/SPI_MASTER_MODULE_TX 1423259445 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_MODULE_TX/Behavioral 1423259446 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd \
      EN SPI/SPI_MASTER_MODULE_TX 1423259445 CP SCLK_CE_GEN CP SPI_MASTER_TX \
      CP FIFO CP mod_m_counter
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd 2015/01/31.21:35:41 P.28xd
EN SPI/SPI_MASTER_RX 1423257037 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd \
      PB ieee/std_logic_1164 1341906176
AR SPI/SPI_MASTER_RX/Behavioral 1423257038 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd \
      EN SPI/SPI_MASTER_RX 1423257037
FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd 2015/02/05.17:57:09 P.28xd
EN SPI/SPI_MASTER_TX 1423259439 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR SPI/SPI_MASTER_TX/Behavioral 1423259440 \
      FL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd \
      EN SPI/SPI_MASTER_TX 1423259439
