Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 01:57:27 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             499 |          133 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             144 |           38 |
| Yes          | No                    | No                     |             493 |          162 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
| Clock Signal |                                                                    Enable Signal                                                                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state45                                                                                                              |                  |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state75                                                                                                              |                  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state46                                                                                                              |                  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_9ns_8_68_seq_1_U3/fn1_udiv_64ns_9ns_8_68_seq_1_div_U/fn1_udiv_64ns_9ns_8_68_seq_1_div_u_0/r_stage_reg[64]_0[0]       |                  |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U2/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/fn1_udiv_32ns_64ns_32_36_seq_1_div_u_0/r_stage_reg[32]_0[0] |                  |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state38                                                                                                              |                  |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                                               |                  |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                                               |                  |               18 |             72 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_9ns_8_68_seq_1_U3/fn1_udiv_64ns_9ns_8_68_seq_1_div_U/start0_reg_n_0                                                  |                  |               23 |             73 |         3.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32ns_64ns_32_36_seq_1_U2/fn1_udiv_32ns_64ns_32_36_seq_1_div_U/start0                                                      |                  |               28 |             96 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                               |                  |               33 |             96 |         2.91 |
|  ap_clk      |                                                                                                                                                     | ap_rst           |               38 |            144 |         3.79 |
|  ap_clk      |                                                                                                                                                     |                  |              133 |            502 |         3.77 |
+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


