// Seed: 1690462896
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3, id_4;
  tri0 [-1 : 1] id_5;
  bit id_6;
  assign id_5 = 1;
  always @(*) for (id_6 = id_5; id_1; id_6 = id_2) @((id_1));
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1
    , id_6,
    output uwire id_2,
    output wor id_3,
    input uwire id_4
);
  logic \id_7 ;
  uwire id_8;
  module_0 modCall_1 (
      id_8,
      \id_7
  );
  wire id_9;
  assign id_8 = id_9 - -1;
endmodule
