module Control (
    input [6:0] opcode,
    output reg branch,
    output reg memRead,
    output reg memtoReg,
    output reg [1:0] ALUOp,
    output reg memWrite,
    output reg ALUSrc,
    output reg regWrite
    );

    // TODO: implement your Control here
    // Hint: follow the Architecture to set output signal
    always@(*)
    begin
        branch = 0;
        memRead = 0;
        memtoReg = 0;
        ALUOp = 2'b00;
        memWrite = 0;
        ALUSrc = 0;
        regWrite = 0;
        case(opcode)
            7'b0110011:begin // R-type
                        branch = 0;
                        memRead = 0;
                        memtoReg = 0;
                        ALUOp = 2'b10;
                        memWrite = 0;
                        ALUSrc = 0;
                        regWrite = 1;
                       end
            7'b0000011:begin // lw
                        branch = 0;
                        memRead = 1;
                        memtoReg = 1;
                        ALUOp = 2'b00;
                        memWrite = 0;
                        ALUSrc = 1;
                        regWrite = 1;
                       end
            7'b0100011:begin // sw
                        branch = 0;
                        memRead = 0;
                        memtoReg = 0;
                        ALUOp = 2'b00;
                        memWrite = 1;
                        ALUSrc = 1;
                        regWrite = 0;
                       end
            7'b1100011:begin // B
                        branch = 1;
                        memRead = 0;
                        memtoReg = 0;
                        ALUOp = 2'b01;
                        memWrite = 0;
                        ALUSrc = 0;
                        regWrite = 0;
                       end
            7'b0010011:begin  // I-type
                        branch = 0;
                        memRead = 0;
                        memtoReg = 0;
                        ALUOp = 2'b11;
                        memWrite = 0;
                        ALUSrc = 1;
                        regWrite = 1;
                       end
            7'b1101111: begin // JAL
                        branch = 1;
                        memRead = 0;
                        memtoReg = 0;
                        ALUOp = 2'b00;
                        memWrite = 0;
                        ALUSrc = 1;
                        regWrite = 1;
                       end
           7'b1100111: begin // JALR
                        branch = 1;
                        memRead = 0;
                        memtoReg = 0;
                        ALUOp = 2'b00;
                        memWrite = 0;
                        ALUSrc = 1;
                        regWrite = 1;
                       end
        endcase
    end
endmodule
