---
permalink: /links/
title: "Links"
author_profile: false
sidebar:
  nav: pages
---

## Open Source Hardware Core Sites

- [Libre Cores](https://www.librecores.org)
- [Open Cores](https://opencores.org)
- [Cobham Gaisler](https://www.gaisler.com/index.php/products/ipcores)
- [Open Hardware Repository](https://ohwr.org)

## Commercial Hardware Core Sites

- [AnySilicon](https://anysilicon.com/)
- [Design & Reuse](design-reuse.com)

## Hardware Description Languages

- [Verilog](https://en.wikipedia.org/wiki/Verilog)
- [SystemVerilog](https://en.wikipedia.org/wiki/SystemVerilog)
- [VHDL](https://en.wikipedia.org/wiki/VHDL)
- [MyHDL](http://www.myhdl.org)
- [Chisel](https://chisel.eecs.berkeley.edu)
- [SpinalHDL](https://github.com/SpinalHDL)
- [CλaSH](https://clash-lang.org)
- [Migen](https://github.com/m-labs/migen)
- [FμPy](https://fupy.github.io/)
- [Bluespec](http://wiki.bluespec.com/)
- [DFiant](https://github.com/DFiantHDL/DFiant/blob/master/README.md)

## Open Source Hardware Tools

- [Icarus Verilog](http://iverilog.icarus.com/)
- [GHDL](https://github.com/ghdl/ghdl)
- [Yosys](http://www.clifford.at/yosys/)
- [Qflow](http://opencircuitdesign.com/qflow/index.html)
- [FreeHDL](http://freehdl.seul.org/)
- [Electric VLSI Design System](https://www.staticfreesoft.com)

## Commercial Hardware Tools (Available Free License)

- Altera / Intel Quartus Prime Lite Edition Free
- Xilinx Vivado HL WebPACK Edition Free
- Xilinx ISE Design Suite WebPACK Edition Free
- Microsemi / Microchip Libero SoC Silver Free
- Lattice Diamond Free
- Lattice Diamond Versa Free

## Learning Sites

- https://numato.com/kb/learning-fpga-verilog-beginners-guide-part-3-simulation/
- https://www.nandland.com/vhdl/modules/module-full-adder.html
- https://www.doulos.com/knowhow/sysverilog/tutorial/dpi/
- http://www.asic-world.com/verilog/pli.html
- https://www.hellocodings.com/?m=0
- https://www.reddit.com/r/chipdesign/
- https://www.librecores.org/static/docs
- http://testbench4u.com/

## Standard Cell Libraries

- [Pharosc 8.5](http://www.vlsitechnology.org)
- [FreePDK](https://www.eda.ncsu.edu/wiki/FreePDK)

## Open Source Hardware

### Organizations

- [Open Source Hardware Association](https://www.oshwa.org)
- [The Free and Open Source Silicon Foundation](https://www.fossi-foundation.org)
- [lowRISC](https://www.lowrisc.org)
- [Open Source VHDL Group](http://www.vhdl.net) / VHDL CoreLib
- [CHIPS Alliance](https://chipsalliance.org)
- [FPGA Libre](http://fpgalibre.sourceforge.net)
- [Free Model Foundry](https://freemodelfoundry.com)

### Individual Hardware Core Sites

- [PULP Platform](https://pulp-platform.org) - [Source](https://github.com/pulp-platform)
- [Internet Archive - The Free IP Project]()
- [MIAOW GPU](http://miaowgpu.org)
- [OpenPiton](https://parallel.princeton.edu/openpiton)
- [Propeller 1](https://www.parallax.com/microcontrollers/propeller-1-open-source)
- [Oregano Systems 8051 IP Core](https://www.oreganosystems.at/products/ip-cores/8051-ip-core)

## News and Such

- [FPGA Related](https://www.fpgarelated.com)

## Open Source Manufacturing Process

- [Libre Silicon](https://libresilicon.com)

## Open Source Specifications

### Instruction Sets

- [RISC-V Foundation](https://riscv.org)
- [OpenSPARC](https://www.oracle.com/technetwork/systems/opensparc/index.html)
- [OpenRISC](https://openrisc.io)
- [OpenPOWER](https://openpowerfoundation.org) 

### Bus Interfaces

- [TileLink 1.8.1](https://sifive.cdn.prismic.io/sifive/7bef6f5c-ed3a-4712-866a-1a2e0c6b7b13_tilelink_spec_1.8.1.pdf)
- [Wishbone](https://opencores.org/howto/wishbone)

## Specifications Requiring Licensure / Royalties / Restrictions

- [MIPS](https://www.mips.com)
- [ARM](https://www.arm.com)
- [ARM AMBA Bus Interfaces](https://developer.arm.com/architectures/system-architectures/amba/specifications)
