

================================================================
== Vivado HLS Report for 'mandelbrot'
================================================================
* Date:           Sun Feb 25 22:13:23 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mandelbrot
* Solution:       solution3
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  515|  515|  515|  515|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- myloop  |  512|  512|         2|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     10|       0|    1927|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      0|     200|     108|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      60|
|Register         |        -|      -|     763|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     10|     963|    2095|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |mandelbrot_fpext_bkb_U1  |mandelbrot_fpext_bkb  |        0|      0|  100|  54|
    |mandelbrot_fpext_bkb_U2  |mandelbrot_fpext_bkb  |        0|      0|  100|  54|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  200| 108|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_11_fu_733_p2           |     *    |      3|  0|   21|          32|          32|
    |p_Val2_14_fu_773_p2           |     *    |      4|  0|   22|          32|          33|
    |p_Val2_2_fu_701_p2            |     *    |      3|  0|   21|          32|          32|
    |i_1_fu_687_p2                 |     +    |      0|  0|   16|           9|           1|
    |p_Val2_10_fu_794_p2           |     +    |      0|  0|   39|          32|          32|
    |p_Val2_13_fu_802_p2           |     +    |      0|  0|   39|          32|          32|
    |p_Val2_15_fu_807_p2           |     +    |      0|  0|   67|          60|          60|
    |p_Val2_17_fu_824_p2           |     +    |      0|  0|   39|          32|          32|
    |p_Val2_1_fu_842_p2            |     +    |      0|  0|   32|          32|          32|
    |p_Val2_4_fu_408_p2            |     +    |      0|  0|   39|          32|          32|
    |p_Val2_9_fu_521_p2            |     +    |      0|  0|   39|          32|          32|
    |tmp_13_fu_380_p2              |     +    |      0|  0|   19|           6|          12|
    |tmp_19_fu_289_p2              |     +    |      0|  0|   19|           6|          12|
    |tmp_30_fu_493_p2              |     +    |      0|  0|   19|           6|          12|
    |tmp_s_fu_207_p2               |     +    |      0|  0|   19|           6|          12|
    |F2_1_fu_277_p2                |     -    |      0|  0|   19|          11|          12|
    |F2_fu_195_p2                  |     -    |      0|  0|   19|          11|          12|
    |man_V_1_fu_183_p2             |     -    |      0|  0|   61|           1|          54|
    |man_V_4_fu_265_p2             |     -    |      0|  0|   61|           1|          54|
    |p_Val2_s_fu_836_p2            |     -    |      0|  0|   32|          32|          32|
    |tmp_1_fu_213_p2               |     -    |      0|  0|   19|           5|          12|
    |tmp_20_fu_295_p2              |     -    |      0|  0|   19|           5|          12|
    |sel_tmp12_fu_631_p2           |    and   |      0|  0|    8|           1|           1|
    |sel_tmp15_fu_654_p2           |    and   |      0|  0|    8|           1|           1|
    |sel_tmp2_fu_536_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp4_fu_581_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp7_fu_558_p2            |    and   |      0|  0|    8|           1|           1|
    |sel_tmp9_fu_609_p2            |    and   |      0|  0|    8|           1|           1|
    |tmp_26_fu_463_p2              |   ashr   |      0|  0|  162|          54|          54|
    |tmp_6_fu_350_p2               |   ashr   |      0|  0|  162|          54|          54|
    |exitcond_fu_681_p2            |   icmp   |      0|  0|   13|           9|          10|
    |icmp5_fu_453_p2               |   icmp   |      0|  0|   11|           7|           1|
    |icmp_fu_340_p2                |   icmp   |      0|  0|   11|           7|           1|
    |tmp_12_fu_375_p2              |   icmp   |      0|  0|   13|          12|           6|
    |tmp_17_fu_271_p2              |   icmp   |      0|  0|   29|          63|           1|
    |tmp_18_fu_283_p2              |   icmp   |      0|  0|   13|          12|           5|
    |tmp_21_fu_428_p2              |   icmp   |      0|  0|   13|          12|           5|
    |tmp_22_fu_437_p2              |   icmp   |      0|  0|   13|          12|           6|
    |tmp_29_fu_488_p2              |   icmp   |      0|  0|   13|          12|           6|
    |tmp_3_fu_315_p2               |   icmp   |      0|  0|   13|          12|           5|
    |tmp_5_fu_324_p2               |   icmp   |      0|  0|   13|          12|           6|
    |tmp_7_fu_189_p2               |   icmp   |      0|  0|   29|          63|           1|
    |tmp_9_fu_201_p2               |   icmp   |      0|  0|   13|          12|           5|
    |sel_tmp13_demorgan_fu_570_p2  |    or    |      0|  0|    8|           1|           1|
    |sel_tmp24_demorgan_fu_621_p2  |    or    |      0|  0|    8|           1|           1|
    |sel_tmp31_demorgan_fu_643_p2  |    or    |      0|  0|    8|           1|           1|
    |sel_tmp6_demorgan_fu_548_p2   |    or    |      0|  0|    8|           1|           1|
    |p_Val2_0_i_i_i1_fu_360_p3     |  select  |      0|  0|    2|           1|           2|
    |p_Val2_0_i_i_i3_fu_473_p3     |  select  |      0|  0|    2|           1|           2|
    |p_Val2_18_fu_301_p3           |  select  |      0|  0|   54|           1|          54|
    |p_Val2_20_fu_659_p3           |  select  |      0|  0|   32|           1|          32|
    |p_Val2_21_fu_414_p3           |  select  |      0|  0|   54|           1|          54|
    |p_Val2_3_fu_367_p3            |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_586_p3            |  select  |      0|  0|   32|           1|          32|
    |p_Val2_8_fu_480_p3            |  select  |      0|  0|   32|           1|          32|
    |qb_1_fu_510_p3                |  select  |      0|  0|    2|           1|           1|
    |qb_fu_397_p3                  |  select  |      0|  0|    2|           1|           1|
    |sel_tmp10_fu_614_p3           |  select  |      0|  0|   32|           1|          32|
    |sel_tmp13_fu_636_p3           |  select  |      0|  0|   32|           1|          32|
    |sel_tmp3_fu_541_p3            |  select  |      0|  0|   32|           1|          32|
    |sel_tmp8_fu_563_p3            |  select  |      0|  0|   32|           1|          32|
    |sh_amt_1_fu_419_p3            |  select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_306_p3              |  select  |      0|  0|   12|           1|          12|
    |tmp_10_fu_527_p2              |    shl   |      0|  0|  101|          32|          32|
    |tmp_27_fu_600_p2              |    shl   |      0|  0|  101|          32|          32|
    |sel_tmp11_fu_625_p2           |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp14_fu_648_p2           |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp1_fu_531_p2            |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp5_fu_604_p2            |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp6_fu_552_p2            |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp_fu_575_p2             |    xor   |      0|  0|    8|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |     10|  0| 1927|         896|        1232|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |i_reg_118  |   9|          2|    9|         18|
    |z_im_V     |   9|          2|   32|         64|
    |z_re_V     |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   74|        152|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |F2_1_reg_923           |  12|   0|   12|          0|
    |F2_reg_876             |  12|   0|   12|          0|
    |ap_CS_fsm              |   5|   0|    5|          0|
    |i_1_reg_1014           |   9|   0|    9|          0|
    |i_reg_118              |   9|   0|    9|          0|
    |icmp5_reg_991          |   1|   0|    1|          0|
    |icmp_reg_964           |   1|   0|    1|          0|
    |isneg_1_reg_900        |   1|   0|    1|          0|
    |isneg_reg_853          |   1|   0|    1|          0|
    |man_V_1_reg_865        |  54|   0|   54|          0|
    |man_V_4_reg_912        |  54|   0|   54|          0|
    |p_Result_1_reg_907     |  52|   0|   54|          2|
    |p_Result_s_reg_860     |  52|   0|   54|          2|
    |p_Val2_12_reg_1029     |  32|   0|   32|          0|
    |p_Val2_4_reg_969       |  32|   0|   32|          0|
    |p_Val2_5_reg_1001      |  32|   0|   32|          0|
    |p_Val2_7_reg_1019      |  32|   0|   32|          0|
    |p_Val2_9_reg_996       |  32|   0|   32|          0|
    |sh_amt_1_cast_reg_974  |  32|   0|   32|          0|
    |sh_amt_cast_reg_947    |  32|   0|   32|          0|
    |tmp_17_reg_917         |   1|   0|    1|          0|
    |tmp_18_reg_929         |   1|   0|    1|          0|
    |tmp_19_reg_936         |  12|   0|   12|          0|
    |tmp_1_reg_895          |  12|   0|   12|          0|
    |tmp_20_reg_942         |  12|   0|   12|          0|
    |tmp_21_reg_979         |   1|   0|    1|          0|
    |tmp_23_reg_958         |  32|   0|   32|          0|
    |tmp_32_reg_1006        |  32|   0|   60|         28|
    |tmp_3_reg_952          |   1|   0|    1|          0|
    |tmp_41_reg_985         |  32|   0|   32|          0|
    |tmp_45_reg_1024        |   1|   0|    1|          0|
    |tmp_46_reg_1034        |   1|   0|    1|          0|
    |tmp_47_reg_1039        |  59|   0|   60|          1|
    |tmp_48_reg_1044        |   1|   0|    1|          0|
    |tmp_7_reg_870          |   1|   0|    1|          0|
    |tmp_9_reg_882          |   1|   0|    1|          0|
    |tmp_s_reg_889          |  12|   0|   12|          0|
    |z_im_V                 |  32|   0|   32|          0|
    |z_re_V                 |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 763|   0|  796|         33|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_done      | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|re           |  in |   32|   ap_none  |      re      |    scalar    |
|im           |  in |   32|   ap_none  |      im      |    scalar    |
|outp         | out |   16|   ap_vld   |     outp     |    pointer   |
|outp_ap_vld  | out |    1|   ap_vld   |     outp     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

