<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sibyte › bcm1480_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>bcm1480_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  BCM1255/BCM1280/BCM1455/BCM1480 Board Support Package</span>
<span class="cm">    *</span>
<span class="cm">    *  Register Definitions                     File: bcm1480_regs.h</span>
<span class="cm">    *</span>
<span class="cm">    *  This module contains the addresses of the on-chip peripherals</span>
<span class="cm">    *  on the BCM1280 and BCM1480.</span>
<span class="cm">    *</span>
<span class="cm">    *  BCM1480 specification level:  1X55_1X80-UM100-D4 (11/24/03)</span>
<span class="cm">    *</span>
<span class="cm">    *********************************************************************</span>
<span class="cm">    *</span>
<span class="cm">    *  Copyright 2000,2001,2002,2003</span>
<span class="cm">    *  Broadcom Corporation. All rights reserved.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is free software; you can redistribute it and/or</span>
<span class="cm">    *  modify it under the terms of the GNU General Public License as</span>
<span class="cm">    *  published by the Free Software Foundation; either version 2 of</span>
<span class="cm">    *  the License, or (at your option) any later version.</span>
<span class="cm">    *</span>
<span class="cm">    *  This program is distributed in the hope that it will be useful,</span>
<span class="cm">    *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    *  GNU General Public License for more details.</span>
<span class="cm">    *</span>
<span class="cm">    *  You should have received a copy of the GNU General Public License</span>
<span class="cm">    *  along with this program; if not, write to the Free Software</span>
<span class="cm">    *  Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<span class="cm">    *  MA 02111-1307 USA</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#ifndef _BCM1480_REGS_H</span>
<span class="cp">#define _BCM1480_REGS_H</span>

<span class="cp">#include &quot;sb1250_defs.h&quot;</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Pull in the BCM1250&#39;s registers since a great deal of the 1480&#39;s</span>
<span class="cm">    *  functions are the same as the BCM1250.</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#include &quot;sb1250_regs.h&quot;</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Some general notes:</span>
<span class="cm">    *</span>
<span class="cm">    *  Register addresses are grouped by function and follow the order</span>
<span class="cm">    *  of the User Manual.</span>
<span class="cm">    *</span>
<span class="cm">    *  For the most part, when there is more than one peripheral</span>
<span class="cm">    *  of the same type on the SOC, the constants below will be</span>
<span class="cm">    *  offsets from the base of each peripheral.  For example,</span>
<span class="cm">    *  the MAC registers are described as offsets from the first</span>
<span class="cm">    *  MAC register, and there will be a MAC_REGISTER() macro</span>
<span class="cm">    *  to calculate the base address of a given MAC.</span>
<span class="cm">    *</span>
<span class="cm">    *  The information in this file is based on the BCM1X55/BCM1X80</span>
<span class="cm">    *  User Manual, Document 1X55_1X80-UM100-R, 22/12/03.</span>
<span class="cm">    *</span>
<span class="cm">    *  This file is basically a &quot;what&#39;s new&quot; header file.  Since the</span>
<span class="cm">    *  BCM1250 and the new BCM1480 (and derivatives) share many common</span>
<span class="cm">    *  features, this file contains only what&#39;s new or changed from</span>
<span class="cm">    *  the 1250.  (above, you can see that we include the 1250 symbols</span>
<span class="cm">    *  to get the base functionality).</span>
<span class="cm">    *</span>
<span class="cm">    *  In software, be sure to use the correct symbols, particularly</span>
<span class="cm">    *  for blocks that are different between the two chip families.</span>
<span class="cm">    *  All BCM1480-specific symbols have _BCM1480_ in their names,</span>
<span class="cm">    *  and all BCM1250-specific and &quot;base&quot; functions that are common in</span>
<span class="cm">    *  both chips have no special names (this is for compatibility with</span>
<span class="cm">    *  older include files).  Therefore, if you&#39;re working with the</span>
<span class="cm">    *  SCD, which is very different on each chip, A_SCD_xxx implies</span>
<span class="cm">    *  the BCM1250 version and A_BCM1480_SCD_xxx implies the BCM1480</span>
<span class="cm">    *  version.</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Memory Controller Registers (Section 6)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_MC_BASE_0                 0x0010050000</span>
<span class="cp">#define A_BCM1480_MC_BASE_1                 0x0010051000</span>
<span class="cp">#define A_BCM1480_MC_BASE_2                 0x0010052000</span>
<span class="cp">#define A_BCM1480_MC_BASE_3                 0x0010053000</span>
<span class="cp">#define BCM1480_MC_REGISTER_SPACING         0x1000</span>

<span class="cp">#define A_BCM1480_MC_BASE(ctlid)            (A_BCM1480_MC_BASE_0+(ctlid)*BCM1480_MC_REGISTER_SPACING)</span>
<span class="cp">#define A_BCM1480_MC_REGISTER(ctlid, reg)    (A_BCM1480_MC_BASE(ctlid)+(reg))</span>

<span class="cp">#define R_BCM1480_MC_CONFIG                 0x0000000100</span>
<span class="cp">#define R_BCM1480_MC_CS_START               0x0000000120</span>
<span class="cp">#define R_BCM1480_MC_CS_END                 0x0000000140</span>
<span class="cp">#define S_BCM1480_MC_CS_STARTEND            24</span>

<span class="cp">#define R_BCM1480_MC_CS01_ROW0              0x0000000180</span>
<span class="cp">#define R_BCM1480_MC_CS01_ROW1              0x00000001A0</span>
<span class="cp">#define R_BCM1480_MC_CS23_ROW0              0x0000000200</span>
<span class="cp">#define R_BCM1480_MC_CS23_ROW1              0x0000000220</span>
<span class="cp">#define R_BCM1480_MC_CS01_COL0              0x0000000280</span>
<span class="cp">#define R_BCM1480_MC_CS01_COL1              0x00000002A0</span>
<span class="cp">#define R_BCM1480_MC_CS23_COL0              0x0000000300</span>
<span class="cp">#define R_BCM1480_MC_CS23_COL1              0x0000000320</span>

<span class="cp">#define R_BCM1480_MC_CSX_BASE               0x0000000180</span>
<span class="cp">#define R_BCM1480_MC_CSX_ROW0               0x0000000000   </span><span class="cm">/* relative to CSX_BASE */</span><span class="cp"></span>
<span class="cp">#define R_BCM1480_MC_CSX_ROW1               0x0000000020   </span><span class="cm">/* relative to CSX_BASE */</span><span class="cp"></span>
<span class="cp">#define R_BCM1480_MC_CSX_COL0               0x0000000100   </span><span class="cm">/* relative to CSX_BASE */</span><span class="cp"></span>
<span class="cp">#define R_BCM1480_MC_CSX_COL1               0x0000000120   </span><span class="cm">/* relative to CSX_BASE */</span><span class="cp"></span>
<span class="cp">#define BCM1480_MC_CSX_SPACING              0x0000000080   </span><span class="cm">/* CS23 relative to CS01 */</span><span class="cp"></span>

<span class="cp">#define R_BCM1480_MC_CS01_BA                0x0000000380</span>
<span class="cp">#define R_BCM1480_MC_CS23_BA                0x00000003A0</span>
<span class="cp">#define R_BCM1480_MC_DRAMCMD                0x0000000400</span>
<span class="cp">#define R_BCM1480_MC_DRAMMODE               0x0000000420</span>
<span class="cp">#define R_BCM1480_MC_CLOCK_CFG              0x0000000440</span>
<span class="cp">#define R_BCM1480_MC_MCLK_CFG               R_BCM1480_MC_CLOCK_CFG</span>
<span class="cp">#define R_BCM1480_MC_TEST_DATA              0x0000000480</span>
<span class="cp">#define R_BCM1480_MC_TEST_ECC               0x00000004A0</span>
<span class="cp">#define R_BCM1480_MC_TIMING1                0x00000004C0</span>
<span class="cp">#define R_BCM1480_MC_TIMING2                0x00000004E0</span>
<span class="cp">#define R_BCM1480_MC_DLL_CFG                0x0000000500</span>
<span class="cp">#define R_BCM1480_MC_DRIVE_CFG              0x0000000520</span>

<span class="cp">#if SIBYTE_HDR_FEATURE(1480, PASS2)</span>
<span class="cp">#define R_BCM1480_MC_ODT		    0x0000000460</span>
<span class="cp">#define R_BCM1480_MC_ECC_STATUS		    0x0000000540</span>
<span class="cp">#endif</span>

<span class="cm">/* Global registers (single instance) */</span>
<span class="cp">#define A_BCM1480_MC_GLB_CONFIG             0x0010054100</span>
<span class="cp">#define A_BCM1480_MC_GLB_INTLV              0x0010054120</span>
<span class="cp">#define A_BCM1480_MC_GLB_ECC_STATUS         0x0010054140</span>
<span class="cp">#define A_BCM1480_MC_GLB_ECC_ADDR           0x0010054160</span>
<span class="cp">#define A_BCM1480_MC_GLB_ECC_CORRECT        0x0010054180</span>
<span class="cp">#define A_BCM1480_MC_GLB_PERF_CNT_CONTROL   0x00100541A0</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * L2 Cache Control Registers (Section 5)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_L2_BASE                   0x0010040000</span>

<span class="cp">#define A_BCM1480_L2_READ_TAG               0x0010040018</span>
<span class="cp">#define A_BCM1480_L2_ECC_TAG                0x0010040038</span>
<span class="cp">#define A_BCM1480_L2_MISC0_VALUE            0x0010040058</span>
<span class="cp">#define A_BCM1480_L2_MISC1_VALUE            0x0010040078</span>
<span class="cp">#define A_BCM1480_L2_MISC2_VALUE            0x0010040098</span>
<span class="cp">#define A_BCM1480_L2_MISC_CONFIG            0x0010040040	</span><span class="cm">/* x040 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_CACHE_DISABLE          0x0010040060	</span><span class="cm">/* x060 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_MAKECACHEDISABLE(x)    (A_BCM1480_L2_CACHE_DISABLE | (((x)&amp;0xF) &lt;&lt; 12))</span>
<span class="cp">#define A_BCM1480_L2_WAY_ENABLE_3_0         0x0010040080	</span><span class="cm">/* x080 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_WAY_ENABLE_7_4         0x00100400A0	</span><span class="cm">/* x0A0 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_MAKE_WAY_ENABLE_LO(x)  (A_BCM1480_L2_WAY_ENABLE_3_0 | (((x)&amp;0xF) &lt;&lt; 12))</span>
<span class="cp">#define A_BCM1480_L2_MAKE_WAY_ENABLE_HI(x)  (A_BCM1480_L2_WAY_ENABLE_7_4 | (((x)&amp;0xF) &lt;&lt; 12))</span>
<span class="cp">#define A_BCM1480_L2_MAKE_WAY_DISABLE_LO(x)  (A_BCM1480_L2_WAY_ENABLE_3_0 | (((~x)&amp;0xF) &lt;&lt; 12))</span>
<span class="cp">#define A_BCM1480_L2_MAKE_WAY_DISABLE_HI(x)  (A_BCM1480_L2_WAY_ENABLE_7_4 | (((~x)&amp;0xF) &lt;&lt; 12))</span>
<span class="cp">#define A_BCM1480_L2_WAY_LOCAL_3_0          0x0010040100	</span><span class="cm">/* x100 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_WAY_LOCAL_7_4          0x0010040120	</span><span class="cm">/* x120 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_WAY_REMOTE_3_0         0x0010040140	</span><span class="cm">/* x140 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_WAY_REMOTE_7_4         0x0010040160	</span><span class="cm">/* x160 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_WAY_AGENT_3_0          0x00100400C0	</span><span class="cm">/* xxC0 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_WAY_AGENT_7_4          0x00100400E0	</span><span class="cm">/* xxE0 */</span><span class="cp"></span>
<span class="cp">#define A_BCM1480_L2_WAY_ENABLE(A, banks)   (A | (((~(banks))&amp;0x0F) &lt;&lt; 8))</span>
<span class="cp">#define A_BCM1480_L2_BANK_BASE              0x00D0300000</span>
<span class="cp">#define A_BCM1480_L2_BANK_ADDRESS(b)        (A_BCM1480_L2_BANK_BASE | (((b)&amp;0x7)&lt;&lt;17))</span>
<span class="cp">#define A_BCM1480_L2_MGMT_TAG_BASE          0x00D0000000</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * PCI-X Interface Registers (Section 7)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_PCI_BASE                  0x0010061400</span>

<span class="cp">#define A_BCM1480_PCI_RESET                 0x0010061400</span>
<span class="cp">#define A_BCM1480_PCI_DLL                   0x0010061500</span>

<span class="cp">#define A_BCM1480_PCI_TYPE00_HEADER         0x002E000000</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Ethernet MAC Registers (Section 11) and DMA Registers (Section 10.6)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* No register changes with Rev.C BCM1250, but one additional MAC */</span>

<span class="cp">#define A_BCM1480_MAC_BASE_2        0x0010066000</span>

<span class="cp">#ifndef A_MAC_BASE_2</span>
<span class="cp">#define A_MAC_BASE_2                A_BCM1480_MAC_BASE_2</span>
<span class="cp">#endif</span>

<span class="cp">#define A_BCM1480_MAC_BASE_3        0x0010067000</span>
<span class="cp">#define A_MAC_BASE_3                A_BCM1480_MAC_BASE_3</span>

<span class="cp">#define R_BCM1480_MAC_DMA_OODPKTLOST        0x00000038</span>

<span class="cp">#ifndef R_MAC_DMA_OODPKTLOST</span>
<span class="cp">#define R_MAC_DMA_OODPKTLOST        R_BCM1480_MAC_DMA_OODPKTLOST</span>
<span class="cp">#endif</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * DUART Registers (Section 14)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* No significant differences from BCM1250, two DUARTs */</span>

<span class="cm">/*  Conventions, per user manual:</span>
<span class="cm"> *     DUART    generic, channels A,B,C,D</span>
<span class="cm"> *     DUART0   implementing channels A,B</span>
<span class="cm"> *     DUART1   inplementing channels C,D</span>
<span class="cm"> */</span>

<span class="cp">#define BCM1480_DUART_NUM_PORTS           4</span>

<span class="cp">#define A_BCM1480_DUART0                    0x0010060000</span>
<span class="cp">#define A_BCM1480_DUART1                    0x0010060400</span>
<span class="cp">#define A_BCM1480_DUART(chan)               ((((chan)&amp;2) == 0)? A_BCM1480_DUART0 : A_BCM1480_DUART1)</span>

<span class="cp">#define BCM1480_DUART_CHANREG_SPACING       0x100</span>
<span class="cp">#define A_BCM1480_DUART_CHANREG(chan, reg)				\</span>
<span class="cp">	(A_BCM1480_DUART(chan) +					\</span>
<span class="cp">	 BCM1480_DUART_CHANREG_SPACING * (((chan) &amp; 1) + 1) + (reg))</span>
<span class="cp">#define A_BCM1480_DUART_CTRLREG(chan, reg)				\</span>
<span class="cp">	(A_BCM1480_DUART(chan) +					\</span>
<span class="cp">	 BCM1480_DUART_CHANREG_SPACING * 3 + (reg))</span>

<span class="cp">#define DUART_IMRISR_SPACING	    0x20</span>
<span class="cp">#define DUART_INCHNG_SPACING	    0x10</span>

<span class="cp">#define R_BCM1480_DUART_IMRREG(chan)					\</span>
<span class="cp">	(R_DUART_IMR_A + ((chan) &amp; 1) * DUART_IMRISR_SPACING)</span>
<span class="cp">#define R_BCM1480_DUART_ISRREG(chan)					\</span>
<span class="cp">	(R_DUART_ISR_A + ((chan) &amp; 1) * DUART_IMRISR_SPACING)</span>
<span class="cp">#define R_BCM1480_DUART_INCHREG(chan)					\</span>
<span class="cp">	(R_DUART_IN_CHNG_A + ((chan) &amp; 1) * DUART_INCHNG_SPACING)</span>

<span class="cp">#define A_BCM1480_DUART_IMRREG(chan)					\</span>
<span class="cp">	(A_BCM1480_DUART_CTRLREG((chan), R_BCM1480_DUART_IMRREG(chan)))</span>
<span class="cp">#define A_BCM1480_DUART_ISRREG(chan)					\</span>
<span class="cp">	(A_BCM1480_DUART_CTRLREG((chan), R_BCM1480_DUART_ISRREG(chan)))</span>

<span class="cp">#define A_BCM1480_DUART_IN_PORT(chan)					\</span>
<span class="cp">	(A_BCM1480_DUART_CTRLREG((chan), R_DUART_IN_PORT))</span>

<span class="cm">/*</span>
<span class="cm"> * These constants are the absolute addresses.</span>
<span class="cm"> */</span>

<span class="cp">#define A_BCM1480_DUART_MODE_REG_1_C        0x0010060400</span>
<span class="cp">#define A_BCM1480_DUART_MODE_REG_2_C        0x0010060410</span>
<span class="cp">#define A_BCM1480_DUART_STATUS_C            0x0010060420</span>
<span class="cp">#define A_BCM1480_DUART_CLK_SEL_C           0x0010060430</span>
<span class="cp">#define A_BCM1480_DUART_FULL_CTL_C          0x0010060440</span>
<span class="cp">#define A_BCM1480_DUART_CMD_C               0x0010060450</span>
<span class="cp">#define A_BCM1480_DUART_RX_HOLD_C           0x0010060460</span>
<span class="cp">#define A_BCM1480_DUART_TX_HOLD_C           0x0010060470</span>
<span class="cp">#define A_BCM1480_DUART_OPCR_C              0x0010060480</span>
<span class="cp">#define A_BCM1480_DUART_AUX_CTRL_C          0x0010060490</span>

<span class="cp">#define A_BCM1480_DUART_MODE_REG_1_D        0x0010060500</span>
<span class="cp">#define A_BCM1480_DUART_MODE_REG_2_D        0x0010060510</span>
<span class="cp">#define A_BCM1480_DUART_STATUS_D            0x0010060520</span>
<span class="cp">#define A_BCM1480_DUART_CLK_SEL_D           0x0010060530</span>
<span class="cp">#define A_BCM1480_DUART_FULL_CTL_D          0x0010060540</span>
<span class="cp">#define A_BCM1480_DUART_CMD_D               0x0010060550</span>
<span class="cp">#define A_BCM1480_DUART_RX_HOLD_D           0x0010060560</span>
<span class="cp">#define A_BCM1480_DUART_TX_HOLD_D           0x0010060570</span>
<span class="cp">#define A_BCM1480_DUART_OPCR_D              0x0010060580</span>
<span class="cp">#define A_BCM1480_DUART_AUX_CTRL_D          0x0010060590</span>

<span class="cp">#define A_BCM1480_DUART_INPORT_CHNG_CD      0x0010060600</span>
<span class="cp">#define A_BCM1480_DUART_AUX_CTRL_CD         0x0010060610</span>
<span class="cp">#define A_BCM1480_DUART_ISR_C               0x0010060620</span>
<span class="cp">#define A_BCM1480_DUART_IMR_C               0x0010060630</span>
<span class="cp">#define A_BCM1480_DUART_ISR_D               0x0010060640</span>
<span class="cp">#define A_BCM1480_DUART_IMR_D               0x0010060650</span>
<span class="cp">#define A_BCM1480_DUART_OUT_PORT_CD         0x0010060660</span>
<span class="cp">#define A_BCM1480_DUART_OPCR_CD             0x0010060670</span>
<span class="cp">#define A_BCM1480_DUART_IN_PORT_CD          0x0010060680</span>
<span class="cp">#define A_BCM1480_DUART_ISR_CD              0x0010060690</span>
<span class="cp">#define A_BCM1480_DUART_IMR_CD              0x00100606A0</span>
<span class="cp">#define A_BCM1480_DUART_SET_OPR_CD          0x00100606B0</span>
<span class="cp">#define A_BCM1480_DUART_CLEAR_OPR_CD        0x00100606C0</span>
<span class="cp">#define A_BCM1480_DUART_INPORT_CHNG_C       0x00100606D0</span>
<span class="cp">#define A_BCM1480_DUART_INPORT_CHNG_D       0x00100606E0</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Generic Bus Registers (Section 15) and PCMCIA Registers (Section 16)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_IO_PCMCIA_CFG_B	0x0010061A58</span>
<span class="cp">#define A_BCM1480_IO_PCMCIA_STATUS_B	0x0010061A68</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * GPIO Registers (Section 17)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* One additional GPIO register, placed _before_ the BCM1250&#39;s GPIO block base */</span>

<span class="cp">#define A_BCM1480_GPIO_INT_ADD_TYPE         0x0010061A78</span>
<span class="cp">#define R_BCM1480_GPIO_INT_ADD_TYPE         (-8)</span>

<span class="cp">#define A_GPIO_INT_ADD_TYPE	A_BCM1480_GPIO_INT_ADD_TYPE</span>
<span class="cp">#define R_GPIO_INT_ADD_TYPE	R_BCM1480_GPIO_INT_ADD_TYPE</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * SMBus Registers (Section 18)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* No changes from BCM1250 */</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Timer Registers (Sections 4.6)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* BCM1480 has two additional watchdogs */</span>

<span class="cm">/* Watchdog timers */</span>

<span class="cp">#define A_BCM1480_SCD_WDOG_2                0x0010022050</span>
<span class="cp">#define A_BCM1480_SCD_WDOG_3                0x0010022150</span>

<span class="cp">#define BCM1480_SCD_NUM_WDOGS               4</span>

<span class="cp">#define A_BCM1480_SCD_WDOG_BASE(w)       (A_BCM1480_SCD_WDOG_0+((w)&amp;2)*0x1000 + ((w)&amp;1)*0x100)</span>
<span class="cp">#define A_BCM1480_SCD_WDOG_REGISTER(w, r) (A_BCM1480_SCD_WDOG_BASE(w) + (r))</span>

<span class="cp">#define A_BCM1480_SCD_WDOG_INIT_2       0x0010022050</span>
<span class="cp">#define A_BCM1480_SCD_WDOG_CNT_2        0x0010022058</span>
<span class="cp">#define A_BCM1480_SCD_WDOG_CFG_2        0x0010022060</span>

<span class="cp">#define A_BCM1480_SCD_WDOG_INIT_3       0x0010022150</span>
<span class="cp">#define A_BCM1480_SCD_WDOG_CNT_3        0x0010022158</span>
<span class="cp">#define A_BCM1480_SCD_WDOG_CFG_3        0x0010022160</span>

<span class="cm">/* BCM1480 has two additional compare registers */</span>

<span class="cp">#define A_BCM1480_SCD_ZBBUS_CYCLE_COUNT		A_SCD_ZBBUS_CYCLE_COUNT</span>
<span class="cp">#define A_BCM1480_SCD_ZBBUS_CYCLE_CP_BASE       0x0010020C00</span>
<span class="cp">#define A_BCM1480_SCD_ZBBUS_CYCLE_CP0           A_SCD_ZBBUS_CYCLE_CP0</span>
<span class="cp">#define A_BCM1480_SCD_ZBBUS_CYCLE_CP1           A_SCD_ZBBUS_CYCLE_CP1</span>
<span class="cp">#define A_BCM1480_SCD_ZBBUS_CYCLE_CP2           0x0010020C10</span>
<span class="cp">#define A_BCM1480_SCD_ZBBUS_CYCLE_CP3           0x0010020C18</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Control Registers (Section 4.2)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* Scratch register in different place */</span>

<span class="cp">#define A_BCM1480_SCD_SCRATCH	 	0x100200A0</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Address Trap Registers (Section 4.9)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* No changes from BCM1250 */</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Interrupt Mapper Registers (Sections 4.3-4.5)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_IMR_CPU0_BASE             0x0010020000</span>
<span class="cp">#define A_BCM1480_IMR_CPU1_BASE             0x0010022000</span>
<span class="cp">#define A_BCM1480_IMR_CPU2_BASE             0x0010024000</span>
<span class="cp">#define A_BCM1480_IMR_CPU3_BASE             0x0010026000</span>
<span class="cp">#define BCM1480_IMR_REGISTER_SPACING        0x2000</span>
<span class="cp">#define BCM1480_IMR_REGISTER_SPACING_SHIFT  13</span>

<span class="cp">#define A_BCM1480_IMR_MAPPER(cpu)       (A_BCM1480_IMR_CPU0_BASE+(cpu)*BCM1480_IMR_REGISTER_SPACING)</span>
<span class="cp">#define A_BCM1480_IMR_REGISTER(cpu, reg) (A_BCM1480_IMR_MAPPER(cpu)+(reg))</span>

<span class="cm">/* Most IMR registers are 128 bits, implemented as non-contiguous</span>
<span class="cm">   64-bit registers high (_H) and low (_L) */</span>
<span class="cp">#define BCM1480_IMR_HL_SPACING                  0x1000</span>

<span class="cp">#define R_BCM1480_IMR_INTERRUPT_DIAG_H          0x0010</span>
<span class="cp">#define R_BCM1480_IMR_LDT_INTERRUPT_H           0x0018</span>
<span class="cp">#define R_BCM1480_IMR_LDT_INTERRUPT_CLR_H       0x0020</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_MASK_H          0x0028</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_TRACE_H         0x0038</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_SOURCE_STATUS_H 0x0040</span>
<span class="cp">#define R_BCM1480_IMR_LDT_INTERRUPT_SET         0x0048</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_0_CPU             0x00C0</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_0_SET_CPU         0x00C8</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_0_CLR_CPU         0x00D0</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_1_CPU             0x00E0</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_1_SET_CPU         0x00E8</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_1_CLR_CPU         0x00F0</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_STATUS_BASE_H   0x0100</span>
<span class="cp">#define BCM1480_IMR_INTERRUPT_STATUS_COUNT      8</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_MAP_BASE_H      0x0200</span>
<span class="cp">#define BCM1480_IMR_INTERRUPT_MAP_COUNT         64</span>

<span class="cp">#define R_BCM1480_IMR_INTERRUPT_DIAG_L          0x1010</span>
<span class="cp">#define R_BCM1480_IMR_LDT_INTERRUPT_L           0x1018</span>
<span class="cp">#define R_BCM1480_IMR_LDT_INTERRUPT_CLR_L       0x1020</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_MASK_L          0x1028</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_TRACE_L         0x1038</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_SOURCE_STATUS_L 0x1040</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_STATUS_BASE_L   0x1100</span>
<span class="cp">#define R_BCM1480_IMR_INTERRUPT_MAP_BASE_L      0x1200</span>

<span class="cp">#define A_BCM1480_IMR_ALIAS_MAILBOX_CPU0_BASE   0x0010028000</span>
<span class="cp">#define A_BCM1480_IMR_ALIAS_MAILBOX_CPU1_BASE   0x0010028100</span>
<span class="cp">#define A_BCM1480_IMR_ALIAS_MAILBOX_CPU2_BASE   0x0010028200</span>
<span class="cp">#define A_BCM1480_IMR_ALIAS_MAILBOX_CPU3_BASE   0x0010028300</span>
<span class="cp">#define BCM1480_IMR_ALIAS_MAILBOX_SPACING       0100</span>

<span class="cp">#define A_BCM1480_IMR_ALIAS_MAILBOX(cpu)     (A_BCM1480_IMR_ALIAS_MAILBOX_CPU0_BASE + \</span>
<span class="cp">                                        (cpu)*BCM1480_IMR_ALIAS_MAILBOX_SPACING)</span>
<span class="cp">#define A_BCM1480_IMR_ALIAS_MAILBOX_REGISTER(cpu, reg) (A_BCM1480_IMR_ALIAS_MAILBOX(cpu)+(reg))</span>

<span class="cp">#define R_BCM1480_IMR_ALIAS_MAILBOX_0           0x0000		</span><span class="cm">/* 0x0x0 */</span><span class="cp"></span>
<span class="cp">#define R_BCM1480_IMR_ALIAS_MAILBOX_0_SET       0x0008		</span><span class="cm">/* 0x0x8 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * these macros work together to build the address of a mailbox</span>
<span class="cm"> * register, e.g., A_BCM1480_MAILBOX_REGISTER(0,R_BCM1480_IMR_MAILBOX_SET,2)</span>
<span class="cm"> * for mbox_0_set_cpu2 returns 0x00100240C8</span>
<span class="cm"> */</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_CPU         0x00</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_SET         0x08</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_CLR         0x10</span>
<span class="cp">#define R_BCM1480_IMR_MAILBOX_NUM_SPACING 0x20</span>
<span class="cp">#define A_BCM1480_MAILBOX_REGISTER(num, reg, cpu) \</span>
<span class="cp">    (A_BCM1480_IMR_CPU0_BASE + \</span>
<span class="cp">     (num * R_BCM1480_IMR_MAILBOX_NUM_SPACING) + \</span>
<span class="cp">     (cpu * BCM1480_IMR_REGISTER_SPACING) + \</span>
<span class="cp">     (R_BCM1480_IMR_MAILBOX_0_CPU + reg))</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Performance Counter Registers (Section 4.7)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* BCM1480 has four more performance counter registers, and two control</span>
<span class="cm">   registers. */</span>

<span class="cp">#define A_BCM1480_SCD_PERF_CNT_BASE         0x00100204C0</span>

<span class="cp">#define A_BCM1480_SCD_PERF_CNT_CFG0         0x00100204C0</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_CFG_0        A_BCM1480_SCD_PERF_CNT_CFG0</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_CFG1         0x00100204C8</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_CFG_1        A_BCM1480_SCD_PERF_CNT_CFG1</span>

<span class="cp">#define A_BCM1480_SCD_PERF_CNT_0            A_SCD_PERF_CNT_0</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_1            A_SCD_PERF_CNT_1</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_2            A_SCD_PERF_CNT_2</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_3            A_SCD_PERF_CNT_3</span>

<span class="cp">#define A_BCM1480_SCD_PERF_CNT_4            0x00100204F0</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_5            0x00100204F8</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_6            0x0010020500</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT_7            0x0010020508</span>

<span class="cp">#define BCM1480_SCD_NUM_PERF_CNT 8</span>
<span class="cp">#define BCM1480_SCD_PERF_CNT_SPACING 8</span>
<span class="cp">#define A_BCM1480_SCD_PERF_CNT(n) (A_SCD_PERF_CNT_0+(n*BCM1480_SCD_PERF_CNT_SPACING))</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Bus Watcher Registers (Section 4.8)</span>
<span class="cm">    ********************************************************************* */</span>


<span class="cm">/* Same as 1250 except BUS_ERR_STATUS_DEBUG is in a different place. */</span>

<span class="cp">#define A_BCM1480_BUS_ERR_STATUS_DEBUG      0x00100208D8</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Debug Controller Registers (Section 19)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* Same as 1250 */</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * System Trace Unit Registers (Sections 4.10)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* Same as 1250 */</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Data Mover DMA Registers (Section 10.7)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cm">/* Same as 1250 */</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * HyperTransport Interface Registers (Section 8)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define BCM1480_HT_NUM_PORTS		   3</span>
<span class="cp">#define BCM1480_HT_PORT_SPACING		   0x800</span>
<span class="cp">#define A_BCM1480_HT_PORT_HEADER(x)	   (A_BCM1480_HT_PORT0_HEADER + ((x)*BCM1480_HT_PORT_SPACING))</span>

<span class="cp">#define A_BCM1480_HT_PORT0_HEADER          0x00FE000000</span>
<span class="cp">#define A_BCM1480_HT_PORT1_HEADER          0x00FE000800</span>
<span class="cp">#define A_BCM1480_HT_PORT2_HEADER          0x00FE001000</span>
<span class="cp">#define A_BCM1480_HT_TYPE00_HEADER         0x00FE002000</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Node Controller Registers (Section 9)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_NC_BASE                   0x00DFBD0000</span>

<span class="cp">#define A_BCM1480_NC_RLD_FIELD              0x00DFBD0000</span>
<span class="cp">#define A_BCM1480_NC_RLD_TRIGGER            0x00DFBD0020</span>
<span class="cp">#define A_BCM1480_NC_RLD_BAD_ERROR          0x00DFBD0040</span>
<span class="cp">#define A_BCM1480_NC_RLD_COR_ERROR          0x00DFBD0060</span>
<span class="cp">#define A_BCM1480_NC_RLD_ECC_STATUS         0x00DFBD0080</span>
<span class="cp">#define A_BCM1480_NC_RLD_WAY_ENABLE         0x00DFBD00A0</span>
<span class="cp">#define A_BCM1480_NC_RLD_RANDOM_LFSR        0x00DFBD00C0</span>

<span class="cp">#define A_BCM1480_NC_INTERRUPT_STATUS       0x00DFBD00E0</span>
<span class="cp">#define A_BCM1480_NC_INTERRUPT_ENABLE       0x00DFBD0100</span>
<span class="cp">#define A_BCM1480_NC_TIMEOUT_COUNTER        0x00DFBD0120</span>
<span class="cp">#define A_BCM1480_NC_TIMEOUT_COUNTER_SEL    0x00DFBD0140</span>

<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG0     0x00DFBD0200</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG1     0x00DFBD0220</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG2     0x00DFBD0240</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG3     0x00DFBD0260</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG4     0x00DFBD0280</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG5     0x00DFBD02A0</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG6     0x00DFBD02C0</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG7     0x00DFBD02E0</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG8     0x00DFBD0300</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG9     0x00DFBD0320</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG10    0x00DFBE0000</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG11    0x00DFBE0020</span>
<span class="cp">#define A_BCM1480_NC_CREDIT_STATUS_REG12    0x00DFBE0040</span>

<span class="cp">#define A_BCM1480_NC_SR_TIMEOUT_COUNTER     0x00DFBE0060</span>
<span class="cp">#define A_BCM1480_NC_SR_TIMEOUT_COUNTER_SEL 0x00DFBE0080</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * H&amp;R Block Configuration Registers (Section 12.4)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_HR_BASE_0                 0x00DF820000</span>
<span class="cp">#define A_BCM1480_HR_BASE_1                 0x00DF8A0000</span>
<span class="cp">#define A_BCM1480_HR_BASE_2                 0x00DF920000</span>
<span class="cp">#define BCM1480_HR_REGISTER_SPACING         0x80000</span>

<span class="cp">#define A_BCM1480_HR_BASE(idx)              (A_BCM1480_HR_BASE_0 + ((idx)*BCM1480_HR_REGISTER_SPACING))</span>
<span class="cp">#define A_BCM1480_HR_REGISTER(idx, reg)      (A_BCM1480_HR_BASE(idx) + (reg))</span>

<span class="cp">#define R_BCM1480_HR_CFG                    0x0000000000</span>

<span class="cp">#define R_BCM1480_HR_MAPPING		    0x0000010010</span>

<span class="cp">#define BCM1480_HR_RULE_SPACING             0x0000000010</span>
<span class="cp">#define BCM1480_HR_NUM_RULES                16</span>
<span class="cp">#define BCM1480_HR_OP_OFFSET                0x0000000100</span>
<span class="cp">#define BCM1480_HR_TYPE_OFFSET              0x0000000108</span>
<span class="cp">#define R_BCM1480_HR_RULE_OP(idx)           (BCM1480_HR_OP_OFFSET + ((idx)*BCM1480_HR_RULE_SPACING))</span>
<span class="cp">#define R_BCM1480_HR_RULE_TYPE(idx)         (BCM1480_HR_TYPE_OFFSET + ((idx)*BCM1480_HR_RULE_SPACING))</span>

<span class="cp">#define BCM1480_HR_LEAF_SPACING             0x0000000010</span>
<span class="cp">#define BCM1480_HR_NUM_LEAVES               10</span>
<span class="cp">#define BCM1480_HR_LEAF_OFFSET              0x0000000300</span>
<span class="cp">#define R_BCM1480_HR_HA_LEAF0(idx)          (BCM1480_HR_LEAF_OFFSET + ((idx)*BCM1480_HR_LEAF_SPACING))</span>

<span class="cp">#define R_BCM1480_HR_EX_LEAF0               0x00000003A0</span>

<span class="cp">#define BCM1480_HR_PATH_SPACING             0x0000000010</span>
<span class="cp">#define BCM1480_HR_NUM_PATHS                16</span>
<span class="cp">#define BCM1480_HR_PATH_OFFSET              0x0000000600</span>
<span class="cp">#define R_BCM1480_HR_PATH(idx)              (BCM1480_HR_PATH_OFFSET + ((idx)*BCM1480_HR_PATH_SPACING))</span>

<span class="cp">#define R_BCM1480_HR_PATH_DEFAULT           0x0000000700</span>

<span class="cp">#define BCM1480_HR_ROUTE_SPACING            8</span>
<span class="cp">#define BCM1480_HR_NUM_ROUTES               512</span>
<span class="cp">#define BCM1480_HR_ROUTE_OFFSET             0x0000001000</span>
<span class="cp">#define R_BCM1480_HR_RT_WORD(idx)           (BCM1480_HR_ROUTE_OFFSET + ((idx)*BCM1480_HR_ROUTE_SPACING))</span>


<span class="cm">/* checked to here - ehs */</span>
<span class="cm">/*  *********************************************************************</span>
<span class="cm">    * Packet Manager DMA Registers (Section 12.5)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_PM_BASE                   0x0010056000</span>

<span class="cp">#define A_BCM1480_PMI_LCL_0                 0x0010058000</span>
<span class="cp">#define A_BCM1480_PMO_LCL_0                 0x001005C000</span>
<span class="cp">#define A_BCM1480_PMI_OFFSET_0              (A_BCM1480_PMI_LCL_0 - A_BCM1480_PM_BASE)</span>
<span class="cp">#define A_BCM1480_PMO_OFFSET_0              (A_BCM1480_PMO_LCL_0 - A_BCM1480_PM_BASE)</span>

<span class="cp">#define BCM1480_PM_LCL_REGISTER_SPACING     0x100</span>
<span class="cp">#define BCM1480_PM_NUM_CHANNELS             32</span>

<span class="cp">#define A_BCM1480_PMI_LCL_BASE(idx)             (A_BCM1480_PMI_LCL_0 + ((idx)*BCM1480_PM_LCL_REGISTER_SPACING))</span>
<span class="cp">#define A_BCM1480_PMI_LCL_REGISTER(idx, reg)     (A_BCM1480_PMI_LCL_BASE(idx) + (reg))</span>
<span class="cp">#define A_BCM1480_PMO_LCL_BASE(idx)             (A_BCM1480_PMO_LCL_0 + ((idx)*BCM1480_PM_LCL_REGISTER_SPACING))</span>
<span class="cp">#define A_BCM1480_PMO_LCL_REGISTER(idx, reg)     (A_BCM1480_PMO_LCL_BASE(idx) + (reg))</span>

<span class="cp">#define BCM1480_PM_INT_PACKING              8</span>
<span class="cp">#define BCM1480_PM_INT_FUNCTION_SPACING     0x40</span>
<span class="cp">#define BCM1480_PM_INT_NUM_FUNCTIONS        3</span>

<span class="cm">/*</span>
<span class="cm"> * DMA channel registers relative to A_BCM1480_PMI_LCL_BASE(n) and A_BCM1480_PMO_LCL_BASE(n)</span>
<span class="cm"> */</span>

<span class="cp">#define R_BCM1480_PM_BASE_SIZE              0x0000000000</span>
<span class="cp">#define R_BCM1480_PM_CNT                    0x0000000008</span>
<span class="cp">#define R_BCM1480_PM_PFCNT                  0x0000000010</span>
<span class="cp">#define R_BCM1480_PM_LAST                   0x0000000018</span>
<span class="cp">#define R_BCM1480_PM_PFINDX                 0x0000000020</span>
<span class="cp">#define R_BCM1480_PM_INT_WMK                0x0000000028</span>
<span class="cp">#define R_BCM1480_PM_CONFIG0                0x0000000030</span>
<span class="cp">#define R_BCM1480_PM_LOCALDEBUG             0x0000000078</span>
<span class="cp">#define R_BCM1480_PM_CACHEABILITY           0x0000000080   </span><span class="cm">/* PMI only */</span><span class="cp"></span>
<span class="cp">#define R_BCM1480_PM_INT_CNFG               0x0000000088</span>
<span class="cp">#define R_BCM1480_PM_DESC_MERGE_TIMER       0x0000000090</span>
<span class="cp">#define R_BCM1480_PM_LOCALDEBUG_PIB         0x00000000F8   </span><span class="cm">/* PMI only */</span><span class="cp"></span>
<span class="cp">#define R_BCM1480_PM_LOCALDEBUG_POB         0x00000000F8   </span><span class="cm">/* PMO only */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Global Registers (Not Channelized)</span>
<span class="cm"> */</span>

<span class="cp">#define A_BCM1480_PMI_GLB_0                 0x0010056000</span>
<span class="cp">#define A_BCM1480_PMO_GLB_0                 0x0010057000</span>

<span class="cm">/*</span>
<span class="cm"> * PM to TX Mapping Register relative to A_BCM1480_PMI_GLB_0 and A_BCM1480_PMO_GLB_0</span>
<span class="cm"> */</span>

<span class="cp">#define R_BCM1480_PM_PMO_MAPPING            0x00000008C8   </span><span class="cm">/* PMO only */</span><span class="cp"></span>

<span class="cp">#define A_BCM1480_PM_PMO_MAPPING	(A_BCM1480_PMO_GLB_0 + R_BCM1480_PM_PMO_MAPPING)</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt mapping registers</span>
<span class="cm"> */</span>


<span class="cp">#define A_BCM1480_PMI_INT_0                 0x0010056800</span>
<span class="cp">#define A_BCM1480_PMI_INT(q)                (A_BCM1480_PMI_INT_0 + ((q&gt;&gt;8)&lt;&lt;8))</span>
<span class="cp">#define A_BCM1480_PMI_INT_OFFSET_0          (A_BCM1480_PMI_INT_0 - A_BCM1480_PM_BASE)</span>
<span class="cp">#define A_BCM1480_PMO_INT_0                 0x0010057800</span>
<span class="cp">#define A_BCM1480_PMO_INT(q)                (A_BCM1480_PMO_INT_0 + ((q&gt;&gt;8)&lt;&lt;8))</span>
<span class="cp">#define A_BCM1480_PMO_INT_OFFSET_0          (A_BCM1480_PMO_INT_0 - A_BCM1480_PM_BASE)</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt registers relative to A_BCM1480_PMI_INT_0 and A_BCM1480_PMO_INT_0</span>
<span class="cm"> */</span>

<span class="cp">#define R_BCM1480_PM_INT_ST                 0x0000000000</span>
<span class="cp">#define R_BCM1480_PM_INT_MSK                0x0000000040</span>
<span class="cp">#define R_BCM1480_PM_INT_CLR                0x0000000080</span>
<span class="cp">#define R_BCM1480_PM_MRGD_INT               0x00000000C0</span>

<span class="cm">/*</span>
<span class="cm"> * Debug registers (global)</span>
<span class="cm"> */</span>

<span class="cp">#define A_BCM1480_PM_GLOBALDEBUGMODE_PMI    0x0010056000</span>
<span class="cp">#define A_BCM1480_PM_GLOBALDEBUG_PID        0x00100567F8</span>
<span class="cp">#define A_BCM1480_PM_GLOBALDEBUG_PIB        0x0010056FF8</span>
<span class="cp">#define A_BCM1480_PM_GLOBALDEBUGMODE_PMO    0x0010057000</span>
<span class="cp">#define A_BCM1480_PM_GLOBALDEBUG_POD        0x00100577F8</span>
<span class="cp">#define A_BCM1480_PM_GLOBALDEBUG_POB        0x0010057FF8</span>

<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Switch performance counters</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_SWPERF_CFG	0xdfb91800</span>
<span class="cp">#define A_BCM1480_SWPERF_CNT0	0xdfb91880</span>
<span class="cp">#define A_BCM1480_SWPERF_CNT1	0xdfb91888</span>
<span class="cp">#define A_BCM1480_SWPERF_CNT2	0xdfb91890</span>
<span class="cp">#define A_BCM1480_SWPERF_CNT3	0xdfb91898</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Switch Trace Unit</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_SWTRC_MATCH_CONTROL_0		0xDFB91000</span>
<span class="cp">#define A_BCM1480_SWTRC_MATCH_DATA_VALUE_0	0xDFB91100</span>
<span class="cp">#define A_BCM1480_SWTRC_MATCH_DATA_MASK_0	0xDFB91108</span>
<span class="cp">#define A_BCM1480_SWTRC_MATCH_TAG_VALUE_0	0xDFB91200</span>
<span class="cp">#define A_BCM1480_SWTRC_MATCH_TAG_MAKS_0	0xDFB91208</span>
<span class="cp">#define A_BCM1480_SWTRC_EVENT_0			0xDFB91300</span>
<span class="cp">#define A_BCM1480_SWTRC_SEQUENCE_0		0xDFB91400</span>

<span class="cp">#define A_BCM1480_SWTRC_CFG			0xDFB91500</span>
<span class="cp">#define A_BCM1480_SWTRC_READ			0xDFB91508</span>

<span class="cp">#define A_BCM1480_SWDEBUG_SCHEDSTOP		0xDFB92000</span>

<span class="cp">#define A_BCM1480_SWTRC_MATCH_CONTROL(x) (A_BCM1480_SWTRC_MATCH_CONTROL_0 + ((x)*8))</span>
<span class="cp">#define A_BCM1480_SWTRC_EVENT(x) (A_BCM1480_SWTRC_EVENT_0 + ((x)*8))</span>
<span class="cp">#define A_BCM1480_SWTRC_SEQUENCE(x) (A_BCM1480_SWTRC_SEQUENCE_0 + ((x)*8))</span>

<span class="cp">#define A_BCM1480_SWTRC_MATCH_DATA_VALUE(x) (A_BCM1480_SWTRC_MATCH_DATA_VALUE_0 + ((x)*16))</span>
<span class="cp">#define A_BCM1480_SWTRC_MATCH_DATA_MASK(x) (A_BCM1480_SWTRC_MATCH_DATA_MASK_0 + ((x)*16))</span>
<span class="cp">#define A_BCM1480_SWTRC_MATCH_TAG_VALUE(x) (A_BCM1480_SWTRC_MATCH_TAG_VALUE_0 + ((x)*16))</span>
<span class="cp">#define A_BCM1480_SWTRC_MATCH_TAG_MASK(x) (A_BCM1480_SWTRC_MATCH_TAG_MASK_0 + ((x)*16))</span>



<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  High-Speed Port Registers (Section 13)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_HSP_BASE_0                0x00DF810000</span>
<span class="cp">#define A_BCM1480_HSP_BASE_1                0x00DF890000</span>
<span class="cp">#define A_BCM1480_HSP_BASE_2                0x00DF910000</span>
<span class="cp">#define BCM1480_HSP_REGISTER_SPACING        0x80000</span>

<span class="cp">#define A_BCM1480_HSP_BASE(idx)             (A_BCM1480_HSP_BASE_0 + ((idx)*BCM1480_HSP_REGISTER_SPACING))</span>
<span class="cp">#define A_BCM1480_HSP_REGISTER(idx, reg)     (A_BCM1480_HSP_BASE(idx) + (reg))</span>

<span class="cp">#define R_BCM1480_HSP_RX_SPI4_CFG_0           0x0000000000</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI4_CFG_1           0x0000000008</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI4_DESKEW_OVERRIDE 0x0000000010</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI4_DESKEW_DATAPATH 0x0000000018</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI4_PORT_INT_EN     0x0000000020</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI4_PORT_INT_STATUS 0x0000000028</span>

<span class="cp">#define R_BCM1480_HSP_RX_SPI4_CALENDAR_0      0x0000000200</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI4_CALENDAR_1      0x0000000208</span>

<span class="cp">#define R_BCM1480_HSP_RX_PLL_CNFG             0x0000000800</span>
<span class="cp">#define R_BCM1480_HSP_RX_CALIBRATION          0x0000000808</span>
<span class="cp">#define R_BCM1480_HSP_RX_TEST                 0x0000000810</span>
<span class="cp">#define R_BCM1480_HSP_RX_DIAG_DETAILS         0x0000000818</span>
<span class="cp">#define R_BCM1480_HSP_RX_DIAG_CRC_0           0x0000000820</span>
<span class="cp">#define R_BCM1480_HSP_RX_DIAG_CRC_1           0x0000000828</span>
<span class="cp">#define R_BCM1480_HSP_RX_DIAG_HTCMD           0x0000000830</span>
<span class="cp">#define R_BCM1480_HSP_RX_DIAG_PKTCTL          0x0000000838</span>

<span class="cp">#define R_BCM1480_HSP_RX_VIS_FLCTRL_COUNTER   0x0000000870</span>

<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_0       0x0000020020</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_1       0x0000020028</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_2       0x0000020030</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_3       0x0000020038</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_4       0x0000020040</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_5       0x0000020048</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_6       0x0000020050</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC_7       0x0000020058</span>
<span class="cp">#define R_BCM1480_HSP_RX_PKT_RAMALLOC(idx)    (R_BCM1480_HSP_RX_PKT_RAMALLOC_0 + 8*(idx))</span>

<span class="cm">/* XXX Following registers were shuffled.  Renamed/renumbered per errata. */</span>
<span class="cp">#define R_BCM1480_HSP_RX_HT_RAMALLOC_0      0x0000020078</span>
<span class="cp">#define R_BCM1480_HSP_RX_HT_RAMALLOC_1      0x0000020080</span>
<span class="cp">#define R_BCM1480_HSP_RX_HT_RAMALLOC_2      0x0000020088</span>
<span class="cp">#define R_BCM1480_HSP_RX_HT_RAMALLOC_3      0x0000020090</span>
<span class="cp">#define R_BCM1480_HSP_RX_HT_RAMALLOC_4      0x0000020098</span>
<span class="cp">#define R_BCM1480_HSP_RX_HT_RAMALLOC_5      0x00000200A0</span>

<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_0      0x00000200B0</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_1      0x00000200B8</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_2      0x00000200C0</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_3      0x00000200C8</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_4      0x00000200D0</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_5      0x00000200D8</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_6      0x00000200E0</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK_7      0x00000200E8</span>
<span class="cp">#define R_BCM1480_HSP_RX_SPI_WATERMARK(idx)   (R_BCM1480_HSP_RX_SPI_WATERMARK_0 + 8*(idx))</span>

<span class="cp">#define R_BCM1480_HSP_RX_VIS_CMDQ_0           0x00000200F0</span>
<span class="cp">#define R_BCM1480_HSP_RX_VIS_CMDQ_1           0x00000200F8</span>
<span class="cp">#define R_BCM1480_HSP_RX_VIS_CMDQ_2           0x0000020100</span>
<span class="cp">#define R_BCM1480_HSP_RX_RAM_READCTL          0x0000020108</span>
<span class="cp">#define R_BCM1480_HSP_RX_RAM_READWINDOW       0x0000020110</span>
<span class="cp">#define R_BCM1480_HSP_RX_RF_READCTL           0x0000020118</span>
<span class="cp">#define R_BCM1480_HSP_RX_RF_READWINDOW        0x0000020120</span>

<span class="cp">#define R_BCM1480_HSP_TX_SPI4_CFG_0           0x0000040000</span>
<span class="cp">#define R_BCM1480_HSP_TX_SPI4_CFG_1           0x0000040008</span>
<span class="cp">#define R_BCM1480_HSP_TX_SPI4_TRAINING_FMT    0x0000040010</span>

<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_0       0x0000040020</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_1       0x0000040028</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_2       0x0000040030</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_3       0x0000040038</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_4       0x0000040040</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_5       0x0000040048</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_6       0x0000040050</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC_7       0x0000040058</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RAMALLOC(idx)    (R_BCM1480_HSP_TX_PKT_RAMALLOC_0 + 8*(idx))</span>
<span class="cp">#define R_BCM1480_HSP_TX_NPC_RAMALLOC         0x0000040078</span>
<span class="cp">#define R_BCM1480_HSP_TX_RSP_RAMALLOC         0x0000040080</span>
<span class="cp">#define R_BCM1480_HSP_TX_PC_RAMALLOC          0x0000040088</span>
<span class="cp">#define R_BCM1480_HSP_TX_HTCC_RAMALLOC_0      0x0000040090</span>
<span class="cp">#define R_BCM1480_HSP_TX_HTCC_RAMALLOC_1      0x0000040098</span>
<span class="cp">#define R_BCM1480_HSP_TX_HTCC_RAMALLOC_2      0x00000400A0</span>

<span class="cp">#define R_BCM1480_HSP_TX_PKT_RXPHITCNT_0      0x00000400B0</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RXPHITCNT_1      0x00000400B8</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RXPHITCNT_2      0x00000400C0</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RXPHITCNT_3      0x00000400C8</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_RXPHITCNT(idx)   (R_BCM1480_HSP_TX_PKT_RXPHITCNT_0 + 8*(idx))</span>
<span class="cp">#define R_BCM1480_HSP_TX_HTIO_RXPHITCNT       0x00000400D0</span>
<span class="cp">#define R_BCM1480_HSP_TX_HTCC_RXPHITCNT       0x00000400D8</span>

<span class="cp">#define R_BCM1480_HSP_TX_PKT_TXPHITCNT_0      0x00000400E0</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_TXPHITCNT_1      0x00000400E8</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_TXPHITCNT_2      0x00000400F0</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_TXPHITCNT_3      0x00000400F8</span>
<span class="cp">#define R_BCM1480_HSP_TX_PKT_TXPHITCNT(idx)   (R_BCM1480_HSP_TX_PKT_TXPHITCNT_0 + 8*(idx))</span>
<span class="cp">#define R_BCM1480_HSP_TX_HTIO_TXPHITCNT       0x0000040100</span>
<span class="cp">#define R_BCM1480_HSP_TX_HTCC_TXPHITCNT       0x0000040108</span>

<span class="cp">#define R_BCM1480_HSP_TX_SPI4_CALENDAR_0      0x0000040200</span>
<span class="cp">#define R_BCM1480_HSP_TX_SPI4_CALENDAR_1      0x0000040208</span>

<span class="cp">#define R_BCM1480_HSP_TX_PLL_CNFG             0x0000040800</span>
<span class="cp">#define R_BCM1480_HSP_TX_CALIBRATION          0x0000040808</span>
<span class="cp">#define R_BCM1480_HSP_TX_TEST                 0x0000040810</span>

<span class="cp">#define R_BCM1480_HSP_TX_VIS_CMDQ_0           0x0000040840</span>
<span class="cp">#define R_BCM1480_HSP_TX_VIS_CMDQ_1           0x0000040848</span>
<span class="cp">#define R_BCM1480_HSP_TX_VIS_CMDQ_2           0x0000040850</span>
<span class="cp">#define R_BCM1480_HSP_TX_RAM_READCTL          0x0000040860</span>
<span class="cp">#define R_BCM1480_HSP_TX_RAM_READWINDOW       0x0000040868</span>
<span class="cp">#define R_BCM1480_HSP_TX_RF_READCTL           0x0000040870</span>
<span class="cp">#define R_BCM1480_HSP_TX_RF_READWINDOW        0x0000040878</span>

<span class="cp">#define R_BCM1480_HSP_TX_SPI4_PORT_INT_STATUS 0x0000040880</span>
<span class="cp">#define R_BCM1480_HSP_TX_SPI4_PORT_INT_EN     0x0000040888</span>

<span class="cp">#define R_BCM1480_HSP_TX_NEXT_ADDR_BASE 0x000040400</span>
<span class="cp">#define R_BCM1480_HSP_TX_NEXT_ADDR_REGISTER(x)  (R_BCM1480_HSP_TX_NEXT_ADDR_BASE+ 8*(x))</span>



<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  Physical Address Map (Table 10 and Figure 7)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_PHYS_MEMORY_0                 _SB_MAKE64(0x0000000000)</span>
<span class="cp">#define A_BCM1480_PHYS_MEMORY_SIZE              _SB_MAKE64((256*1024*1024))</span>
<span class="cp">#define A_BCM1480_PHYS_SYSTEM_CTL               _SB_MAKE64(0x0010000000)</span>
<span class="cp">#define A_BCM1480_PHYS_IO_SYSTEM                _SB_MAKE64(0x0010060000)</span>
<span class="cp">#define A_BCM1480_PHYS_GENBUS                   _SB_MAKE64(0x0010090000)</span>
<span class="cp">#define A_BCM1480_PHYS_GENBUS_END               _SB_MAKE64(0x0028000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_MISC_MATCH_BYTES     _SB_MAKE64(0x0028000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_IACK_MATCH_BYTES     _SB_MAKE64(0x0029000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_IO_MATCH_BYTES       _SB_MAKE64(0x002C000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_CFG_MATCH_BYTES      _SB_MAKE64(0x002E000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_OMAP_MATCH_BYTES     _SB_MAKE64(0x002F000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_MEM_MATCH_BYTES      _SB_MAKE64(0x0030000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_MEM_MATCH_BYTES       _SB_MAKE64(0x0040000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_MEM_MATCH_BITS        _SB_MAKE64(0x0060000000)</span>
<span class="cp">#define A_BCM1480_PHYS_MEMORY_1                 _SB_MAKE64(0x0080000000)</span>
<span class="cp">#define A_BCM1480_PHYS_MEMORY_2                 _SB_MAKE64(0x0090000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_MISC_MATCH_BITS      _SB_MAKE64(0x00A8000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_IACK_MATCH_BITS      _SB_MAKE64(0x00A9000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_IO_MATCH_BITS        _SB_MAKE64(0x00AC000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_CFG_MATCH_BITS       _SB_MAKE64(0x00AE000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_OMAP_MATCH_BITS      _SB_MAKE64(0x00AF000000)</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_MEM_MATCH_BITS       _SB_MAKE64(0x00B0000000)</span>
<span class="cp">#define A_BCM1480_PHYS_MEMORY_3                 _SB_MAKE64(0x00C0000000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2_CACHE_TEST            _SB_MAKE64(0x00D0000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_SPECIAL_MATCH_BYTES   _SB_MAKE64(0x00D8000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_IO_MATCH_BYTES        _SB_MAKE64(0x00DC000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_CFG_MATCH_BYTES       _SB_MAKE64(0x00DE000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HS_SUBSYS                _SB_MAKE64(0x00DF000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_SPECIAL_MATCH_BITS    _SB_MAKE64(0x00F8000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_IO_MATCH_BITS         _SB_MAKE64(0x00FC000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_CFG_MATCH_BITS        _SB_MAKE64(0x00FE000000)</span>
<span class="cp">#define A_BCM1480_PHYS_MEMORY_EXP               _SB_MAKE64(0x0100000000)</span>
<span class="cp">#define A_BCM1480_PHYS_MEMORY_EXP_SIZE          _SB_MAKE64((508*1024*1024*1024))</span>
<span class="cp">#define A_BCM1480_PHYS_PCI_UPPER                _SB_MAKE64(0x1000000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_UPPER_MATCH_BYTES     _SB_MAKE64(0x2000000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_UPPER_MATCH_BITS      _SB_MAKE64(0x3000000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_NODE_ALIAS            _SB_MAKE64(0x4000000000)</span>
<span class="cp">#define A_BCM1480_PHYS_HT_FULLACCESS            _SB_MAKE64(0xF000000000)</span>


<span class="cm">/*  *********************************************************************</span>
<span class="cm">    *  L2 Cache as RAM (Table 54)</span>
<span class="cm">    ********************************************************************* */</span>

<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY_SIZE         _SB_MAKE64(0x0000020000)</span>
<span class="cp">#define BCM1480_PHYS_L2CACHE_NUM_WAYS           8</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_TOTAL_SIZE       _SB_MAKE64(0x0000100000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY0             _SB_MAKE64(0x00D0300000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY1             _SB_MAKE64(0x00D0320000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY2             _SB_MAKE64(0x00D0340000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY3             _SB_MAKE64(0x00D0360000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY4             _SB_MAKE64(0x00D0380000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY5             _SB_MAKE64(0x00D03A0000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY6             _SB_MAKE64(0x00D03C0000)</span>
<span class="cp">#define A_BCM1480_PHYS_L2CACHE_WAY7             _SB_MAKE64(0x00D03E0000)</span>

<span class="cp">#endif </span><span class="cm">/* _BCM1480_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
