Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto da813d663bb449f0986595081547ddcb --debug typical --relax --mt 2 -L xil_defaultlib -L utilities_lib -L secureip --snapshot new_packages_tb_behav xil_defaultlib.new_packages_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package utilities_lib.string_utilities_sim_pkg
Compiling package xil_defaultlib.uart_led_pkg
Compiling architecture behavior of entity xil_defaultlib.new_packages_tb
Built simulation snapshot new_packages_tb_behav
