# Tiny Tapeout project information
project:
  title:        "MiniRISC-FSM"      # Project title
  author:       "AGhani - Emirates Chips Competence - Design1" # Your name
  discord:      "N/A"                  # Your discord username
  description:  "Minimal RISC-style FSM core with LOAD, ADD, SUB, and STORE instructions"
  language:     "Verilog"
  clock_hz:     50000000

  tiles: "1x1"
  top_module:  "tt_um_minirisc"
  source_files:
    - "tt_um_minirisc.v"

pinout:
  # Inputs
  ui[0]: "ui_in[0]"
  ui[1]: "ui_in[1]"
  ui[2]: "ui_in[2]"
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"
  
  # Outputs
  uo[0]: "uo_out[0]"
  uo[1]: "uo_out[1]"
  uo[2]: "uo_out[2]"
  uo[3]: "uo_out[3]"
  uo[4]: "uo_out[4]"
  uo[5]: "uo_out[5]"
  uo[6]: "uo_out[6]"
  uo[7]: "uo_out[7]"

  # Bidirectional pins
  uio[0]: "uio_out[0]"
  uio[1]: "uio_out[1]"
  uio[2]: "uio_out[2]"
  uio[3]: "uio_out[3]"
  uio[4]: "uio_out[4]"
  uio[5]: "uio_out[5]"
  uio[6]: "uio_out[6]"
  uio[7]: "uio_out[7]"

# Do not change!
yaml_version: 6
