{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1693258172528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1693258172528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 18:29:32 2023 " "Processing started: Mon Aug 28 18:29:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1693258172528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1693258172528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1693258172528 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1693258173061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/vga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693258173112 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_tb " "Found entity 2: vga_tb" {  } { { "vga.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/vga.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693258173112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693258173112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pepinosdigitais.sv 1 1 " "Found 1 design units, including 1 entities, in source file pepinosdigitais.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pepinosDigitais " "Found entity 1: pepinosDigitais" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693258173115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693258173115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25m_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_25m_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25M_divider " "Found entity 1: clock_25M_divider" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/clock_25M_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693258173120 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_25M_divider_tb " "Found entity 2: clock_25M_divider_tb" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/clock_25M_divider.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693258173120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693258173120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardpair.sv 1 1 " "Found 1 design units, including 1 entities, in source file cardpair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cardPair " "Found entity 1: cardPair" {  } { { "cardPair.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/cardPair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693258173122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693258173122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomizer " "Found entity 1: randomizer" {  } { { "randomizer.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/randomizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693258173128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693258173128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pepinosDigitais " "Elaborating entity \"pepinosDigitais\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1693258173145 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_1 pepinosDigitais.sv(69) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(69): object \"PAR_CARTAS_1\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_2 pepinosDigitais.sv(70) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(70): object \"PAR_CARTAS_2\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_3 pepinosDigitais.sv(71) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(71): object \"PAR_CARTAS_3\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_4 pepinosDigitais.sv(72) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(72): object \"PAR_CARTAS_4\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_5 pepinosDigitais.sv(73) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(73): object \"PAR_CARTAS_5\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_6 pepinosDigitais.sv(74) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(74): object \"PAR_CARTAS_6\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_7 pepinosDigitais.sv(75) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(75): object \"PAR_CARTAS_7\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_8 pepinosDigitais.sv(76) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(76): object \"PAR_CARTAS_8\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_9 pepinosDigitais.sv(77) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(77): object \"PAR_CARTAS_9\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_10 pepinosDigitais.sv(78) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(78): object \"PAR_CARTAS_10\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAINTING pepinosDigitais.sv(81) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(81): object \"PAINTING\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173145 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame pepinosDigitais.sv(113) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(113): object \"frame\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693258173161 "|pepinosDigitais"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pepinosDigitais.sv(165) " "Verilog HDL Case Statement warning at pepinosDigitais.sv(165): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 165 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1693258173161 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pos pepinosDigitais.sv(238) " "Verilog HDL Always Construct warning at pepinosDigitais.sv(238): inferring latch(es) for variable \"pos\", which holds its previous value in one or more paths through the always construct" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1693258173203 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[2\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[2\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[3\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[3\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[4\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[4\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[5\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[5\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[6\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[6\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[7\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[7\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[8\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[8\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[9\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[9\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[10\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[10\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[11\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[11\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[12\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[12\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[13\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[13\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[14\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[14\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[15\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[15\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[16\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[16\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[17\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[17\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[18\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[18\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[19\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[19\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[20\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[20\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[21\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[21\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173236 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[22\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[22\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[23\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[23\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[24\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[24\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[25\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[25\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[26\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[26\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[27\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[27\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[28\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[28\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[29\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[29\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[30\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[30\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[31\] pepinosDigitais.sv(246) " "Inferred latch for \"pos\[31\]\" at pepinosDigitais.sv(246)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[0\] pepinosDigitais.sv(239) " "Inferred latch for \"pos\[0\]\" at pepinosDigitais.sv(239)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos\[1\] pepinosDigitais.sv(239) " "Inferred latch for \"pos\[1\]\" at pepinosDigitais.sv(239)" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1693258173244 "|pepinosDigitais"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "CARTAS " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"CARTAS\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1693258173311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25M_divider clock_25M_divider:inst_clock_25M " "Elaborating entity \"clock_25M_divider\" for hierarchy \"clock_25M_divider:inst_clock_25M\"" {  } { { "pepinosDigitais.sv" "inst_clock_25M" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693258173350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:instancia_vga " "Elaborating entity \"vga\" for hierarchy \"vga:instancia_vga\"" {  } { { "pepinosDigitais.sv" "instancia_vga" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693258173350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(35) " "Verilog HDL assignment warning at vga.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/vga.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1693258173350 "|pepinosDigitais|vga:instancia_vga"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[31\] " "Latch pos\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[30\] " "Latch pos\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[29\] " "Latch pos\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[28\] " "Latch pos\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[27\] " "Latch pos\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[26\] " "Latch pos\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[25\] " "Latch pos\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[24\] " "Latch pos\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[23\] " "Latch pos\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174877 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[22\] " "Latch pos\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174893 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[21\] " "Latch pos\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174893 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[20\] " "Latch pos\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174893 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[19\] " "Latch pos\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174893 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[18\] " "Latch pos\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[17\] " "Latch pos\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[16\] " "Latch pos\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[15\] " "Latch pos\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[14\] " "Latch pos\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[13\] " "Latch pos\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[12\] " "Latch pos\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[11\] " "Latch pos\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[10\] " "Latch pos\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[9\] " "Latch pos\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[8\] " "Latch pos\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[7\] " "Latch pos\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[6\] " "Latch pos\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[5\] " "Latch pos\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[4\] " "Latch pos\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[3\] " "Latch pos\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pos\[2\] " "Latch pos\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA move_x " "Ports D and ENA on the latch are fed by the same signal move_x" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1693258174894 ""}  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1693258174894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693258175381 "|pepinosDigitais|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1693258175381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1693258176094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1693258176094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select " "No output dependent on input pin \"select\"" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/brown/OneDrive/UFRGS/11º Semestre/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1693258176203 "|pepinosDigitais|select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1693258176203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "660 " "Implemented 660 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1693258176203 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1693258176203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "622 " "Implemented 622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1693258176203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1693258176203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1693258176289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 18:29:36 2023 " "Processing ended: Mon Aug 28 18:29:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1693258176289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1693258176289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1693258176289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1693258176289 ""}
