#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff850d02da0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7ff850d26f20_0 .var "Clk", 0 0;
v0x7ff850d270b0_0 .var "Reset", 0 0;
v0x7ff850d27140_0 .var "Start", 0 0;
v0x7ff850d271d0_0 .var/i "counter", 31 0;
v0x7ff850d27260_0 .var/i "flush", 31 0;
v0x7ff850d27330_0 .var/i "i", 31 0;
v0x7ff850d273d0_0 .var/i "outfile", 31 0;
v0x7ff850d27480_0 .var/i "stall", 31 0;
S_0x7ff850d00730 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7ff850d02da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7ff850d265a0_0 .net *"_s10", 5 0, L_0x7ff850d280c0;  1 drivers
v0x7ff850d26660_0 .net *"_s11", 3 0, L_0x7ff850d28180;  1 drivers
v0x7ff850d26700_0 .net *"_s14", 6 0, L_0x7ff850d28400;  1 drivers
v0x7ff850d26790_0 .net *"_s15", 6 0, L_0x7ff850d284a0;  1 drivers
v0x7ff850d26840_0 .net *"_s17", 2 0, L_0x7ff850d28580;  1 drivers
v0x7ff850d26930_0 .net *"_s18", 2 0, L_0x7ff850d286a0;  1 drivers
L_0x100851050 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff850d269e0_0 .net/2u *"_s6", 19 0, L_0x100851050;  1 drivers
v0x7ff850d26a90_0 .net *"_s8", 0 0, L_0x7ff850d27e30;  1 drivers
v0x7ff850d26b40_0 .net *"_s9", 0 0, L_0x7ff850d27f20;  1 drivers
v0x7ff850d26c50_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  1 drivers
v0x7ff850d26ce0_0 .net "instr_addr", 31 0, v0x7ff850d258e0_0;  1 drivers
v0x7ff850d26e00_0 .net "rst_i", 0 0, v0x7ff850d270b0_0;  1 drivers
v0x7ff850d26e90_0 .net "start_i", 0 0, v0x7ff850d27140_0;  1 drivers
LS_0x7ff850d28220_0_0 .concat [ 4 6 1 1], L_0x7ff850d28180, L_0x7ff850d280c0, L_0x7ff850d27f20, L_0x7ff850d27e30;
LS_0x7ff850d28220_0_4 .concat [ 20 0 0 0], L_0x100851050;
L_0x7ff850d28220 .concat [ 12 20 0 0], LS_0x7ff850d28220_0_0, LS_0x7ff850d28220_0_4;
L_0x7ff850d284a0 .concat [ 7 0 0 0], L_0x7ff850d28400;
L_0x7ff850d286a0 .concat [ 3 0 0 0], L_0x7ff850d28580;
L_0x7ff850d28740 .concat [ 3 7 0 0], L_0x7ff850d286a0, L_0x7ff850d284a0;
S_0x7ff850d0ceb0 .scope module, "ALU" "ALU" 3 166, 4 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALU_Control_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7ff850d0b4d0_0 .net "ALU_Control_i", 3 0, v0x7ff850d1cd70_0;  1 drivers
o0x10081f038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ff850d1c7c0_0 .net "Zero_o", 0 0, o0x10081f038;  0 drivers
v0x7ff850d1c860_0 .net "data1_i", 31 0, v0x7ff850d24740_0;  1 drivers
v0x7ff850d1c920_0 .net "data2_i", 31 0, v0x7ff850d24de0_0;  1 drivers
v0x7ff850d1c9d0_0 .var "data_o", 31 0;
E_0x7ff850d0bab0 .event edge, v0x7ff850d0b4d0_0, v0x7ff850d1c920_0, v0x7ff850d1c860_0;
S_0x7ff850d1cb40 .scope module, "ALU_Control" "ALU_Control" 3 160, 5 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "EX_signal_i"
    .port_info 1 /INPUT 10 "func"
    .port_info 2 /OUTPUT 4 "ALUCtrl_o"
v0x7ff850d1cd70_0 .var "ALUCtrl_o", 3 0;
v0x7ff850d1ce30_0 .net "EX_signal_i", 1 0, v0x7ff850d20ce0_0;  1 drivers
v0x7ff850d1ced0_0 .net "func", 9 0, L_0x7ff850d28740;  1 drivers
E_0x7ff850d1cd40 .event edge, v0x7ff850d1ced0_0, v0x7ff850d1ce30_0;
S_0x7ff850d1cfe0 .scope module, "Add_PC" "Adder" 3 15, 6 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /INPUT 1 "stall_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7ff850d1d260_0 .net "data1_in", 31 0, v0x7ff850d258e0_0;  alias, 1 drivers
v0x7ff850d1d320_0 .net "data2_in", 31 0, v0x7ff850d1f3b0_0;  1 drivers
v0x7ff850d1d3d0_0 .var "data_o", 31 0;
v0x7ff850d1d490_0 .net "stall_i", 0 0, v0x7ff850d20710_0;  1 drivers
E_0x7ff850d1d210 .event edge, v0x7ff850d1d490_0, v0x7ff850d1d320_0, v0x7ff850d1d260_0;
S_0x7ff850d1d590 .scope module, "Control" "Control" 3 68, 7 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /OUTPUT 2 "EX_signal_o"
    .port_info 2 /OUTPUT 3 "MEM_signal_o"
    .port_info 3 /OUTPUT 2 "WB_signal_o"
v0x7ff850d1d7f0_0 .var "EX_signal_o", 1 0;
v0x7ff850d1d8b0_0 .var "MEM_signal_o", 2 0;
v0x7ff850d1d960_0 .var "WB_signal_o", 1 0;
v0x7ff850d1da20_0 .net "inst_i", 31 0, v0x7ff850d21d70_0;  1 drivers
E_0x7ff850d1d7a0 .event edge, v0x7ff850d1da20_0;
S_0x7ff850d1db30 .scope module, "Data_Memory" "Data_Memory" 3 201, 8 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7ff850d1de40_0 .net "MEM_signal_i", 2 0, v0x7ff850d1e820_0;  1 drivers
v0x7ff850d1df00_0 .net "addr_i", 31 0, v0x7ff850d1e6e0_0;  1 drivers
v0x7ff850d1dfa0_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  alias, 1 drivers
v0x7ff850d1e050_0 .net "data_i", 31 0, v0x7ff850d1e9b0_0;  1 drivers
v0x7ff850d1e0f0_0 .var "data_o", 31 0;
v0x7ff850d1e1e0 .array "memory", 0 31, 7 0;
E_0x7ff850d1ddd0 .event negedge, v0x7ff850d1dfa0_0;
E_0x7ff850d1de00 .event posedge, v0x7ff850d1dfa0_0;
S_0x7ff850d1e300 .scope module, "EX_MEM_Reg" "EX_MEM_Reg" 3 185, 9 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 3 "MEM_signal_i"
    .port_info 3 /INPUT 2 "WB_signal_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "RTdata_i"
    .port_info 6 /OUTPUT 32 "inst_o"
    .port_info 7 /OUTPUT 3 "MEM_signal_o"
    .port_info 8 /OUTPUT 2 "WB_signal_o"
    .port_info 9 /OUTPUT 32 "ALUResult_o"
    .port_info 10 /OUTPUT 32 "RTdata_o"
    .port_info 11 /NODIR 0 ""
v0x7ff850d1e630_0 .net "ALUResult_i", 31 0, v0x7ff850d1c9d0_0;  1 drivers
v0x7ff850d1e6e0_0 .var "ALUResult_o", 31 0;
v0x7ff850d1e770_0 .net "MEM_signal_i", 2 0, v0x7ff850d20fb0_0;  1 drivers
v0x7ff850d1e820_0 .var "MEM_signal_o", 2 0;
v0x7ff850d1e8d0_0 .net "RTdata_i", 31 0, v0x7ff850d24050_0;  1 drivers
v0x7ff850d1e9b0_0 .var "RTdata_o", 31 0;
v0x7ff850d1ea50_0 .net "WB_signal_i", 1 0, v0x7ff850d214c0_0;  1 drivers
v0x7ff850d1eaf0_0 .var "WB_signal_o", 1 0;
v0x7ff850d1eba0_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  alias, 1 drivers
v0x7ff850d1ecd0_0 .net "inst_i", 31 0, v0x7ff850d216d0_0;  1 drivers
v0x7ff850d1ed60_0 .var "inst_o", 31 0;
L_0x7ff850d289f0 .part v0x7ff850d1ed60_0, 7, 5;
S_0x7ff850d1eef0 .scope module, "Flush_Unit" "Flush_Unit" 3 113, 10 5 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "EX_signal_i"
    .port_info 1 /INPUT 32 "Imm_i"
    .port_info 2 /INPUT 32 "RSdata_i"
    .port_info 3 /INPUT 32 "RTdata_i"
    .port_info 4 /OUTPUT 1 "If_flush_o"
    .port_info 5 /OUTPUT 32 "Imm_o"
v0x7ff850d1f1c0_0 .net "EX_signal_i", 1 0, v0x7ff850d1d7f0_0;  1 drivers
v0x7ff850d1f290_0 .var "If_flush_o", 0 0;
v0x7ff850d1f320_0 .net "Imm_i", 31 0, L_0x7ff850d28220;  1 drivers
v0x7ff850d1f3b0_0 .var "Imm_o", 31 0;
v0x7ff850d1f440_0 .net "RSdata_i", 31 0, v0x7ff850d26060_0;  1 drivers
v0x7ff850d1f520_0 .net "RTdata_i", 31 0, v0x7ff850d26210_0;  1 drivers
v0x7ff850d1f5d0_0 .var/i "i", 31 0;
v0x7ff850d1f680_0 .var "tmp", 31 0;
E_0x7ff850d1f160 .event edge, v0x7ff850d1f520_0, v0x7ff850d1f440_0, v0x7ff850d1d7f0_0;
S_0x7ff850d1f7c0 .scope module, "FowardUnit" "FowardUnit" 3 174, 11 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RS_i"
    .port_info 1 /INPUT 5 "ID_EX_RT_i"
    .port_info 2 /INPUT 5 "EX_MEM_RD_i"
    .port_info 3 /INPUT 2 "EX_MEM_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_WB_RD_i"
    .port_info 5 /INPUT 2 "MEM_WB_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
v0x7ff850d1fb00_0 .net "EX_MEM_RD_i", 4 0, L_0x7ff850d289f0;  1 drivers
v0x7ff850d1fbb0_0 .net "EX_MEM_RegWrite_i", 1 0, v0x7ff850d1eaf0_0;  1 drivers
v0x7ff850d1fc70_0 .net "ID_EX_RS_i", 4 0, L_0x7ff850d28880;  1 drivers
v0x7ff850d1fd20_0 .net "ID_EX_RT_i", 4 0, L_0x7ff850d28920;  1 drivers
v0x7ff850d1fdd0_0 .net "MEM_WB_RD_i", 4 0, L_0x7ff850d28ad0;  1 drivers
v0x7ff850d1fec0_0 .net "MEM_WB_RegWrite_i", 1 0, v0x7ff850d22e90_0;  1 drivers
v0x7ff850d1ff70_0 .var "forwardA_o", 1 0;
v0x7ff850d20020_0 .var "forwardB_o", 1 0;
E_0x7ff850d1f0a0/0 .event edge, v0x7ff850d1fd20_0, v0x7ff850d1fdd0_0, v0x7ff850d1fec0_0, v0x7ff850d1fb00_0;
E_0x7ff850d1f0a0/1 .event edge, v0x7ff850d1eaf0_0;
E_0x7ff850d1f0a0 .event/or E_0x7ff850d1f0a0/0, E_0x7ff850d1f0a0/1;
E_0x7ff850d1faa0/0 .event edge, v0x7ff850d1fc70_0, v0x7ff850d1fdd0_0, v0x7ff850d1fec0_0, v0x7ff850d1fb00_0;
E_0x7ff850d1faa0/1 .event edge, v0x7ff850d1eaf0_0;
E_0x7ff850d1faa0 .event/or E_0x7ff850d1faa0/0, E_0x7ff850d1faa0/1;
S_0x7ff850d20190 .scope module, "HazzardDetectUnit" "HazzardDetectUnit" 3 94, 12 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "MEM_signal_i"
    .port_info 1 /INPUT 5 "RS_addr_i"
    .port_info 2 /INPUT 5 "RT_addr_i"
    .port_info 3 /INPUT 5 "RD_addr_i"
    .port_info 4 /OUTPUT 1 "stall_o"
v0x7ff850d20470_0 .net "MEM_signal_i", 2 0, v0x7ff850d20fb0_0;  alias, 1 drivers
v0x7ff850d20540_0 .net "RD_addr_i", 4 0, L_0x7ff850d27d10;  1 drivers
v0x7ff850d205d0_0 .net "RS_addr_i", 4 0, L_0x7ff850d27bb0;  1 drivers
v0x7ff850d20660_0 .net "RT_addr_i", 4 0, L_0x7ff850d27c50;  1 drivers
v0x7ff850d20710_0 .var "stall_o", 0 0;
E_0x7ff850d20440 .event edge, v0x7ff850d20540_0, v0x7ff850d20660_0, v0x7ff850d205d0_0, v0x7ff850d1e770_0;
S_0x7ff850d20850 .scope module, "ID_EX_Reg" "ID_EX_Reg" 3 75, 13 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "RSdata_i"
    .port_info 3 /INPUT 32 "RTdata_i"
    .port_info 4 /INPUT 2 "EX_signal_i"
    .port_info 5 /INPUT 3 "MEM_signal_i"
    .port_info 6 /INPUT 2 "WB_signal_i"
    .port_info 7 /OUTPUT 32 "RS2Data_o"
    .port_info 8 /OUTPUT 2 "EX_signal_o"
    .port_info 9 /OUTPUT 3 "MEM_signal_o"
    .port_info 10 /OUTPUT 2 "WB_signal_o"
    .port_info 11 /OUTPUT 32 "inst_o"
    .port_info 12 /OUTPUT 32 "RSdata_o"
    .port_info 13 /OUTPUT 32 "RTdata_o"
    .port_info 14 /OUTPUT 32 "ImmData_o"
    .port_info 15 /OUTPUT 1 "Immsig_o"
    .port_info 16 /NODIR 0 ""
v0x7ff850d20c20_0 .net "EX_signal_i", 1 0, v0x7ff850d23610_0;  1 drivers
v0x7ff850d20ce0_0 .var "EX_signal_o", 1 0;
v0x7ff850d20d80_0 .var "ImmData_o", 31 0;
v0x7ff850d20e30_0 .var "Immsig_o", 0 0;
v0x7ff850d20ec0_0 .net "MEM_signal_i", 2 0, v0x7ff850d23780_0;  1 drivers
v0x7ff850d20fb0_0 .var "MEM_signal_o", 2 0;
v0x7ff850d21090_0 .var "RS2Data_o", 31 0;
v0x7ff850d21120_0 .net "RSdata_i", 31 0, v0x7ff850d26060_0;  alias, 1 drivers
v0x7ff850d211c0_0 .var "RSdata_o", 31 0;
v0x7ff850d212e0_0 .net "RTdata_i", 31 0, v0x7ff850d26210_0;  alias, 1 drivers
v0x7ff850d213a0_0 .var "RTdata_o", 31 0;
v0x7ff850d21430_0 .net "WB_signal_i", 1 0, v0x7ff850d23900_0;  1 drivers
v0x7ff850d214c0_0 .var "WB_signal_o", 1 0;
v0x7ff850d21570_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  alias, 1 drivers
v0x7ff850d21640_0 .net "inst_i", 31 0, v0x7ff850d21d70_0;  alias, 1 drivers
v0x7ff850d216d0_0 .var "inst_o", 31 0;
L_0x7ff850d27d10 .part v0x7ff850d216d0_0, 7, 5;
L_0x7ff850d28400 .part v0x7ff850d216d0_0, 25, 7;
L_0x7ff850d28580 .part v0x7ff850d216d0_0, 12, 3;
L_0x7ff850d28880 .part v0x7ff850d216d0_0, 15, 5;
L_0x7ff850d28920 .part v0x7ff850d216d0_0, 20, 5;
S_0x7ff850d218f0 .scope module, "IF_ID_Reg" "IF_ID_Reg" 3 45, 14 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 32 "pc_o"
    .port_info 7 /NODIR 0 ""
v0x7ff850d21ba0_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  alias, 1 drivers
v0x7ff850d21c40_0 .net "flush_i", 0 0, v0x7ff850d1f290_0;  1 drivers
v0x7ff850d21ce0_0 .net "inst_i", 31 0, L_0x7ff850d27860;  1 drivers
v0x7ff850d21d70_0 .var "inst_o", 31 0;
v0x7ff850d21e00_0 .net "pc_i", 31 0, v0x7ff850d258e0_0;  alias, 1 drivers
v0x7ff850d21ed0_0 .var "pc_o", 31 0;
v0x7ff850d21f60_0 .net "stall_i", 0 0, v0x7ff850d20710_0;  alias, 1 drivers
L_0x7ff850d27950 .part v0x7ff850d21d70_0, 15, 5;
L_0x7ff850d279f0 .part v0x7ff850d21d70_0, 20, 5;
L_0x7ff850d27bb0 .part v0x7ff850d21d70_0, 15, 5;
L_0x7ff850d27c50 .part v0x7ff850d21d70_0, 20, 5;
L_0x7ff850d27e30 .part v0x7ff850d21d70_0, 31, 1;
L_0x7ff850d27f20 .part v0x7ff850d21d70_0, 7, 1;
L_0x7ff850d280c0 .part v0x7ff850d21d70_0, 25, 6;
L_0x7ff850d28180 .part v0x7ff850d21d70_0, 8, 4;
S_0x7ff850d220e0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 40, 15 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7ff850d27860 .functor BUFZ 32, L_0x7ff850d27530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff850d222c0_0 .net *"_s0", 31 0, L_0x7ff850d27530;  1 drivers
v0x7ff850d22370_0 .net *"_s2", 31 0, L_0x7ff850d276e0;  1 drivers
v0x7ff850d22410_0 .net *"_s4", 29 0, L_0x7ff850d27600;  1 drivers
L_0x100851008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff850d224a0_0 .net *"_s6", 1 0, L_0x100851008;  1 drivers
v0x7ff850d22550_0 .net "addr_i", 31 0, v0x7ff850d258e0_0;  alias, 1 drivers
v0x7ff850d22670_0 .net "instr_o", 31 0, L_0x7ff850d27860;  alias, 1 drivers
v0x7ff850d22700 .array "memory", 255 0, 31 0;
L_0x7ff850d27530 .array/port v0x7ff850d22700, L_0x7ff850d276e0;
L_0x7ff850d27600 .part v0x7ff850d258e0_0, 2, 30;
L_0x7ff850d276e0 .concat [ 30 2 0 0], L_0x7ff850d27600, L_0x100851008;
S_0x7ff850d227b0 .scope module, "MEM_WB_Reg" "MEM_WB_Reg" 3 209, 16 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "inst_i"
    .port_info 2 /INPUT 2 "WB_signal_i"
    .port_info 3 /INPUT 32 "MEMdata_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /OUTPUT 32 "inst_o"
    .port_info 6 /OUTPUT 2 "WB_signal_o"
    .port_info 7 /OUTPUT 32 "MEMdata_o"
    .port_info 8 /OUTPUT 32 "ALUResult_o"
v0x7ff850d22a90_0 .net "ALUResult_i", 31 0, v0x7ff850d1e6e0_0;  alias, 1 drivers
v0x7ff850d22b70_0 .var "ALUResult_o", 31 0;
v0x7ff850d22c10_0 .net "MEMdata_i", 31 0, v0x7ff850d1e0f0_0;  1 drivers
v0x7ff850d22ce0_0 .var "MEMdata_o", 31 0;
v0x7ff850d22d70_0 .net "WB_signal_i", 1 0, v0x7ff850d1eaf0_0;  alias, 1 drivers
v0x7ff850d22e90_0 .var "WB_signal_o", 1 0;
v0x7ff850d22f20_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  alias, 1 drivers
v0x7ff850d23030_0 .net "inst_i", 31 0, v0x7ff850d1ed60_0;  1 drivers
v0x7ff850d230e0_0 .var "inst_o", 31 0;
L_0x7ff850d27b10 .part v0x7ff850d230e0_0, 7, 5;
L_0x7ff850d28ad0 .part v0x7ff850d230e0_0, 7, 5;
L_0x7ff850d28bb0 .part v0x7ff850d22e90_0, 0, 1;
S_0x7ff850d23290 .scope module, "MUX_Control" "MUX8" 3 102, 17 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "stall_select_i"
    .port_info 1 /INPUT 1 "flush_select_i"
    .port_info 2 /INPUT 2 "EX_signal_i"
    .port_info 3 /INPUT 3 "MEM_signal_i"
    .port_info 4 /INPUT 2 "WB_signal_i"
    .port_info 5 /OUTPUT 2 "EX_signal_o"
    .port_info 6 /OUTPUT 3 "MEM_signal_o"
    .port_info 7 /OUTPUT 2 "WB_signal_o"
v0x7ff850d23520_0 .net "EX_signal_i", 1 0, v0x7ff850d1d7f0_0;  alias, 1 drivers
v0x7ff850d23610_0 .var "EX_signal_o", 1 0;
v0x7ff850d236b0_0 .net "MEM_signal_i", 2 0, v0x7ff850d1d8b0_0;  1 drivers
v0x7ff850d23780_0 .var "MEM_signal_o", 2 0;
v0x7ff850d23830_0 .net "WB_signal_i", 1 0, v0x7ff850d1d960_0;  1 drivers
v0x7ff850d23900_0 .var "WB_signal_o", 1 0;
v0x7ff850d239b0_0 .net "flush_select_i", 0 0, v0x7ff850d1f290_0;  alias, 1 drivers
v0x7ff850d23a80_0 .net "stall_select_i", 0 0, v0x7ff850d20710_0;  alias, 1 drivers
E_0x7ff850d234b0/0 .event edge, v0x7ff850d1f290_0, v0x7ff850d1d960_0, v0x7ff850d1d8b0_0, v0x7ff850d1d7f0_0;
E_0x7ff850d234b0/1 .event edge, v0x7ff850d1d490_0;
E_0x7ff850d234b0 .event/or E_0x7ff850d234b0/0, E_0x7ff850d234b0/1;
S_0x7ff850d23bb0 .scope module, "MUX_R2Src" "EX_MUX" 3 149, 18 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7ff850d23e60_0 .net "dataEx_i", 31 0, v0x7ff850d1e6e0_0;  alias, 1 drivers
v0x7ff850d23f00_0 .net "dataMem_i", 31 0, v0x7ff850d25330_0;  1 drivers
v0x7ff850d23fa0_0 .net "dataOrigin_i", 31 0, v0x7ff850d21090_0;  1 drivers
v0x7ff850d24050_0 .var "data_o", 31 0;
v0x7ff850d24100_0 .net "select_i", 1 0, v0x7ff850d20020_0;  1 drivers
E_0x7ff850d23e10 .event edge, v0x7ff850d23f00_0, v0x7ff850d1df00_0, v0x7ff850d21090_0, v0x7ff850d20020_0;
S_0x7ff850d24230 .scope module, "MUX_RSSrc" "EX_MUX" 3 134, 18 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataOrigin_i"
    .port_info 1 /INPUT 32 "dataEx_i"
    .port_info 2 /INPUT 32 "dataMem_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7ff850d244c0_0 .net "dataEx_i", 31 0, v0x7ff850d1e6e0_0;  alias, 1 drivers
v0x7ff850d245f0_0 .net "dataMem_i", 31 0, v0x7ff850d25330_0;  alias, 1 drivers
v0x7ff850d24690_0 .net "dataOrigin_i", 31 0, v0x7ff850d211c0_0;  1 drivers
v0x7ff850d24740_0 .var "data_o", 31 0;
v0x7ff850d247f0_0 .net "select_i", 1 0, v0x7ff850d1ff70_0;  1 drivers
E_0x7ff850d24460 .event edge, v0x7ff850d23f00_0, v0x7ff850d1df00_0, v0x7ff850d211c0_0, v0x7ff850d1ff70_0;
S_0x7ff850d24920 .scope module, "MUX_RTSrc" "MUX32" 3 142, 19 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7ff850d24c80_0 .net/s "data1_i", 31 0, v0x7ff850d20d80_0;  1 drivers
v0x7ff850d24d50_0 .net/s "data2_i", 31 0, v0x7ff850d24050_0;  alias, 1 drivers
v0x7ff850d24de0_0 .var/s "data_o", 31 0;
v0x7ff850d24e70_0 .net "select_i", 0 0, v0x7ff850d20e30_0;  1 drivers
E_0x7ff850d24c30 .event edge, v0x7ff850d20d80_0, v0x7ff850d1e8d0_0, v0x7ff850d20e30_0;
S_0x7ff850d24f40 .scope module, "MUX_WriteBackSrc" "MUX32" 3 222, 19 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7ff850d251b0_0 .net/s "data1_i", 31 0, v0x7ff850d22ce0_0;  1 drivers
v0x7ff850d25280_0 .net/s "data2_i", 31 0, v0x7ff850d22b70_0;  1 drivers
v0x7ff850d25330_0 .var/s "data_o", 31 0;
v0x7ff850d25420_0 .net "select_i", 0 0, L_0x7ff850d28bb0;  1 drivers
E_0x7ff850d25150 .event edge, v0x7ff850d22ce0_0, v0x7ff850d22b70_0, v0x7ff850d25420_0;
S_0x7ff850d254f0 .scope module, "PC" "PC" 3 23, 20 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7ff850d257a0_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  alias, 1 drivers
v0x7ff850d25840_0 .net "pc_i", 31 0, v0x7ff850d1d3d0_0;  1 drivers
v0x7ff850d258e0_0 .var "pc_o", 31 0;
v0x7ff850d25990_0 .net "rst_i", 0 0, v0x7ff850d270b0_0;  alias, 1 drivers
v0x7ff850d25a20_0 .net "start_i", 0 0, v0x7ff850d27140_0;  alias, 1 drivers
E_0x7ff850d25750/0 .event negedge, v0x7ff850d25990_0;
E_0x7ff850d25750/1 .event posedge, v0x7ff850d1dfa0_0;
E_0x7ff850d25750 .event/or E_0x7ff850d25750/0, E_0x7ff850d25750/1;
S_0x7ff850d25b80 .scope module, "Registers" "Registers" 3 57, 21 1 0, S_0x7ff850d00730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 2 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
v0x7ff850d25e50_0 .net "RDaddr_i", 4 0, L_0x7ff850d27b10;  1 drivers
v0x7ff850d25f00_0 .net/s "RDdata_i", 31 0, v0x7ff850d25330_0;  alias, 1 drivers
v0x7ff850d25fa0_0 .net "RSaddr_i", 4 0, L_0x7ff850d27950;  1 drivers
v0x7ff850d26060_0 .var "RSdata_o", 31 0;
v0x7ff850d26140_0 .net "RTaddr_i", 4 0, L_0x7ff850d279f0;  1 drivers
v0x7ff850d26210_0 .var "RTdata_o", 31 0;
v0x7ff850d262f0_0 .net "RegWrite_i", 1 0, v0x7ff850d22e90_0;  alias, 1 drivers
v0x7ff850d263c0_0 .net "clk_i", 0 0, v0x7ff850d26f20_0;  alias, 1 drivers
v0x7ff850d26450 .array/s "register", 31 0, 31 0;
E_0x7ff850d256a0 .event edge, v0x7ff850d1f440_0, v0x7ff850d26140_0, v0x7ff850d25fa0_0;
    .scope S_0x7ff850d1cfe0;
T_0 ;
    %wait E_0x7ff850d1d210;
    %load/vec4 v0x7ff850d1d490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7ff850d1d260_0;
    %load/vec4 v0x7ff850d1d320_0;
    %add;
    %store/vec4 v0x7ff850d1d3d0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff850d1d260_0;
    %store/vec4 v0x7ff850d1d3d0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff850d254f0;
T_1 ;
    %wait E_0x7ff850d25750;
    %load/vec4 v0x7ff850d25990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff850d258e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff850d25a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ff850d25840_0;
    %assign/vec4 v0x7ff850d258e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ff850d258e0_0;
    %assign/vec4 v0x7ff850d258e0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff850d218f0;
T_2 ;
    %wait E_0x7ff850d1de00;
    %load/vec4 v0x7ff850d21f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7ff850d21ce0_0;
    %assign/vec4 v0x7ff850d21d70_0, 0;
    %load/vec4 v0x7ff850d21e00_0;
    %assign/vec4 v0x7ff850d21ed0_0, 0;
T_2.0 ;
    %load/vec4 v0x7ff850d21c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff850d21d70_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff850d25b80;
T_3 ;
    %wait E_0x7ff850d1de00;
    %load/vec4 v0x7ff850d262f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7ff850d25f00_0;
    %load/vec4 v0x7ff850d25e50_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7ff850d26450, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff850d25b80;
T_4 ;
    %wait E_0x7ff850d256a0;
    %load/vec4 v0x7ff850d25fa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff850d26450, 4;
    %store/vec4 v0x7ff850d26060_0, 0, 32;
    %load/vec4 v0x7ff850d26140_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff850d26450, 4;
    %store/vec4 v0x7ff850d26210_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff850d1d590;
T_5 ;
    %wait E_0x7ff850d1d7a0;
    %load/vec4 v0x7ff850d1da20_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff850d1d960_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff850d1d960_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7ff850d1d960_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7ff850d1d960_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff850d1da20_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff850d1d8b0_0, 0, 3;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff850d1d8b0_0, 0, 3;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff850d1d8b0_0, 0, 3;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff850d1d8b0_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff850d1da20_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff850d1d7f0_0, 0, 2;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff850d1d7f0_0, 0, 2;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff850d1d7f0_0, 0, 2;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff850d1d7f0_0, 0, 2;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff850d1d7f0_0, 0, 2;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ff850d20850;
T_6 ;
    %wait E_0x7ff850d1de00;
    %load/vec4 v0x7ff850d21640_0;
    %assign/vec4 v0x7ff850d216d0_0, 0;
    %load/vec4 v0x7ff850d20c20_0;
    %assign/vec4 v0x7ff850d20ce0_0, 0;
    %load/vec4 v0x7ff850d20ec0_0;
    %assign/vec4 v0x7ff850d20fb0_0, 0;
    %load/vec4 v0x7ff850d21430_0;
    %assign/vec4 v0x7ff850d214c0_0, 0;
    %load/vec4 v0x7ff850d21120_0;
    %assign/vec4 v0x7ff850d211c0_0, 0;
    %load/vec4 v0x7ff850d212e0_0;
    %assign/vec4 v0x7ff850d21090_0, 0;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x7ff850d212e0_0;
    %assign/vec4 v0x7ff850d213a0_0, 0;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff850d213a0_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff850d213a0_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff850d213a0_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x7ff850d212e0_0;
    %assign/vec4 v0x7ff850d213a0_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7ff850d20d80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff850d20d80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff850d20d80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7ff850d20d80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7ff850d20d80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff850d21640_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff850d20e30_0, 0;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff850d20e30_0, 0;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff850d20e30_0, 0;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff850d20e30_0, 0;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff850d20e30_0, 0;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff850d20190;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff850d20710_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7ff850d20190;
T_8 ;
    %wait E_0x7ff850d20440;
    %load/vec4 v0x7ff850d20470_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7ff850d20540_0;
    %load/vec4 v0x7ff850d205d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff850d20540_0;
    %load/vec4 v0x7ff850d20660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff850d20710_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff850d20710_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ff850d23290;
T_9 ;
    %wait E_0x7ff850d234b0;
    %load/vec4 v0x7ff850d23a80_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7ff850d239b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.0, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff850d23610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ff850d23780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff850d23900_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ff850d23520_0;
    %assign/vec4 v0x7ff850d23610_0, 0;
    %load/vec4 v0x7ff850d236b0_0;
    %assign/vec4 v0x7ff850d23780_0, 0;
    %load/vec4 v0x7ff850d23830_0;
    %assign/vec4 v0x7ff850d23900_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ff850d1eef0;
T_10 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff850d1f3b0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7ff850d1eef0;
T_11 ;
    %wait E_0x7ff850d1f160;
    %load/vec4 v0x7ff850d1f320_0;
    %store/vec4 v0x7ff850d1f680_0, 0, 32;
    %load/vec4 v0x7ff850d1f680_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff850d1f5d0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7ff850d1f5d0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 1, 0, 1;
    %pushi/vec4 12, 0, 32;
    %load/vec4 v0x7ff850d1f5d0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x7ff850d1f680_0, 4, 1;
    %load/vec4 v0x7ff850d1f5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff850d1f5d0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x7ff850d1f1c0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff850d1f440_0;
    %load/vec4 v0x7ff850d1f520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff850d1f290_0, 0, 1;
    %load/vec4 v0x7ff850d1f680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %subi 4, 0, 32;
    %store/vec4 v0x7ff850d1f3b0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff850d1f290_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7ff850d1f3b0_0, 0, 32;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff850d24230;
T_12 ;
    %wait E_0x7ff850d24460;
    %load/vec4 v0x7ff850d247f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x7ff850d24690_0;
    %store/vec4 v0x7ff850d24740_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x7ff850d244c0_0;
    %store/vec4 v0x7ff850d24740_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7ff850d245f0_0;
    %store/vec4 v0x7ff850d24740_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ff850d24920;
T_13 ;
    %wait E_0x7ff850d24c30;
    %load/vec4 v0x7ff850d24e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7ff850d24c80_0;
    %assign/vec4 v0x7ff850d24de0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7ff850d24d50_0;
    %assign/vec4 v0x7ff850d24de0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ff850d23bb0;
T_14 ;
    %wait E_0x7ff850d23e10;
    %load/vec4 v0x7ff850d24100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x7ff850d23fa0_0;
    %store/vec4 v0x7ff850d24050_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x7ff850d23e60_0;
    %store/vec4 v0x7ff850d24050_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7ff850d23f00_0;
    %store/vec4 v0x7ff850d24050_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7ff850d1cb40;
T_15 ;
    %wait E_0x7ff850d1cd40;
    %load/vec4 v0x7ff850d1ce30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7ff850d1cd70_0, 0;
T_15.0 ;
    %load/vec4 v0x7ff850d1ce30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7ff850d1cd70_0, 0;
T_15.2 ;
    %load/vec4 v0x7ff850d1ce30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x7ff850d1ced0_0;
    %cmpi/e 6, 0, 10;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7ff850d1cd70_0, 0;
T_15.6 ;
    %load/vec4 v0x7ff850d1ced0_0;
    %cmpi/e 7, 0, 10;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7ff850d1cd70_0, 0;
T_15.8 ;
    %load/vec4 v0x7ff850d1ced0_0;
    %cmpi/e 0, 0, 10;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7ff850d1cd70_0, 0;
T_15.10 ;
    %load/vec4 v0x7ff850d1ced0_0;
    %cmpi/e 256, 0, 10;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7ff850d1cd70_0, 0;
T_15.12 ;
    %load/vec4 v0x7ff850d1ced0_0;
    %cmpi/e 8, 0, 10;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7ff850d1cd70_0, 0;
T_15.14 ;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ff850d0ceb0;
T_16 ;
    %wait E_0x7ff850d0bab0;
    %load/vec4 v0x7ff850d0b4d0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7ff850d1c860_0;
    %load/vec4 v0x7ff850d1c920_0;
    %add;
    %store/vec4 v0x7ff850d1c9d0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x7ff850d0b4d0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7ff850d1c860_0;
    %load/vec4 v0x7ff850d1c920_0;
    %sub;
    %store/vec4 v0x7ff850d1c9d0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7ff850d0b4d0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x7ff850d1c860_0;
    %load/vec4 v0x7ff850d1c920_0;
    %and;
    %store/vec4 v0x7ff850d1c9d0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x7ff850d0b4d0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x7ff850d1c860_0;
    %load/vec4 v0x7ff850d1c920_0;
    %or;
    %store/vec4 v0x7ff850d1c9d0_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x7ff850d0b4d0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x7ff850d1c860_0;
    %load/vec4 v0x7ff850d1c920_0;
    %mul;
    %store/vec4 v0x7ff850d1c9d0_0, 0, 32;
T_16.8 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7ff850d1f7c0;
T_17 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff850d1ff70_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff850d20020_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x7ff850d1f7c0;
T_18 ;
    %wait E_0x7ff850d1faa0;
    %load/vec4 v0x7ff850d1fbb0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff850d1fb00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff850d1fb00_0;
    %load/vec4 v0x7ff850d1fc70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff850d1ff70_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7ff850d1fec0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff850d1fdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff850d1fdd0_0;
    %load/vec4 v0x7ff850d1fc70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff850d1ff70_0, 0, 2;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff850d1ff70_0, 0, 2;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ff850d1f7c0;
T_19 ;
    %wait E_0x7ff850d1f0a0;
    %load/vec4 v0x7ff850d1fbb0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff850d1fb00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff850d1fb00_0;
    %load/vec4 v0x7ff850d1fd20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7ff850d20020_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7ff850d1fec0_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff850d1fdd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff850d1fdd0_0;
    %load/vec4 v0x7ff850d1fd20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff850d20020_0, 0, 2;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff850d20020_0, 0, 2;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ff850d1e300;
T_20 ;
    %wait E_0x7ff850d1de00;
    %load/vec4 v0x7ff850d1ecd0_0;
    %assign/vec4 v0x7ff850d1ed60_0, 0;
    %load/vec4 v0x7ff850d1e770_0;
    %assign/vec4 v0x7ff850d1e820_0, 0;
    %load/vec4 v0x7ff850d1ea50_0;
    %assign/vec4 v0x7ff850d1eaf0_0, 0;
    %load/vec4 v0x7ff850d1e630_0;
    %assign/vec4 v0x7ff850d1e6e0_0, 0;
    %load/vec4 v0x7ff850d1e8d0_0;
    %assign/vec4 v0x7ff850d1e9b0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7ff850d1db30;
T_21 ;
    %wait E_0x7ff850d1de00;
    %load/vec4 v0x7ff850d1de40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7ff850d1e050_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7ff850d1df00_0;
    %store/vec4a v0x7ff850d1e1e0, 4, 0;
    %load/vec4 v0x7ff850d1e050_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7ff850d1df00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff850d1e1e0, 4, 0;
    %load/vec4 v0x7ff850d1e050_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7ff850d1df00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff850d1e1e0, 4, 0;
    %load/vec4 v0x7ff850d1e050_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7ff850d1df00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7ff850d1e1e0, 4, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7ff850d1db30;
T_22 ;
    %wait E_0x7ff850d1ddd0;
    %load/vec4 v0x7ff850d1de40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x7ff850d1df00_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %load/vec4 v0x7ff850d1df00_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff850d1df00_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7ff850d1df00_0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff850d1e0f0_0, 0, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7ff850d227b0;
T_23 ;
    %wait E_0x7ff850d1de00;
    %load/vec4 v0x7ff850d22a90_0;
    %assign/vec4 v0x7ff850d22b70_0, 0;
    %load/vec4 v0x7ff850d22d70_0;
    %assign/vec4 v0x7ff850d22e90_0, 0;
    %load/vec4 v0x7ff850d22c10_0;
    %assign/vec4 v0x7ff850d22ce0_0, 0;
    %load/vec4 v0x7ff850d23030_0;
    %assign/vec4 v0x7ff850d230e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7ff850d24f40;
T_24 ;
    %wait E_0x7ff850d25150;
    %load/vec4 v0x7ff850d25420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7ff850d251b0_0;
    %assign/vec4 v0x7ff850d25330_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7ff850d25280_0;
    %assign/vec4 v0x7ff850d25330_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7ff850d02da0;
T_25 ;
    %delay 25, 0;
    %load/vec4 v0x7ff850d26f20_0;
    %inv;
    %store/vec4 v0x7ff850d26f20_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7ff850d02da0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff850d271d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff850d27480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff850d27260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff850d27330_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x7ff850d27330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_26.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff850d27330_0;
    %store/vec4a v0x7ff850d22700, 4, 0;
    %load/vec4 v0x7ff850d27330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff850d27330_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff850d27330_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7ff850d27330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7ff850d27330_0;
    %store/vec4a v0x7ff850d1e1e0, 4, 0;
    %load/vec4 v0x7ff850d27330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff850d27330_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff850d27330_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x7ff850d27330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff850d27330_0;
    %store/vec4a v0x7ff850d26450, 4, 0;
    %load/vec4 v0x7ff850d27330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff850d27330_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %vpi_call 2 40 "$readmemb", "../testcase_Fibonacci/Fibonacci_instruction.txt", v0x7ff850d22700 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7ff850d273d0_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff850d1e1e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff850d26f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff850d270b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff850d27140_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff850d270b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff850d27140_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7ff850d02da0;
T_27 ;
    %wait E_0x7ff850d1de00;
    %load/vec4 v0x7ff850d271d0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_27.0 ;
    %load/vec4 v0x7ff850d20710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x7ff850d27480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff850d27480_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x7ff850d1f290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x7ff850d27260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff850d27260_0, 0, 32;
T_27.4 ;
    %vpi_call 2 75 "$display", "Registers data RS1:%d,RS2:%d RD:%d\012", v0x7ff850d26060_0, v0x7ff850d26210_0, v0x7ff850d25f00_0 {0 0 0};
    %vpi_call 2 80 "$display", "ForwardA:%b, ForwardB:%b\012", v0x7ff850d1ff70_0, v0x7ff850d20020_0 {0 0 0};
    %vpi_call 2 87 "$fdisplay", v0x7ff850d273d0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7ff850d271d0_0, v0x7ff850d27140_0, v0x7ff850d27480_0, v0x7ff850d27260_0, v0x7ff850d258e0_0 {0 0 0};
    %vpi_call 2 90 "$fdisplay", v0x7ff850d273d0_0, "Registers" {0 0 0};
    %vpi_call 2 91 "$fdisplay", v0x7ff850d273d0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7ff850d26450, 0>, &A<v0x7ff850d26450, 8>, &A<v0x7ff850d26450, 16>, &A<v0x7ff850d26450, 24> {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7ff850d273d0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7ff850d26450, 1>, &A<v0x7ff850d26450, 9>, &A<v0x7ff850d26450, 17>, &A<v0x7ff850d26450, 25> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7ff850d273d0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7ff850d26450, 2>, &A<v0x7ff850d26450, 10>, &A<v0x7ff850d26450, 18>, &A<v0x7ff850d26450, 26> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7ff850d273d0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7ff850d26450, 3>, &A<v0x7ff850d26450, 11>, &A<v0x7ff850d26450, 19>, &A<v0x7ff850d26450, 27> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7ff850d273d0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7ff850d26450, 4>, &A<v0x7ff850d26450, 12>, &A<v0x7ff850d26450, 20>, &A<v0x7ff850d26450, 28> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7ff850d273d0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7ff850d26450, 5>, &A<v0x7ff850d26450, 13>, &A<v0x7ff850d26450, 21>, &A<v0x7ff850d26450, 29> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7ff850d273d0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7ff850d26450, 6>, &A<v0x7ff850d26450, 14>, &A<v0x7ff850d26450, 22>, &A<v0x7ff850d26450, 30> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7ff850d273d0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7ff850d26450, 7>, &A<v0x7ff850d26450, 15>, &A<v0x7ff850d26450, 23>, &A<v0x7ff850d26450, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 101 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 102 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 103 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 104 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 105 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 106 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 107 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff850d1e1e0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 108 "$fdisplay", v0x7ff850d273d0_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7ff850d273d0_0, "\012" {0 0 0};
    %load/vec4 v0x7ff850d271d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff850d271d0_0, 0, 32;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EX_MEM_Reg.v";
    "Flush_Unit.v";
    "ForwardUnit.v";
    "HazzardDetectionUnit.v";
    "ID_EX_Reg.v";
    "IF_ID_Reg.v";
    "Instruction_Memory.v";
    "MEM_WB_Reg.v";
    "MUX8.v";
    "EX_MUX.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
