# Reading pref.tcl
# do {C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/sims/sims.mdo}
# Loading project sims
# Compile of imx_capture.v was successful.
# Compile of watch_dog.v was successful.
# Compile of top.v was successful.
# Compile of tb.v was successful.
# 4 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_ecp5u tb 
# Start time: 00:35:50 on Jan 31,2025
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb
# Loading ovi_ecp5u.GSR
# Loading ovi_ecp5u.PUR
# Loading work.top
# Loading work.watch_dog
# Loading work.imx_interface
# Loading ovi_ecp5u.IB
# Loading ovi_ecp5u.CLKDIVF
# Loading ovi_ecp5u.ECLKSYNCB
# Loading work.imx_interfacegddr_sync
# Loading ovi_ecp5u.IDDRX2F
# Loading ovi_ecp5u.DELAYG
# Loading work.imx_capture
# Loading work.line_buffer
# Loading ovi_ecp5u.AND2
# Loading ovi_ecp5u.INV
# Loading ovi_ecp5u.OR2
# Loading ovi_ecp5u.XOR2
# Loading ovi_ecp5u.ROM16X1A
# Loading ovi_ecp5u.PDPW16KD
# Loading ovi_ecp5u.DP16KD
# Loading ovi_ecp5u.FD1P3BX
# Loading ovi_ecp5u.FD1P3DX
# Loading ovi_ecp5u.FD1S3DX
# Loading ovi_ecp5u.FD1S3BX
# Loading ovi_ecp5u.CCU2C
# Loading ovi_ecp5u.VHI
# Loading ovi_ecp5u.VLO
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst'.  Expected 11, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/inst File: C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v Line: 238
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'rgb_tft'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'tft_clk'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'tft_de'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'tft_bl'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'imx_capture_inst'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/inst/imx_capture_inst File: C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/top.v Line: 48
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/top.v(48): [TFMPC] - Missing connection for port 'data_vaild'.
# Loading ovi_ecp5u.UDFDL7E_UDP_X
# Loading ovi_ecp5u.UDFDL5E_UDP_X
# Loading ovi_ecp5u.UDFDL5_UDP_X
# Loading ovi_ecp5u.UDFDL7_UDP_X
# Loading ovi_ecp5u.lut_mux4
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position end sim:/tb/inst/imx_capture_inst/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst'.  Expected 11, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/inst File: C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v Line: 238
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'rgb_tft'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'hsync'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'vsync'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'tft_clk'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'tft_de'.
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(238): [TFMPC] - Missing connection for port 'tft_bl'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'imx_capture_inst'.  Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/inst/imx_capture_inst File: C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/top.v Line: 48
# ** Warning: (vsim-3722) C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/top.v(48): [TFMPC] - Missing connection for port 'data_vaild'.
run -all
# ** Note: $stop    : C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v(249)
#    Time: 200 us  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/11382/Documents/DIY_PRJ/DIY_IMX178_CAM/FPGA/src/tb.v line 249
# End time: 01:30:55 on Jan 31,2025, Elapsed time: 0:55:05
# Errors: 0, Warnings: 10
