
---------- Begin Simulation Statistics ----------
final_tick                               9602061073174                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105535                       # Simulator instruction rate (inst/s)
host_mem_usage                               17067820                       # Number of bytes of host memory used
host_op_rate                                   157294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.76                       # Real time elapsed on the host
host_tick_rate                               79042427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000022                       # Number of instructions simulated
sim_ops                                      14904490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007490                       # Number of seconds simulated
sim_ticks                                  7489721174                       # Number of ticks simulated
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            27                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          29                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               36                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         36                       # Number of busy cycles
system.cpu.num_cc_register_writes                   5                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  14                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     25.93%     25.93% # Class of executed instruction
system.cpu.op_class::IntMult                        1      3.70%     29.63% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     29.63% # Class of executed instruction
system.cpu.op_class::FloatAdd                       3     11.11%     40.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     40.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   1      3.70%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  5     18.52%     62.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::MemRead                        5     18.52%     81.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     11.11%     92.59% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2      7.41%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         27                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       221803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        447796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        55056                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          409                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        55473                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        54843                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        55056                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          213                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           55473                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            276386                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5811223                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          409                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              55213                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1226062                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        13699                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       14904463                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     26927646                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.553500                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.844423                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     23967352     89.01%     89.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       575799      2.14%     91.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       314285      1.17%     92.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       270608      1.00%     93.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       123712      0.46%     93.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       213830      0.79%     94.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       136210      0.51%     95.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        99788      0.37%     95.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1226062      4.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     26927646                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            5477645                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          11486819                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4088639                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch          408                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass          304      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      5842612     39.20%     39.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       811171      5.44%     44.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     44.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1015086      6.81%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     51.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       811172      5.44%     56.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1216754      8.16%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2839506     19.05%     84.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       307553      2.06%     86.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1249133      8.38%     94.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       811172      5.44%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     14904463                       # Class of committed instruction
system.switch_cpus.commit.refs                5207364                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              14904463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.694140                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.694140                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      24516222                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       14924351                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           545001                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            401071                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            565                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1466790                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4092073                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                234827                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1118976                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               55473                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            759362                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              26165915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10025024                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1130                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002059                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       763182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        54843                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.372105                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     26929662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.554812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.903325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         24477075     90.89%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           187942      0.70%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           171070      0.64%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           154704      0.57%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           136842      0.51%     93.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           164130      0.61%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           165362      0.61%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           193778      0.72%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1278759      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     26929662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           7644522                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4667975                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11745                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts          411                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            55242                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.601745                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6511836                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1118976                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g  3715.192000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles        15798074                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4093163                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           77                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1119724                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     14918233                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5392860                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          868                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16211844                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         174966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            565                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        404391                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       368656                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       326382                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         4505                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          995                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          18104223                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              14909255                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609053                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          11026428                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.553396                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               14909435                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         26249062                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9878295                       # number of integer regfile writes
system.switch_cpus.ipc                       0.371176                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.371176                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          321      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5844463     36.05%     36.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       811281      5.00%     41.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1016224      6.27%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       811234      5.00%     52.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1216841      7.51%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3730840     23.01%     82.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       307810      1.90%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1662469     10.25%     95.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       811230      5.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16212713                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5914871                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     11807589                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5479145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5486958                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              173554                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010705                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             117      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            6      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult           30      0.02%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         151065     87.04%     87.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            71      0.04%     87.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        21003     12.10%     99.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         1262      0.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10471075                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     47721714                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9430110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      9445142                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           14918233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16212713                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        13684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          662                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        23669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     26929662                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.602039                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.280021                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     20054389     74.47%     74.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2684797      9.97%     84.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1646168      6.11%     90.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1040847      3.87%     94.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       843137      3.13%     97.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       388519      1.44%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       148039      0.55%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        80466      0.30%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        43300      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     26929662                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.601777                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              759362                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       378353                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        62768                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4093163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1119724                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6622404                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 26941407                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        20638770                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20351363                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3642585                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           999922                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            424                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         56549                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      36915859                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       14921144                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20372735                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1303122                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            565                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       3987270                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            21243                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      7650897                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     23663229                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7965057                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             40619746                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            29838435                       # The number of ROB writes
system.switch_cpus.timesIdled                     129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       716417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          320                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1433436                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            320                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             225990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11506                       # Transaction distribution
system.membus.trans_dist::CleanEvict           210297                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        225992                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       673787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       673787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 673787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15199808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15199808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15199808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            225993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  225993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              225993                       # Request fanout histogram
system.membus.reqLayer2.occupancy           656803630                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1256233896                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7489721174                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            717012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          868223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            86                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       716930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2150279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2150451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     49646016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49651520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          222102                       # Total snoops (count)
system.tol2bus.snoopTraffic                    736384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           939121                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018456                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 938801     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    320      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             939121                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          431179668                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         597912114                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70056                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       491025                       # number of demand (read+write) hits
system.l2.demand_hits::total                   491025                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       491025                       # number of overall hits
system.l2.overall_hits::total                  491025                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           84                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       225900                       # number of demand (read+write) misses
system.l2.demand_misses::total                 225994                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           84                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       225900                       # number of overall misses
system.l2.overall_misses::total                225994                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5525528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  19111928988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19117454516                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5525528                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  19111928988                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19117454516                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           84                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       716925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               717019                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           84                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       716925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              717019                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.315096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315186                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.315096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315186                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 65780.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84603.492643                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84592.752533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 65780.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84603.492643                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84592.752533                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11506                       # number of writebacks
system.l2.writebacks::total                     11506                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       225900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            225984                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       225900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           225984                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5046316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17824605352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17829651668                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5046316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17824605352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17829651668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.315096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315172                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.315096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315172                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 60075.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78904.848836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78897.849706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 60075.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78904.848836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78897.849706                       # average overall mshr miss latency
system.l2.replacements                         222102                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        58790                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58790                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        58790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58790                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           84                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               86                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5525528                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5525528                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           84                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 65780.095238                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 64250.325581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           84                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           84                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5046316                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5046316                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 60075.190476                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60075.190476                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       491023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            491023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       225900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          225907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19111928988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19111928988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       716923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        716930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.315097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.315103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84603.492643                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84600.871102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       225900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       225900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17824605352                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17824605352                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.315097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.315094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78904.848836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78904.848836                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4050.921195                       # Cycle average of tags in use
system.l2.tags.total_refs                     1433412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    226198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.336979                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9594571352298                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.773705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.080677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.244516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.608571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4047.213726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11693686                       # Number of tag accesses
system.l2.tags.data_accesses                 11693686                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     14457408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14463424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       736384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          736384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       225897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              225991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11506                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11506                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             68360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       717784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1930299896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1931103130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       717784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           734874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98319281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98319281                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98319281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            68360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       717784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1930299896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2029422411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    219919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000727352738                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          713                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          713                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              421159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10791                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      225983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11506                       # Number of write requests accepted
system.mem_ctrls.readBursts                    225983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11506                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5980                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5770025388                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  825451256                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9475315914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26227.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43069.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    67139                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8639                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                225983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11506                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   81271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       155682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.146979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.697681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    54.686847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        99558     63.95%     63.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51786     33.26%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3349      2.15%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          699      0.45%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          182      0.12%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           71      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       155682                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     308.288920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    210.957538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    442.085762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           609     85.41%     85.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           23      3.23%     88.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.70%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      1.68%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           27      3.79%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           14      1.96%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           13      1.82%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.56%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.28%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           713                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.091164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.419126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              680     95.37%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.28%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      4.21%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           713                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14080192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  382720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  734272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14462912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               736384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1879.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1931.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7489657214                       # Total gap between requests
system.mem_ctrls.avgGap                      31536.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         5376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     14074816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       734272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 717783.729875335936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1879217620.124452590942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98037294.438806310296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           84                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       225899                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        11506                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1965382                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   9473350532                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 180404974828                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     23397.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     41936.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15679208.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         820513774.080000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         404960781.455999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        728547706.656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       25555577.376000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     619468872.287999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3927533162.783990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     22674401.568000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6549254276.208011                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        874.432322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     24183310                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    249860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7215667836                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         819850030.271999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         404627964.047998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        727535071.872001                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       32815742.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     619468872.287999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3927929373.983990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     22378706.448000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6554605761.311992                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        875.146832                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     23727506                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    249860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7216123640                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9594571352000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10028                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7489711146                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           27                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       759253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           759280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           27                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       759253                       # number of overall hits
system.cpu.icache.overall_hits::total          759280                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          109                       # number of overall misses
system.cpu.icache.overall_misses::total           111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6788204                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6788204                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6788204                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6788204                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       759362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       759391                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       759362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       759391                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.068966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000144                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.068966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000144                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 62277.100917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61154.990991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 62277.100917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61154.990991                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           84                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           84                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5596140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5596140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5596140                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5596140                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 66620.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66620.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 66620.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66620.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           27                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       759253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          759280                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6788204                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6788204                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       759362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       759391                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 62277.100917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61154.990991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           84                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5596140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5596140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 66620.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66620.714286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047046                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              759366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                86                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8829.837209                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9594571352298                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.045486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6075214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6075214                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4165433                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4165435                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4165433                       # number of overall hits
system.cpu.dcache.overall_hits::total         4165435                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            8                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       718329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         718337                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            8                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       718329                       # number of overall misses
system.cpu.dcache.overall_misses::total        718337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23088191065                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23088191065                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23088191065                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23088191065                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4883762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4883772                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4883762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4883772                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.147085                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.147087                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.147085                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.147087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32141.527162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32141.169207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32141.527162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32141.169207                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     12280262                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            402461                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.512924                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        58790                       # number of writebacks
system.cpu.dcache.writebacks::total             58790                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1404                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1404                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       716925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       716925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       716925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       716925                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22653002915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22653002915                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22653002915                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22653002915                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.146798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.146797                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.146798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.146797                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31597.451498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31597.451498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31597.451498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31597.451498                       # average overall mshr miss latency
system.cpu.dcache.replacements                 716417                       # number of replacements
system.cpu.dcache.csize                      28805316                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3046721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3046722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            7                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       718327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        718334                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  23088176332                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23088176332                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3765048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3765056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.875000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.190788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.190790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32141.596142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32141.282930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       716923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       716923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  22652989294                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22652989294                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31597.520646                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31597.520646                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1118712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1118713                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data        14733                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        14733                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1118714                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1118716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  7366.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total         4911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data        13621                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        13621                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  6810.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6810.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9602061073174                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.398919                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4882364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            716929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.810108                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9594571353410                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002042                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.396877                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          39787105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         39787105                       # Number of data accesses

---------- End Simulation Statistics   ----------
