{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667872052110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667872052111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  8 01:47:31 2022 " "Processing started: Tue Nov  8 01:47:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667872052111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667872052111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serialEncoder -c serialEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off serialEncoder -c serialEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667872052111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667872052547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667872052547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-structure " "Found design unit 1: AND_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066841 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XOR_2-structure " "Found design unit 2: XOR_2-structure" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066841 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066841 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_2 " "Found entity 2: XOR_2" {  } { { "logic.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/logic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667872066841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeDev.vhd 6 3 " "Found 6 design units, including 3 entities, in source file storeDev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_3bit-structure " "Found design unit 2: binCounter_3bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parReg_8bit-structure " "Found design unit 3: parReg_8bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066843 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066843 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_3bit " "Found entity 2: binCounter_3bit" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066843 ""} { "Info" "ISGN_ENTITY_NAME" "3 parReg_8bit " "Found entity 3: parReg_8bit" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667872066843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialEncoder-structure " "Found design unit 1: serialEncoder-structure" {  } { { "serialEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066844 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialEncoder " "Found entity 1: serialEncoder" {  } { { "serialEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/serialEncoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667872066844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitEncoder-structure " "Found design unit 1: bitEncoder-structure" {  } { { "bitEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/bitEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066846 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitEncoder " "Found entity 1: bitEncoder" {  } { { "bitEncoder.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/bitEncoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667872066846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667872066846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flipFlopDPET " "Elaborating entity \"flipFlopDPET\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667872066954 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q~reg0 Q~reg0_emulated Q~1 " "Register \"Q~reg0\" is converted into an equivalent circuit using register \"Q~reg0_emulated\" and latch \"Q~1\"" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 7 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667872067964 "|flipFlopDPET|Q~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nQ~reg0 nQ~reg0_emulated nQ~1 " "Register \"nQ~reg0\" is converted into an equivalent circuit using register \"nQ~reg0_emulated\" and latch \"nQ~1\"" {  } { { "storeDev.vhd" "" { Text "/home/andre/github/AAD/serialEncoder/storeDev.vhd" 7 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667872067964 "|flipFlopDPET|nQ~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1667872067964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667872068186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667872069032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667872069032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667872069088 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667872069088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667872069088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667872069088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667872069104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  8 01:47:49 2022 " "Processing ended: Tue Nov  8 01:47:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667872069104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667872069104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667872069104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667872069104 ""}
