

================================================================
== Vivado HLS Report for 'do_convolution'
================================================================
* Date:           Wed Dec 18 16:18:24 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        final_conv2d
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   47|   47|   47|   47|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- buf_x1       |    2|    2|         2|          1|          1|     2|    yes   |
        |- buf_x2       |    5|    5|         2|          1|          1|     5|    yes   |
        |- win_y_win_x  |    4|    4|         2|          1|          1|     4|    yes   |
        |- for_y_for_x  |   28|   28|         5|          1|          1|    25|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
  Pipeline-3 : II = 1, D = 5, States = { 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	16  / (exitcond_flatten9)
	14  / (!exitcond_flatten9)
14 --> 
	15  / true
15 --> 
	11  / true
16 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V), !map !28"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V), !map !34"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @do_convolution_str) nounwind"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%line_buf_0 = alloca [5 x i32], align 4" [final_conv2d/conv_v2/conv_v2.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%line_buf_1 = alloca [5 x i32], align 4" [final_conv2d/conv_v2/conv_v2.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [final_conv2d/conv_v2/conv_v2.cpp:48]

 <State 2> : 1.65ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x = phi i3 [ 3, %0 ], [ %x_1, %2 ]"
ST_2 : Operation 26 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %x, -3" [final_conv2d/conv_v2/conv_v2.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader21.0, label %2" [final_conv2d/conv_v2/conv_v2.cpp:48]
ST_2 : Operation 29 [1/1] (1.65ns)   --->   "%x_1 = add i3 %x, 1" [final_conv2d/conv_v2/conv_v2.cpp:48]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 5.96ns
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2)" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:49]
ST_3 : Operation 33 [1/1] (3.63ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [final_conv2d/conv_v2/conv_v2.cpp:50]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %x to i64" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%line_buf_0_addr = getelementptr [5 x i32]* %line_buf_0, i64 0, i64 %tmp_s" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 36 [1/1] (2.32ns)   --->   "store i32 %tmp, i32* %line_buf_0_addr, align 4" [final_conv2d/conv_v2/conv_v2.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_2)" [final_conv2d/conv_v2/conv_v2.cpp:50]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [final_conv2d/conv_v2/conv_v2.cpp:48]

 <State 4> : 1.77ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str3)" [final_conv2d/conv_v2/conv_v2.cpp:52]
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [final_conv2d/conv_v2/conv_v2.cpp:52]

 <State 5> : 1.65ns
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%x1 = phi i3 [ 0, %.preheader21.0 ], [ %x_2, %4 ]" [final_conv2d/conv_v2/conv_v2.cpp:52]
ST_5 : Operation 42 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %x1, -3" [final_conv2d/conv_v2/conv_v2.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"
ST_5 : Operation 44 [1/1] (1.65ns)   --->   "%x_2 = add i3 %x1, 1" [final_conv2d/conv_v2/conv_v2.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader21.1, label %4" [final_conv2d/conv_v2/conv_v2.cpp:52]

 <State 6> : 5.96ns
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:53]
ST_6 : Operation 49 [1/1] (3.63ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [final_conv2d/conv_v2/conv_v2.cpp:54]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = zext i3 %x1 to i64" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr [5 x i32]* %line_buf_1, i64 0, i64 %tmp_6" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 52 [1/1] (2.32ns)   --->   "store i32 %tmp_4, i32* %line_buf_1_addr, align 4" [final_conv2d/conv_v2/conv_v2.cpp:54]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_3)" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br label %3" [final_conv2d/conv_v2/conv_v2.cpp:52]

 <State 7> : 1.77ns
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str3, i32 %tmp_1)" [final_conv2d/conv_v2/conv_v2.cpp:54]
ST_7 : Operation 56 [1/1] (1.76ns)   --->   "br label %5" [final_conv2d/conv_v2/conv_v2.cpp:57]

 <State 8> : 5.92ns
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %.preheader21.1 ], [ %indvar_flatten_next, %.preheader20 ]"
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%y2 = phi i2 [ 1, %.preheader21.1 ], [ %tmp_9_mid2_v, %.preheader20 ]" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%window_2_2_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_6, %.preheader20 ]"
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%window_2_1_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_7, %.preheader20 ]"
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%window_1_2_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_8, %.preheader20 ]"
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%window_1_1_1 = phi i32 [ undef, %.preheader21.1 ], [ %window_2_2_9, %.preheader20 ]"
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%x3 = phi i2 [ 1, %.preheader21.1 ], [ %x_3, %.preheader20 ]"
ST_8 : Operation 64 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i3 %indvar_flatten, -4"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (1.65ns)   --->   "%indvar_flatten_next = add i3 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader19.preheader.preheader, label %.preheader20"
ST_8 : Operation 67 [1/1] (1.56ns)   --->   "%y = add i2 1, %y2" [final_conv2d/conv_v2/conv_v2.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %x3, -1" [final_conv2d/conv_v2/conv_v2.cpp:58]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.99ns)   --->   "%x3_mid2 = select i1 %exitcond, i2 1, i2 %x3" [final_conv2d/conv_v2/conv_v2.cpp:58]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.99ns)   --->   "%tmp_9_mid2_v = select i1 %exitcond, i2 %y, i2 %y2" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i2 %tmp_9_mid2_v to i1" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 72 [1/1] (0.95ns)   --->   "%cond_mid1 = icmp eq i2 %y2, 0" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.95ns)   --->   "%cond = icmp eq i2 %y2, 1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.99ns)   --->   "%cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%x3_cast = zext i2 %x3_mid2 to i3" [final_conv2d/conv_v2/conv_v2.cpp:58]
ST_8 : Operation 76 [1/1] (1.65ns)   --->   "%tmp_7 = add i3 2, %x3_cast" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %tmp_7 to i64" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%line_buf_0_addr_1 = getelementptr [5 x i32]* %line_buf_0, i64 0, i64 %tmp_8" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%line_buf_1_addr_1 = getelementptr [5 x i32]* %line_buf_1, i64 0, i64 %tmp_8" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_8 : Operation 80 [2/2] (2.32ns)   --->   "%line_buf_0_load = load i32* %line_buf_0_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 81 [2/2] (2.32ns)   --->   "%line_buf_1_load = load i32* %line_buf_1_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 82 [1/1] (0.95ns)   --->   "%cond1 = icmp eq i2 %x3_mid2, 1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (1.56ns)   --->   "%x_3 = add i2 1, %x3_mid2" [final_conv2d/conv_v2/conv_v2.cpp:58]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.72ns
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @win_y_win_x_str)"
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:59]
ST_9 : Operation 88 [1/2] (2.32ns)   --->   "%line_buf_0_load = load i32* %line_buf_0_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 89 [1/2] (2.32ns)   --->   "%line_buf_1_load = load i32* %line_buf_1_addr_1, align 4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 90 [1/1] (0.69ns)   --->   "%window_1_1_2 = select i1 %tmp_10, i32 %line_buf_0_load, i32 %line_buf_1_load" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_8)   --->   "%window_2_2_1_10 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_9)   --->   "%window_2_2_2 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_6)   --->   "%window_2_2_4 = select i1 %cond1, i32 %window_2_2_1, i32 %window_1_1_2" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node window_2_2_7)   --->   "%window_2_2_5 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_6 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_2_2_4" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_7 = select i1 %cond_mid2, i32 %window_2_1_1, i32 %window_2_2_5" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_8 = select i1 %cond_mid2, i32 %window_2_2_1_10, i32 %window_1_2_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%window_2_2_9 = select i1 %cond_mid2, i32 %window_2_2_2, i32 %window_1_1_1" [final_conv2d/conv_v2/conv_v2.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_5)" [final_conv2d/conv_v2/conv_v2.cpp:60]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "br label %5" [final_conv2d/conv_v2/conv_v2.cpp:58]

 <State 10> : 1.77ns
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%window_0_0_read_as = alloca i32"
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%window_0_0 = alloca i32"
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i32"
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%window_1_0_read_as = alloca i32"
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%window_2_0_read_as = alloca i32"
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%read_count_1 = alloca i32"
ST_10 : Operation 107 [1/1] (1.76ns)   --->   "store i32 7, i32* %read_count_1"
ST_10 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader19.preheader" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]

 <State 11> : 4.43ns
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 [ %indvar_flatten_next8, %._crit_edge ], [ 0, %.preheader19.preheader.preheader ]"
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%y_assign = phi i3 [ %y_assign_mid2, %._crit_edge ], [ 0, %.preheader19.preheader.preheader ]" [final_conv2d/conv_v2/conv_v2.cpp:65]
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%x_assign = phi i3 [ %x_4, %._crit_edge ], [ 0, %.preheader19.preheader.preheader ]"
ST_11 : Operation 112 [1/1] (1.13ns)   --->   "%tmp_i_i = icmp ne i3 %y_assign, 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (1.65ns)   --->   "%y_1 = add i3 %y_assign, 1" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (1.13ns)   --->   "%tmp_i2_i = icmp ult i3 %y_1, -3" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (1.36ns)   --->   "%exitcond_flatten9 = icmp eq i5 %indvar_flatten7, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (1.78ns)   --->   "%indvar_flatten_next8 = add i5 %indvar_flatten7, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%read_count_1_load = load i32* %read_count_1" [final_conv2d/conv_v2/conv_v2.cpp:80]
ST_11 : Operation 118 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %x_assign, -3" [final_conv2d/conv_v2/conv_v2.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.98ns)   --->   "%x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign" [final_conv2d/conv_v2/conv_v2.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (1.13ns)   --->   "%tmp_i_i_mid1 = icmp ne i3 %y_1, 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.99ns)   --->   "%tmp_i_i_mid2 = select i1 %exitcond2, i1 %tmp_i_i_mid1, i1 %tmp_i_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.65ns)   --->   "%y_assign_1_mid1 = add i3 2, %y_assign" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (1.13ns)   --->   "%tmp_i2_i_mid1 = icmp ult i3 %y_assign_1_mid1, -3" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.99ns)   --->   "%tmp_i2_i_mid2 = select i1 %exitcond2, i1 %tmp_i2_i_mid1, i1 %tmp_i2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.98ns)   --->   "%y_assign_mid2 = select i1 %exitcond2, i3 %y_1, i3 %y_assign" [final_conv2d/conv_v2/conv_v2.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.13ns)   --->   "%tmp_14_i_i = icmp ne i3 %x_assign_mid2, 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (1.65ns)   --->   "%x_4 = add i3 1, %x_assign_mid2" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_12 = zext i3 %x_assign_mid2 to i64" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%line_buf_0_addr_2 = getelementptr [5 x i32]* %line_buf_0, i64 0, i64 %tmp_12" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_11 : Operation 130 [2/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%line_buf_1_addr_2 = getelementptr [5 x i32]* %line_buf_1, i64 0, i64 %tmp_12" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_11 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_13 = icmp slt i32 %read_count_1_load, 25" [final_conv2d/conv_v2/conv_v2.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (1.76ns)   --->   "br i1 %tmp_13, label %6, label %._crit_edge" [final_conv2d/conv_v2/conv_v2.cpp:80]
ST_11 : Operation 134 [1/1] (2.55ns)   --->   "%read_count = add nsw i32 %read_count_1_load, 1" [final_conv2d/conv_v2/conv_v2.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (1.76ns)   --->   "store i32 %read_count, i32* %read_count_1" [final_conv2d/conv_v2/conv_v2.cpp:83]

 <State 12> : 6.78ns
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%window_0_0_read_as_1 = load i32* %window_0_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%window_0_0_load = load i32* %window_0_0" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%window_0_1_load = load i32* %window_0_1"
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "store i32 %window_0_1_load, i32* %window_0_0"
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "store i32 %window_0_0_load, i32* %window_0_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%window_0_1_load_1 = load i32* %window_0_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%or_cond1_i_i = and i1 %tmp_i_i_mid2, %tmp_14_i_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%p_read_i = select i1 %or_cond1_i_i, i32 %window_0_0_read_as_1, i32 0" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node result_3_0_1_i)   --->   "%tmp_11 = shl i32 %window_0_0_load, 1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_12 : Operation 145 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_0_1_i = add nsw i32 %p_read_i, %tmp_11" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.69ns)   --->   "%result_2_0_1_i = select i1 %tmp_i_i_mid2, i32 %result_3_0_1_i, i32 0" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (1.13ns)   --->   "%tmp_15_i2_i = icmp ult i3 %x_4, -3" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node result_2_0_2_i)   --->   "%p_i2_i = and i1 %tmp_i_i_mid2, %tmp_15_i2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (2.55ns)   --->   "%result_3_0_2_i = sub i32 %result_2_0_1_i, %window_0_1_load_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_2_0_2_i = select i1 %p_i2_i, i32 %result_3_0_2_i, i32 %result_2_0_1_i" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 152 [2/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:76]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "store i32 %window_0_2, i32* %window_0_1" [final_conv2d/conv_v2/conv_v2.cpp:74]
ST_12 : Operation 154 [1/1] (3.63ns)   --->   "%tmp_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_V)" [final_conv2d/conv_v2/conv_v2.cpp:82]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 155 [1/1] (1.76ns)   --->   "br label %._crit_edge" [final_conv2d/conv_v2/conv_v2.cpp:84]

 <State 13> : 7.62ns
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%window_2_1 = phi i32 [ %window_2_2, %._crit_edge ], [ %window_2_2_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%window_2_0 = phi i32 [ %window_2_1, %._crit_edge ], [ %window_2_1_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%window_1_1 = phi i32 [ %window_1_2, %._crit_edge ], [ %window_1_2_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%window_1_0 = phi i32 [ %window_1_1, %._crit_edge ], [ %window_1_1_1, %.preheader19.preheader.preheader ]"
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%window_1_0_read_as_1 = load i32* %window_1_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%window_2_0_read_as_1 = load i32* %window_2_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "store i32 %window_2_0, i32* %window_2_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:82]
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "store i32 %window_1_0, i32* %window_1_0_read_as" [final_conv2d/conv_v2/conv_v2.cpp:76]
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten9, label %7, label %.preheader19"
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node result_3_1_i)   --->   "%tmp_14 = shl i32 %window_1_0_read_as_1, 1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 166 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_1_i = add nsw i32 %result_2_0_2_i, %tmp_14" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.69ns)   --->   "%result_2_1_i = select i1 %tmp_14_i_i, i32 %result_3_1_i, i32 %result_2_0_2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_15 = shl i32 %window_1_0, 2" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7_1_1_i = sub i32 %tmp_15, %window_1_0" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 170 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%result_3_1_1_i = add nsw i32 %tmp_7_1_1_i, %result_2_1_i" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 171 [1/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:76]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : Operation 172 [1/1] (2.32ns)   --->   "store i32 %window_1_2, i32* %line_buf_0_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:76]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%window_2_2 = phi i32 [ %tmp_20, %6 ], [ 0, %.preheader19 ]"
ST_13 : Operation 174 [1/1] (2.32ns)   --->   "store i32 %window_2_2, i32* %line_buf_1_addr_2, align 4" [final_conv2d/conv_v2/conv_v2.cpp:85]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

 <State 14> : 8.35ns
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node result_3_1_2_i)   --->   "%tmp_16 = shl i32 %window_1_1, 1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_14 : Operation 176 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_1_2_i = sub i32 %result_3_1_1_i, %tmp_16" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.69ns)   --->   "%result_2_1_2_i = select i1 %tmp_15_i2_i, i32 %result_3_1_2_i, i32 %result_3_1_1_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%or_cond1_i6_i = and i1 %tmp_i2_i_mid2, %tmp_14_i_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (2.55ns)   --->   "%result_3_2_i = add nsw i32 %result_2_1_2_i, %window_2_0_read_as_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%result_2_2_i = select i1 %or_cond1_i6_i, i32 %result_3_2_i, i32 %result_2_1_2_i" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node result_3_2_1_i)   --->   "%tmp_17 = shl i32 %window_2_0, 2" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]
ST_14 : Operation 182 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_3_2_1_i = add nsw i32 %result_2_2_i, %tmp_17" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.86ns
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str8) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:66]
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str8)" [final_conv2d/conv_v2/conv_v2.cpp:66]
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_conv2d/conv_v2/conv_v2.cpp:67]
ST_15 : Operation 187 [1/1] (0.69ns)   --->   "%result_2_2_1_i = select i1 %tmp_i2_i_mid2, i32 %result_3_2_1_i, i32 %result_2_1_2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node val_out)   --->   "%p_i8_i = and i1 %tmp_i2_i_mid2, %tmp_15_i2_i" [final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (2.55ns)   --->   "%result_3_2_2_i = sub i32 %result_2_2_1_i, %window_2_1" [final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%val_out = select i1 %p_i8_i, i32 %result_3_2_2_i, i32 %result_2_2_1_i" [final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V, i32 %val_out)" [final_conv2d/conv_v2/conv_v2.cpp:71]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str8, i32 %tmp_9)" [final_conv2d/conv_v2/conv_v2.cpp:95]
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader19.preheader"

 <State 16> : 0.00ns
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "ret void" [final_conv2d/conv_v2/conv_v2.cpp:97]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', final_conv2d/conv_v2/conv_v2.cpp:48) [12]  (1.77 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', final_conv2d/conv_v2/conv_v2.cpp:48) [12]  (0 ns)
	'add' operation ('x', final_conv2d/conv_v2/conv_v2.cpp:48) [25]  (1.65 ns)

 <State 3>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_V' (final_conv2d/conv_v2/conv_v2.cpp:50) [20]  (3.63 ns)
	'store' operation (final_conv2d/conv_v2/conv_v2.cpp:50) of variable 'tmp', final_conv2d/conv_v2/conv_v2.cpp:50 on array 'line_buf[0]', final_conv2d/conv_v2/conv_v2.cpp:39 [23]  (2.32 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x1', final_conv2d/conv_v2/conv_v2.cpp:52) with incoming values : ('x_2', final_conv2d/conv_v2/conv_v2.cpp:52) [31]  (1.77 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'phi' operation ('x1', final_conv2d/conv_v2/conv_v2.cpp:52) with incoming values : ('x_2', final_conv2d/conv_v2/conv_v2.cpp:52) [31]  (0 ns)
	'add' operation ('x_2', final_conv2d/conv_v2/conv_v2.cpp:52) [34]  (1.65 ns)

 <State 6>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_V' (final_conv2d/conv_v2/conv_v2.cpp:54) [40]  (3.63 ns)
	'store' operation (final_conv2d/conv_v2/conv_v2.cpp:54) of variable 'tmp', final_conv2d/conv_v2/conv_v2.cpp:54 on array 'line_buf[1]', final_conv2d/conv_v2/conv_v2.cpp:39 [43]  (2.32 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [50]  (1.77 ns)

 <State 8>: 5.92ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', final_conv2d/conv_v2/conv_v2.cpp:58) [56]  (0 ns)
	'icmp' operation ('exitcond', final_conv2d/conv_v2/conv_v2.cpp:58) [63]  (0.959 ns)
	'select' operation ('x3_mid2', final_conv2d/conv_v2/conv_v2.cpp:58) [64]  (0.993 ns)
	'add' operation ('tmp_7', final_conv2d/conv_v2/conv_v2.cpp:60) [74]  (1.65 ns)
	'getelementptr' operation ('line_buf_1_addr_1', final_conv2d/conv_v2/conv_v2.cpp:60) [77]  (0 ns)
	'load' operation ('line_buf_1_load', final_conv2d/conv_v2/conv_v2.cpp:60) on array 'line_buf[1]', final_conv2d/conv_v2/conv_v2.cpp:39 [79]  (2.32 ns)

 <State 9>: 3.72ns
The critical path consists of the following:
	'load' operation ('line_buf_0_load', final_conv2d/conv_v2/conv_v2.cpp:60) on array 'line_buf[0]', final_conv2d/conv_v2/conv_v2.cpp:39 [78]  (2.32 ns)
	'select' operation ('window[1][1]', final_conv2d/conv_v2/conv_v2.cpp:60) [80]  (0.698 ns)
	'select' operation ('window[2][2]', final_conv2d/conv_v2/conv_v2.cpp:60) [84]  (0 ns)
	'select' operation ('window[2][2]', final_conv2d/conv_v2/conv_v2.cpp:60) [86]  (0.698 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('read_count') [99]  (0 ns)
	'store' operation of constant 7 on local variable 'read_count' [100]  (1.77 ns)

 <State 11>: 4.43ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [109]  (0 ns)
	'icmp' operation ('exitcond2', final_conv2d/conv_v2/conv_v2.cpp:65) [129]  (1.13 ns)
	'select' operation ('x_assign_mid2', final_conv2d/conv_v2/conv_v2.cpp:65) [130]  (0.98 ns)
	'getelementptr' operation ('line_buf_0_addr_2', final_conv2d/conv_v2/conv_v2.cpp:74) [171]  (0 ns)
	'load' operation ('right[0]', final_conv2d/conv_v2/conv_v2.cpp:74) on array 'line_buf[0]', final_conv2d/conv_v2/conv_v2.cpp:39 [172]  (2.32 ns)

 <State 12>: 6.78ns
The critical path consists of the following:
	'load' operation ('window_0_0_read_as_1', final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) on local variable 'window[0][0]' [110]  (0 ns)
	'select' operation ('p_read_i', final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [142]  (0 ns)
	'add' operation ('result_3_0_1_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [144]  (2.55 ns)
	'select' operation ('result_2_0_1_i', final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [145]  (0.698 ns)
	'sub' operation ('result_3_0_2_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [149]  (2.55 ns)
	'select' operation ('result_2_0_2_i', final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [150]  (0.978 ns)

 <State 13>: 7.62ns
The critical path consists of the following:
	'load' operation ('window_1_0_read_as_1', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) on local variable 'window[1][0]' [113]  (0 ns)
	'shl' operation ('tmp_14', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [151]  (0 ns)
	'add' operation ('result_3_1_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [152]  (2.55 ns)
	'select' operation ('result_2_1_i', final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [153]  (0.698 ns)
	'add' operation ('result_3_1_1_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [156]  (4.37 ns)

 <State 14>: 8.35ns
The critical path consists of the following:
	'shl' operation ('tmp_16', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [157]  (0 ns)
	'sub' operation ('result_3_1_2_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [158]  (2.55 ns)
	'select' operation ('result_2_1_2_i', final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [159]  (0.698 ns)
	'add' operation ('result_3_2_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [161]  (2.55 ns)
	'select' operation ('result_2_2_i', final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [162]  (0 ns)
	'add' operation ('result_3_2_1_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [164]  (2.55 ns)

 <State 15>: 7.86ns
The critical path consists of the following:
	'select' operation ('result_2_2_1_i', final_conv2d/conv_v2/conv_v2.cpp:14->final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [165]  (0.698 ns)
	'sub' operation ('result_3_2_2_i', final_conv2d/conv_v2/conv_v2.cpp:28->final_conv2d/conv_v2/conv_v2.cpp:68) [167]  (2.55 ns)
	'select' operation ('val_out', final_conv2d/conv_v2/conv_v2.cpp:26->final_conv2d/conv_v2/conv_v2.cpp:68) [168]  (0.978 ns)
	fifo write on port 'out_stream_V' (final_conv2d/conv_v2/conv_v2.cpp:71) [169]  (3.63 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
