,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/Digital-EDA/Digital-IDE.git,2023-01-20 07:14:01+00:00,All in one vscode plugin for HDL development,8,Digital-EDA/Digital-IDE,591207422,Verilog,Digital-IDE,13401,242,2024-04-11 06:08:41+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/sfmth/OpenSpike.git,2023-01-31 14:31:55+00:00,Fully opensource spiking neural network accelerator,12,sfmth/OpenSpike,595651094,Verilog,OpenSpike,165610,106,2024-03-28 08:28:55+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/metr0jw/Spiking-Neural-Network-on-FPGA.git,2023-01-17 06:34:42+00:00,Leaky Integrate and Fire (LIF) model implementation for FPGA,4,metr0jw/Spiking-Neural-Network-on-FPGA,589877152,Verilog,Spiking-Neural-Network-on-FPGA,71,35,2024-04-09 08:59:16+00:00,"['computational-neuroscience', 'neuromorphic-computing', 'snn', 'spiking-neural-network', 'spiking-neural-networks', 'verilog', 'verilog-hdl', 'leaky-integrate-and-fire-model', 'leaky-integrate-and-fire-neuron', 'lif-model', 'lif-neuron']",https://api.github.com/licenses/mit
3,https://github.com/Xilinx/xup_embedded_system_design_flow.git,2023-01-17 20:33:46+00:00,AMD Xilinx University Program Embedded tutorial,6,Xilinx/xup_embedded_system_design_flow,590180293,Verilog,xup_embedded_system_design_flow,20827,26,2024-03-16 19:05:33+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/RIOSMPW/OpenXRAM.git,2023-01-16 03:39:05+00:00,sram/rram/mram.. compiler,4,RIOSMPW/OpenXRAM,589414849,Verilog,OpenXRAM,32938,21,2024-01-29 06:39:39+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/Mr-Bossman/KISC-V.git,2023-01-17 14:21:18+00:00,"KISCV, a KISS principle riscv32i CPU",1,Mr-Bossman/KISC-V,590037855,Verilog,KISC-V,1344,21,2023-11-06 23:01:14+00:00,"['cpu', 'hdl', 'risc-v', 'riscv', 'riscv32', 'verilog']",None
6,https://github.com/sycuricon/MorFuzz.git,2023-02-01 10:59:06+00:00,Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation,1,sycuricon/MorFuzz,596046459,Verilog,MorFuzz,5490,17,2024-04-11 04:18:20+00:00,[],None
7,https://github.com/Artityagi123456789/100DaysofRTL.git,2023-02-02 04:15:51+00:00,,2,Artityagi123456789/100DaysofRTL,596388748,Verilog,100DaysofRTL,24418,11,2024-02-13 05:05:06+00:00,[],None
8,https://github.com/b-dmitry1/fpga286r2.git,2023-01-22 11:47:20+00:00,8086 / 80286 PC compatible computer board with FPGA,3,b-dmitry1/fpga286r2,591931096,Verilog,fpga286r2,4198,10,2023-12-11 02:18:54+00:00,"['80286', '8086', 'fpga', 'fpga-game', 'pcb', 'retrocomputing', 'retrogaming', 'verilog']",None
9,https://github.com/opensmartnic/panic_with_cocotb.git,2023-01-17 03:10:20+00:00,,0,opensmartnic/panic_with_cocotb,589830578,Verilog,panic_with_cocotb,694,9,2023-12-05 02:47:29+00:00,[],None
10,https://github.com/DfX-NYUAD/TrojanSAINT.git,2023-01-27 08:52:19+00:00,TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection,0,DfX-NYUAD/TrojanSAINT,593958867,Verilog,TrojanSAINT,2132,8,2024-04-08 15:34:27+00:00,[],None
11,https://github.com/antongale/arcade-performan.git,2023-01-22 04:12:54+00:00,,0,antongale/arcade-performan,591848329,Verilog,arcade-performan,246,7,2023-04-25 15:52:20+00:00,[],https://api.github.com/licenses/gpl-3.0
12,https://github.com/PAVAN-RAAVI/100-DAYS-OF-RTL.git,2023-01-24 13:13:34+00:00,,1,PAVAN-RAAVI/100-DAYS-OF-RTL,592753296,Verilog,100-DAYS-OF-RTL,41888,7,2023-12-27 16:26:34+00:00,[],None
13,https://github.com/rfAbedi/Elevator-State-machine.git,2023-01-20 23:14:20+00:00,,0,rfAbedi/Elevator-State-machine,591503387,Verilog,Elevator-State-machine,148,7,2023-08-06 09:53:03+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/ShichenQiao/ECE554_SP23_FPGA_Handwriting_Recognition.git,2023-01-27 02:40:47+00:00,Senior Design Project at UW-Madison ECE,0,ShichenQiao/ECE554_SP23_FPGA_Handwriting_Recognition,593870257,Verilog,ECE554_SP23_FPGA_Handwriting_Recognition,95474,6,2023-12-07 02:03:53+00:00,"['cnn', 'fpga', 'handwriting-recognition', 'processor-architecture']",None
15,https://github.com/LIV2/CIDER.git,2023-01-18 07:57:02+00:00,CDTV IDE+RAM+FlashROM,0,LIV2/CIDER,590349654,Verilog,CIDER,37712,6,2024-02-18 07:17:00+00:00,[],https://api.github.com/licenses/gpl-2.0
16,https://github.com/Hyunho-Won/cdma_accelerator.git,2023-01-24 08:02:29+00:00,,1,Hyunho-Won/cdma_accelerator,592648872,Verilog,cdma_accelerator,239,6,2024-01-19 07:51:11+00:00,[],None
17,https://github.com/pseudo-aloha/CVSD_Final.git,2023-01-19 13:57:12+00:00,This is a polar code decoder as a final project of NTU GIEE,1,pseudo-aloha/CVSD_Final,590909304,Verilog,CVSD_Final,22552,5,2023-11-02 02:33:07+00:00,[],https://api.github.com/licenses/mit
18,https://github.com/Zeba-Xie/Open-USB2.0-Device-Controller.git,2023-02-02 13:36:14+00:00,USB2.0 Device Controller IP Core,1,Zeba-Xie/Open-USB2.0-Device-Controller,596573243,Verilog,Open-USB2.0-Device-Controller,295,5,2024-04-06 08:48:14+00:00,[],None
19,https://github.com/simple-crypto/SMAesH.git,2023-01-23 14:58:15+00:00,Masked Hardware AES-128 Encryption with HPC2,1,simple-crypto/SMAesH,592355105,Verilog,SMAesH,140,5,2023-11-13 20:04:14+00:00,[],
20,https://github.com/utcs-scea/amorphos-fsrf.git,2023-01-23 15:42:58+00:00,,1,utcs-scea/amorphos-fsrf,592374041,Verilog,amorphos-fsrf,12902,5,2024-03-15 09:34:01+00:00,[],https://api.github.com/licenses/bsd-2-clause
21,https://github.com/spnadig/GF180_GAFE_1.git,2023-02-01 00:50:39+00:00,,1,spnadig/GF180_GAFE_1,595865727,Verilog,GF180_GAFE_1,23321,4,2023-02-25 19:51:29+00:00,[],None
22,https://github.com/chipsalliance/rocket-pcb.git,2023-01-31 11:58:16+00:00,PCB libraries and templates for rocket-chip based FPGA/ASIC designs ,2,chipsalliance/rocket-pcb,595589457,Verilog,rocket-pcb,31803,4,2023-05-17 08:31:13+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/XAli-SHX/Implementation-of-an-Edge-Detection-Filter-Using-the-Avalon-Interface.git,2023-01-24 10:52:55+00:00,Implementation of an Edge Detection Filter Using the Avalon Interface,0,XAli-SHX/Implementation-of-an-Edge-Detection-Filter-Using-the-Avalon-Interface,592703647,Verilog,Implementation-of-an-Edge-Detection-Filter-Using-the-Avalon-Interface,69667,4,2024-03-18 12:44:34+00:00,"['altera-fpga', 'avalon', 'avalon-bus', 'edge-detection', 'fpga', 'rgb2gray', 'verilog', 'avalon-streaming', 'sobel', 'sobel-edge-detector', 'sobel-filter', 'quartus']",None
24,https://github.com/aaqdas/xor-memory-generator.git,2023-01-26 04:13:10+00:00,XOR-Memory is a high-bandwidth memory. It can be used in Field Programmable Gate Arrays (FPGAs) to create a multi-ported memory using multiple banks of dual port memory (BRAMs).,0,aaqdas/xor-memory-generator,593470719,Verilog,xor-memory-generator,35,4,2024-03-14 09:21:47+00:00,"['hdl', 'memory', 'verilog', 'generator', 'xor-memory']",https://api.github.com/licenses/mit
25,https://github.com/DoniaGameel/verilog-multipliers-with-synthesis-and-routing.git,2023-01-26 18:39:47+00:00,,3,DoniaGameel/verilog-multipliers-with-synthesis-and-routing,593744665,Verilog,verilog-multipliers-with-synthesis-and-routing,45466,3,2023-05-14 11:58:58+00:00,[],None
26,https://github.com/The8BitEnthusiast/apple-1-video-terminal-on-fpga.git,2023-02-03 15:48:28+00:00,Apple 1 Video Terminal on FPGA,0,The8BitEnthusiast/apple-1-video-terminal-on-fpga,597087248,Verilog,apple-1-video-terminal-on-fpga,14807,3,2024-03-13 16:54:18+00:00,[],None
27,https://github.com/gatecat/fabulous-mpw2-bringup.git,2023-01-26 11:31:43+00:00,,1,gatecat/fabulous-mpw2-bringup,593585666,Verilog,fabulous-mpw2-bringup,12530,3,2024-03-15 17:11:52+00:00,[],None
28,https://github.com/DoniaGameel/Verilog-adders-with-synthesis-using-Oasys.git,2023-01-26 13:17:00+00:00,,4,DoniaGameel/Verilog-adders-with-synthesis-using-Oasys,593620503,Verilog,Verilog-adders-with-synthesis-using-Oasys,680,3,2023-01-28 22:22:25+00:00,[],None
29,https://github.com/sts08015/CNN-Core-Design.git,2023-01-25 11:43:52+00:00,Design basic CNN core with verilog,0,sts08015/CNN-Core-Design,593163463,Verilog,CNN-Core-Design,2,3,2023-01-31 04:30:57+00:00,[],None
30,https://github.com/andre3barbosa/8051-Verilog.git,2023-01-21 18:20:22+00:00,8051 Microcontroller in Verilog,0,andre3barbosa/8051-Verilog,591744387,Verilog,8051-Verilog,4926,3,2023-11-08 00:10:25+00:00,[],None
31,https://github.com/748561321/Digital-Logic-and-Principles-of-Computer-Organization.git,2023-01-30 08:28:40+00:00,Âçó‰∫¨Â§ßÂ≠¶Êï∞Â≠óÈÄªËæëÂíåËÆ°ÁÆóÊú∫ÁªÑÊàêÂÆûÈ™å,0,748561321/Digital-Logic-and-Principles-of-Computer-Organization,595022748,Verilog,Digital-Logic-and-Principles-of-Computer-Organization,7843,3,2024-03-23 12:19:38+00:00,[],None
32,https://github.com/Amir-Shamsi/FPGA-LUT-based-methods.git,2023-01-24 07:18:40+00:00,"For smooth functions, LUT-based methods can be made more memory-efficient, if they are combined with interpolation. The project purpose is to implement interpolation using the quadratic method.",0,Amir-Shamsi/FPGA-LUT-based-methods,592636811,Verilog,FPGA-LUT-based-methods,785,3,2023-05-08 11:13:41+00:00,"['fpga', 'linear-interpolation', 'lookup-table', 'lut', 'quadratic-interpolation']",https://api.github.com/licenses/mit
33,https://github.com/gaph-pucrs/RS5.git,2023-01-22 17:50:15+00:00,,1,gaph-pucrs/RS5,592027893,Verilog,RS5,30374,3,2023-11-08 13:47:07+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/william-hazem/LASD.git,2023-02-02 17:16:17+00:00,"Laborat√≥rio de Arquitetura de Sistemas Digitais, ministrado pelo professor Rafael Bezerra Correia Lima. Foram desenvolvidos 8 requisitos de hardware, 1 requisito de software e 1 projeto de disciplina que totalizam 10 Sprints. A arquitetura de sistemas implementada √© baseada em MIPS 8 bits, e desenvolvidos e testados na FGPA Ciclone II EP2C35F672C6",0,william-hazem/LASD,596665386,Verilog,LASD,14160,3,2023-02-16 14:51:09+00:00,"['altera-fpga', 'mips', 'verilog']",None
35,https://github.com/RedaCB/CNN-IP-Core.git,2023-02-01 15:33:57+00:00,Accelerator H/W CNN (Convolutional Neural Network) IP Core run successfully on Xilinx ZC-702 board (Zynq-7000),0,RedaCB/CNN-IP-Core,596157244,Verilog,CNN-IP-Core,15,3,2024-01-11 14:05:36+00:00,[],None
36,https://github.com/Zakharden/Division-IEEE754.git,2023-01-25 21:21:13+00:00,–ö—É—Ä—Å–æ–≤–∞—è —Ä–∞–±–æ—Ç–∞ –¥–µ–ª–µ–Ω–∏–µ –≤ —Ñ–æ—Ä–º–∞—Ç–µ IEEE754 –Ω–∞ –ø–ª–∞—Ç–µ Nexys A7 –Ø–∑—ã–∫ –Ω–∞–ø–∏—Å–∞–Ω–∏—è —Ä–∞–±–æ—Ç—ã - verilog,0,Zakharden/Division-IEEE754,593377212,Verilog,Division-IEEE754,1312,2,2023-03-05 17:59:30+00:00,[],None
37,https://github.com/lightside-instruments/ice4pi-example-i2cslave.git,2023-01-27 02:45:11+00:00,,0,lightside-instruments/ice4pi-example-i2cslave,593871197,Verilog,ice4pi-example-i2cslave,14,2,2023-07-15 21:09:23+00:00,[],None
38,https://github.com/SEEKERSUNG/Sprouts100.git,2023-01-17 08:08:15+00:00,Sprouts100È°πÁõÆÊòØ‰∏Ä‰∏™ÂçïÂë®ÊúüRISC-VÂ§ÑÁêÜÂô®ÂéüÂûãÔºå‰ΩøÁî®verilogÁºñÂÜôÔºåÂÆûÁé∞RV32IMÔºåÊîØÊåÅËΩØ‰ª∂‰∏≠Êñ≠„ÄÇ,0,SEEKERSUNG/Sprouts100,589904487,Verilog,Sprouts100,325,2,2023-09-13 12:01:00+00:00,[],None
39,https://github.com/mohamedtareq24/IEEECUSB_Electronics_23_FinalProject.git,2023-01-26 21:13:54+00:00,"This is a documentation for the  final project of IEEE CUSB 23 Digital Electonics Workshop, the project was FPGA implemented ",0,mohamedtareq24/IEEECUSB_Electronics_23_FinalProject,593794531,Verilog,IEEECUSB_Electronics_23_FinalProject,28,2,2024-03-04 14:10:44+00:00,"['computerarchitecture', 'fpga', 'uart', 'verilog', 'volunteering']",None
40,https://github.com/StephenMoreOSU/rad_gen.git,2023-01-26 04:33:17+00:00,"RAD-Gen is a tool for silicon area/timing/power implementation results of hard (ASIC) components, FPGA fabric circuitry, and circuit modeling of 3D devices/packaging",1,StephenMoreOSU/rad_gen,593474631,Verilog,rad_gen,109066,2,2024-03-17 22:52:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
41,https://github.com/three-black-beans/Deep-Neural-Network-with-Floating-Point-Number.git,2023-01-25 02:48:58+00:00,,0,three-black-beans/Deep-Neural-Network-with-Floating-Point-Number,593017582,Verilog,Deep-Neural-Network-with-Floating-Point-Number,123,2,2023-11-10 18:16:03+00:00,[],None
42,https://github.com/Reza-81/mips_processor.git,2023-01-22 10:10:36+00:00,mips implementation using verilog,0,Reza-81/mips_processor,591909818,Verilog,mips_processor,16,2,2023-01-26 08:14:44+00:00,[],None
43,https://github.com/Mirshahnawaz/Image-Processing-IP-for-blurring.git,2023-01-25 18:18:58+00:00,This is a Image processing IP for blurring grey-scale images using verilog,0,Mirshahnawaz/Image-Processing-IP-for-blurring,593315845,Verilog,Image-Processing-IP-for-blurring,196,2,2023-07-15 20:13:47+00:00,[],None
44,https://github.com/growly/date23_narrowing_the_gap.git,2023-01-28 05:53:28+00:00,,3,growly/date23_narrowing_the_gap,594307344,Verilog,date23_narrowing_the_gap,26279,2,2023-12-02 09:40:26+00:00,[],
45,https://github.com/MahmouodMagdi/Asynchronous-FIFO.git,2023-01-20 13:45:36+00:00,A verilog implementation of an aynchronous FIFO (First In First Out).,0,MahmouodMagdi/Asynchronous-FIFO,591327949,Verilog,Asynchronous-FIFO,293,2,2023-10-29 13:04:08+00:00,[],None
46,https://github.com/YayueHou/A-double-channel-Sigma-delta-Modulator.git,2023-01-20 09:19:02+00:00,,0,YayueHou/A-double-channel-Sigma-delta-Modulator,591242633,Verilog,A-double-channel-Sigma-delta-Modulator,22058,2,2023-09-12 17:43:53+00:00,[],None
47,https://github.com/SinnLiu/CPU_Design_MIPS.git,2023-01-16 13:26:19+00:00,„ÄäCPUËÆæËÆ°ÂÆûÊàò„ÄãÂ≠¶‰π†ËÆ∞ÂΩïÂèä‰ª£Á†Å,0,SinnLiu/CPU_Design_MIPS,589587911,Verilog,CPU_Design_MIPS,106,2,2024-03-16 06:31:55+00:00,['computer-architecture'],None
48,https://github.com/Lreverse/Digital_Tug_of_War.git,2023-01-28 15:58:58+00:00,ÁîµÂ≠êÊãîÊ≤≥ÊØîËµõÊ∏∏ÊàèÊú∫,0,Lreverse/Digital_Tug_of_War,594455667,Verilog,Digital_Tug_of_War,3,2,2023-05-22 15:10:55+00:00,[],None
49,https://github.com/evan199893/TPU_systolic_array_HW_accelerator.git,2023-01-25 19:31:53+00:00,Tensor Processing Unit implementation in Verilog,0,evan199893/TPU_systolic_array_HW_accelerator,593341769,Verilog,TPU_systolic_array_HW_accelerator,8,2,2024-01-16 08:17:33+00:00,[],None
50,https://github.com/YayueHou/The-design-of-a-median-filter.git,2023-01-20 11:08:12+00:00,This is a design of a median filter. ,0,YayueHou/The-design-of-a-median-filter,591276462,Verilog,The-design-of-a-median-filter,943,2,2023-09-12 17:43:56+00:00,[],None
51,https://github.com/AhmedEsaam/PCI-Compliant-Target-Device.git,2023-01-16 21:53:58+00:00,,0,AhmedEsaam/PCI-Compliant-Target-Device,589762415,Verilog,PCI-Compliant-Target-Device,820,2,2023-05-17 06:14:02+00:00,[],None
52,https://github.com/Pansysk75/HW1_Verilog_Assignment.git,2023-01-30 17:36:30+00:00,Implemented UART transmitter-receiver and 7-segment controller in Verilog,1,Pansysk75/HW1_Verilog_Assignment,595245025,Verilog,HW1_Verilog_Assignment,4299,2,2023-01-30 18:50:43+00:00,[],None
53,https://github.com/jjyy-Huang/pcie-loopback.git,2023-01-17 17:34:27+00:00,The demo project includes xilinx PCI-E DMA and MAC is a loopback system for Xilinx device.,1,jjyy-Huang/pcie-loopback,590116078,Verilog,pcie-loopback,813,2,2023-04-22 06:26:41+00:00,[],None
54,https://github.com/Jiamingxu20/ECE-385.git,2023-01-30 00:22:36+00:00,,0,Jiamingxu20/ECE-385,594899928,Verilog,ECE-385,330946,2,2023-02-09 03:08:39+00:00,[],None
55,https://github.com/Jasonli298/RISC-V-CPU.git,2023-01-26 23:51:44+00:00,RISC-V CPU written in Verilog,0,Jasonli298/RISC-V-CPU,593834170,Verilog,RISC-V-CPU,5140,2,2023-03-01 08:53:18+00:00,[],None
56,https://github.com/dakshinatharindu/RV32I-riscv-chisel.git,2023-01-26 03:47:44+00:00,,0,dakshinatharindu/RV32I-riscv-chisel,593465663,Verilog,RV32I-riscv-chisel,862,1,2023-02-07 13:55:12+00:00,[],None
57,https://github.com/yi-chen-hu/CO.git,2023-02-02 14:47:13+00:00,NCTU Computer Organization,0,yi-chen-hu/CO,596602879,Verilog,CO,2549,1,2023-06-19 06:35:30+00:00,[],None
58,https://github.com/Sourav365/MIPS-32-Microprocessor-using-Verilog.git,2023-02-02 10:18:01+00:00,Behavioral design of 5 stages MIPS-32 Microprocessor using Verilog code with Assembly to Hex code converter.,0,Sourav365/MIPS-32-Microprocessor-using-Verilog,596501085,Verilog,MIPS-32-Microprocessor-using-Verilog,12479,1,2023-02-02 14:35:23+00:00,[],None
59,https://github.com/ruiszhang/MCDF.git,2023-01-18 14:29:08+00:00,"Multi-Channel Data Formatter, verilog",0,ruiszhang/MCDF,590486853,Verilog,MCDF,3251,1,2023-06-28 02:33:36+00:00,[],None
60,https://github.com/phamquanganhBKSET/eda_regional_maxima.git,2023-01-29 12:11:42+00:00,26th LSI Design Contest - eda_regional_maxima,0,phamquanganhBKSET/eda_regional_maxima,594711375,Verilog,eda_regional_maxima,16145,1,2024-01-30 06:47:25+00:00,[],None
61,https://github.com/NestorDP/Verilog_by_examples.git,2023-01-26 00:24:08+00:00,Source codes of examples from the book Verilog by Examples,0,NestorDP/Verilog_by_examples,593423223,Verilog,Verilog_by_examples,66,1,2023-02-28 18:11:07+00:00,"['de10-lite', 'fpga', 'max10', 'quartus', 'verilog']",https://api.github.com/licenses/mit
62,https://github.com/bol-edu/caravel-lab.git,2023-01-25 12:07:37+00:00,,5,bol-edu/caravel-lab,593171733,Verilog,caravel-lab,216,1,2024-03-27 14:09:47+00:00,[],None
63,https://github.com/ZhiyuanYan/EnvSynSample.git,2023-02-02 09:50:20+00:00,,0,ZhiyuanYan/EnvSynSample,596491168,Verilog,EnvSynSample,292,1,2023-02-08 06:47:48+00:00,[],None
64,https://github.com/MertAli07/labex5.git,2023-01-25 09:20:26+00:00,,0,MertAli07/labex5,593115302,Verilog,labex5,473,1,2023-01-25 09:26:19+00:00,[],None
65,https://github.com/tv516/Audio-Filter.git,2023-01-30 19:58:56+00:00,Created a custom IP audio filter using VHDL that simultaneously works with a C program which loads a .wav file and depending on the switch's state will produce a high or low pass filter.,0,tv516/Audio-Filter,595299711,Verilog,Audio-Filter,49300,1,2023-10-24 03:53:48+00:00,[],None
66,https://github.com/ukp66482/Rhythm-game-by-Verilog.git,2023-02-01 13:07:11+00:00,,0,ukp66482/Rhythm-game-by-Verilog,596095046,Verilog,Rhythm-game-by-Verilog,12349,1,2023-02-01 13:37:42+00:00,[],None
67,https://github.com/Chandrusankar7/Hardware_Trojan_Detection_using_Machine_Learning_and_RC_Parasitic_Extraction.git,2023-01-22 06:05:46+00:00,Hardware Trojan Detection using Machine Learning and RC Parasitic Extraction,0,Chandrusankar7/Hardware_Trojan_Detection_using_Machine_Learning_and_RC_Parasitic_Extraction,591865443,Verilog,Hardware_Trojan_Detection_using_Machine_Learning_and_RC_Parasitic_Extraction,761,1,2024-02-13 05:51:07+00:00,[],None
68,https://github.com/yohanes-erwin/pemrograman_zynq.git,2023-01-24 03:57:37+00:00,,1,yohanes-erwin/pemrograman_zynq,592589338,Verilog,pemrograman_zynq,68,1,2023-03-27 16:29:44+00:00,[],https://api.github.com/licenses/mit
69,https://github.com/fatihgulakar/teknofest_demo.git,2023-01-22 07:29:00+00:00,,0,fatihgulakar/teknofest_demo,591879618,Verilog,teknofest_demo,2178,1,2023-03-04 05:02:56+00:00,[],https://api.github.com/licenses/apache-2.0
70,https://github.com/LindaYeyeye/FPGA_Cordic.git,2023-01-23 04:54:25+00:00,,0,LindaYeyeye/FPGA_Cordic,592167767,Verilog,FPGA_Cordic,3,1,2023-05-18 03:52:11+00:00,[],None
71,https://github.com/kammoh/masq.git,2023-01-24 20:56:45+00:00,,0,kammoh/masq,592931645,Verilog,masq,108,1,2023-11-27 13:50:04+00:00,[],None
72,https://github.com/dkssudgo112/cpu_verilog.git,2023-02-01 15:23:10+00:00,CPU Architecture Design,0,dkssudgo112/cpu_verilog,596152771,Verilog,cpu_verilog,23,1,2024-03-19 08:58:39+00:00,[],None
73,https://github.com/navid8181/_Project-max-pluss.git,2023-01-22 19:50:07+00:00,,0,navid8181/_Project-max-pluss,592059752,Verilog,_Project-max-pluss,2560,1,2023-01-25 09:51:04+00:00,[],None
74,https://github.com/EPTansuo/openMIPS.git,2023-02-01 05:13:30+00:00,Write your own cpu using verilog,0,EPTansuo/openMIPS,595931504,Verilog,openMIPS,105616,1,2023-02-04 11:41:47+00:00,[],None
75,https://github.com/n4tlf/T35_ADDR_LINES_TEST1.git,2023-01-20 04:17:00+00:00,"Basic S100 Address Lines test using a counter, NOT a Z80 yet.",0,n4tlf/T35_ADDR_LINES_TEST1,591167244,Verilog,T35_ADDR_LINES_TEST1,374,1,2023-02-12 01:29:59+00:00,[],None
76,https://github.com/serzaxlucifer/8-bit-CPU.git,2023-01-19 15:47:02+00:00,An 8-bit CPU design in TkGate (under work) () -- With over 30 executable instructions and simplistic addressing and program loading. Follows hardwired control methodology.,0,serzaxlucifer/8-bit-CPU,590953318,Verilog,8-bit-CPU,3494,1,2023-03-04 00:20:09+00:00,[],None
77,https://github.com/adithi-su/fractional-phase-locked-loop.git,2023-01-26 10:44:35+00:00,B.Tech sem 8 - Major Project ,0,adithi-su/fractional-phase-locked-loop,593571128,Verilog,fractional-phase-locked-loop,7409,1,2024-02-20 17:53:56+00:00,"['dsm', 'pll', 'fractional-pll', 'vco', 'charge-pump', 'frequency-divider']",None
78,https://github.com/FPGA-Systems/pipelined.git,2023-01-21 23:10:27+00:00,Attempts to pipelines simple modules,0,FPGA-Systems/pipelined,591804690,Verilog,pipelined,6,1,2023-01-22 20:11:05+00:00,[],https://api.github.com/licenses/mit
79,https://github.com/NouraMedhat28/Multicycle-Processor.git,2023-01-27 17:56:41+00:00,,0,NouraMedhat28/Multicycle-Processor,594146708,Verilog,Multicycle-Processor,19,1,2023-05-19 19:14:43+00:00,[],None
80,https://github.com/putoze/FPGA.git,2023-02-02 13:15:09+00:00,,0,putoze/FPGA,596564821,Verilog,FPGA,282515,1,2023-03-11 15:38:06+00:00,[],None
81,https://github.com/stellagarden/EE312-Introduction-to-Computer-Architecture.git,2023-01-17 22:04:36+00:00,"Used Verilog to implement single-cycle CPU, multi-cycle CPU, pipelined CPU, and cash architecture",0,stellagarden/EE312-Introduction-to-Computer-Architecture,590207143,Verilog,EE312-Introduction-to-Computer-Architecture,7768,1,2023-08-26 09:13:05+00:00,[],None
82,https://github.com/you-li-nu/synthetic_circuit_generator.git,2023-02-01 10:01:35+00:00,,0,you-li-nu/synthetic_circuit_generator,596025300,Verilog,synthetic_circuit_generator,3522,1,2024-03-20 08:19:51+00:00,[],None
83,https://github.com/rohansingh9001/ML-Accelerator.git,2023-01-23 09:30:53+00:00,,1,rohansingh9001/ML-Accelerator,592237073,Verilog,ML-Accelerator,14,1,2023-02-04 05:05:02+00:00,[],None
84,https://github.com/msp430launchpad/EEE120.git,2023-01-18 21:03:11+00:00,ASU  Arizona State University EEE120 CSE120 Digital Design Fundamentals Lab Answers,1,msp430launchpad/EEE120,590630312,Verilog,EEE120,113,1,2023-09-07 18:03:38+00:00,[],None
85,https://github.com/wewe5215/NTHU_Logic_Design_Lab_2022.git,2023-02-01 15:19:13+00:00,,0,wewe5215/NTHU_Logic_Design_Lab_2022,596151076,Verilog,NTHU_Logic_Design_Lab_2022,32746,1,2023-10-04 12:42:26+00:00,[],https://api.github.com/licenses/mit
86,https://github.com/Rupesh1k/Advanced-peripheral-Bus-project-.git,2023-01-31 16:46:41+00:00,I developed this advanced peripheral Bus using verilog,0,Rupesh1k/Advanced-peripheral-Bus-project-,595709392,Verilog,Advanced-peripheral-Bus-project-,9,1,2023-06-22 05:33:54+00:00,[],None
87,https://github.com/boxworld18/thinpad-lab.git,2023-01-29 07:26:45+00:00,small scripts in system verilog,0,boxworld18/thinpad-lab,594646042,Verilog,thinpad-lab,121,1,2023-10-08 03:13:36+00:00,[],None
88,https://github.com/vinayakkp2000/Booth-Multiplier-Fast-Multiplier.git,2023-01-20 11:26:36+00:00,,0,vinayakkp2000/Booth-Multiplier-Fast-Multiplier,591281965,Verilog,Booth-Multiplier-Fast-Multiplier,1,1,2023-01-24 09:48:11+00:00,[],None
89,https://github.com/dai0dai/ESN_verilog.git,2023-02-01 06:57:05+00:00,,0,dai0dai/ESN_verilog,595961167,Verilog,ESN_verilog,33,1,2024-01-22 13:27:21+00:00,[],None
90,https://github.com/guzelbaris/Basic-Computer.git,2023-01-22 11:57:01+00:00,Designing a Basic Computer with Verilog,0,guzelbaris/Basic-Computer,591933305,Verilog,Basic-Computer,4405,1,2024-03-11 16:30:17+00:00,[],None
91,https://github.com/JayC319/IC_Design_Laboratory--Digital-Signature-Authenticator.git,2023-01-31 15:14:16+00:00,,0,JayC319/IC_Design_Laboratory--Digital-Signature-Authenticator,595670062,Verilog,IC_Design_Laboratory--Digital-Signature-Authenticator,4317,1,2023-07-26 08:51:54+00:00,[],None
92,https://github.com/al719/APB_GPIO_UART.git,2023-01-26 19:45:27+00:00,,0,al719/APB_GPIO_UART,593766560,Verilog,APB_GPIO_UART,4,1,2023-09-24 13:26:38+00:00,[],None
93,https://github.com/NicolaLino/Arithmetic-Unit-Design.git,2023-01-30 12:56:51+00:00,"The task is to design an Arithmetic Unit, and then to write a complete code for  functional verification. ",0,NicolaLino/Arithmetic-Unit-Design,595124630,Verilog,Arithmetic-Unit-Design,516,1,2023-03-02 18:23:01+00:00,[],None
94,https://github.com/jude-gabriel/piRISC.git,2023-01-27 07:35:35+00:00,University of Portland RISC-V Open Core,0,jude-gabriel/piRISC,593937076,Verilog,piRISC,90,1,2023-04-13 04:41:08+00:00,[],None
95,https://github.com/boxworld18/thinpad-cpu.git,2023-01-29 07:00:02+00:00,32-bit Risc-V Processor with thinpad implementation,0,boxworld18/thinpad-cpu,594640283,Verilog,thinpad-cpu,570,1,2023-10-08 03:15:04+00:00,[],None
96,https://github.com/SiLab-Bonn/PXD-OVP.git,2023-01-17 16:14:03+00:00,Overvoltage Protection (OVP) for the LMU-PS,1,SiLab-Bonn/PXD-OVP,590083871,Verilog,PXD-OVP,4808,1,2023-07-13 22:58:06+00:00,[],None
97,https://github.com/MertAli07/labex4.git,2023-01-25 09:15:12+00:00,,0,MertAli07/labex4,593113647,Verilog,labex4,759,1,2023-01-25 09:19:28+00:00,[],None
98,https://github.com/cornell-c2s2/C2S2_Digital_TestChip.git,2023-01-24 19:43:26+00:00,This is a test chip for the C2S2 Project Team,1,cornell-c2s2/C2S2_Digital_TestChip,592907698,Verilog,C2S2_Digital_TestChip,867174,1,2023-02-23 22:37:41+00:00,[],https://api.github.com/licenses/apache-2.0
99,https://github.com/vowstar/rocket-pcb-orig.git,2023-01-31 11:34:06+00:00,FMC template board,0,vowstar/rocket-pcb-orig,595580606,Verilog,rocket-pcb-orig,31045,1,2023-08-18 04:24:37+00:00,[],https://api.github.com/licenses/apache-2.0
100,https://github.com/burraaook/single-cycle-mips-processor.git,2023-01-29 10:33:24+00:00,A single cycle mips processor designed with Verilog HDL.,0,burraaook/single-cycle-mips-processor,594687695,Verilog,single-cycle-mips-processor,13623,1,2024-01-19 15:34:50+00:00,[],https://api.github.com/licenses/mit
101,https://github.com/ameelleea/reti_logiche_2223.git,2023-02-03 20:41:34+00:00,,0,ameelleea/reti_logiche_2223,597191190,Verilog,reti_logiche_2223,834,1,2024-01-24 23:30:20+00:00,[],None
102,https://github.com/kamillapeixoto/Uniovi_Serial_ADC_FPGA.git,2023-01-18 18:31:45+00:00,,0,kamillapeixoto/Uniovi_Serial_ADC_FPGA,590580425,Verilog,Uniovi_Serial_ADC_FPGA,16,1,2023-05-02 12:50:30+00:00,[],None
103,https://github.com/zhoulele12/BIM005DriveSim.git,2023-01-17 02:49:23+00:00,,0,zhoulele12/BIM005DriveSim,589825956,Verilog,BIM005DriveSim,7687,1,2023-01-17 03:15:30+00:00,[],None
104,https://github.com/milovanovic/axi2ethernet.git,2023-01-22 18:22:07+00:00,Ethernet-to-AXI4 Memory Mapped and Streaming Bus Bridge ,0,milovanovic/axi2ethernet,592036610,Verilog,axi2ethernet,67,1,2023-04-07 21:22:47+00:00,[],None
105,https://github.com/asmi84/a100-484-sodimm.git,2023-01-22 21:34:10+00:00,,0,asmi84/a100-484-sodimm,592085284,Verilog,a100-484-sodimm,11054,1,2023-01-23 08:01:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
106,https://github.com/kbmorris/iCE40.git,2023-01-29 17:26:20+00:00,,0,kbmorris/iCE40,594801554,Verilog,iCE40,176,1,2023-03-12 18:49:02+00:00,[],https://api.github.com/licenses/apache-2.0
107,https://github.com/IEEE-NITK/RISC-V-SoC.git,2023-01-24 09:59:57+00:00,SoC project,2,IEEE-NITK/RISC-V-SoC,592685519,Verilog,RISC-V-SoC,6482,1,2023-05-18 03:28:48+00:00,[],None
108,https://github.com/bihany-harsh/Computer-Architecture-and-Organization.git,2023-01-16 07:57:39+00:00,,1,bihany-harsh/Computer-Architecture-and-Organization,589475420,Verilog,Computer-Architecture-and-Organization,21792,1,2023-12-01 18:02:10+00:00,[],None
109,https://github.com/MarkDannemiller/TTU-Lab1-BC5.git,2023-02-03 03:22:13+00:00,Robotics Project Lab 1 repository for Boat Crew 5 (Team 5) and Team Resources.  Here is a compilation of our code and resources that we used as well as the our Wiki to explain the design process and usage of resources distributed to other teams.,0,MarkDannemiller/TTU-Lab1-BC5,596843670,Verilog,TTU-Lab1-BC5,208477,1,2023-10-30 01:58:50+00:00,[],None
110,https://github.com/joscarvalho/Pipeline-RISCV.git,2023-01-17 11:54:04+00:00,5-stage pipelined RISC-V soft-core processor implemented in Verilog. It is based on RV32i Instruction Set.,0,joscarvalho/Pipeline-RISCV,589982119,Verilog,Pipeline-RISCV,492,1,2024-02-25 07:08:05+00:00,"['risc-v', 'riscv32', 'rv32i', 'verilog']",None
111,https://github.com/yoshiyuki-takeda/RISC-V_SOBAKO-CORE.git,2023-02-01 13:08:39+00:00,adapted small fpga and portability any device RISC-V core,0,yoshiyuki-takeda/RISC-V_SOBAKO-CORE,596095599,Verilog,RISC-V_SOBAKO-CORE,72,1,2024-03-23 00:56:26+00:00,"['risc-v', 'rv32i', 'verilog', 'softcore', 'small', 'tiny', 'device-independent', 'compact']",https://api.github.com/licenses/bsd-2-clause
112,https://github.com/Kirtan-Rajesh/DSD_Verilog_Codes.git,2023-02-02 17:50:00+00:00,,0,Kirtan-Rajesh/DSD_Verilog_Codes,596678512,Verilog,DSD_Verilog_Codes,16,1,2023-02-11 16:20:39+00:00,[],https://api.github.com/licenses/apache-2.0
113,https://github.com/one3piece/MUSIC-BY-FPGA.git,2023-01-20 11:16:27+00:00,Implement a music box with an FPGA,0,one3piece/MUSIC-BY-FPGA,591278854,Verilog,MUSIC-BY-FPGA,10,1,2023-04-16 14:06:00+00:00,[],None
114,https://github.com/ankitacoder3/iVerilog-Codes.git,2023-01-21 17:47:42+00:00,,0,ankitacoder3/iVerilog-Codes,591735869,Verilog,iVerilog-Codes,74,1,2023-09-09 15:42:45+00:00,[],None
115,https://github.com/jwesterinen/basys3-8bit-workshop.git,2023-02-03 01:40:48+00:00,Basys3 versions of 8 Bit Workshop VGA projects,0,jwesterinen/basys3-8bit-workshop,596819072,Verilog,basys3-8bit-workshop,403,1,2023-06-02 08:47:42+00:00,[],None
116,https://github.com/PhisaDanielcat/NCC-password.git,2023-01-26 02:42:07+00:00,,0,PhisaDanielcat/NCC-password,593452480,Verilog,NCC-password,2057,1,2023-01-29 07:15:20+00:00,[],None
117,https://github.com/n4tlf/T35SBC_extRAM_6.git,2023-01-23 04:52:24+00:00,T35 512K RAM Chip Project 6,0,n4tlf/T35SBC_extRAM_6,592167405,Verilog,T35SBC_extRAM_6,14520,1,2023-02-12 01:30:02+00:00,[],None
118,https://github.com/Lreverse/Flowing_LED_8.git,2023-01-28 15:24:30+00:00,8‰ΩçÊµÅÊ∞¥ÁÅØ,0,Lreverse/Flowing_LED_8,594445820,Verilog,Flowing_LED_8,2,1,2023-01-28 15:39:00+00:00,[],None
119,https://github.com/fereshtehbaradaran/Digital-System-Design-Project.git,2023-01-18 08:04:10+00:00,The project purpose is to implement interpolation using the quadratic method,0,fereshtehbaradaran/Digital-System-Design-Project,590351768,Verilog,Digital-System-Design-Project,39,1,2023-01-30 06:25:57+00:00,[],None
120,https://github.com/Mandoo0214/CSED273.git,2023-01-19 10:11:58+00:00,Digital Sys. Design,0,Mandoo0214/CSED273,590831215,Verilog,CSED273,2496,1,2023-05-14 07:58:10+00:00,[],None
121,https://github.com/anyafp/ece5760.git,2023-01-26 19:44:49+00:00,,0,anyafp/ece5760,593766356,Verilog,ece5760,2761,1,2024-01-03 12:04:14+00:00,[],None
122,https://github.com/Saalim-vlsi/Verilog.git,2023-01-29 18:53:32+00:00,Verilog combinational ckts.,0,Saalim-vlsi/Verilog,594825977,Verilog,Verilog,61,1,2023-01-29 19:07:55+00:00,[],None
123,https://github.com/HM2007/audio-filter-FPGA.git,2023-01-23 06:12:31+00:00,,1,HM2007/audio-filter-FPGA,592184454,Verilog,audio-filter-FPGA,21,1,2023-08-10 17:15:56+00:00,[],None
124,https://github.com/vishakh567/bist-verilog.git,2023-01-30 16:04:43+00:00,Implementation of built in self test done as part of course project,0,vishakh567/bist-verilog,595205699,Verilog,bist-verilog,482,1,2024-01-26 12:01:53+00:00,[],None
125,https://github.com/lishengxie/verilog-learning.git,2023-01-27 15:02:40+00:00,„ÄäÊâãÊääÊâãÊïô‰Ω†Â≠¶FPGAËÆæËÆ°ÔºöÂü∫‰∫éÂ§ßÈÅìËá≥ÁÆÄÁöÑËá≥ÁÆÄËÆæËÆ°Ê≥ï„ÄãÂ≠¶‰π†‰ª£Á†Å,0,lishengxie/verilog-learning,594082592,Verilog,verilog-learning,41,1,2024-01-04 03:31:35+00:00,[],None
126,https://github.com/kevweldon/Basic_Avalon_Sim.git,2023-01-16 01:55:47+00:00,Platform Designer example demonstrating sequential and burst Avalon communication from Avalon BFM to on-chip RAM. (Quartus 23.4),0,kevweldon/Basic_Avalon_Sim,589393955,Verilog,Basic_Avalon_Sim,774,1,2024-02-28 21:22:39+00:00,[],None
127,https://github.com/momalab/modular-multipliers.git,2023-02-03 15:48:37+00:00,,0,momalab/modular-multipliers,597087294,Verilog,modular-multipliers,930,1,2024-03-01 22:19:01+00:00,[],https://api.github.com/licenses/gpl-3.0
128,https://github.com/MertAli07/final-logic-design.git,2023-01-25 09:23:43+00:00,,0,MertAli07/final-logic-design,593116330,Verilog,final-logic-design,1054,1,2023-01-25 09:25:52+00:00,[],None
129,https://github.com/109360234/ROPUF.git,2023-01-26 17:45:26+00:00,,0,109360234/ROPUF,593725340,Verilog,ROPUF,38,1,2023-08-19 08:49:47+00:00,[],None
130,https://github.com/AlirezaMirhosseini/Matrices-Mathematical-Calculations.git,2023-01-18 16:00:22+00:00,Mathematical calculations on matrices written in verilog,1,AlirezaMirhosseini/Matrices-Mathematical-Calculations,590522966,Verilog,Matrices-Mathematical-Calculations,626,1,2023-05-18 15:16:10+00:00,"['fpga', 'mathematical-calculations', 'matrice', 'modelsim', 'verilog']",None
131,https://github.com/amrit54742/CS220-Assignments.git,2023-01-25 13:53:27+00:00,,0,amrit54742/CS220-Assignments,593210936,Verilog,CS220-Assignments,533,1,2023-05-04 20:22:57+00:00,[],None
132,https://github.com/bjybs123/Pipelined-RV32I.git,2023-01-26 05:05:10+00:00,Verilog Implementation of 5-stage pipelined RISC-V RV32I Instruction Set Architecture,0,bjybs123/Pipelined-RV32I,593481108,Verilog,Pipelined-RV32I,19,1,2023-11-15 22:03:42+00:00,"['risc-v', 'rv32i', 'pipeline']",None
133,https://github.com/Shreesh-Kulkarni/Hardware-Modelling-Verilog.git,2023-01-30 16:20:41+00:00,All basic to advanced hardware models which are used in VLSI Frontend Design using Verilog HDL,0,Shreesh-Kulkarni/Hardware-Modelling-Verilog,595212982,Verilog,Hardware-Modelling-Verilog,157,1,2023-08-13 16:39:27+00:00,"['digital-design', 'icarus-verilog', 'verilog-hdl', 'xilinx-vivado']",None
134,https://github.com/mahmoudyousry32/ddr_controller.git,2023-01-21 16:57:08+00:00,,0,mahmoudyousry32/ddr_controller,591722121,Verilog,ddr_controller,103,1,2023-05-05 16:28:37+00:00,[],None
135,https://github.com/dsicol/NUS-FPGA-Project.git,2023-01-19 12:17:51+00:00,,0,dsicol/NUS-FPGA-Project,590873368,Verilog,NUS-FPGA-Project,12692,1,2023-04-17 18:42:07+00:00,[],None
136,https://github.com/Lreverse/Mod_12.git,2023-01-28 15:48:14+00:00,Ê®°12Âä†Ê≥ïËÆ°Êï∞Âô®,0,Lreverse/Mod_12,594452639,Verilog,Mod_12,21,1,2023-01-28 15:57:11+00:00,[],None
137,https://github.com/SamEThibault/elec-374.git,2023-01-23 18:56:42+00:00,"Verilog CPU Design Project, ELEC 374 - Digital Systems Engineering",0,SamEThibault/elec-374,592449603,Verilog,elec-374,228,1,2023-07-14 09:15:32+00:00,"['cpu-design', 'risc-processor', 'verilog']",https://api.github.com/licenses/mit
138,https://github.com/tomverbeure/yosys_split_ops.git,2023-02-03 06:28:17+00:00,Yosys techmaps to split operations on large vectors into multiple smaller ones.,0,tomverbeure/yosys_split_ops,596889260,Verilog,yosys_split_ops,7,1,2023-04-18 01:09:44+00:00,[],https://api.github.com/licenses/bsd-2-clause
139,https://github.com/lucassmaniotto/Sistemas-Digitais-Trabalho-Final.git,2023-02-01 00:54:49+00:00,Implementa√ß√£o de uma fun√ß√£o de segundo grau na placa Cyclone II com Verilog na disciplina de Sistemas Digitais da UFFS Chapec√≥,0,lucassmaniotto/Sistemas-Digitais-Trabalho-Final,595866684,Verilog,Sistemas-Digitais-Trabalho-Final,2486,1,2023-08-12 15:05:59+00:00,['verilog'],None
140,https://github.com/LindaYeyeye/FPGA_common-Serial-Interface.git,2023-01-22 04:32:03+00:00,I2C SPI UART serial interface based on verilog,1,LindaYeyeye/FPGA_common-Serial-Interface,591851099,Verilog,FPGA_common-Serial-Interface,10,1,2024-03-25 13:21:53+00:00,[],None
141,https://github.com/JongyeopSKKU/2022_winter-urp_gemmini.git,2023-01-23 05:21:40+00:00,,0,JongyeopSKKU/2022_winter-urp_gemmini,592173354,Verilog,2022_winter-urp_gemmini,497,1,2023-10-18 07:48:40+00:00,[],None
142,https://github.com/CaoRui0910/Full-Processor.git,2023-01-26 04:53:14+00:00,,0,CaoRui0910/Full-Processor,593478666,Verilog,Full-Processor,7928,0,2023-01-26 04:55:30+00:00,[],None
143,https://github.com/miodrag4/ELEC-374-Project.git,2023-01-23 19:03:50+00:00,"The purpose of this project is to design, simulate, implement, and verify a Simple RISC Computer (Mini SRC) consisting of a simple RISC processor, memory, and I/O. ",0,miodrag4/ELEC-374-Project,592452151,Verilog,ELEC-374-Project,26,0,2023-03-06 03:40:40+00:00,"['fpga', 'hardware']",None
144,https://github.com/Merna273/FPGA-calculator.git,2023-01-26 14:19:36+00:00,"Created a calculator on FPGA using verilog. The calculator adds, subtracts, divides, and multiplies numbers from 0 to 99. Collaboration with Ikrame Rekabi.",0,Merna273/FPGA-calculator,593644604,Verilog,FPGA-calculator,86,0,2023-01-26 14:20:02+00:00,[],None
145,https://github.com/GWU-Tzaphqiel/6250_Lab.git,2023-01-26 18:38:41+00:00,Labs for ECE-6250,0,GWU-Tzaphqiel/6250_Lab,593744301,Verilog,6250_Lab,30181,0,2023-01-26 19:21:42+00:00,[],None
146,https://github.com/singhDnaveen45/Vending_Machine.git,2023-02-03 03:09:10+00:00,,0,singhDnaveen45/Vending_Machine,596840421,Verilog,Vending_Machine,64,0,2023-02-03 03:20:54+00:00,[],https://api.github.com/licenses/mit
147,https://github.com/SuperMB/ArcticFox_Debounce_Tutorial.git,2023-02-02 04:52:13+00:00,,0,SuperMB/ArcticFox_Debounce_Tutorial,596397683,Verilog,ArcticFox_Debounce_Tutorial,14,0,2023-02-02 07:08:00+00:00,[],https://api.github.com/licenses/bsd-3-clause
148,https://github.com/vikasbansal97/Projects.git,2023-02-02 13:29:13+00:00,,0,vikasbansal97/Projects,596570481,Verilog,Projects,224,0,2023-02-02 13:49:48+00:00,[],None
149,https://github.com/amirRafati/ELEC374.git,2023-02-03 19:19:46+00:00,,0,amirRafati/ELEC374,597166355,Verilog,ELEC374,11,0,2023-02-03 19:22:40+00:00,[],None
150,https://github.com/MBSilicon/caravel_tutorial.git,2023-01-19 10:26:11+00:00,,0,MBSilicon/caravel_tutorial,590835859,Verilog,caravel_tutorial,2173,0,2023-01-19 10:26:30+00:00,[],https://api.github.com/licenses/apache-2.0
151,https://github.com/tandeitnik/quartusVerilogProjects.git,2023-01-20 23:11:24+00:00,Projects I've made to learn Verilog in Quartus environment,0,tandeitnik/quartusVerilogProjects,591502860,Verilog,quartusVerilogProjects,70107,0,2023-01-20 23:15:01+00:00,[],https://api.github.com/licenses/mit
152,https://github.com/Abdulwadoodd/asynchronous-fifo.git,2023-01-23 06:55:04+00:00,The asynchronous FIFO design to transfer parameterized data width from one clock domain to another clock domain. ,0,Abdulwadoodd/asynchronous-fifo,592194124,Verilog,asynchronous-fifo,11,0,2023-01-30 10:39:41+00:00,[],None
153,https://github.com/adi271202/array_multiplier.git,2023-01-22 16:24:05+00:00,,0,adi271202/array_multiplier,592003442,Verilog,array_multiplier,4,0,2023-01-22 16:27:56+00:00,[],None
154,https://github.com/ruei7916/final.git,2023-01-17 20:54:18+00:00,,0,ruei7916/final,590186932,Verilog,final,28,0,2023-01-17 20:54:28+00:00,[],None
155,https://github.com/MiSTer-devel/Arcade-Performan_MiSTer.git,2023-01-18 02:59:56+00:00,,2,MiSTer-devel/Arcade-Performan_MiSTer,590276262,Verilog,Arcade-Performan_MiSTer,2466,0,2023-01-18 03:48:34+00:00,[],https://api.github.com/licenses/gpl-3.0
156,https://github.com/aryanmaurya383/CS220-Assignments.git,2023-01-16 08:07:17+00:00,,0,aryanmaurya383/CS220-Assignments,589478441,Verilog,CS220-Assignments,698,0,2023-07-11 16:17:49+00:00,[],None
157,https://github.com/djamalissakogo/lab_6-schama.git,2023-01-18 07:19:00+00:00,,0,djamalissakogo/lab_6-schama,590338721,Verilog,lab_6-schama,129,0,2023-01-18 07:22:22+00:00,[],None
158,https://github.com/Arunmohan18/UART_FullDuplex.git,2023-01-18 10:15:34+00:00,Hardware coding hacks for verilog and vhdl languages ,0,Arunmohan18/UART_FullDuplex,590396037,Verilog,UART_FullDuplex,15,0,2023-10-24 12:55:41+00:00,[],None
159,https://github.com/tera-bytes/ELEC-374-Labs.git,2023-01-25 02:09:50+00:00,,0,tera-bytes/ELEC-374-Labs,593009005,Verilog,ELEC-374-Labs,73388,0,2023-01-30 23:33:03+00:00,[],None
160,https://github.com/Megha2899/3bitComparator.git,2023-01-24 15:57:52+00:00,,0,Megha2899/3bitComparator,592820840,Verilog,3bitComparator,5,0,2023-01-24 16:02:10+00:00,[],None
161,https://github.com/cornell-ece5745/ece5745-tut4-asic-tools.git,2023-01-31 02:19:06+00:00,ECE 5745 Tutorial 4: Synopsys/Cadence ASIC Tools,1,cornell-ece5745/ece5745-tut4-asic-tools,595406576,Verilog,ece5745-tut4-asic-tools,3740,0,2023-01-31 02:20:13+00:00,[],None
162,https://github.com/SaraEfabless/mpw9.git,2023-01-30 23:40:14+00:00,,0,SaraEfabless/mpw9,595367257,Verilog,mpw9,2173,0,2023-01-30 23:40:30+00:00,[],https://api.github.com/licenses/apache-2.0
163,https://github.com/Vinupriya-2502/100_verilog.git,2023-01-31 16:49:22+00:00,,0,Vinupriya-2502/100_verilog,595710431,Verilog,100_verilog,10371,0,2023-01-31 17:41:53+00:00,[],None
164,https://github.com/mkbepary/fpga_pong_game.git,2023-02-01 19:58:35+00:00,Pong game implementation on FPGA,0,mkbepary/fpga_pong_game,596259630,Verilog,fpga_pong_game,18063,0,2023-02-15 21:16:44+00:00,[],None
165,https://github.com/anisari10/asynchronous-processor.git,2023-01-25 13:38:37+00:00,,0,anisari10/asynchronous-processor,593205211,Verilog,asynchronous-processor,1413,0,2023-01-25 13:40:41+00:00,[],None
166,https://github.com/madhur19171/PyMTL3-RISCV.git,2023-01-29 14:38:44+00:00,Design of RISCV processors with PyMTL3,0,madhur19171/PyMTL3-RISCV,594752008,Verilog,PyMTL3-RISCV,53,0,2023-02-20 09:21:30+00:00,[],None
167,https://github.com/FaSha20/CAD-Encoder-Function.git,2023-01-30 05:17:04+00:00,,0,FaSha20/CAD-Encoder-Function,594965384,Verilog,CAD-Encoder-Function,416,0,2023-01-30 05:31:35+00:00,[],None
168,https://github.com/Frosa009/Lab02-RippleCarryAdder.git,2023-01-29 20:18:13+00:00,,0,Frosa009/Lab02-RippleCarryAdder,594847796,Verilog,Lab02-RippleCarryAdder,86,0,2023-07-28 23:37:39+00:00,[],None
169,https://github.com/saiswarup2001/DESIGN-OF-CSR-WITH-APB-INTERFACE.git,2023-01-25 10:32:25+00:00,,0,saiswarup2001/DESIGN-OF-CSR-WITH-APB-INTERFACE,593139770,Verilog,DESIGN-OF-CSR-WITH-APB-INTERFACE,2472,0,2023-11-23 08:41:09+00:00,[],None
170,https://github.com/teaap/PS-2-protocol.git,2023-01-31 20:25:02+00:00,This repository contains Verilog code for synthesizing and verifying the PS2 protocol between a computer and keyboard written as a team project.,0,teaap/PS-2-protocol,595792681,Verilog,PS-2-protocol,9474,0,2023-11-30 00:51:45+00:00,[],None
171,https://github.com/jacobattar123/Pipelined-Processor-Verilog.git,2023-01-23 17:05:47+00:00,5 Stage pipelined processor,0,jacobattar123/Pipelined-Processor-Verilog,592407465,Verilog,Pipelined-Processor-Verilog,17,0,2023-01-23 17:06:31+00:00,[],None
172,https://github.com/Isaac-Ali/IntelDE2115-AudioSuite.git,2023-01-21 04:01:17+00:00,Audio FX Plug-in Suite for Intel FPGA's. Created By Isaac Ali and Christopher Scrosati,0,Isaac-Ali/IntelDE2115-AudioSuite,591551710,Verilog,IntelDE2115-AudioSuite,1103,0,2023-01-21 04:20:24+00:00,[],None
173,https://github.com/dannykha/Advanced-Hardware-Description-Language.git,2023-01-20 00:42:11+00:00,EE 427 course focused on Verilog programming on a DE-10 FPGA Board,0,dannykha/Advanced-Hardware-Description-Language,591120290,Verilog,Advanced-Hardware-Description-Language,4174,0,2023-03-30 18:02:06+00:00,[],None
174,https://github.com/Francis1408/Mulitcycle_Processor.git,2023-01-24 13:32:16+00:00,,0,Francis1408/Mulitcycle_Processor,592760741,Verilog,Mulitcycle_Processor,151,0,2023-01-24 14:20:18+00:00,[],None
175,https://github.com/Tylerd1208022/CE362Project.git,2023-01-24 16:53:28+00:00,Group Repo for the CE362 Computer Architecture Project,0,Tylerd1208022/CE362Project,592843645,Verilog,CE362Project,2,0,2023-01-24 17:12:04+00:00,[],None
176,https://github.com/jolycode/switch-and-led.git,2023-01-24 11:20:56+00:00,verilog switch and led,0,jolycode/switch-and-led,592713159,Verilog,switch-and-led,0,0,2023-01-24 11:21:40+00:00,['verilog'],None
177,https://github.com/o97520/Verilog-Codes-and-Circuits-.git,2023-01-16 12:38:07+00:00,iVerilog & GTKWave,0,o97520/Verilog-Codes-and-Circuits-,589570365,Verilog,Verilog-Codes-and-Circuits-,957,0,2023-01-16 12:50:50+00:00,[],None
178,https://github.com/saitejagoruganthu/CMPE200-Computer-Architecture-And-Design.git,2023-01-16 21:50:57+00:00,,0,saitejagoruganthu/CMPE200-Computer-Architecture-And-Design,589761641,Verilog,CMPE200-Computer-Architecture-And-Design,264808,0,2023-01-16 23:17:30+00:00,[],None
179,https://github.com/xobs/caravel-minimax-global-routing-segfault.git,2023-01-16 02:10:44+00:00,A segfaulting branch of caravel-minimax,0,xobs/caravel-minimax-global-routing-segfault,589396797,Verilog,caravel-minimax-global-routing-segfault,22430,0,2023-01-16 02:12:02+00:00,[],https://api.github.com/licenses/apache-2.0
180,https://github.com/hamedheidarian/CAL-final-project.git,2023-01-17 08:11:36+00:00,Final project of Computer Architecture Lab at University of Tehran.,0,hamedheidarian/CAL-final-project,589905637,Verilog,CAL-final-project,244,0,2023-01-17 08:13:38+00:00,[],None
181,https://github.com/learn-cocotb/assignment-2-interfaces-AhmedHany1212.git,2023-01-30 15:29:17+00:00,assignment-2-interfaces-AhmedHany1212 created by GitHub Classroom,0,learn-cocotb/assignment-2-interfaces-AhmedHany1212,595189943,Verilog,assignment-2-interfaces-AhmedHany1212,180,0,2023-02-07 18:50:29+00:00,[],https://api.github.com/licenses/bsd-2-clause
182,https://github.com/oops408/vtest.git,2023-01-30 17:03:43+00:00,,0,oops408/vtest,595231443,Verilog,vtest,2,0,2023-01-30 17:06:45+00:00,[],None
183,https://github.com/zeinabmoawad/Five-Stages-Pipeline-Processor.git,2023-01-30 21:58:02+00:00,,0,zeinabmoawad/Five-Stages-Pipeline-Processor,595338576,Verilog,Five-Stages-Pipeline-Processor,388,0,2023-01-30 22:05:06+00:00,[],None
184,https://github.com/brnyildiran/CS303_Logic_and_Digital_System_Design.git,2023-01-25 12:30:25+00:00,Project and Laboratory codes from the CS303 Logic and Digital System Design course of Sabancƒ± University.,0,brnyildiran/CS303_Logic_and_Digital_System_Design,593179763,Verilog,CS303_Logic_and_Digital_System_Design,1227,0,2023-01-25 12:34:33+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/ebylmz/MIPS32.git,2023-01-25 04:23:28+00:00,ü§ñ 32 Bit Single Cycle MIPS Processor,0,ebylmz/MIPS32,593037666,Verilog,MIPS32,926,0,2023-10-03 19:59:15+00:00,"['cpu', 'mips-architecture']",https://api.github.com/licenses/mit
186,https://github.com/Ambrz77/dld-final-project.git,2023-01-18 00:19:50+00:00,Digital Logic Design Final Project,0,Ambrz77/dld-final-project,590239180,Verilog,dld-final-project,250,0,2023-01-18 00:22:22+00:00,['verilog'],https://api.github.com/licenses/gpl-3.0
187,https://github.com/Minami-nami/single-cycle-cpu.git,2023-01-28 00:18:05+00:00,ÂçïÂë®Êúü mips 32Êù°Êåá‰ª§,0,Minami-nami/single-cycle-cpu,594247394,Verilog,single-cycle-cpu,7,0,2023-01-28 00:18:25+00:00,[],None
188,https://github.com/AmruthaMuralidhar/Verilog-HDL.git,2023-01-31 16:11:47+00:00,Verilog Simulations using vivado,0,AmruthaMuralidhar/Verilog-HDL,595694927,Verilog,Verilog-HDL,11,0,2023-01-31 16:14:02+00:00,[],https://api.github.com/licenses/mit
189,https://github.com/infinite55/EE224_Project.git,2023-01-31 18:49:22+00:00,,0,infinite55/EE224_Project,595758593,Verilog,EE224_Project,1036,0,2023-04-12 20:27:37+00:00,[],None
190,https://github.com/Jarvis-Geun/Digital-System-Design.git,2023-01-28 17:54:02+00:00,,0,Jarvis-Geun/Digital-System-Design,594488925,Verilog,Digital-System-Design,4042,0,2023-01-28 17:57:46+00:00,[],None
191,https://github.com/nahinulsadad/32bit-CPU-Verilog.git,2023-01-26 18:14:43+00:00,"This is a simple 32bit CPU implemented using Verilog HDL. It supports 3 types of instruction: Register Mode, Immediate Mode & Jump Mode. It also supports interfacing. For more info, see doc folder.",0,nahinulsadad/32bit-CPU-Verilog,593736010,Verilog,32bit-CPU-Verilog,13314,0,2023-01-26 18:23:24+00:00,[],None
192,https://github.com/AnasIbrahim1/Computer_processor.git,2023-01-28 19:07:44+00:00,,0,AnasIbrahim1/Computer_processor,594508549,Verilog,Computer_processor,11,0,2023-01-28 19:13:46+00:00,[],None
193,https://github.com/Flychy/Hiding-Secrets.git,2023-01-27 15:55:41+00:00,,1,Flychy/Hiding-Secrets,594103002,Verilog,Hiding-Secrets,12,0,2023-01-27 15:57:34+00:00,[],None
194,https://github.com/orgTestCodacy11KRepos110MB/repo-6638-e203_hbirdv2.git,2023-01-31 09:45:41+00:00,,0,orgTestCodacy11KRepos110MB/repo-6638-e203_hbirdv2,595540352,Verilog,repo-6638-e203_hbirdv2,63770,0,2023-01-31 22:49:40+00:00,[],https://api.github.com/licenses/apache-2.0
195,https://github.com/glingy/caravel-test.git,2023-01-30 15:00:55+00:00,,0,glingy/caravel-test,595177571,Verilog,caravel-test,2173,0,2023-01-30 15:01:14+00:00,[],https://api.github.com/licenses/apache-2.0
196,https://github.com/learn-cocotb/assignment-1-xor-verification-AhmedHany1212.git,2023-01-30 15:05:52+00:00,assignment-1-xor-verification-AhmedHany1212 created by GitHub Classroom,0,learn-cocotb/assignment-1-xor-verification-AhmedHany1212,595179704,Verilog,assignment-1-xor-verification-AhmedHany1212,28,0,2023-02-07 18:50:49+00:00,[],None
197,https://github.com/LindaAhmeti/CPU16-bit.git,2023-01-30 19:47:45+00:00,,0,LindaAhmeti/CPU16-bit,595295592,Verilog,CPU16-bit,9,0,2023-01-30 19:51:09+00:00,[],None
198,https://github.com/adeesharodrigo/32bit-single-Cycle-Processor-Design.git,2023-02-01 17:18:29+00:00,32Bit Single Cycle Processor,0,adeesharodrigo/32bit-single-Cycle-Processor-Design,596199859,Verilog,32bit-single-Cycle-Processor-Design,22963,0,2023-02-10 16:31:23+00:00,[],None
199,https://github.com/codeviana/hw-sw-codesign-FPGA_MNIST.git,2023-02-01 18:36:00+00:00,,0,codeviana/hw-sw-codesign-FPGA_MNIST,596229902,Verilog,hw-sw-codesign-FPGA_MNIST,2535,0,2024-01-04 17:02:48+00:00,[],None
200,https://github.com/TimothyGeissler/verilog-32bit-multiplexer.git,2023-01-18 21:57:48+00:00,,0,TimothyGeissler/verilog-32bit-multiplexer,590646318,Verilog,verilog-32bit-multiplexer,6,0,2023-01-18 21:58:31+00:00,[],None
201,https://github.com/napen/School-Projects.git,2023-01-17 03:22:30+00:00,These are the coding based projects I have done in my undergraduate and graduate courses at GW,0,napen/School-Projects,589833150,Verilog,School-Projects,12536,0,2023-01-17 04:01:59+00:00,[],None
202,https://github.com/VolodymyrOveichyk/Test-icarus-verilog.git,2023-01-20 14:08:17+00:00,,0,VolodymyrOveichyk/Test-icarus-verilog,591336180,Verilog,Test-icarus-verilog,8,0,2023-01-20 14:36:49+00:00,[],None
203,https://github.com/abhirathsujith/SwitchlevelmodellingNOR-Verilog.git,2023-01-24 19:51:06+00:00,SwitchlevelmodellingNOR-Verilog,0,abhirathsujith/SwitchlevelmodellingNOR-Verilog,592910303,Verilog,SwitchlevelmodellingNOR-Verilog,2,0,2023-01-24 19:51:33+00:00,[],None
204,https://github.com/HemanthGaddey/rbsgo.git,2023-01-23 12:40:01+00:00,,0,HemanthGaddey/rbsgo,592300400,Verilog,rbsgo,8376,0,2023-01-23 12:55:43+00:00,[],None
205,https://github.com/KKiranR/Bitonic-Soter.git,2023-02-02 12:19:32+00:00,Miniproject for course Advance Digital Design ,0,KKiranR/Bitonic-Soter,596543141,Verilog,Bitonic-Soter,6,0,2023-02-03 03:09:05+00:00,[],https://api.github.com/licenses/mit
206,https://github.com/wh-lh/hitegg_verilog_HDL.git,2023-02-03 03:13:25+00:00,Verilog_HDL Project,0,wh-lh/hitegg_verilog_HDL,596841453,Verilog,hitegg_verilog_HDL,711,0,2023-02-03 03:59:39+00:00,[],None
207,https://github.com/jxyang777/ALU.git,2023-02-03 09:45:03+00:00,1bit and 8bit ALU,0,jxyang777/ALU,596952593,Verilog,ALU,1605,0,2023-02-03 09:46:14+00:00,[],None
208,https://github.com/orgTestCodacy11KRepos110MB/repo-9483-riscv_vhdl.git,2023-01-30 19:21:00+00:00,,0,orgTestCodacy11KRepos110MB/repo-9483-riscv_vhdl,595285766,Verilog,repo-9483-riscv_vhdl,94759,0,2023-02-01 07:28:00+00:00,[],https://api.github.com/licenses/apache-2.0
209,https://github.com/milan1321/milan_cpu_16.git,2023-02-01 09:35:19+00:00,,0,milan1321/milan_cpu_16,596015506,Verilog,milan_cpu_16,30,0,2023-02-16 06:01:48+00:00,[],None
210,https://github.com/minecraftdixit/CNN_fpga-.git,2023-01-30 22:12:10+00:00,CNN on fpga using verilog ,0,minecraftdixit/CNN_fpga-,595342879,Verilog,CNN_fpga-,13,0,2023-01-30 22:15:29+00:00,[],None
211,https://github.com/oops408/verilogexp.git,2023-01-30 02:23:30+00:00,,0,oops408/verilogexp,594924817,Verilog,verilogexp,16,0,2023-02-03 17:29:56+00:00,[],https://api.github.com/licenses/mit
212,https://github.com/char0815/VLSI-system-design.git,2023-01-30 11:26:08+00:00,,0,char0815/VLSI-system-design,595090305,Verilog,VLSI-system-design,470272,0,2023-08-08 08:03:38+00:00,[],None
213,https://github.com/jbuchermn/ice40-tests.git,2023-01-16 13:24:03+00:00,,0,jbuchermn/ice40-tests,589587083,Verilog,ice40-tests,35,0,2023-01-16 13:27:37+00:00,[],None
214,https://github.com/FireBite/adc_sar.git,2023-01-18 11:45:16+00:00,,0,FireBite/adc_sar,590425972,Verilog,adc_sar,3,0,2023-01-18 11:45:24+00:00,[],None
215,https://github.com/bjybs123/Single-Cycle-RV32I.git,2023-01-24 01:48:43+00:00,Verilog Implementation of RISC-V RV32I Instruction Set Architecture,0,bjybs123/Single-Cycle-RV32I,592562895,Verilog,Single-Cycle-RV32I,8,0,2023-01-24 02:12:42+00:00,"['risc-v', 'rv32i', 'verilog']",None
216,https://github.com/Nithin2k02/Asynchronous-ARM-720-T.git,2023-01-27 13:00:28+00:00,,0,Nithin2k02/Asynchronous-ARM-720-T,594036853,Verilog,Asynchronous-ARM-720-T,39,0,2023-01-28 16:57:59+00:00,[],None
217,https://github.com/Momen-Odeh/Controller_CPU.git,2023-01-26 15:05:04+00:00,Controller Code for CPU Lab by Verilog,0,Momen-Odeh/Controller_CPU,593663354,Verilog,Controller_CPU,4,0,2023-01-26 15:08:51+00:00,[],None
218,https://github.com/krishansq/VerilogClock.git,2023-01-27 01:28:11+00:00,,0,krishansq/VerilogClock,593855074,Verilog,VerilogClock,3,0,2023-01-27 01:30:28+00:00,[],None
219,https://github.com/0abhinav007/frequency-divider.git,2023-01-24 15:46:35+00:00,,0,0abhinav007/frequency-divider,592816172,Verilog,frequency-divider,0,0,2023-01-24 15:47:51+00:00,[],None
220,https://github.com/Megha2899/LFSR.git,2023-01-24 17:02:22+00:00,,0,Megha2899/LFSR,592847126,Verilog,LFSR,1,0,2023-01-24 17:03:19+00:00,[],None
221,https://github.com/burraaook/alu-with-sequential-multiplier.git,2023-01-29 12:06:42+00:00,ALU designed with Verilog HDL which includes sequential multiplier.,0,burraaook/alu-with-sequential-multiplier,594710164,Verilog,alu-with-sequential-multiplier,3225,0,2023-02-02 15:42:51+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/Ahmed0100/text_editor_uart_vga_v2_0.git,2023-01-21 15:26:34+00:00,text_editor_uart_vga_v2_0,0,Ahmed0100/text_editor_uart_vga_v2_0,591698084,Verilog,text_editor_uart_vga_v2_0,23,0,2023-01-21 15:27:51+00:00,[],None
223,https://github.com/seokbin70/caravel_user.git,2023-01-21 15:48:09+00:00,,0,seokbin70/caravel_user,591703787,Verilog,caravel_user,2173,0,2023-01-21 15:48:25+00:00,[],https://api.github.com/licenses/apache-2.0
224,https://github.com/Mohammadbadawi01/ASM-chart-integer-square-root.git,2023-01-21 18:28:25+00:00,VERILOG code to implement the ASM chart-integer square root,0,Mohammadbadawi01/ASM-chart-integer-square-root,591746382,Verilog,ASM-chart-integer-square-root,123,0,2023-09-11 06:14:16+00:00,[],None
225,https://github.com/adi271202/Dadda-mulitplier-8-bits.git,2023-01-22 16:33:14+00:00,,0,adi271202/Dadda-mulitplier-8-bits,592006040,Verilog,Dadda-mulitplier-8-bits,1,0,2023-01-22 16:34:40+00:00,[],None
226,https://github.com/atlomak/gpio_gcd_module.git,2023-01-22 22:48:31+00:00,,0,atlomak/gpio_gcd_module,592101104,Verilog,gpio_gcd_module,445,0,2023-01-22 22:50:18+00:00,[],None
227,https://github.com/JCase536/Error-Correcting-SPI-Communication-Digital-Logic-Design.git,2023-01-22 20:32:03+00:00,,0,JCase536/Error-Correcting-SPI-Communication-Digital-Logic-Design,592070434,Verilog,Error-Correcting-SPI-Communication-Digital-Logic-Design,3247,0,2023-01-22 20:33:05+00:00,[],None
228,https://github.com/ozancolak01/Mips-Single-Cycle-Processor.git,2023-01-21 15:13:15+00:00,16-bit Single Cycle MIPS Processor,0,ozancolak01/Mips-Single-Cycle-Processor,591694554,Verilog,Mips-Single-Cycle-Processor,1189,0,2023-01-21 15:13:26+00:00,[],None
229,https://github.com/UCR-CS161L/Lab05-Adders.git,2023-01-19 22:44:10+00:00,,1,UCR-CS161L/Lab05-Adders,591092953,Verilog,Lab05-Adders,62,0,2023-05-16 15:29:44+00:00,[],None
230,https://github.com/ESN2022/GRAFFIN_Lab3.git,2023-01-16 07:04:43+00:00,,0,ESN2022/GRAFFIN_Lab3,589460604,Verilog,GRAFFIN_Lab3,235,0,2023-01-16 10:55:31+00:00,[],None
231,https://github.com/sthurston99/comparch.git,2023-02-03 21:30:49+00:00,My semester long processor project from CompArch,0,sthurston99/comparch,597204612,Verilog,comparch,14951,0,2023-02-06 14:51:52+00:00,[],None
232,https://github.com/Ariel-Ohayon/CPU-Hardwired.git,2023-01-31 16:15:39+00:00,,0,Ariel-Ohayon/CPU-Hardwired,595696648,Verilog,CPU-Hardwired,50,0,2023-01-31 16:17:15+00:00,[],None
233,https://github.com/aghassel/FPGA-CPU-Design-Project.git,2023-01-27 20:51:14+00:00,,0,aghassel/FPGA-CPU-Design-Project,594200981,Verilog,FPGA-CPU-Design-Project,20199,0,2023-06-14 04:38:05+00:00,[],https://api.github.com/licenses/mit
234,https://github.com/zenek65/TM1638_verilog.git,2023-01-21 20:51:09+00:00,,0,zenek65/TM1638_verilog,591778939,Verilog,TM1638_verilog,6,0,2024-02-25 18:32:14+00:00,"['tm1638', 'verilog']",None
235,https://github.com/Myflash911/ShawnHymel_introduction-to-fpga.git,2023-01-26 20:06:35+00:00,,0,Myflash911/ShawnHymel_introduction-to-fpga,593773562,Verilog,ShawnHymel_introduction-to-fpga,8159,0,2023-01-26 20:06:52+00:00,[],None
236,https://github.com/sebascarmar/Montacargas.git,2023-01-26 17:35:40+00:00,,0,sebascarmar/Montacargas,593721604,Verilog,Montacargas,197,0,2023-01-26 17:36:56+00:00,[],None
237,https://github.com/CHIUWEINING/DjBoard.git,2023-01-28 10:55:10+00:00,Logic_design_Verilog_FinalProject,0,CHIUWEINING/DjBoard,594374057,Verilog,DjBoard,753,0,2023-01-28 10:55:39+00:00,[],None
238,https://github.com/azwefabless/proj2.git,2023-01-25 21:23:33+00:00,2nd attempt at getting the flow owrkin on Windows ,0,azwefabless/proj2,593377926,Verilog,proj2,2173,0,2023-01-25 21:23:51+00:00,[],https://api.github.com/licenses/apache-2.0
239,https://github.com/rezoan-eee20/Implementation-of-Password-Detection-System-Using-Verilog-in-Basys-3-FPGA-board.git,2023-01-24 08:31:15+00:00,,0,rezoan-eee20/Implementation-of-Password-Detection-System-Using-Verilog-in-Basys-3-FPGA-board,592657353,Verilog,Implementation-of-Password-Detection-System-Using-Verilog-in-Basys-3-FPGA-board,5,0,2023-01-24 08:34:14+00:00,[],None
240,https://github.com/LangTowl/Verilog-Stopwatch.git,2023-01-25 00:30:41+00:00,,0,LangTowl/Verilog-Stopwatch,592987527,Verilog,Verilog-Stopwatch,3,0,2023-01-25 00:31:55+00:00,[],None
241,https://github.com/Mirshahnawaz/Temperature-Monitoring-System-on-FPGA.git,2023-01-24 10:20:27+00:00,This temperature monitoring system that uses an FPGA with a built-in temperature sensor (ADT7420) to access temperature data. The system uses the I2C protocol to communicate with the sensor.,0,Mirshahnawaz/Temperature-Monitoring-System-on-FPGA,592692549,Verilog,Temperature-Monitoring-System-on-FPGA,7,0,2023-01-24 10:21:55+00:00,[],None
242,https://github.com/nitrojector/LC-3.git,2023-01-25 17:35:06+00:00,Verilog Implementation of the LC-3 Archietecture,0,nitrojector/LC-3,593299440,Verilog,LC-3,11878,0,2023-01-27 19:12:13+00:00,[],None
243,https://github.com/kevinsky-chen/school_CVSD.git,2023-01-26 04:05:31+00:00,The program is the solution of the programming assignment in CVSD at NTU GIEE.,0,kevinsky-chen/school_CVSD,593469132,Verilog,school_CVSD,11831,0,2023-01-26 04:18:33+00:00,[],None
244,https://github.com/EmilyBecher/ECE271.git,2023-02-03 20:33:04+00:00,Digital Logic Design Coursework,0,EmilyBecher/ECE271,597188676,Verilog,ECE271,7383,0,2023-02-03 20:44:09+00:00,[],None
245,https://github.com/Boucii/chisel-template---ladder_be.git,2023-02-03 10:15:26+00:00,,0,Boucii/chisel-template---ladder_be,596963181,Verilog,chisel-template---ladder_be,1891,0,2023-02-04 04:07:32+00:00,[],https://api.github.com/licenses/unlicense
246,https://github.com/NickolayTernovoy/green_v.git,2023-01-20 15:21:06+00:00,,0,NickolayTernovoy/green_v,591363978,Verilog,green_v,2173,0,2023-01-20 15:21:20+00:00,[],https://api.github.com/licenses/apache-2.0
247,https://github.com/psg-titech/morevms-2023-experiments.git,2023-01-23 08:36:58+00:00,A resources for the experiments in MoreVMs 2023.,0,psg-titech/morevms-2023-experiments,592220639,Verilog,morevms-2023-experiments,16471,0,2023-01-23 15:29:12+00:00,[],None
248,https://github.com/keropiyo/caravel_tutorial.git,2023-01-23 08:54:19+00:00,,0,keropiyo/caravel_tutorial,592225591,Verilog,caravel_tutorial,2173,0,2023-01-23 08:54:32+00:00,[],https://api.github.com/licenses/apache-2.0
249,https://github.com/thanavignesh/100-RTL-PROGRAMS.git,2023-02-02 05:10:29+00:00,,0,thanavignesh/100-RTL-PROGRAMS,596402104,Verilog,100-RTL-PROGRAMS,90,0,2023-09-13 12:12:42+00:00,[],None
250,https://github.com/YasasSeneviratne/NearPMHW.git,2023-01-31 20:26:46+00:00,,0,YasasSeneviratne/NearPMHW,595793289,Verilog,NearPMHW,97,0,2023-02-07 13:16:13+00:00,[],None
251,https://github.com/matchupikchu/cryptographic_keys_generator.git,2023-01-18 16:23:22+00:00,,0,matchupikchu/cryptographic_keys_generator,590532185,Verilog,cryptographic_keys_generator,5,0,2023-01-18 16:28:34+00:00,[],None
252,https://github.com/o97520/32bit-RISC-cpu-unfinished-Verilog.git,2023-01-16 12:59:43+00:00,MIPS inspired 5-stage pipeline 32bit cpu,0,o97520/32bit-RISC-cpu-unfinished-Verilog,589578095,Verilog,32bit-RISC-cpu-unfinished-Verilog,3,0,2023-01-16 13:09:48+00:00,[],None
253,https://github.com/SandroFerney/new_caravel.git,2023-01-19 19:38:58+00:00,,0,SandroFerney/new_caravel,591038491,Verilog,new_caravel,90588,0,2023-01-19 19:58:46+00:00,[],https://api.github.com/licenses/apache-2.0
254,https://github.com/guoriyue/EE180-System-Architecture.git,2023-01-19 20:52:42+00:00,,0,guoriyue/EE180-System-Architecture,591061969,Verilog,EE180-System-Architecture,10558,0,2023-04-14 04:26:41+00:00,[],None
255,https://github.com/ellen-wood/caravel_user_project_old.git,2023-01-20 10:11:59+00:00,,1,ellen-wood/caravel_user_project_old,591259044,Verilog,caravel_user_project_old,8238,0,2023-06-14 09:19:54+00:00,[],https://api.github.com/licenses/apache-2.0
256,https://github.com/EthChil/BigCreteSky130LDO.git,2023-01-17 21:49:53+00:00,Digital LDO implemented in SKY 130nm through Googles opesource PDK,0,EthChil/BigCreteSky130LDO,590203123,Verilog,BigCreteSky130LDO,95,0,2023-01-17 21:49:59+00:00,[],https://api.github.com/licenses/apache-2.0
257,https://github.com/rhit-wangy51/Accumulator.git,2023-01-17 19:06:50+00:00,,0,rhit-wangy51/Accumulator,590150328,Verilog,Accumulator,17163,0,2023-01-17 19:15:38+00:00,[],None
258,https://github.com/garv208/16-Bit-CRC.git,2023-01-17 19:05:21+00:00,,0,garv208/16-Bit-CRC,590149761,Verilog,16-Bit-CRC,6,0,2023-01-21 06:43:26+00:00,[],https://api.github.com/licenses/mit
259,https://github.com/sadrayavar/verilog-counter.git,2023-01-19 11:54:56+00:00,,0,sadrayavar/verilog-counter,590865496,Verilog,verilog-counter,4,0,2023-01-19 11:58:12+00:00,[],None
260,https://github.com/siweinstock/archlab5.git,2023-01-16 13:17:38+00:00,,0,siweinstock/archlab5,589584734,Verilog,archlab5,16,0,2023-05-06 08:03:29+00:00,[],None
261,https://github.com/vinayrayapati/vsdcaravel.git,2023-02-02 12:33:46+00:00,,0,vinayrayapati/vsdcaravel,596548513,Verilog,vsdcaravel,830,0,2023-05-10 07:42:27+00:00,[],https://api.github.com/licenses/mit
262,https://github.com/huzaifaj530/verilog.git,2023-01-30 11:08:01+00:00,Lab codes for verilog,0,huzaifaj530/verilog,595083706,Verilog,verilog,36,0,2023-11-19 15:50:58+00:00,[],None
263,https://github.com/MarkLin0222/final_reversi.git,2023-01-16 09:17:31+00:00,,0,MarkLin0222/final_reversi,589501980,Verilog,final_reversi,17973,0,2023-01-17 07:44:21+00:00,[],None
264,https://github.com/2022-m07-ecg/VHDL_Filters.git,2023-01-16 11:38:51+00:00,,0,2022-m07-ecg/VHDL_Filters,589550020,Verilog,VHDL_Filters,72,0,2023-01-17 00:15:45+00:00,[],None
265,https://github.com/medximun/IC_Contest_2013_Frequency_Analysis_System.git,2023-01-21 07:23:29+00:00,IC Á´∂Ë≥Ω2013Âπ¥È°åÁõÆ:È†ªÁéáÂàÜÊûêÁ≥ªÁµ±-‰ΩøÁî®Êõ¥Êîπ Folding set ‰πã R2MDC FFT Êû∂ÊßãÈÄ≤Ë°åÂÑ™Âåñ,0,medximun/IC_Contest_2013_Frequency_Analysis_System,591587600,Verilog,IC_Contest_2013_Frequency_Analysis_System,4,0,2023-01-21 07:24:09+00:00,[],None
266,https://github.com/nebler/assembler-verilog.git,2023-01-17 21:19:56+00:00,,0,nebler/assembler-verilog,590194629,Verilog,assembler-verilog,4,0,2023-01-17 21:38:35+00:00,[],None
267,https://github.com/nueroscience/labonchip.git,2023-01-18 10:23:19+00:00,Neuroscience Lab on Chip ,0,nueroscience/labonchip,590398791,Verilog,labonchip,4793,0,2023-01-18 10:31:00+00:00,[],https://api.github.com/licenses/apache-2.0
268,https://github.com/nouraalhijri0/Pong-Game.git,2023-01-22 09:10:58+00:00,,0,nouraalhijri0/Pong-Game,591897809,Verilog,Pong-Game,9,0,2023-01-22 09:18:36+00:00,[],None
269,https://github.com/Dobrodii13/lab1UPD.git,2023-01-22 15:36:51+00:00,,0,Dobrodii13/lab1UPD,591990556,Verilog,lab1UPD,17890,0,2023-01-22 15:38:49+00:00,[],None
270,https://github.com/WengChihTung/NCTU22Fall__ICLab.git,2023-01-20 04:02:22+00:00,,0,WengChihTung/NCTU22Fall__ICLab,591164166,Verilog,NCTU22Fall__ICLab,102,0,2023-10-20 04:25:24+00:00,[],None
271,https://github.com/rohithvarma3000/neural-network.git,2023-01-23 19:59:07+00:00,,0,rohithvarma3000/neural-network,592471835,Verilog,neural-network,30,0,2023-01-23 20:29:37+00:00,[],https://api.github.com/licenses/mit
272,https://github.com/Aharon44/Digital-Clock-on-FPGA.git,2023-01-20 14:02:46+00:00,,0,Aharon44/Digital-Clock-on-FPGA,591334181,Verilog,Digital-Clock-on-FPGA,7207,0,2023-01-23 16:38:40+00:00,[],None
273,https://github.com/Minami-nami/pipeline-cpu.git,2023-01-28 00:27:52+00:00,‰∫îÁ∫ßÊµÅÊ∞¥Á∫ø mips 32Êù°Êåá‰ª§,0,Minami-nami/pipeline-cpu,594249232,Verilog,pipeline-cpu,12,0,2023-01-28 00:28:08+00:00,[],None
274,https://github.com/Mirshahnawaz/Image-Processing-IP-for-Edge-Detection-using-Verilog.git,2023-01-25 18:25:23+00:00,This image processing IP for edge detection using verilog.,0,Mirshahnawaz/Image-Processing-IP-for-Edge-Detection-using-Verilog,593318099,Verilog,Image-Processing-IP-for-Edge-Detection-using-Verilog,7,0,2023-01-25 18:27:13+00:00,[],None
275,https://github.com/mathai-rg/tn9k_reflecting_leds.git,2023-01-27 12:33:22+00:00,"onboard leds lights up 1 by one until a side is reached, from where then it reflects and goes in opposite direction until edge is reached again",0,mathai-rg/tn9k_reflecting_leds,594027984,Verilog,tn9k_reflecting_leds,1,0,2023-01-27 12:35:54+00:00,[],None
276,https://github.com/Gfbter/vga.git,2023-01-19 20:15:21+00:00,,0,Gfbter/vga,591050309,Verilog,vga,9,0,2023-01-19 20:19:51+00:00,[],None
277,https://github.com/HK-Finaviya/verilog.git,2023-01-17 17:14:12+00:00,,0,HK-Finaviya/verilog,590108283,Verilog,verilog,0,0,2023-01-17 17:16:26+00:00,[],None
278,https://github.com/js4ngu/COSE221-Digital-Logic-Design.git,2023-01-18 07:59:54+00:00,,0,js4ngu/COSE221-Digital-Logic-Design,590350471,Verilog,COSE221-Digital-Logic-Design,17727,0,2023-01-19 06:24:30+00:00,[],None
279,https://github.com/sglbl/CSE-331.git,2023-01-21 12:05:04+00:00,CSE-331 Computer Organization in Mips Assembly and Verilog,1,sglbl/CSE-331,591647418,Verilog,CSE-331,52614,0,2023-06-26 02:22:36+00:00,[],None
280,https://github.com/ignaciogodoy/caravel_user_project.git,2023-01-25 14:28:47+00:00,,0,ignaciogodoy/caravel_user_project,593225417,Verilog,caravel_user_project,2173,0,2023-01-25 14:29:08+00:00,[],https://api.github.com/licenses/apache-2.0
281,https://github.com/kundan-singh742/My-Projects.git,2023-01-26 05:10:29+00:00,There are all the lab code for Digital Logic Course.,0,kundan-singh742/My-Projects,593482314,Verilog,My-Projects,73338,0,2023-01-28 03:34:35+00:00,[],None
282,https://github.com/Piyush2832/Verilog-code-of-BCD-switch-using-led-blinking-in-a-dynamic-manner..git,2023-01-25 07:19:41+00:00,,0,Piyush2832/Verilog-code-of-BCD-switch-using-led-blinking-in-a-dynamic-manner.,593080146,Verilog,Verilog-code-of-BCD-switch-using-led-blinking-in-a-dynamic-manner.,1,0,2023-01-25 07:25:08+00:00,[],None
283,https://github.com/Dudestin/udp_camera_streaming.git,2023-01-31 01:15:15+00:00,Video streaming at FPGA using OV2640,0,Dudestin/udp_camera_streaming,595390280,Verilog,udp_camera_streaming,22,0,2023-01-31 01:15:53+00:00,[],None
284,https://github.com/allnonye/DualCoreCpu.git,2023-02-03 18:21:06+00:00,,0,allnonye/DualCoreCpu,597145802,Verilog,DualCoreCpu,31968,0,2023-02-04 01:20:17+00:00,[],None
285,https://github.com/Quote023/IF675_Sistemas_Digitais.git,2023-02-03 14:57:02+00:00,IF675_Sistemas_Digitais,0,Quote023/IF675_Sistemas_Digitais,597066698,Verilog,IF675_Sistemas_Digitais,22255,0,2023-04-17 14:33:19+00:00,[],None
286,https://github.com/vishakh567/verilog-sample-codes.git,2023-01-30 15:37:49+00:00,Verilog codes for simple digital circuits as part of college course,0,vishakh567/verilog-sample-codes,595193675,Verilog,verilog-sample-codes,19,0,2023-01-30 15:59:23+00:00,[],None
287,https://github.com/rflickinger/247_Calculator.git,2023-02-03 01:49:45+00:00,,0,rflickinger/247_Calculator,596821149,Verilog,247_Calculator,20,0,2023-03-05 17:26:57+00:00,[],None
288,https://github.com/AryaTripathi/AES-Blowfish-Hybrid-Algorithm.git,2023-01-19 15:40:11+00:00,A symmetric key encryption algorithm with enhanced security features developed using Advanced Encryption Standard (AES) and Blowfish security algorithms. It is implementable on both hardware as well as software.,0,AryaTripathi/AES-Blowfish-Hybrid-Algorithm,590950588,Verilog,AES-Blowfish-Hybrid-Algorithm,708,0,2023-01-19 17:02:39+00:00,[],None
289,https://github.com/eelfire/sdlx.git,2023-01-29 09:32:20+00:00,SDLX - Simplified DLX processor in Verilog,0,eelfire/sdlx,594673471,Verilog,sdlx,1766,0,2024-01-20 09:36:32+00:00,"['dlx-processor', 'fpga', 'verilog', 'sdlx-processor']",None
290,https://github.com/ESN2022/GU_LAB3.git,2023-01-16 12:40:14+00:00,,0,ESN2022/GU_LAB3,589571147,Verilog,GU_LAB3,1085,0,2023-01-18 13:06:56+00:00,[],None
291,https://github.com/pahanmendis/RISCV-implementation.git,2023-01-26 19:22:37+00:00,RISCV - single cycle processor,0,pahanmendis/RISCV-implementation,593759234,Verilog,RISCV-implementation,746,0,2023-02-18 14:42:00+00:00,[],None
292,https://github.com/michael-ngx/computer-organization-labs.git,2023-01-23 03:42:38+00:00,Assembly programs for ARMv7 Processor on DE1-SoC Board,0,michael-ngx/computer-organization-labs,592153521,Verilog,computer-organization-labs,15112,0,2023-08-18 15:37:39+00:00,[],None
293,https://github.com/hihio112/JPEG_verilog.git,2023-01-23 16:09:42+00:00,,0,hihio112/JPEG_verilog,592384826,Verilog,JPEG_verilog,164,0,2023-01-23 16:10:06+00:00,[],None
294,https://github.com/amlan-acharya/Risc_V_Single_Cycle_Approach.git,2023-01-23 17:09:27+00:00,,0,amlan-acharya/Risc_V_Single_Cycle_Approach,592408955,Verilog,Risc_V_Single_Cycle_Approach,8,0,2023-01-23 17:23:55+00:00,[],None
295,https://github.com/Acharx/Verilog-Example-Solution---FPGA.git,2023-01-24 20:29:32+00:00,,0,Acharx/Verilog-Example-Solution---FPGA,592922932,Verilog,Verilog-Example-Solution---FPGA,429,0,2023-01-31 21:35:45+00:00,[],None
296,https://github.com/rkvaishnavp/CGRA.git,2023-01-21 01:55:25+00:00,,0,rkvaishnavp/CGRA,591531769,Verilog,CGRA,111,0,2023-08-02 18:08:57+00:00,[],None
297,https://github.com/AugustoRGomez/PPS-repo.git,2023-01-28 19:44:25+00:00,"Repositorio con c√≥digos fuente en Verilog y en C correspondiente a las Practicas Profesionales Supervisadas de Augusto Gomez y Dario Alaniz, a presentarse en FCEFYN-UNC, C√≥rdoba, Argentina",0,AugustoRGomez/PPS-repo,594517349,Verilog,PPS-repo,18,0,2023-01-29 22:13:54+00:00,[],None
298,https://github.com/gmcastil/fpga-cores.git,2023-01-28 13:46:31+00:00,,0,gmcastil/fpga-cores,594416813,Verilog,fpga-cores,689,0,2023-01-29 15:41:32+00:00,[],https://api.github.com/licenses/mit
299,https://github.com/thetimmorland/iverilog-playground.git,2023-01-28 03:04:50+00:00,,0,thetimmorland/iverilog-playground,594277212,Verilog,iverilog-playground,1,0,2023-01-28 03:10:37+00:00,[],None
300,https://github.com/Hsumi0ng/ECEN-749_Microprocessor_design.git,2023-01-23 19:33:54+00:00,ECEN_749,0,Hsumi0ng/ECEN-749_Microprocessor_design,592462993,Verilog,ECEN-749_Microprocessor_design,189,0,2023-01-23 19:39:14+00:00,[],None
301,https://github.com/Manmohan63/Verilog-Codes.git,2023-02-02 07:18:10+00:00,,0,Manmohan63/Verilog-Codes,596437894,Verilog,Verilog-Codes,1223,0,2023-02-02 07:18:21+00:00,[],None
302,https://github.com/InputBlackBoxOutput/Catch-The-Egg-FPGA.git,2023-01-29 06:24:31+00:00,Implementation of the Catch-The-Egg game on a FPGA,0,InputBlackBoxOutput/Catch-The-Egg-FPGA,594633064,Verilog,Catch-The-Egg-FPGA,189,0,2023-01-31 05:47:00+00:00,[],https://api.github.com/licenses/mit
303,https://github.com/MuratovAS/icesugar-6502.git,2023-01-27 20:11:01+00:00,A 6502 verilog project for Lattice FPGA using VSCode. With the function of automated installation Toolchain ,0,MuratovAS/icesugar-6502,594189749,Verilog,icesugar-6502,307,0,2023-02-17 18:36:35+00:00,[],https://api.github.com/licenses/mit
304,https://github.com/Chandrusankar7/Low-Pass-Butterworth-FIR-Filter.git,2023-01-29 16:26:51+00:00,Verilog code for Low Pass Butterworth FIR Filter,0,Chandrusankar7/Low-Pass-Butterworth-FIR-Filter,594783666,Verilog,Low-Pass-Butterworth-FIR-Filter,7,0,2023-01-29 16:39:34+00:00,[],None
305,https://github.com/CharisDing/Digital-design.git,2023-01-31 05:05:32+00:00,,0,CharisDing/Digital-design,595449526,Verilog,Digital-design,10,0,2023-01-31 05:10:27+00:00,[],None
306,https://github.com/ibrahimcahit/FPGA-Verilog-Basys3.git,2023-01-30 20:47:57+00:00,Verilog Based Projects Written for Basys3 FPGA Board,0,ibrahimcahit/FPGA-Verilog-Basys3,595316759,Verilog,FPGA-Verilog-Basys3,34,0,2023-01-30 20:54:26+00:00,[],None
307,https://github.com/john-cabaj/VGA_Driver.git,2023-02-02 18:03:00+00:00,,0,john-cabaj/VGA_Driver,596683598,Verilog,VGA_Driver,5665,0,2023-02-02 18:03:49+00:00,[],None
308,https://github.com/DanUCSD/lab2_starter.git,2023-02-03 23:29:29+00:00,,0,DanUCSD/lab2_starter,597232087,Verilog,lab2_starter,655,0,2023-02-03 23:40:08+00:00,[],None
309,https://github.com/DavidHoernke/ELEC374Project.git,2023-02-03 20:08:03+00:00,,0,DavidHoernke/ELEC374Project,597181534,Verilog,ELEC374Project,3394,0,2023-02-03 20:08:13+00:00,[],None
310,https://github.com/ESN2022/LOUGHLIMI_LAB3.git,2023-01-16 10:26:52+00:00,,0,ESN2022/LOUGHLIMI_LAB3,589525833,Verilog,LOUGHLIMI_LAB3,1281,0,2023-01-16 10:29:29+00:00,[],None
311,https://github.com/ESN2022/AFARI_Lab3.git,2023-01-16 10:55:48+00:00,,0,ESN2022/AFARI_Lab3,589535639,Verilog,AFARI_Lab3,449,0,2023-01-16 11:08:48+00:00,[],None
312,https://github.com/Sourav365/Push-Button-press.git,2023-01-17 05:34:20+00:00,Push button pressing event to avoid button debouncing,0,Sourav365/Push-Button-press,589861808,Verilog,Push-Button-press,3,0,2023-09-18 12:11:21+00:00,[],None
313,https://github.com/Souhardya-Mondal/100-days-of-RTL.git,2023-01-17 05:59:24+00:00,,0,Souhardya-Mondal/100-days-of-RTL,589867881,Verilog,100-days-of-RTL,25,0,2023-01-17 06:04:10+00:00,[],None
314,https://github.com/TheaZhuu/8-point-FFT.git,2023-01-18 04:45:07+00:00,Senior Design ,0,TheaZhuu/8-point-FFT,590299873,Verilog,8-point-FFT,326,0,2023-03-21 21:57:47+00:00,[],None
315,https://github.com/0abhinav007/comparator.git,2023-01-24 15:24:56+00:00,,0,0abhinav007/comparator,592807036,Verilog,comparator,1,0,2023-01-24 15:30:00+00:00,[],None
316,https://github.com/LeandroDiL/BandpassFilter-VHDL.git,2023-01-24 18:50:37+00:00,Desing and development of a sixth order bandpass filter using VHDL,0,LeandroDiL/BandpassFilter-VHDL,592888926,Verilog,BandpassFilter-VHDL,20176,0,2023-01-24 18:58:55+00:00,[],None
317,https://github.com/chaoqun-liang/raw8_test.git,2023-01-22 23:03:28+00:00,,0,chaoqun-liang/raw8_test,592104031,Verilog,raw8_test,6890,0,2023-01-22 23:10:50+00:00,[],None
318,https://github.com/JiunJung/mano-machine.git,2023-01-22 14:14:54+00:00,verilog code for mano machine cpu.,0,JiunJung/mano-machine,591967776,Verilog,mano-machine,79,0,2023-01-27 01:36:39+00:00,[],None
319,https://github.com/fhricetin/Ceng311_ProcessorDesign.git,2023-01-22 19:33:34+00:00,,0,fhricetin/Ceng311_ProcessorDesign,592055515,Verilog,Ceng311_ProcessorDesign,248,0,2023-01-22 19:36:56+00:00,[],None
320,https://github.com/gitmav1-eq/Vending-Machine-Using-Verilog-HDL.git,2023-02-01 07:40:21+00:00,A Group Mini Project,0,gitmav1-eq/Vending-Machine-Using-Verilog-HDL,595974579,Verilog,Vending-Machine-Using-Verilog-HDL,331,0,2023-02-01 07:44:38+00:00,[],None
321,https://github.com/EnesErbay/caravel_first.git,2023-02-01 14:34:45+00:00,,0,EnesErbay/caravel_first,596131957,Verilog,caravel_first,56273,0,2023-02-03 16:03:56+00:00,[],https://api.github.com/licenses/apache-2.0
322,https://github.com/rolson24/Y86.git,2023-01-27 16:03:16+00:00,,0,rolson24/Y86,594105833,Verilog,Y86,11300,0,2023-02-01 22:37:10+00:00,[],None
323,https://github.com/RedaCB/Adders_Multipliers-Lib.git,2023-01-27 16:45:51+00:00,Library Verilog with various architecture of adders and multipliers.,0,RedaCB/Adders_Multipliers-Lib,594121888,Verilog,Adders_Multipliers-Lib,37,0,2023-02-05 13:15:05+00:00,[],None
324,https://github.com/Arbork/ECEN5863_Project1_SP23.git,2023-01-26 18:08:32+00:00,"Repository for ECEN 5863 Project 1 - Alexander Bork, Sayali Mule, and Balaspranesh Elango",0,Arbork/ECEN5863_Project1_SP23,593733717,Verilog,ECEN5863_Project1_SP23,66399,0,2023-02-11 04:51:15+00:00,[],None
325,https://github.com/DavidZyy/HDLBits.git,2023-02-03 13:25:57+00:00,My problem solution of HDLbits.,0,DavidZyy/HDLBits,597030397,Verilog,HDLBits,1,0,2023-02-03 13:29:02+00:00,[],None
326,https://github.com/KJhari/HDLBits_Solutions.git,2023-01-31 07:37:34+00:00,,0,KJhari/HDLBits_Solutions,595494538,Verilog,HDLBits_Solutions,7,0,2023-01-31 07:55:02+00:00,[],None
327,https://github.com/KeneOkwoli/DigitalSystems-Kene-.git,2023-01-30 10:28:38+00:00,,0,KeneOkwoli/DigitalSystems-Kene-,595069177,Verilog,DigitalSystems-Kene-,7690,0,2023-01-30 10:28:52+00:00,[],https://api.github.com/licenses/cc0-1.0
328,https://github.com/Graphium314/verilog-learn.git,2023-01-28 06:05:43+00:00,,0,Graphium314/verilog-learn,594309835,Verilog,verilog-learn,5,0,2023-01-28 06:07:02+00:00,[],None
329,https://github.com/ShayanBa-2001/Computer-Architecture-Lab.git,2023-01-20 07:04:53+00:00,Implement Mips cpu with Verilog,0,ShayanBa-2001/Computer-Architecture-Lab,591205154,,Computer-Architecture-Lab,688,0,2022-11-04 08:01:48+00:00,[],None
330,https://github.com/Suriya2882002/100-rtl-programs-sequential-circuits.git,2023-02-03 04:03:38+00:00,,0,Suriya2882002/100-rtl-programs-sequential-circuits,596853254,Verilog,100-rtl-programs-sequential-circuits,343,0,2023-09-13 12:13:22+00:00,[],None
331,https://github.com/djkabutar/mipi_tx_hello.git,2023-01-19 11:24:01+00:00,,0,djkabutar/mipi_tx_hello,590855319,Verilog,mipi_tx_hello,38,0,2023-01-19 11:24:39+00:00,[],None
332,https://github.com/anandbaheti/VLSICLUB_TRAINING.git,2023-01-25 14:15:26+00:00,,0,anandbaheti/VLSICLUB_TRAINING,593219940,Verilog,VLSICLUB_TRAINING,1016,0,2023-01-25 14:17:14+00:00,[],None
333,https://github.com/Volterxien/ECED3900.git,2023-01-20 18:35:47+00:00,,0,Volterxien/ECED3900,591431051,Verilog,ECED3900,265616,0,2023-10-08 16:01:28+00:00,[],None
334,https://github.com/ashishkumartyagi/FPGA-Designs.git,2023-01-26 10:07:11+00:00,Combinational and Sequential Circuits,0,ashishkumartyagi/FPGA-Designs,593559701,Verilog,FPGA-Designs,5,0,2023-12-27 11:30:40+00:00,[],None
335,https://github.com/LiamSkirrow/riscv-cpu.git,2023-01-30 09:50:47+00:00,A Verilog implementation of the RV32I instruction set in a 5-stage pipelined CPU,0,LiamSkirrow/riscv-cpu,595054368,Verilog,riscv-cpu,91,0,2024-01-06 20:46:28+00:00,[],None
336,https://github.com/Vinit5893/verilog_learn.git,2023-01-18 08:22:54+00:00,,0,Vinit5893/verilog_learn,590358042,Verilog,verilog_learn,1343,0,2023-09-13 12:01:41+00:00,[],None
337,https://github.com/czl0706/HDLBits.git,2023-01-23 21:28:36+00:00,Pratice sequential circuits modeing w/ Verilog,0,czl0706/HDLBits,592500910,Verilog,HDLBits,11,0,2024-03-16 07:38:51+00:00,[],None
338,https://github.com/depanshu357/CS220.git,2023-01-17 14:33:29+00:00,,0,depanshu357/CS220,590042821,Verilog,CS220,598,0,2023-07-15 13:55:15+00:00,[],None
339,https://github.com/zcstewart/Verilog.git,2023-01-24 07:17:13+00:00,Repository for Introduction to Verilog course for ECE 176 CSU Fresno Computer Engineering coursework,0,zcstewart/Verilog,592636402,Verilog,Verilog,32,0,2023-01-25 01:16:52+00:00,[],https://api.github.com/licenses/mit
340,https://github.com/muhammaddaniyalhassan/32-Bit-Parallel-Prefix-Adder.git,2023-01-25 12:59:12+00:00,This is 32 Bit Parallel Prefix Adder using Verilog. ,0,muhammaddaniyalhassan/32-Bit-Parallel-Prefix-Adder,593190205,Verilog,32-Bit-Parallel-Prefix-Adder,291,0,2023-01-25 13:02:38+00:00,"['computer-science', 'dld-project', 'project', 'source-code', 'verilog']",None
341,https://github.com/leosiimas/ufrgs-neo430-cci2.git,2023-01-27 16:04:41+00:00,,0,leosiimas/ufrgs-neo430-cci2,594106339,Verilog,ufrgs-neo430-cci2,50326,0,2023-09-15 14:11:27+00:00,[],https://api.github.com/licenses/bsd-3-clause
342,https://github.com/Megha2899/FIFO.git,2023-01-24 18:23:31+00:00,,0,Megha2899/FIFO,592878819,Verilog,FIFO,1,0,2023-01-24 18:24:32+00:00,[],None
343,https://github.com/Udesh245/freqdivider.git,2023-01-24 15:39:00+00:00,,0,Udesh245/freqdivider,592813061,Verilog,freqdivider,9,0,2023-01-24 15:43:23+00:00,[],None
344,https://github.com/medximun/IC_Contest_distance_transfer.git,2023-01-21 07:08:33+00:00,IC Ë®≠Ë®àÁ´∂Ë≥ΩÈ°åÁõÆ-Ë∑ùÈõ¢ËΩâÊèõÂä†ÈÄüÈõªË∑Ø:,0,medximun/IC_Contest_distance_transfer,591584903,Verilog,IC_Contest_distance_transfer,6,0,2023-01-21 07:10:57+00:00,[],None
345,https://github.com/MShafin/Simple-ARM-Microprocessor.git,2023-01-20 18:17:29+00:00,Simple ARM Based Microprocessor Designed in Quartus for CME341,0,MShafin/Simple-ARM-Microprocessor,591425114,Verilog,Simple-ARM-Microprocessor,690,0,2023-01-20 18:28:25+00:00,[],None
346,https://github.com/toyoshim/AD1868I2S.git,2023-01-22 06:17:42+00:00,,0,toyoshim/AD1868I2S,591867422,Verilog,AD1868I2S,667,0,2023-01-22 17:34:08+00:00,[],https://api.github.com/licenses/bsd-3-clause
347,https://github.com/ricardothadeu/SAP-TCC.git,2023-01-22 14:42:51+00:00,,0,ricardothadeu/SAP-TCC,591975234,Verilog,SAP-TCC,78,0,2023-04-13 01:28:46+00:00,[],None
348,https://github.com/dev2ce/BH1750-LCD1602.git,2023-01-16 16:14:03+00:00,Measure ambient light intensity & display on 1602 lcd,0,dev2ce/BH1750-LCD1602,589653964,Verilog,BH1750-LCD1602,7,0,2023-01-16 16:18:04+00:00,[],None
349,https://github.com/juhiyon/can_bus_controller.git,2023-01-18 11:32:00+00:00,can_bus Main Pc,0,juhiyon/can_bus_controller,590421561,Verilog,can_bus_controller,19,0,2023-01-18 11:33:13+00:00,[],None
350,https://github.com/mchoi574055/CS-152A.git,2023-01-23 04:06:49+00:00,,1,mchoi574055/CS-152A,592158155,Verilog,CS-152A,131,0,2023-09-13 12:05:07+00:00,[],None
351,https://github.com/sujay-pandit/ece-51216-tutorial.git,2023-01-23 05:43:05+00:00,,1,sujay-pandit/ece-51216-tutorial,592177873,Verilog,ece-51216-tutorial,56630,0,2023-01-24 04:09:13+00:00,[],None
352,https://github.com/morisekntr/PU_collatz.git,2023-01-31 10:35:35+00:00,„Ç≥„É©„ÉÉ„ÉÑ‰∫àÊÉ≥„Å®„Åù„ÅÆÁ∑èÂíå„ÇíÁÆóÂá∫„Åô„ÇãProcessing Unit,0,morisekntr/PU_collatz,595559587,Verilog,PU_collatz,3525,0,2023-10-08 07:12:17+00:00,[],None
353,https://github.com/EvanLyu732/verilog-101.git,2023-01-31 14:47:33+00:00,,0,EvanLyu732/verilog-101,595658120,Verilog,verilog-101,2,0,2023-02-03 06:01:15+00:00,[],None
354,https://github.com/ernestosilva00/FIFO.git,2023-01-31 08:16:12+00:00,,0,ernestosilva00/FIFO,595507608,Verilog,FIFO,6,0,2023-01-31 08:20:10+00:00,[],None
355,https://github.com/mouizahmed/eecs2021-labs.git,2023-01-31 17:53:16+00:00,,0,mouizahmed/eecs2021-labs,595736809,Verilog,eecs2021-labs,2007,0,2023-04-02 08:18:34+00:00,[],None
356,https://github.com/chaosannals/exert-cpu.git,2023-02-01 08:28:11+00:00,,0,chaosannals/exert-cpu,595990853,Verilog,exert-cpu,5,0,2023-03-19 14:01:10+00:00,[],None
357,https://github.com/0XXX0TNIK/Matlab-KEOA.git,2023-01-16 20:59:13+00:00,,0,0XXX0TNIK/Matlab-KEOA,589748029,Verilog,Matlab-KEOA,4531,0,2023-01-17 12:37:41+00:00,[],None
358,https://github.com/Dyumnin-Interns/interfaces-trisha2915.git,2023-01-19 13:55:43+00:00,interfaces-trisha2915 created by GitHub Classroom,0,Dyumnin-Interns/interfaces-trisha2915,590908678,Verilog,interfaces-trisha2915,15,0,2023-01-19 15:45:46+00:00,[],None
359,https://github.com/saadbutt27/COALProject.git,2023-01-29 20:23:52+00:00,,0,saadbutt27/COALProject,594849165,Verilog,COALProject,504,0,2023-01-29 20:33:03+00:00,[],None
360,https://github.com/shankar59/DSF-Lab-Experiments.git,2023-01-30 05:04:08+00:00,,0,shankar59/DSF-Lab-Experiments,594962227,Verilog,DSF-Lab-Experiments,31,0,2023-01-30 05:07:21+00:00,[],https://api.github.com/licenses/gpl-3.0
361,https://github.com/JaishreeJ/100Verilog.git,2023-02-01 22:39:14+00:00,,0,JaishreeJ/100Verilog,596308360,Verilog,100Verilog,4267,0,2023-02-01 22:42:19+00:00,[],None
362,https://github.com/lazh001/NN_accelerator.git,2023-01-29 08:24:25+00:00,,0,lazh001/NN_accelerator,594658315,Verilog,NN_accelerator,783,0,2023-03-30 12:49:11+00:00,[],None
363,https://github.com/SinnLiu/NPU-on-Vivado-HLS.git,2023-01-20 14:05:49+00:00,A NPU designed by Vivado HLS,0,SinnLiu/NPU-on-Vivado-HLS,591335298,Verilog,NPU-on-Vivado-HLS,6,0,2023-01-25 10:41:24+00:00,[],None
364,https://github.com/Vinayak-KH/Verilog.git,2023-01-22 16:11:30+00:00,,0,Vinayak-KH/Verilog,591999984,Verilog,Verilog,14,0,2023-01-22 16:23:23+00:00,[],https://api.github.com/licenses/gpl-2.0
365,https://github.com/newajsharif91/Verilog_HDL_Digital-System-Design.git,2023-01-20 21:58:36+00:00,CSE-2112 Digital Syatem Design LAb,0,newajsharif91/Verilog_HDL_Digital-System-Design,591487150,Verilog,Verilog_HDL_Digital-System-Design,7,0,2023-01-20 22:10:11+00:00,"['adder', 'verilog', 'd-flipflop', 'flip-flop', 'full-adder', 'half-adder']",None
366,https://github.com/SuperMB/TemperatureAnomaly_ArcticFoxBlog.git,2023-01-17 05:07:29+00:00,,0,SuperMB/TemperatureAnomaly_ArcticFoxBlog,589855830,Verilog,TemperatureAnomaly_ArcticFoxBlog,8,0,2023-01-17 05:16:56+00:00,[],https://api.github.com/licenses/bsd-3-clause
367,https://github.com/GuoxiaoLiu/uLBC.git,2023-01-18 09:51:21+00:00,,0,GuoxiaoLiu/uLBC,590387707,Verilog,uLBC,219,0,2023-01-18 09:58:53+00:00,[],None
368,https://github.com/TimothyGeissler/FullAdder-Verilog.git,2023-01-16 17:28:06+00:00,,0,TimothyGeissler/FullAdder-Verilog,589681651,Verilog,FullAdder-Verilog,28,0,2023-01-16 17:28:28+00:00,[],None
369,https://github.com/jacobattar123/UART.git,2023-01-23 17:01:44+00:00,FPGA UART RX and TX,0,jacobattar123/UART,592405827,Verilog,UART,6,0,2023-01-23 17:02:21+00:00,[],None
370,https://github.com/mohammadhasanloo/CA-CA1-Restoring-and-NonRestoring-Division.git,2023-01-21 08:39:23+00:00,,0,mohammadhasanloo/CA-CA1-Restoring-and-NonRestoring-Division,591602346,Verilog,CA-CA1-Restoring-and-NonRestoring-Division,1966,0,2023-01-21 08:40:02+00:00,[],None
371,https://github.com/JCase536/ASCII-Character-Insertion-Sort-Digital-Logic-Design.git,2023-01-22 20:26:50+00:00,,0,JCase536/ASCII-Character-Insertion-Sort-Digital-Logic-Design,592069143,Verilog,ASCII-Character-Insertion-Sort-Digital-Logic-Design,2214,0,2023-01-22 20:29:28+00:00,[],None
372,https://github.com/cornell-c2s2/C2S2_Analog_TestChip.git,2023-01-24 19:44:14+00:00,This is an analog test chip for the C2S2 Project Team,1,cornell-c2s2/C2S2_Analog_TestChip,592907948,Verilog,C2S2_Analog_TestChip,4149,0,2023-01-24 19:45:43+00:00,[],https://api.github.com/licenses/apache-2.0
373,https://github.com/RIT-CHAOS-SEC/openMSP430.git,2023-01-24 22:10:40+00:00,Verilog project for standalone openMSP430,0,RIT-CHAOS-SEC/openMSP430,592953714,Verilog,openMSP430,3740,0,2023-01-26 19:19:21+00:00,[],None
374,https://github.com/vishnu884/Image-Enhancement-.git,2023-01-28 01:23:26+00:00,Image Enhancement using Verilog,0,vishnu884/Image-Enhancement-,594259062,Verilog,Image-Enhancement-,544,0,2023-01-28 01:25:16+00:00,[],None
375,https://github.com/ryanhou28/PyLSE_Workspace.git,2023-01-28 21:20:44+00:00,,0,ryanhou28/PyLSE_Workspace,594538909,Verilog,PyLSE_Workspace,1557,0,2023-03-05 03:53:58+00:00,[],None
376,https://github.com/amaan4152/DVLSI-Interrupt_Controller.git,2023-01-29 16:44:59+00:00,,0,amaan4152/DVLSI-Interrupt_Controller,594789184,Verilog,DVLSI-Interrupt_Controller,14,0,2023-01-29 16:52:28+00:00,[],None
377,https://github.com/hanpier/CPU.git,2023-01-27 14:02:08+00:00,,0,hanpier/CPU,594059062,Verilog,CPU,544,0,2023-02-03 11:59:31+00:00,[],None
378,https://github.com/swetangkrishna/mini-alu.git,2023-01-25 13:10:40+00:00,"Functionality used: Bit shifting, building a 6-bit ALU for two inputs and the inputs are in 2‚Äôs complement.",0,swetangkrishna/mini-alu,593194585,Verilog,mini-alu,1708,0,2023-01-25 13:11:44+00:00,[],None
379,https://github.com/manuelblancovalentin/logizoo.git,2023-01-26 05:44:14+00:00,Repo with different designs of interesting digital circuits in verilog/systemverilog/vhdl I've been gathering over the years.,0,manuelblancovalentin/logizoo,593489533,Verilog,logizoo,12,0,2023-01-26 23:09:38+00:00,[],None
380,https://github.com/UCR-CS161L/Lab05-CarryLookAheadAdder.git,2023-01-30 06:23:01+00:00,,0,UCR-CS161L/Lab05-CarryLookAheadAdder,594983766,Verilog,Lab05-CarryLookAheadAdder,40,0,2023-03-30 18:48:36+00:00,[],None
381,https://github.com/orgTestCodacy11KRepos110MB/repo-9146-e200_opensource.git,2023-01-31 10:02:16+00:00,,0,orgTestCodacy11KRepos110MB/repo-9146-e200_opensource,595546992,Verilog,repo-9146-e200_opensource,93123,0,2023-02-01 02:54:47+00:00,[],https://api.github.com/licenses/apache-2.0
382,https://github.com/Jacob-R-Little/ECE-564-Project-Neural-Network-Matrix-Convolution.git,2023-01-31 09:38:01+00:00,"Verilog module that convolves an input matrix with a kernel matrix using a multiply-accumulator, pooling and ReLU for the purpose of Neural Network processing. RTL can be found in rtl/dut.v. Report describing functionality can be found in project_report directory.",0,Jacob-R-Little/ECE-564-Project-Neural-Network-Matrix-Convolution,595537542,Verilog,ECE-564-Project-Neural-Network-Matrix-Convolution,9329,0,2023-01-31 10:35:54+00:00,[],None
383,https://github.com/mathai-rg/tn9k_pair_detector.git,2023-01-27 16:17:16+00:00,as a starting point to learn about state machines,0,mathai-rg/tn9k_pair_detector,594111030,Verilog,tn9k_pair_detector,48,0,2023-01-27 17:21:29+00:00,[],None
384,https://github.com/striiike/Pipeline.git,2023-01-28 04:44:11+00:00,,0,striiike/Pipeline,594294373,Verilog,Pipeline,3515,0,2023-01-28 04:49:09+00:00,[],None
385,https://github.com/maydaym3/EE434_ASIC.git,2023-01-30 01:40:45+00:00,,0,maydaym3/EE434_ASIC,594915518,Verilog,EE434_ASIC,36678,0,2023-01-30 02:04:50+00:00,[],None
386,https://github.com/Ghostbut13/DAT096-PASS.git,2023-02-01 20:43:26+00:00,,1,Ghostbut13/DAT096-PASS,596274313,Verilog,DAT096-PASS,285911,0,2023-05-03 18:42:26+00:00,[],None
387,https://github.com/JanithaMendis/Shift_Register.git,2023-01-31 16:25:26+00:00,,0,JanithaMendis/Shift_Register,595700805,Verilog,Shift_Register,6,0,2023-02-14 16:49:25+00:00,[],None
388,https://github.com/zeinabmoawad/Computer-Architecture-Assignments.git,2023-02-02 15:04:41+00:00,,0,zeinabmoawad/Computer-Architecture-Assignments,596610241,Verilog,Computer-Architecture-Assignments,7,0,2023-02-02 15:10:37+00:00,[],None
389,https://github.com/semihcanyavuz/verilog-kizilelma.git,2023-01-28 13:03:05+00:00,Verilog Assignment on designing Kizilelma Unmanned Combat Aerial Vehicle's Combat Control Units,0,semihcanyavuz/verilog-kizilelma,594405221,Verilog,verilog-kizilelma,4,0,2024-03-19 20:35:56+00:00,[],None
390,https://github.com/simranms/Simran_cpu.git,2023-01-31 10:17:46+00:00,,0,simranms/Simran_cpu,595552682,Verilog,Simran_cpu,65,0,2023-02-28 10:53:05+00:00,[],None
391,https://github.com/ZKBig/1-cycle-5-Stages-MIPS-Processor-Using-Verilog-HDL.git,2023-02-02 08:34:15+00:00,This project implements a pipelined processor by subdividing the single-cycle processor into five pipeline stages so that five instructions can execute simultaneously. ,0,ZKBig/1-cycle-5-Stages-MIPS-Processor-Using-Verilog-HDL,596463170,Verilog,1-cycle-5-Stages-MIPS-Processor-Using-Verilog-HDL,22,0,2023-02-02 09:01:08+00:00,[],https://api.github.com/licenses/apache-2.0
392,https://github.com/icii-arcticfox/ArcticFox_TemperatureAnomaly_Tutorial.git,2023-02-03 23:59:01+00:00,A tutorial that determines when a temperature reading is an anomaly and discards it.,0,icii-arcticfox/ArcticFox_TemperatureAnomaly_Tutorial,597237797,Verilog,ArcticFox_TemperatureAnomaly_Tutorial,15,0,2023-03-01 17:09:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
393,https://github.com/mbloom23/fpga-processor-airhockey.git,2023-01-18 07:23:41+00:00,A processor deployed on an FPGA to power a tabletop air hockey table.,0,mbloom23/fpga-processor-airhockey,590340144,Verilog,fpga-processor-airhockey,4638,0,2023-01-20 16:12:22+00:00,[],None
394,https://github.com/HakeemOS/SlowClocks.git,2023-01-16 02:25:55+00:00,,0,HakeemOS/SlowClocks,589399788,Verilog,SlowClocks,47,0,2023-01-16 02:26:38+00:00,[],None
395,https://github.com/Haroon-Zafar/Working-on-Temperature-Sensors-using-Vivado-.git,2023-01-19 15:50:11+00:00,Displaying Variations of Colors using Temperature sensors. ,1,Haroon-Zafar/Working-on-Temperature-Sensors-using-Vivado-,590954553,Verilog,Working-on-Temperature-Sensors-using-Vivado-,44,0,2023-01-19 15:58:29+00:00,[],None
396,https://github.com/Baungarten-CINVESTAV/OL_issue_1617.git,2023-01-21 16:47:19+00:00,Requested repository,0,Baungarten-CINVESTAV/OL_issue_1617,591719562,Verilog,OL_issue_1617,61473,0,2023-01-21 17:25:08+00:00,[],https://api.github.com/licenses/apache-2.0
397,https://github.com/MuzamilFarid/DataPath_Controller_Design.git,2023-01-28 13:53:15+00:00,,0,MuzamilFarid/DataPath_Controller_Design,594418667,Verilog,DataPath_Controller_Design,517,0,2023-01-28 14:15:19+00:00,[],None
398,https://github.com/chenyingyu-NCKU/Computer_Organization_Hw.git,2023-01-28 14:04:59+00:00,Sophomore/ Computer Organization hw Ë®àÁÆóÊ©üÁµÑÁπî,0,chenyingyu-NCKU/Computer_Organization_Hw,594421889,Verilog,Computer_Organization_Hw,8539,0,2023-01-28 14:11:01+00:00,[],None
399,https://github.com/RabiaSultanHidayet/repo_1.git,2023-01-29 09:45:16+00:00,,0,RabiaSultanHidayet/repo_1,594676416,Verilog,repo_1,2173,0,2023-01-29 09:45:33+00:00,[],https://api.github.com/licenses/apache-2.0
400,https://github.com/Aharon44/UART-TxD-Serial-Communication.git,2023-01-31 16:44:27+00:00,,0,Aharon44/UART-TxD-Serial-Communication,595708434,Verilog,UART-TxD-Serial-Communication,57,0,2023-01-31 17:33:18+00:00,[],None
401,https://github.com/HyperVx2/cpe8_activities.git,2023-02-02 05:52:42+00:00,Compilation of CPE 8: Introduction to HDL activities.,0,HyperVx2/cpe8_activities,596413050,Verilog,cpe8_activities,747,0,2023-02-02 05:57:26+00:00,[],None
402,https://github.com/abhirathsujith/MooreFSM-Verilog.git,2023-01-24 19:25:05+00:00,MooreFSM,0,abhirathsujith/MooreFSM-Verilog,592901166,Verilog,MooreFSM-Verilog,2,0,2023-01-24 19:30:57+00:00,[],None
403,https://github.com/jolycode/slow-and-up-down-verilog.git,2023-01-24 11:23:13+00:00,verilog,0,jolycode/slow-and-up-down-verilog,592713949,Verilog,slow-and-up-down-verilog,2,0,2023-01-24 11:23:56+00:00,['verilog'],None
404,https://github.com/Anderson991288/FPGA_For_HDMI_display.git,2023-01-27 08:54:40+00:00,,0,Anderson991288/FPGA_For_HDMI_display,593959503,Verilog,FPGA_For_HDMI_display,10276,0,2023-02-05 03:38:19+00:00,[],None
405,https://github.com/BrockMTureski/ELEC374.git,2023-01-27 19:41:30+00:00,,1,BrockMTureski/ELEC374,594180775,Verilog,ELEC374,178,0,2023-03-29 02:56:05+00:00,[],None
406,https://github.com/D-Joseph/CPU-Design.git,2023-01-27 19:30:10+00:00,Designing a simple RISC-V CPU in Verilog.,0,D-Joseph/CPU-Design,594177309,Verilog,CPU-Design,69553,0,2023-08-29 17:20:57+00:00,[],None
407,https://github.com/ekb0412/UART-Serial-Port-Module-Design-Main-ASIC-.git,2023-01-28 08:40:57+00:00,This repository contains a project on a VLSI Front-End design (UART) using Verilog HDL,0,ekb0412/UART-Serial-Port-Module-Design-Main-ASIC-,594342745,Verilog,UART-Serial-Port-Module-Design-Main-ASIC-,941,0,2023-01-28 08:45:54+00:00,[],None
408,https://github.com/vovazaichenko22/mathlab2.git,2023-01-16 23:22:40+00:00,,0,vovazaichenko22/mathlab2,589782675,Verilog,mathlab2,946,0,2023-01-16 23:25:59+00:00,[],None
409,https://github.com/c-conboy/RISC_Computer_Design.git,2023-01-24 19:26:12+00:00,"The purpose of this project is to design, simulate, implement, and verify a Simple RISC Computer (Mini SRC) consisting of a simple RISC processor, memory, and I/O. ",1,c-conboy/RISC_Computer_Design,592901554,Verilog,RISC_Computer_Design,43772,0,2023-02-07 18:46:52+00:00,[],None
410,https://github.com/engstad/xc2c-scetches.git,2023-01-23 20:28:12+00:00,,0,engstad/xc2c-scetches,592481814,Verilog,xc2c-scetches,12,0,2024-01-13 06:26:27+00:00,[],None
411,https://github.com/watz0n/sky130_sram_drc_test.git,2023-01-27 02:48:59+00:00,Test Sky130 SRAM Macro DRC-Checks Behavior,0,watz0n/sky130_sram_drc_test,593871990,Verilog,sky130_sram_drc_test,2892,0,2023-02-04 08:55:20+00:00,[],https://api.github.com/licenses/apache-2.0
412,https://github.com/109360234/cic-conv.git,2023-01-27 08:37:32+00:00,,0,109360234/cic-conv,593954346,Verilog,cic-conv,1632,0,2023-01-27 08:39:29+00:00,[],None
413,https://github.com/AbdelazizZakareya/Piepelined_RISCV_Processor.git,2023-01-27 13:53:10+00:00,Developed a simplified fully-functional RISC-V pieplined processor using Verilog HDL with hazards taken into consideration.,0,AbdelazizZakareya/Piepelined_RISCV_Processor,594055670,Verilog,Piepelined_RISCV_Processor,2687,0,2023-01-27 13:58:38+00:00,[],None
414,https://github.com/salb97/caravel_try.git,2023-01-19 16:51:22+00:00,,0,salb97/caravel_try,590978676,Verilog,caravel_try,2173,0,2023-01-19 16:51:40+00:00,[],https://api.github.com/licenses/apache-2.0
415,https://github.com/LoafWei/SPI-protocol.git,2023-01-30 00:48:55+00:00,,0,LoafWei/SPI-protocol,594905082,Verilog,SPI-protocol,13,0,2023-01-30 05:43:13+00:00,[],None
416,https://github.com/rbhasky/caravel_proj1.git,2023-01-30 03:53:14+00:00,First try Caravel Project setup,0,rbhasky/caravel_proj1,594945520,Verilog,caravel_proj1,51887,0,2023-01-30 05:16:18+00:00,[],https://api.github.com/licenses/apache-2.0
417,https://github.com/kaokab33/AdvancedEncryptionStandard.git,2023-01-30 15:55:20+00:00,,0,kaokab33/AdvancedEncryptionStandard,595201316,Verilog,AdvancedEncryptionStandard,12682,0,2023-01-30 15:57:50+00:00,[],None
418,https://github.com/karthdjd/assync-fifo.git,2023-02-02 15:21:48+00:00,,1,karthdjd/assync-fifo,596617623,Verilog,assync-fifo,10,0,2023-02-02 16:47:26+00:00,[],None
419,https://github.com/karthdjd/100-practice.git,2023-02-02 03:39:37+00:00,,0,karthdjd/100-practice,596380150,Verilog,100-practice,607,0,2023-02-27 10:12:04+00:00,[],None
420,https://github.com/KellySayHello/2022Fall-IC-design.git,2023-01-31 09:22:31+00:00,,0,KellySayHello/2022Fall-IC-design,595531976,Verilog,2022Fall-IC-design,12133,0,2023-11-10 03:22:49+00:00,[],None
421,https://github.com/abhirathsujith/SwitchlevelmodellingNAND-Verilog.git,2023-01-24 19:39:32+00:00,SwitchlevelmodellingNAND-Verilog,0,abhirathsujith/SwitchlevelmodellingNAND-Verilog,592906353,Verilog,SwitchlevelmodellingNAND-Verilog,2,0,2023-01-24 19:39:55+00:00,[],None
422,https://github.com/eaysu/cse331-assignments.git,2023-01-25 19:18:26+00:00,Computer Organization,0,eaysu/cse331-assignments,593337138,Verilog,cse331-assignments,806,0,2023-02-28 14:13:42+00:00,[],None
423,https://github.com/saisumanthpamujula/HDL-based-MIPS-Processor.git,2023-01-21 09:47:41+00:00,,0,saisumanthpamujula/HDL-based-MIPS-Processor,591616720,Verilog,HDL-based-MIPS-Processor,20,0,2023-01-21 09:49:22+00:00,[],https://api.github.com/licenses/gpl-3.0
424,https://github.com/DoniaGameel/Pipelined-Processor-using-verilog.git,2023-01-28 22:23:04+00:00,,0,DoniaGameel/Pipelined-Processor-using-verilog,594551318,Verilog,Pipelined-Processor-using-verilog,912,0,2023-01-28 22:28:21+00:00,[],None
425,https://github.com/adam-driscoll1/caravel_user_project_copy.git,2023-01-26 16:14:51+00:00,Using process design kit to create an open source chip,0,adam-driscoll1/caravel_user_project_copy,593690092,Verilog,caravel_user_project_copy,51428,0,2023-01-26 16:15:05+00:00,[],https://api.github.com/licenses/apache-2.0
426,https://github.com/cquinwha/CSE100.git,2023-01-19 19:47:18+00:00,,0,cquinwha/CSE100,591041293,Verilog,CSE100,18,0,2023-01-19 20:03:42+00:00,[],None
427,https://github.com/shef4/digital_desgin_2.git,2023-01-25 02:50:15+00:00,,0,shef4/digital_desgin_2,593017860,Verilog,digital_desgin_2,73286,0,2023-04-10 17:06:56+00:00,[],None
428,https://github.com/ESN2022/MILLION_Lab3.git,2023-01-16 07:07:30+00:00,Codesign Lab 3,0,ESN2022/MILLION_Lab3,589461344,Verilog,MILLION_Lab3,500,0,2023-01-16 11:02:27+00:00,[],None
429,https://github.com/happy42779/verilog.git,2023-01-16 03:08:42+00:00,This is a github for verilog lab codes. It may be just temporary.,0,happy42779/verilog,589408925,Verilog,verilog,5,0,2023-01-16 03:10:50+00:00,[],None
430,https://github.com/giuseppequaratino/tapeout.git,2023-02-03 15:00:44+00:00,,0,giuseppequaratino/tapeout,597068173,Verilog,tapeout,374,0,2023-02-03 15:01:51+00:00,[],None
431,https://github.com/AidenPetersen/ReRAM_ASIC.git,2023-02-03 22:10:11+00:00,,0,AidenPetersen/ReRAM_ASIC,597214679,Verilog,ReRAM_ASIC,2942,0,2023-02-03 22:14:49+00:00,[],https://api.github.com/licenses/apache-2.0
432,https://github.com/rkvaishnavp/Memory_AXI4-Lite.git,2023-01-21 04:06:12+00:00,,0,rkvaishnavp/Memory_AXI4-Lite,591552590,Verilog,Memory_AXI4-Lite,1304,0,2023-01-21 04:06:36+00:00,[],None
433,https://github.com/arkeks/game_7segment.git,2023-01-20 11:40:09+00:00,A simple game based on 7-segment inidicators for OMDAZZ board. ,0,arkeks/game_7segment,591286295,Verilog,game_7segment,8,0,2023-04-03 14:00:20+00:00,[],None
434,https://github.com/VolodymyrOveichyk/Test-cocotb.git,2023-01-20 21:22:36+00:00,,0,VolodymyrOveichyk/Test-cocotb,591478420,Verilog,Test-cocotb,1,0,2023-01-20 21:23:13+00:00,[],None
435,https://github.com/andrastantos/brew-open-silicon.git,2023-01-16 02:03:11+00:00,Brew CPU implementation for Open Silicon,0,andrastantos/brew-open-silicon,589395370,Verilog,brew-open-silicon,2206,0,2023-01-16 02:05:07+00:00,[],https://api.github.com/licenses/apache-2.0
436,https://github.com/garv208/BPSK-modulator.git,2023-01-17 19:04:16+00:00,,0,garv208/BPSK-modulator,590149347,Verilog,BPSK-modulator,157,0,2023-01-18 15:15:46+00:00,[],https://api.github.com/licenses/mit
437,https://github.com/kashmithnisakya/Verilog-Projects.git,2023-01-17 06:50:14+00:00,,0,kashmithnisakya/Verilog-Projects,589881366,Verilog,Verilog-Projects,7,0,2023-01-17 06:54:20+00:00,[],None
438,https://github.com/abhirathsujith/MealyFSM-Verilog.git,2023-01-24 19:09:09+00:00,MelayFSM,0,abhirathsujith/MealyFSM-Verilog,592895667,Verilog,MealyFSM-Verilog,2,0,2023-01-24 19:21:03+00:00,[],None
439,https://github.com/chandani18/my_spi.git,2023-01-23 10:55:33+00:00,,0,chandani18/my_spi,592264948,Verilog,my_spi,253,0,2023-01-23 11:24:11+00:00,[],None
440,https://github.com/priyankajohri98/Hardware-Security.git,2023-01-25 00:53:33+00:00,This Folder Contains the project of the Hardware Security,0,priyankajohri98/Hardware-Security,592992537,Verilog,Hardware-Security,1174,0,2023-01-25 00:55:33+00:00,[],None
441,https://github.com/ayush2350/64-x-16-Synchronous-FIFO.git,2023-01-25 15:56:04+00:00,,0,ayush2350/64-x-16-Synchronous-FIFO,593260270,Verilog,64-x-16-Synchronous-FIFO,3,0,2023-01-25 18:15:38+00:00,[],None
442,https://github.com/Hoda233/Computer-Architecture-Labs.git,2023-01-28 19:45:40+00:00,Solutions of Computer Architecture Labs using verilog.,0,Hoda233/Computer-Architecture-Labs,594517676,Verilog,Computer-Architecture-Labs,1382,0,2023-02-03 20:32:29+00:00,"['computerarchitecture', 'encoder', 'registerfile', 'verilog']",None
443,https://github.com/watz0n/mpw_hdp_rv151.git,2023-01-29 08:21:36+00:00,Perform MPW precheck for HDP-RV151 Project,0,watz0n/mpw_hdp_rv151,594657698,Verilog,mpw_hdp_rv151,2811,0,2023-01-29 08:21:52+00:00,[],https://api.github.com/licenses/apache-2.0
444,https://github.com/Suriya2882002/100-rtl-programs-combinational-circuits.git,2023-02-01 03:46:30+00:00,,0,Suriya2882002/100-rtl-programs-combinational-circuits,595909877,Verilog,100-rtl-programs-combinational-circuits,103,0,2023-02-02 05:53:48+00:00,[],None
445,https://github.com/SArthurX/NTUT-EE-Verilog-final-exam.git,2023-02-03 03:33:16+00:00,,0,SArthurX/NTUT-EE-Verilog-final-exam,596846371,Verilog,NTUT-EE-Verilog-final-exam,2415,0,2023-02-03 03:36:19+00:00,[],None
446,https://github.com/kushwanth29/mips32_pipelining.git,2023-02-03 09:06:22+00:00,,0,kushwanth29/mips32_pipelining,596938794,Verilog,mips32_pipelining,829,0,2023-02-03 09:11:29+00:00,[],None
447,https://github.com/kevin-rh/logic-design.git,2023-02-03 13:37:04+00:00,2021 Fall EECS-2070 by Prof. ÊùéÊø¨Â±π Team37 with @schdoel,0,kevin-rh/logic-design,597034654,Verilog,logic-design,8429,0,2023-02-03 18:06:39+00:00,"['basys3', 'fpga', 'logic-design', 'logic-programming', 'verilog']",None
448,https://github.com/pratikbhuran/RAM.git,2023-02-01 19:21:24+00:00,RAM designs ,0,pratikbhuran/RAM,596246477,Verilog,RAM,2,0,2023-02-01 19:22:20+00:00,[],None
449,https://github.com/Fcr09/CPU_MIPS.git,2023-02-02 03:24:08+00:00,A MIPS-5 CPU design,0,Fcr09/CPU_MIPS,596376290,Verilog,CPU_MIPS,103845,0,2023-02-02 03:35:07+00:00,[],None
450,https://github.com/chethan7760/Router_1x3.git,2023-01-29 15:46:16+00:00,router_1x3 project using verilog,0,chethan7760/Router_1x3,594771790,Verilog,Router_1x3,6,0,2023-01-30 04:54:24+00:00,[],None
451,https://github.com/orgTestCodacy11KRepos110MB/repo-5518-basic_verilog.git,2023-01-30 22:26:05+00:00,,0,orgTestCodacy11KRepos110MB/repo-5518-basic_verilog,595347209,Verilog,repo-5518-basic_verilog,56469,0,2023-02-01 13:19:24+00:00,[],None
452,https://github.com/SalmaKhaled95/My-MSc-Project-CNN-on-FPGA.git,2023-01-31 06:58:58+00:00,,0,SalmaKhaled95/My-MSc-Project-CNN-on-FPGA,595482125,Verilog,My-MSc-Project-CNN-on-FPGA,19985,0,2023-03-26 11:49:01+00:00,[],None
453,https://github.com/Garrnesh/Digital-Systems-Design.git,2023-01-31 02:36:20+00:00,,0,Garrnesh/Digital-Systems-Design,595411021,Verilog,Digital-Systems-Design,16,0,2023-02-13 07:57:28+00:00,[],None
454,https://github.com/HakeemOS/ALU.git,2023-01-30 21:27:11+00:00,,0,HakeemOS/ALU,595329339,Verilog,ALU,821,0,2023-01-30 21:27:49+00:00,[],None
455,https://github.com/truongblake/Introduction-to-Digital-System-Design-Using-Hardware-Description-Languages.git,2023-01-23 10:53:03+00:00,,0,truongblake/Introduction-to-Digital-System-Design-Using-Hardware-Description-Languages,592264127,Verilog,Introduction-to-Digital-System-Design-Using-Hardware-Description-Languages,3,0,2023-02-06 01:04:58+00:00,[],None
456,https://github.com/Raisa151/4_Bit_Computer_Using_VerilogHDL.git,2023-01-23 15:01:50+00:00,Course Name:  EEE 415-Microprocessors and Embedded Systems. Details can be found in the project report.,0,Raisa151/4_Bit_Computer_Using_VerilogHDL,592356590,Verilog,4_Bit_Computer_Using_VerilogHDL,2843,0,2023-01-23 15:04:57+00:00,[],https://api.github.com/licenses/mit
457,https://github.com/LadyNick/Lab3CS161LCarryLookAheadAdder.git,2023-02-02 19:47:26+00:00,,0,LadyNick/Lab3CS161LCarryLookAheadAdder,596721697,Verilog,Lab3CS161LCarryLookAheadAdder,5123,0,2023-08-09 06:32:20+00:00,[],None
458,https://github.com/vikasbansal97/VendingMachine.git,2023-02-02 13:31:50+00:00,,0,vikasbansal97/VendingMachine,596571511,Verilog,VendingMachine,2,0,2023-02-11 06:43:40+00:00,[],None
459,https://github.com/LadyNick/Lab2CS161LRippleCarryAdder.git,2023-01-26 23:18:40+00:00,,0,LadyNick/Lab2CS161LRippleCarryAdder,593826947,Verilog,Lab2CS161LRippleCarryAdder,598,0,2023-08-09 06:32:00+00:00,[],None
460,https://github.com/wngalles/Test_Caravel.git,2023-01-31 17:40:19+00:00,Test Caravel Project,0,wngalles/Test_Caravel,595731436,Verilog,Test_Caravel,2173,0,2023-01-31 17:40:34+00:00,[],https://api.github.com/licenses/apache-2.0
461,https://github.com/ShakilAnwar/16Bit-Alu.git,2023-01-31 16:01:59+00:00,16-BIT ARITHMETIC/LOGIC UNIT. Bachelor VLSI Lab Project.,0,ShakilAnwar/16Bit-Alu,595690571,Verilog,16Bit-Alu,92,0,2023-01-31 16:03:06+00:00,[],None
462,https://github.com/cmCoding/374-project.git,2023-01-30 19:35:27+00:00,,0,cmCoding/374-project,595291187,Verilog,374-project,45,0,2024-01-31 22:10:13+00:00,[],None
463,https://github.com/brunasunagai/tcc-ufsc.git,2023-01-24 17:15:42+00:00,This rep contains all files I used for my TCC.,0,brunasunagai/tcc-ufsc,592852247,Verilog,tcc-ufsc,63617,0,2024-04-11 18:40:49+00:00,[],None
464,https://github.com/Adagup/d_flip_flop.git,2023-01-23 20:12:59+00:00,,0,Adagup/d_flip_flop,592476631,Verilog,d_flip_flop,2175,0,2023-01-23 20:13:13+00:00,[],https://api.github.com/licenses/apache-2.0
465,https://github.com/ShayanBa2022/Computer-Architecture-Lab.git,2023-01-20 15:43:45+00:00,Implementing Mips CPU,0,ShayanBa2022/Computer-Architecture-Lab,591372476,Verilog,Computer-Architecture-Lab,718,0,2023-01-20 15:54:09+00:00,"['mips-architecture', 'verilog']",None
466,https://github.com/Binh20182382/cable.git,2023-01-19 10:36:16+00:00,,0,Binh20182382/cable,590839105,Verilog,cable,4,0,2023-01-19 10:48:47+00:00,[],None
467,https://github.com/ShwetaJ2023/Verilog-practice-codes-for-VLSI-aspirants.git,2023-01-19 20:37:30+00:00,,0,ShwetaJ2023/Verilog-practice-codes-for-VLSI-aspirants,591057316,Verilog,Verilog-practice-codes-for-VLSI-aspirants,10,0,2023-01-19 21:45:07+00:00,[],None
468,https://github.com/lild4d4/asic_explore.git,2023-01-19 22:54:50+00:00,,0,lild4d4/asic_explore,591095568,Verilog,asic_explore,4944,0,2023-01-19 22:59:07+00:00,[],None
469,https://github.com/aprilninth49/testchip.git,2023-02-01 07:49:36+00:00,,0,aprilninth49/testchip,595977744,Verilog,testchip,2173,0,2023-02-01 07:49:53+00:00,[],https://api.github.com/licenses/apache-2.0
470,https://github.com/SukanyaMore/SPI_Communication_Protcol.git,2023-02-01 17:05:56+00:00,,0,SukanyaMore/SPI_Communication_Protcol,596194981,Verilog,SPI_Communication_Protcol,228,0,2023-02-01 17:06:33+00:00,[],None
471,https://github.com/pratikbhuran/Parameterized-Designs.git,2023-02-01 19:05:04+00:00,Verilog designs that are parameterized to fit any value of parameter.,0,pratikbhuran/Parameterized-Designs,596240499,Verilog,Parameterized-Designs,17,0,2023-02-01 19:05:44+00:00,[],https://api.github.com/licenses/gpl-3.0
472,https://github.com/salmanezzati/SobelCoreEdgeDetectionFPGA.git,2023-02-01 20:34:50+00:00,Joint project with https://github.com/mahboobkarimian,0,salmanezzati/SobelCoreEdgeDetectionFPGA,596271624,Verilog,SobelCoreEdgeDetectionFPGA,3,0,2023-02-01 20:39:10+00:00,[],None
473,https://github.com/ruiszhang/Digital_Integrated_Circuit_Design_2022.git,2023-01-18 13:21:25+00:00,Êï∞Â≠óÈõÜÊàêÁîµË∑ØËÆæËÆ°ËØæÁ®ã‰Ωú‰∏öÔºå2022ÔºåÂåó‰∫¨Â§ßÂ≠¶,0,ruiszhang/Digital_Integrated_Circuit_Design_2022,590459275,Verilog,Digital_Integrated_Circuit_Design_2022,4947,0,2023-01-19 03:48:30+00:00,[],None
474,https://github.com/nasifsadiq/ALU-Design-using-Verilog-Code.git,2023-01-20 11:12:09+00:00,"Design a 4-bit ALU capable of performing 4 different arithmetic or logical operations using Quartus, implement it using Verilog HDL, and verify it using a timing diagram.",0,nasifsadiq/ALU-Design-using-Verilog-Code,591277610,Verilog,ALU-Design-using-Verilog-Code,616,0,2023-01-20 11:22:37+00:00,[],None
475,https://github.com/Megha2899/BinToBCD.git,2023-01-24 17:00:29+00:00,,0,Megha2899/BinToBCD,592846405,Verilog,BinToBCD,1,0,2023-01-24 17:01:39+00:00,[],None
476,https://github.com/Udesh245/mooreseqdetector.git,2023-01-24 15:50:38+00:00,,0,Udesh245/mooreseqdetector,592817931,Verilog,mooreseqdetector,15,0,2023-01-24 15:51:36+00:00,[],None
477,https://github.com/0abhinav007/fulladder-using-instantiation.git,2023-01-24 15:51:11+00:00,,0,0abhinav007/fulladder-using-instantiation,592818168,Verilog,fulladder-using-instantiation,1,0,2023-01-24 15:53:09+00:00,[],None
478,https://github.com/2725464014/5-Stage-Pipeline.git,2023-01-19 20:51:41+00:00,,0,2725464014/5-Stage-Pipeline,591061691,Verilog,5-Stage-Pipeline,925,0,2023-01-19 20:55:10+00:00,[],None
479,https://github.com/usanmazmert/K-z-lelma-Combat-Control-Unit.git,2023-01-26 17:49:32+00:00,,0,usanmazmert/K-z-lelma-Combat-Control-Unit,593726732,Verilog,K-z-lelma-Combat-Control-Unit,11,0,2023-01-26 17:50:22+00:00,[],None
480,https://github.com/Mirshahnawaz/Uram-module.git,2023-01-27 11:22:02+00:00,this is the code for instantiated module of URAM,0,Mirshahnawaz/Uram-module,594005308,Verilog,Uram-module,2,0,2023-01-27 11:22:43+00:00,[],None
481,https://github.com/afsanaafrin6/Simple-CPU-Verilog.git,2023-01-27 13:40:35+00:00,Simple CPU Implementation using Verilog,0,afsanaafrin6/Simple-CPU-Verilog,594051019,Verilog,Simple-CPU-Verilog,12,0,2023-01-27 13:41:18+00:00,[],None
482,https://github.com/chenyingyu-NCKU/Whack-A-Mole.git,2023-01-28 09:15:23+00:00,Sophomore/ Verilog Game: Whack-A-Mole. This is a final project for the experiment on digital system Êï∏‰ΩçÁ≥ªÁµ±ÂØ¶È©ó,0,chenyingyu-NCKU/Whack-A-Mole,594350543,Verilog,Whack-A-Mole,921,0,2023-01-28 13:57:37+00:00,[],None
483,https://github.com/Bun-chan/NIOS_II_OK.git,2023-01-16 09:50:10+00:00,NIOS II soft processor,0,Bun-chan/NIOS_II_OK,589513162,Verilog,NIOS_II_OK,35573,0,2023-01-16 09:51:41+00:00,[],None
484,https://github.com/MostafaMahmoud54/Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-01-17 20:44:47+00:00,"Implementation of a low power multi clock digital system which contains 9 main blocks, 2 clock domains in addition to data and reset synchronizers ",0,MostafaMahmoud54/Low-Power-Configurable-Multi-Clock-Digital-System,590183742,Verilog,Low-Power-Configurable-Multi-Clock-Digital-System,120,0,2023-01-17 20:49:25+00:00,[],None
485,https://github.com/cse140l-wi23/lab1_starter.git,2023-01-18 01:20:48+00:00,,3,cse140l-wi23/lab1_starter,590252847,Verilog,lab1_starter,612,0,2023-01-18 16:33:02+00:00,[],None
486,https://github.com/samiaFife/itmo-mips-cpu.git,2023-02-02 13:53:15+00:00,MIPS CPU for ITMO CT Comparch course homework.,0,samiaFife/itmo-mips-cpu,596580148,Verilog,itmo-mips-cpu,5,0,2023-02-02 14:04:32+00:00,[],None
487,https://github.com/void-hoge/gpcgen.git,2023-02-02 11:42:36+00:00,Generalized Parallel Counter Generator for Xilinx FPGAs,0,void-hoge/gpcgen,596530116,Verilog,gpcgen,37,0,2023-04-13 14:22:58+00:00,[],https://api.github.com/licenses/gpl-3.0
488,https://github.com/jasminejade/elec374.git,2023-01-23 21:56:22+00:00,"ELEC 374 - Digital Systems Engineering, W23",0,jasminejade/elec374,592508812,Verilog,elec374,35,0,2024-01-29 17:44:10+00:00,[],None
489,https://github.com/DimitrisT1804/Final-Lab-4-ECE-333-digital-lab.git,2023-01-22 22:20:18+00:00,Lab4 ECE-333 microphone controller,0,DimitrisT1804/Final-Lab-4-ECE-333-digital-lab,592095377,Verilog,Final-Lab-4-ECE-333-digital-lab,4459,0,2024-03-09 20:38:04+00:00,[],None
490,https://github.com/morii31/desktop_fv.git,2023-01-18 09:29:15+00:00,,0,morii31/desktop_fv,590380107,Verilog,desktop_fv,17,0,2023-01-18 09:39:34+00:00,[],None
491,https://github.com/Caprio2000/APB_Protocol.git,2023-01-21 11:58:05+00:00,,0,Caprio2000/APB_Protocol,591645809,Verilog,APB_Protocol,2217,0,2023-01-21 12:01:21+00:00,[],None
492,https://github.com/manandraj20/CS220_assignments.git,2023-01-21 08:19:03+00:00,This repository contains all the details and solutions for the lab assignments in Verilog.,0,manandraj20/CS220_assignments,591598276,Verilog,CS220_assignments,14,0,2023-01-21 08:19:36+00:00,[],None
493,https://github.com/andrijanamikovic/VLSI-P2-keyboard.git,2023-01-17 13:16:13+00:00,Synthesis and verification for reading P2 keyboard codes using fpga cyclone iii,0,andrijanamikovic/VLSI-P2-keyboard,590011672,Verilog,VLSI-P2-keyboard,10955,0,2023-10-05 10:38:25+00:00,[],None
494,https://github.com/meosii/async_fifo.git,2023-01-17 14:44:01+00:00,,0,meosii/async_fifo,590047222,Verilog,async_fifo,6,0,2023-01-17 15:31:27+00:00,[],None
495,https://github.com/hmh3913/DigitalSystem.git,2023-01-23 04:17:39+00:00,,0,hmh3913/DigitalSystem,592160337,Verilog,DigitalSystem,7927,0,2023-01-23 04:24:29+00:00,[],None
496,https://github.com/tqnalpha/lfsr.git,2023-01-22 19:14:42+00:00,,0,tqnalpha/lfsr,592050593,Verilog,lfsr,2177,0,2023-01-22 19:14:57+00:00,[],https://api.github.com/licenses/apache-2.0
497,https://github.com/RGD2/icezerotools.git,2023-01-27 01:15:15+00:00,Template and C based config tool forked from cliffordwolf/icotools/examples/icezero,0,RGD2/icezerotools,593852483,Verilog,icezerotools,8,0,2023-01-27 01:24:20+00:00,[],None
498,https://github.com/gastonsartori/arq_com-tpfinal_pipeline.git,2023-01-24 16:24:28+00:00,,0,gastonsartori/arq_com-tpfinal_pipeline,592831973,Verilog,arq_com-tpfinal_pipeline,6860,0,2023-01-24 16:29:15+00:00,[],None
499,https://github.com/ignaciogodoy/oph.git,2023-01-24 18:52:36+00:00,,0,ignaciogodoy/oph,592889600,Verilog,oph,2173,0,2023-01-24 18:52:55+00:00,[],https://api.github.com/licenses/apache-2.0
500,https://github.com/Perumaltuty/100RTL.git,2023-02-01 10:34:30+00:00,,0,Perumaltuty/100RTL,596037476,Verilog,100RTL,255,0,2023-02-01 10:36:38+00:00,[],None
501,https://github.com/saivittalb/simd-processor-verification.git,2023-02-01 02:39:39+00:00,‚úÖ Formal verification of a 16-bit SIMD processor,0,saivittalb/simd-processor-verification,595893028,Verilog,simd-processor-verification,5968,0,2023-02-01 03:26:34+00:00,"['linux', 'questa', 'systemverilog', 'verilog', 'questa-propcheck', 'systemverilog-assertions', 'makefile', 'tcl']",https://api.github.com/licenses/mit
502,https://github.com/1234-jahanvi/msvsdfpga.git,2023-02-01 16:51:16+00:00,,0,1234-jahanvi/msvsdfpga,596189012,Verilog,msvsdfpga,431,0,2023-05-11 04:24:24+00:00,[],None
503,https://github.com/connor1048/FPGA_CPU.git,2023-02-02 22:15:15+00:00,,0,connor1048/FPGA_CPU,596769575,Verilog,FPGA_CPU,44,0,2023-02-02 23:55:13+00:00,[],None
504,https://github.com/PhillipDo/caravel_user_project.git,2023-02-02 22:08:50+00:00,Sample Project for Caravel,0,PhillipDo/caravel_user_project,596767744,Verilog,caravel_user_project,2173,0,2023-02-02 22:09:05+00:00,[],https://api.github.com/licenses/apache-2.0
505,https://github.com/john-cabaj/UART_Driver.git,2023-02-02 17:58:27+00:00,,0,john-cabaj/UART_Driver,596681858,Verilog,UART_Driver,54746,0,2023-02-02 18:02:48+00:00,[],None
506,https://github.com/Megha2899/SequenceDetecter_111.git,2023-02-02 16:39:25+00:00,,0,Megha2899/SequenceDetecter_111,596650256,Verilog,SequenceDetecter_111,1,0,2023-02-02 16:40:38+00:00,[],None
507,https://github.com/djkabutar/fpga_miner_mipi.git,2023-01-16 11:17:45+00:00,,1,djkabutar/fpga_miner_mipi,589542948,Verilog,fpga_miner_mipi,26322,0,2023-01-16 11:19:32+00:00,[],https://api.github.com/licenses/mit
508,https://github.com/HarrishElango/Binary-ASCII-to-Morse-Code.git,2023-01-27 20:35:59+00:00,"SystemVerilog code for DE-10 Lite FPGA that converts binary values of switches into corresponding letter using ASCII. Letter is then displayed using hex displays, and played using LED and buzzer. ",0,HarrishElango/Binary-ASCII-to-Morse-Code,594196791,Verilog,Binary-ASCII-to-Morse-Code,7,0,2023-01-27 20:37:08+00:00,[],None
509,https://github.com/Ambrz77/ca-final-project.git,2023-01-31 14:45:08+00:00,Computer Architecture Final Project,0,Ambrz77/ca-final-project,595657057,Verilog,ca-final-project,403,0,2023-01-31 14:47:46+00:00,"['computer-architecture', 'verilog']",https://api.github.com/licenses/gpl-3.0
510,https://github.com/orgTestCodacy11KRepos110MB/repo-4741-oh.git,2023-01-31 08:49:03+00:00,,0,orgTestCodacy11KRepos110MB/repo-4741-oh,595519405,Verilog,repo-4741-oh,42534,0,2023-02-01 03:47:27+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/AsheshPangma/RTL_Design.git,2023-01-28 21:32:37+00:00,,0,AsheshPangma/RTL_Design,594541391,Verilog,RTL_Design,57,0,2023-01-29 19:59:26+00:00,[],https://api.github.com/licenses/apache-2.0
512,https://github.com/Francis1408/Memory-Hierarchy-model.git,2023-01-23 16:11:07+00:00,,0,Francis1408/Memory-Hierarchy-model,592385393,Verilog,Memory-Hierarchy-model,80,0,2023-01-23 16:31:21+00:00,[],None
513,https://github.com/DankCod/VerilogCode.git,2023-01-26 04:38:43+00:00,,0,DankCod/VerilogCode,593475735,Verilog,VerilogCode,26,0,2023-01-29 04:34:28+00:00,[],None
514,https://github.com/Nagarjun444/interview-questions.git,2023-01-28 04:45:08+00:00,interview constraint questions,0,Nagarjun444/interview-questions,594294538,Verilog,interview-questions,3,0,2023-01-28 04:48:16+00:00,[],None
515,https://github.com/rythlm/Verilog.git,2023-01-16 00:40:54+00:00,LAB,0,rythlm/Verilog,589380247,Verilog,Verilog,154,0,2023-01-16 00:50:23+00:00,[],None
516,https://github.com/pkeating02/Single-Cycle-Processor.git,2023-01-25 03:52:26+00:00,Complete single cycle processor completed for low-level design. ,0,pkeating02/Single-Cycle-Processor,593031000,Verilog,Single-Cycle-Processor,24,0,2023-01-25 05:18:11+00:00,[],None
517,https://github.com/os-fpga/ArchBench.git,2023-01-21 07:04:18+00:00,Architecture file validation testcase - RTL to Bitstream simulation flow,1,os-fpga/ArchBench,591584022,Verilog,ArchBench,10336,0,2024-01-18 16:38:06+00:00,['sw'],
518,https://github.com/EliezerSpace/-IIC.git,2023-01-19 02:16:04+00:00,Ê†πÊçÆdatasheet timingÁî®Áä∂ÊÄÅÊú∫ËÆæËÆ°IIC,0,EliezerSpace/-IIC,590707714,Verilog,-IIC,281,0,2023-01-19 02:19:15+00:00,[],None
519,https://github.com/sanket1109/APB-and-AHB-Protocol.git,2023-01-20 02:48:28+00:00,,0,sanket1109/APB-and-AHB-Protocol,591148673,Verilog,APB-and-AHB-Protocol,1123,0,2023-01-20 02:51:24+00:00,[],None
520,https://github.com/NavinAnik/4-bit-ALU-in-verilog.git,2023-01-19 11:51:23+00:00,,0,NavinAnik/4-bit-ALU-in-verilog,590864353,Verilog,4-bit-ALU-in-verilog,291,0,2023-01-19 11:57:29+00:00,[],None
521,https://github.com/turkeyhan/CSE3016_Computer-Engineering-Design-and-Experiment-2.git,2023-01-21 06:56:32+00:00,Comsil_2,0,turkeyhan/CSE3016_Computer-Engineering-Design-and-Experiment-2,591582557,Verilog,CSE3016_Computer-Engineering-Design-and-Experiment-2,15,0,2023-07-13 04:41:34+00:00,[],None
522,https://github.com/abhishekkr8399/digitalsystemdesign.git,2023-01-24 09:23:25+00:00,,0,abhishekkr8399/digitalsystemdesign,592673551,Verilog,digitalsystemdesign,4,0,2023-01-24 09:23:59+00:00,[],None
523,https://github.com/abhirathsujith/LFSR-Verilog.git,2023-01-24 18:50:03+00:00,LFSR-Verilog,0,abhirathsujith/LFSR-Verilog,592888716,Verilog,LFSR-Verilog,2,0,2023-01-24 18:50:26+00:00,[],None
524,https://github.com/marketingeda/first_chip.git,2023-01-26 00:00:06+00:00,Learning the efabless system,0,marketingeda/first_chip,593417897,Verilog,first_chip,2173,0,2023-01-26 00:00:23+00:00,[],https://api.github.com/licenses/apache-2.0
525,https://github.com/JiunJung/pipelined-cpu.git,2023-01-28 00:48:49+00:00,application of pipeline to mano-machine cpu.,0,JiunJung/pipelined-cpu,594252920,Verilog,pipelined-cpu,437,0,2023-02-07 11:21:36+00:00,[],None
526,https://github.com/Cosh-y/myMIPS32CPU.git,2023-01-28 01:40:26+00:00,,1,Cosh-y/myMIPS32CPU,594262014,Verilog,myMIPS32CPU,65,0,2023-01-28 02:08:33+00:00,[],None
527,https://github.com/husonma/Elevator-wVerilogHDL.git,2023-01-26 09:15:08+00:00,,0,husonma/Elevator-wVerilogHDL,593543731,Verilog,Elevator-wVerilogHDL,6,0,2023-04-09 21:15:13+00:00,[],None
528,https://github.com/yunzhong8/MIPS.git,2023-01-16 15:51:52+00:00,,0,yunzhong8/MIPS,589645498,Verilog,MIPS,94,0,2023-01-16 15:53:48+00:00,[],None
529,https://github.com/shbz1998/FPGA_PWM_LED_DIMMER.git,2023-01-23 20:27:24+00:00,,0,shbz1998/FPGA_PWM_LED_DIMMER,592481560,Verilog,FPGA_PWM_LED_DIMMER,5,0,2023-01-25 00:10:44+00:00,[],None
530,https://github.com/japawBlob/single-cycle-processor.git,2023-01-23 13:45:38+00:00,Single cycle and pipelined MIPS processor in Verilog.,0,japawBlob/single-cycle-processor,592325161,Verilog,single-cycle-processor,723,0,2023-01-23 14:10:27+00:00,[],https://api.github.com/licenses/mit
531,https://github.com/sholle7/VLSI-Project.git,2023-01-23 15:21:58+00:00,Synthesis and verification of the ps/2 protocol that enables the communication between the keyboard and the DE0 device,0,sholle7/VLSI-Project,592365169,Verilog,VLSI-Project,2297,0,2023-02-26 20:47:53+00:00,[],https://api.github.com/licenses/mit
532,https://github.com/adi271202/Wallace-tree-multiplier-8-bits.git,2023-01-22 16:30:12+00:00,,0,adi271202/Wallace-tree-multiplier-8-bits,592005150,Verilog,Wallace-tree-multiplier-8-bits,3,0,2023-01-22 16:31:50+00:00,[],None
533,https://github.com/Sud-ana/opensource_physical_design.git,2023-01-24 16:12:22+00:00,Experience with lab based physical design workshop from vsd,0,Sud-ana/opensource_physical_design,592827128,Verilog,opensource_physical_design,14402,0,2023-01-29 23:57:47+00:00,[],https://api.github.com/licenses/apache-2.0
534,https://github.com/adi271202/encoder.git,2023-01-29 17:40:24+00:00,,0,adi271202/encoder,594805528,Verilog,encoder,0,0,2023-01-29 17:41:18+00:00,[],None
535,https://github.com/jay123q/ecen454.git,2023-01-29 20:39:23+00:00,,0,jay123q/ecen454,594852948,Verilog,ecen454,19219,0,2023-09-16 21:00:50+00:00,[],None
536,https://github.com/rhit-weiy5/rhit-csse232-lab7.git,2023-01-29 20:23:49+00:00,,0,rhit-weiy5/rhit-csse232-lab7,594849155,Verilog,rhit-csse232-lab7,159,0,2023-01-29 20:24:14+00:00,[],None
537,https://github.com/CasperXu/CA2022_lab2.git,2023-01-30 07:21:28+00:00,A pipelined cpu with 2-bit branch preditor,0,CasperXu/CA2022_lab2,595000761,Verilog,CA2022_lab2,14,0,2023-01-30 07:23:46+00:00,[],None
538,https://github.com/divinemathew/100-Days-of-RTL.git,2023-02-02 03:10:27+00:00,,4,divinemathew/100-Days-of-RTL,596372863,Verilog,100-Days-of-RTL,176,0,2023-05-31 09:24:34+00:00,[],None
539,https://github.com/niliev4/rng_self_calib.git,2023-01-30 17:05:07+00:00,"Digital  CPU peripheral module for calibration of a pseudo-random-number generator. In CMOS gsclk45 nm, verilog RTL-Compiler  (RC) synthesis and Innovus placement and layout. ",0,niliev4/rng_self_calib,595232033,Verilog,rng_self_calib,2002,0,2023-01-30 19:19:08+00:00,[],None
540,https://github.com/Knicksin4/CafeMachine.git,2023-02-02 16:07:58+00:00,,1,Knicksin4/CafeMachine,596637118,Verilog,CafeMachine,4664,0,2023-02-02 16:13:08+00:00,[],None
541,https://github.com/Bun-chan/NIOS_II_Core.git,2023-01-31 22:10:54+00:00,NIOS II core.,0,Bun-chan/NIOS_II_Core,595825693,Verilog,NIOS_II_Core,35606,0,2023-01-31 22:11:47+00:00,[],None
542,https://github.com/MATHYBALA-02/Practice-100-Programs.git,2023-01-31 17:58:32+00:00,Combinational and Sequential,0,MATHYBALA-02/Practice-100-Programs,595738808,Verilog,Practice-100-Programs,247,0,2023-01-31 18:16:46+00:00,[],None
543,https://github.com/RaviKumarKorada217/NPTEL-COURSE-Hardware-Modeling-using-Verilog.git,2023-02-02 07:35:54+00:00,Veriolg Programs,0,RaviKumarKorada217/NPTEL-COURSE-Hardware-Modeling-using-Verilog,596443398,Verilog,NPTEL-COURSE-Hardware-Modeling-using-Verilog,27,0,2023-03-08 16:01:52+00:00,[],None
544,https://github.com/SuperMB/ArcticFox_TemperatureAnomaly_Tutorial.git,2023-02-02 07:14:43+00:00,,0,SuperMB/ArcticFox_TemperatureAnomaly_Tutorial,596436855,Verilog,ArcticFox_TemperatureAnomaly_Tutorial,19,0,2023-02-02 07:54:20+00:00,[],https://api.github.com/licenses/bsd-3-clause
545,https://github.com/aeteijeiro/caravel_user_project.git,2023-02-02 20:43:53+00:00,My fork of the caravel user project from efabless,0,aeteijeiro/caravel_user_project,596740252,Verilog,caravel_user_project,2173,0,2023-02-02 20:44:10+00:00,[],https://api.github.com/licenses/apache-2.0
546,https://github.com/paras204/CS_220.git,2023-01-16 08:57:35+00:00,,0,paras204/CS_220,589494999,Verilog,CS_220,129,0,2023-07-15 14:51:38+00:00,[],None
547,https://github.com/mathai-rg/tn9k_digital_clock.git,2023-01-21 20:05:20+00:00,A digital clock using 4X1 7 segment displays and Tang Nano 9K FPGA,0,mathai-rg/tn9k_digital_clock,591769331,Verilog,tn9k_digital_clock,387,0,2023-01-25 17:39:22+00:00,[],None
548,https://github.com/almogsc/RTL_Modules.git,2023-02-01 16:40:13+00:00,,0,almogsc/RTL_Modules,596184488,Verilog,RTL_Modules,83,0,2023-02-06 19:35:11+00:00,[],None
549,https://github.com/Rifur/little-verilog.git,2023-01-26 09:59:06+00:00,,0,Rifur/little-verilog,593557312,Verilog,little-verilog,139,0,2023-01-29 16:36:11+00:00,[],None
550,https://github.com/ozanyrtsever/Sum-N-integer-in-K-cycle.git,2023-01-22 13:24:34+00:00,,0,ozanyrtsever/Sum-N-integer-in-K-cycle,591954395,Verilog,Sum-N-integer-in-K-cycle,13,0,2023-02-12 23:57:06+00:00,[],None
551,https://github.com/thiago-monteiro/FPGA-PONG.git,2023-01-24 02:54:48+00:00,Pong that runs on the Spartan-7 FPGA.,0,thiago-monteiro/FPGA-PONG,592576528,Verilog,FPGA-PONG,2125,0,2023-01-24 02:56:08+00:00,[],None
552,https://github.com/HakeemOS/BinarytoBCD.git,2023-01-27 03:53:52+00:00,,0,HakeemOS/BinarytoBCD,593885519,Verilog,BinarytoBCD,660,0,2023-01-27 03:54:58+00:00,[],None
553,https://github.com/Amitkumar9199/KGP-RISC-Processor.git,2023-01-27 05:17:30+00:00,,0,Amitkumar9199/KGP-RISC-Processor,593903609,Verilog,KGP-RISC-Processor,821,0,2023-01-27 05:17:42+00:00,[],None
554,https://github.com/20AAK00/verilog-codes.git,2023-01-27 14:15:09+00:00,A collection of verilog codes.,0,20AAK00/verilog-codes,594064208,Verilog,verilog-codes,1,0,2023-01-27 14:21:41+00:00,[],None
555,https://github.com/andreivasiliu/mini-riscv-cpu.git,2023-01-28 10:38:07+00:00,,0,andreivasiliu/mini-riscv-cpu,594370099,Verilog,mini-riscv-cpu,14,0,2023-01-28 11:13:14+00:00,[],None
556,https://github.com/burraaook/cypher-detector.git,2023-01-29 12:08:59+00:00,Cypher Detector designed using Verilog HDL.,0,burraaook/cypher-detector,594710731,Verilog,cypher-detector,1241,0,2023-02-02 15:42:39+00:00,[],https://api.github.com/licenses/mit
557,https://github.com/mihahaa/PS-2-protocol.git,2023-01-29 15:08:41+00:00,"Verilog code for the PS/2 protocol synthesis and verification, developed as a team project. The code models the communication between a PS/2 keyboard and a host system.",0,mihahaa/PS-2-protocol,594760791,Verilog,PS-2-protocol,6555,0,2023-05-26 21:22:32+00:00,[],None
558,https://github.com/kwakers15/ECE350.git,2023-01-23 03:38:39+00:00,,0,kwakers15/ECE350,592152802,Verilog,ECE350,23361,0,2023-10-31 00:53:28+00:00,[],None
559,https://github.com/Megha2899/nbitSquarer.git,2023-01-24 16:04:21+00:00,,0,Megha2899/nbitSquarer,592823590,Verilog,nbitSquarer,1,0,2023-01-24 16:05:53+00:00,[],None
560,https://github.com/Megha2899/NbitCarryLookaheadadder.git,2023-01-24 16:58:39+00:00,,0,Megha2899/NbitCarryLookaheadadder,592845702,Verilog,NbitCarryLookaheadadder,1,0,2023-01-24 16:59:57+00:00,[],None
561,https://github.com/EliezerSpace/SDRAM.git,2023-01-19 02:20:10+00:00,SDRAMÊéßÂà∂Âô®ÁöÑËÆæËÆ°,0,EliezerSpace/SDRAM,590708552,Verilog,SDRAM,25,0,2023-01-19 02:22:13+00:00,[],None
562,https://github.com/medximun/IC_Lab_Knight_Tour.git,2023-01-21 07:47:19+00:00,,0,medximun/IC_Lab_Knight_Tour,591592162,Verilog,IC_Lab_Knight_Tour,2,0,2023-01-21 07:48:50+00:00,[],None
563,https://github.com/idane2309/CSE371.git,2023-01-18 00:12:28+00:00,Design of Digital Circuits and Systems,0,idane2309/CSE371,590237559,Verilog,CSE371,2041,0,2023-01-18 00:45:11+00:00,[],None
564,https://github.com/harshJe108/HDL.git,2023-01-30 18:36:10+00:00,RTL coding,0,harshJe108/HDL,595268990,Verilog,HDL,1174,0,2023-01-30 19:32:05+00:00,[],None
565,https://github.com/nckhrdy/Comp_Organization_Lab.git,2023-01-30 18:30:05+00:00,EC413-Lab work,0,nckhrdy/Comp_Organization_Lab,595266560,Verilog,Comp_Organization_Lab,72,0,2023-02-23 20:49:45+00:00,[],None
566,https://github.com/hvd007-harsh/WallaceTreeEncoder.git,2023-01-31 08:40:03+00:00,Wallace tree encoder : Wallace tree encoder is utilized in the process of converting the thermometer code to binary. ,0,hvd007-harsh/WallaceTreeEncoder,595516219,Verilog,WallaceTreeEncoder,316,0,2023-01-31 08:46:14+00:00,[],None
567,https://github.com/Nalinaa/program_100.git,2023-02-02 03:44:56+00:00,,0,Nalinaa/program_100,596381417,Verilog,program_100,176,0,2023-02-03 05:27:45+00:00,[],None
568,https://github.com/JoshuaArgiropoulos/CPU-Design-Project.git,2023-01-30 20:59:41+00:00,Creating a CPU from the ground up with Liam O'Regan ,0,JoshuaArgiropoulos/CPU-Design-Project,595320688,Verilog,CPU-Design-Project,328,0,2024-02-06 19:04:16+00:00,[],None
569,https://github.com/jovan-vukic/ps2-keyboard-interface.git,2023-01-28 14:51:08+00:00,This repository contains a PS2 keyboard interface designed for FPGA boards.,0,jovan-vukic/ps2-keyboard-interface,594435499,Verilog,ps2-keyboard-interface,1161,0,2024-03-04 22:58:58+00:00,"['ps2-keyboard', 'ps2-keyboard-interface', 'verilog', 'systemverilog']",https://api.github.com/licenses/mit
