Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 17:26:14 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.852        0.000                      0                 1366        0.040        0.000                      0                 1366        2.000        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.852        0.000                      0                 1366        0.040        0.000                      0                 1366        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.859        0.000                      0                 1366        0.040        0.000                      0                 1366        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.445ns  (logic 4.401ns (32.734%)  route 9.044ns (67.266%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.034    11.293    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.149    17.676    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.144    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 4.401ns (33.201%)  route 8.854ns (66.799%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.845    11.103    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.149    17.676    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.144    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 4.401ns (33.444%)  route 8.758ns (66.556%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.748    11.007    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.149    17.676    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.144    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 4.401ns (33.444%)  route 8.758ns (66.556%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.748    11.007    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.149    17.676    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.144    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.222ns  (logic 3.993ns (30.199%)  route 9.229ns (69.801%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.675    -2.192    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X15Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.773 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=10, routed)          1.075    -0.697    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][3]
    SLICE_X19Y8          LUT4 (Prop_lut4_I3_O)        0.325    -0.372 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           1.188     0.815    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X20Y6          LUT4 (Prop_lut4_I0_O)        0.352     1.167 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          2.036     3.203    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.356     3.559 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18/O
                         net (fo=1, routed)           0.295     3.854    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.332     4.186 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16/O
                         net (fo=1, routed)           0.580     4.766    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_10/O
                         net (fo=5, routed)           0.667     5.557    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[14]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_6/O
                         net (fo=1, routed)           0.000     5.681    u_fwrisc_fpga_top/u_core/u_alu/daddr_reg[12][2]
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.079 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.079    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.193 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.193    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.307 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.307    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.421    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__5_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.734 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__6/O[3]
                         net (fo=1, routed)           0.403     7.137    u_fwrisc_fpga_top/u_core/u_regfile/data0[31]
    SLICE_X24Y13         LUT6 (Prop_lut6_I4_O)        0.306     7.443 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_8/O
                         net (fo=1, routed)           0.500     7.943    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_8_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.067 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_4/O
                         net (fo=4, routed)           0.605     8.672    u_fwrisc_fpga_top/u_core/u_regfile/alu_out[29]
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.150     8.822 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_148/O
                         net (fo=1, routed)           0.568     9.390    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_148_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.328     9.718 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           1.313    11.030    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.693    
                         clock uncertainty           -0.149    17.545    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.304    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 4.401ns (33.824%)  route 8.610ns (66.176%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.601    10.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 4.597ns (35.465%)  route 8.365ns (64.535%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.284     9.128    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I3_O)        0.116     9.244 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68/O
                         net (fo=1, routed)           0.452     9.697    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.328    10.025 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_6/O
                         net (fo=2, routed)           0.785    10.810    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[0]
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.541    18.191    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.343    17.848    
                         clock uncertainty           -0.149    17.699    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    17.133    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.133    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.136ns  (logic 3.779ns (28.769%)  route 9.357ns (71.231%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.675    -2.192    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X15Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.773 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=10, routed)          1.075    -0.697    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][3]
    SLICE_X19Y8          LUT4 (Prop_lut4_I3_O)        0.325    -0.372 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           1.188     0.815    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X20Y6          LUT4 (Prop_lut4_I0_O)        0.352     1.167 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          2.036     3.203    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.356     3.559 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18/O
                         net (fo=1, routed)           0.295     3.854    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.332     4.186 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16/O
                         net (fo=1, routed)           0.580     4.766    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_10/O
                         net (fo=5, routed)           0.667     5.557    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[14]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_6/O
                         net (fo=1, routed)           0.000     5.681    u_fwrisc_fpga_top/u_core/u_alu/daddr_reg[12][2]
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.079 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.079    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.193 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.193    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.307 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.307    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.641 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__5/O[1]
                         net (fo=2, routed)           0.705     7.346    u_fwrisc_fpga_top/u_core/u_regfile/data0[25]
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.303     7.649 r  u_fwrisc_fpga_top/u_core/u_regfile/daddr[25]_i_1/O
                         net (fo=3, routed)           0.810     8.459    u_fwrisc_fpga_top/u_core/u_regfile/alu_out[23]
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.152     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_171/O
                         net (fo=1, routed)           0.900     9.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_171_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_35/O
                         net (fo=2, routed)           1.101    10.944    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[25]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.693    
                         clock uncertainty           -0.149    17.545    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    17.304    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.907ns  (logic 4.401ns (34.099%)  route 8.506ns (65.901%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.496    10.754    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.810ns  (logic 4.401ns (34.355%)  route 8.409ns (65.645%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.399    10.658    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  6.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/addr_d_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.643%)  route 0.234ns (62.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y15         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_core/daddr_reg[28]/Q
                         net (fo=2, routed)           0.234    -0.076    u_fwrisc_fpga_top/daddr[28]
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/clk_out1
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[28]/C
                         clock pessimism              0.029    -0.186    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.070    -0.116    u_fwrisc_fpga_top/addr_d_reg[28]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.235%)  route 0.238ns (62.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X23Y13         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/Q
                         net (fo=2, routed)           0.238    -0.072    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_0[30]
    SLICE_X17Y13         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.828    -0.214    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X17Y13         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/C
                         clock pessimism              0.029    -0.185    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.070    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X11Y18         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.208    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X12Y17         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.828    -0.214    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y17         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.219    -0.433    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.286    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/addr_d_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.452%)  route 0.281ns (66.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y15         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_core/daddr_reg[29]/Q
                         net (fo=2, routed)           0.281    -0.029    u_fwrisc_fpga_top/daddr[29]
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/clk_out1
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[29]/C
                         clock pessimism              0.029    -0.186    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.066    -0.120    u_fwrisc_fpga_top/addr_d_reg[29]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_1_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.674%)  route 0.182ns (56.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/clk_out1
    SLICE_X9Y18          FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  u_fwrisc_fpga_top/program_data_reg[7]/Q
                         net (fo=4, routed)           0.182    -0.125    u_fwrisc_fpga_top/program_data[7]
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.869    -0.173    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
                         clock pessimism             -0.200    -0.372    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.217    u_fwrisc_fpga_top/rom_reg_1_0
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/addr_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X23Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_core/pc_reg[14]/Q
                         net (fo=4, routed)           0.285    -0.023    u_fwrisc_fpga_top/iaddr[14]
    SLICE_X21Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.826    -0.216    u_fwrisc_fpga_top/clk_out1
    SLICE_X21Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_i_reg[14]/C
                         clock pessimism              0.029    -0.187    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.070    -0.117    u_fwrisc_fpga_top/addr_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.445ns  (logic 4.401ns (32.734%)  route 9.044ns (67.266%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.034    11.293    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.141    17.684    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.152    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 4.401ns (33.201%)  route 8.854ns (66.799%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.845    11.103    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.141    17.684    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.152    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 4.401ns (33.444%)  route 8.758ns (66.556%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.748    11.007    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.141    17.684    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.152    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 4.401ns (33.444%)  route 8.758ns (66.556%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.748    11.007    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.543    18.193    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.825    
                         clock uncertainty           -0.141    17.684    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.152    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.222ns  (logic 3.993ns (30.199%)  route 9.229ns (69.801%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.675    -2.192    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X15Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.773 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=10, routed)          1.075    -0.697    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][3]
    SLICE_X19Y8          LUT4 (Prop_lut4_I3_O)        0.325    -0.372 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           1.188     0.815    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X20Y6          LUT4 (Prop_lut4_I0_O)        0.352     1.167 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          2.036     3.203    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.356     3.559 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18/O
                         net (fo=1, routed)           0.295     3.854    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.332     4.186 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16/O
                         net (fo=1, routed)           0.580     4.766    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_10/O
                         net (fo=5, routed)           0.667     5.557    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[14]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_6/O
                         net (fo=1, routed)           0.000     5.681    u_fwrisc_fpga_top/u_core/u_alu/daddr_reg[12][2]
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.079 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.079    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.193 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.193    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.307 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.307    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.421    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__5_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.734 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__6/O[3]
                         net (fo=1, routed)           0.403     7.137    u_fwrisc_fpga_top/u_core/u_regfile/data0[31]
    SLICE_X24Y13         LUT6 (Prop_lut6_I4_O)        0.306     7.443 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_8/O
                         net (fo=1, routed)           0.500     7.943    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_8_n_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.067 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_4/O
                         net (fo=4, routed)           0.605     8.672    u_fwrisc_fpga_top/u_core/u_regfile/alu_out[29]
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.150     8.822 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_148/O
                         net (fo=1, routed)           0.568     9.390    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_148_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.328     9.718 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           1.313    11.030    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.693    
                         clock uncertainty           -0.141    17.552    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.311    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.311    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.011ns  (logic 4.401ns (33.824%)  route 8.610ns (66.176%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.601    10.859    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 4.597ns (35.465%)  route 8.365ns (64.535%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          1.284     9.128    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I3_O)        0.116     9.244 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68/O
                         net (fo=1, routed)           0.452     9.697    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_68_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I5_O)        0.328    10.025 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_6/O
                         net (fo=2, routed)           0.785    10.810    u_fwrisc_fpga_top/u_core/u_regfile/ra_raddr[0]
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.541    18.191    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                         clock pessimism             -0.343    17.848    
                         clock uncertainty           -0.141    17.707    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    17.141    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.141    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.136ns  (logic 3.779ns (28.769%)  route 9.357ns (71.231%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.192ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.675    -2.192    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X15Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.773 r  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=10, routed)          1.075    -0.697    u_fwrisc_fpga_top/u_core/u_regfile/daddr_reg[30][3]
    SLICE_X19Y8          LUT4 (Prop_lut4_I3_O)        0.325    -0.372 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_16/O
                         net (fo=9, routed)           1.188     0.815    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X20Y6          LUT4 (Prop_lut4_I0_O)        0.352     1.167 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304/O
                         net (fo=17, routed)          2.036     3.203    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_304_n_0
    SLICE_X35Y12         LUT3 (Prop_lut3_I0_O)        0.356     3.559 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18/O
                         net (fo=1, routed)           0.295     3.854    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_18_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I1_O)        0.332     4.186 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16/O
                         net (fo=1, routed)           0.580     4.766    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_16_n_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.890 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_10/O
                         net (fo=5, routed)           0.667     5.557    u_fwrisc_fpga_top/u_core/u_regfile/alu_op_a[14]
    SLICE_X26Y9          LUT5 (Prop_lut5_I4_O)        0.124     5.681 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry__2_i_6/O
                         net (fo=1, routed)           0.000     5.681    u_fwrisc_fpga_top/u_core/u_alu/daddr_reg[12][2]
    SLICE_X26Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.079 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.079    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__2_n_0
    SLICE_X26Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.193 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.193    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__3_n_0
    SLICE_X26Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.307 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.307    u_fwrisc_fpga_top/u_core/u_alu/out1_carry__4_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.641 r  u_fwrisc_fpga_top/u_core/u_alu/out1_carry__5/O[1]
                         net (fo=2, routed)           0.705     7.346    u_fwrisc_fpga_top/u_core/u_regfile/data0[25]
    SLICE_X26Y15         LUT5 (Prop_lut5_I2_O)        0.303     7.649 r  u_fwrisc_fpga_top/u_core/u_regfile/daddr[25]_i_1/O
                         net (fo=3, routed)           0.810     8.459    u_fwrisc_fpga_top/u_core/u_regfile/alu_out[23]
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.152     8.611 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_171/O
                         net (fo=1, routed)           0.900     9.511    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_171_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I0_O)        0.332     9.843 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_35/O
                         net (fo=2, routed)           1.101    10.944    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[25]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.503    17.693    
                         clock uncertainty           -0.141    17.552    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.241    17.311    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.311    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.907ns  (logic 4.401ns (34.099%)  route 8.506ns (65.901%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.496    10.754    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.810ns  (logic 4.401ns (34.355%)  route 8.409ns (65.645%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.152ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.714    -2.152    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.302 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DOADO[2]
                         net (fo=8, routed)           1.951     2.252    u_fwrisc_fpga_top/u_core/u_regfile/ra_rdata0[2]
    SLICE_X27Y5          LUT2 (Prop_lut2_I0_O)        0.152     2.404 f  u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2/O
                         net (fo=2, routed)           1.069     3.474    u_fwrisc_fpga_top/u_core/u_regfile/pc[2]_i_2_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.326     3.800 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.519     4.319    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.826 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.826    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.940 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.940    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.054 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.054    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.168 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.110     6.278    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_147_0[0]
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.124     6.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274/O
                         net (fo=2, routed)           0.440     6.842    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_274_n_0
    SLICE_X23Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.966 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6/O
                         net (fo=31, routed)          0.755     7.720    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_6_n_0
    SLICE_X21Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.844 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=58, routed)          0.950     8.795    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I1_O)        0.124     8.919 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_9/O
                         net (fo=3, routed)           1.216    10.135    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.259 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.399    10.658    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  6.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/addr_d_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.643%)  route 0.234ns (62.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y15         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_core/daddr_reg[28]/Q
                         net (fo=2, routed)           0.234    -0.076    u_fwrisc_fpga_top/daddr[28]
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/clk_out1
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[28]/C
                         clock pessimism              0.029    -0.186    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.070    -0.116    u_fwrisc_fpga_top/addr_d_reg[28]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.235%)  route 0.238ns (62.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X23Y13         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_core/dwdata_reg[30]/Q
                         net (fo=2, routed)           0.238    -0.072    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_0[30]
    SLICE_X17Y13         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.828    -0.214    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X17Y13         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]/C
                         clock pessimism              0.029    -0.185    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.070    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[30]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X11Y18         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.208    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X12Y17         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.828    -0.214    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y17         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.219    -0.433    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.286    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/daddr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/addr_d_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.452%)  route 0.281ns (66.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X22Y15         FDRE                                         r  u_fwrisc_fpga_top/u_core/daddr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_core/daddr_reg[29]/Q
                         net (fo=2, routed)           0.281    -0.029    u_fwrisc_fpga_top/daddr[29]
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/clk_out1
    SLICE_X18Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_d_reg[29]/C
                         clock pessimism              0.029    -0.186    
    SLICE_X18Y15         FDRE (Hold_fdre_C_D)         0.066    -0.120    u_fwrisc_fpga_top/addr_d_reg[29]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/program_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/rom_reg_1_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.674%)  route 0.182ns (56.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/clk_out1
    SLICE_X9Y18          FDRE                                         r  u_fwrisc_fpga_top/program_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.307 r  u_fwrisc_fpga_top/program_data_reg[7]/Q
                         net (fo=4, routed)           0.182    -0.125    u_fwrisc_fpga_top/program_data[7]
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.869    -0.173    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
                         clock pessimism             -0.200    -0.372    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.217    u_fwrisc_fpga_top/rom_reg_1_0
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/addr_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.065%)  route 0.285ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X23Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_core/pc_reg[14]/Q
                         net (fo=4, routed)           0.285    -0.023    u_fwrisc_fpga_top/iaddr[14]
    SLICE_X21Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.826    -0.216    u_fwrisc_fpga_top/clk_out1
    SLICE_X21Y15         FDRE                                         r  u_fwrisc_fpga_top/addr_i_reg[14]/C
                         clock pessimism              0.029    -0.187    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.070    -0.117    u_fwrisc_fpga_top/addr_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.001%)  route 0.279ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X10Y19         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.285 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[1]/Q
                         net (fo=20, routed)          0.279    -0.006    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD1
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.827    -0.215    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y18         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.434    
    SLICE_X12Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.125    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y4     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y18    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y17    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



