// Seed: 1999355559
module module_0 (
    id_1
);
  output wire id_1;
  always
    repeat (id_2 & id_2[1]) begin
      id_2 = id_2;
      if (id_2 < id_2) id_1 = 1;
      else
        #1 begin
          id_1 = id_2;
          id_1 = 1'd0;
          if (id_2) id_1 <= 1;
          else
            fork
            join
          if (id_2) $display(1);
          else begin
            id_2 = id_2;
            id_2 = 1;
          end
        end
    end
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11
    , id_30,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wire id_15,
    input supply1 id_16,
    output logic id_17,
    input wor id_18,
    input wand id_19,
    input supply0 id_20,
    output wand id_21,
    output logic id_22,
    input tri id_23,
    input tri1 id_24,
    output logic id_25,
    input supply1 id_26,
    input logic id_27,
    input tri1 id_28
);
  always_ff begin
    id_30 = 1;
    id_22 <= id_0;
    @(posedge 1) begin
      id_17 <= id_27;
    end
  end
  module_0(
      id_30
  );
  always id_25 <= id_30;
  always id_22 <= 1;
endmodule
