---
title: Recent Evolution in the DRAM Interface - Mile-Markers Along Memory Lane
authors:
  - Hollis, Timothy M.
  - Stave, Eric
  - Ovard, Dave
  - Greeff, Roy
  - Spirkl, Worfgang
  - Brox, Martin
  - Taylor, Jennifer
  - Butterfield, Justin
year: 2019
source: IEEE Solid-State Circuits Magazine
zotero-key: hollis2019RecentEvolutionDRAM
tags:
  - Bandwidth
  - DRAM_chips
  - Graphics
  - Memory_management
  - Random_access_memory
  - Semiconductor_devices
---

## üìå Notas (Zotero)
### üìñ Vocabul√°rio
- `conceded` (Hollis et al., 2019, p. 21)
	To concede - Admitir, reconhecer, ceder.
- `signaling` (Hollis et al., 2019, p. 24)
	To signal - Sinalizar.
- `shaded` (Hollis et al., 2019, p. 24)
	To shade - Sombrear.
- `under the hood` (Hollis et al., 2019, p. 25)
	Debaixo do beco.

### üõ†Ô∏è Conceitos t√©cnicos
- `data eye shmoos` (Hollis et al., 2019, p. 22)
	Gr√°ficos de varredura de par√¢metros.
- `GB` (Hollis et al., 2019, p. 25)
	Gigabyte

### üß± Estruturas
- `high-speed, terminated mode of operation` (Hollis et al., 2019, p. 24)
	modo de opera√ß√£o de termina√ß√£o de alta velocidade.
- `will find itself in such circumstances more often than previous generations as mobile computations increase` (Hollis et al., 2019, p. 24)
	Teste de estrutura para verificar se est√° sendo enviada corretamente ao Obsidian.

### ‚ö†Ô∏è Importante
- `With the added power consumption imposed by termination, LPDDR4 looked for ways to reduce the signaling power with minimal structural change.` (Hollis et al., 2019, p. 23) Important.
- `To better understand the evolution of the LPDDR output stage and how it came to function best at low voltage-supply levels, Figure 16 plots the inverse-impedance curves for the final N/N output stage of LPDDR4, LPDDR4X, and LPDDR5, with IOUT simulated independently for both the PU and PD mechanisms.` (Hollis et al., 2019, p. 24) Important.
- `Rather than leave the drive and on-die termination (ODT) flexible, as in the DDR and LPDDR standards, which allow for driver and ODT adjustment through enabling/ disabling combinations of calibrated 240-‚Ñ¶ PU and PD legs (seven legs for DDR5 and six legs for LPDDR5), the recent graphics standards fixed the drive strength and ODT settings [29], [30].` (Hollis et al., 2019, p. 26) Important.

## üß† Minhas reflex√µes
- 

## üîó Conex√µes
- 

## ‚úÖ Pr√≥ximos passos
- 
