# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Simulation_3.srcs/sources_1/imports/new/bus_multiplexer_pkg.vhd" \
"../../../../Simulation_3.srcs/sources_1/imports/new/clock_enable.vhd" \
"../../../../Simulation_3.srcs/sources_1/imports/new/cnt_up_down.vhd" \
"../../../../Simulation_3.srcs/sources_1/imports/new/char_to_code.vhd" \
"../../../../Simulation_3.srcs/sources_1/new/alphabet_code.vhd" \
"../../../../Simulation_3.srcs/sim_1/new/tb_alphabet_to_code.vhd" \

# Do not sort compile order
nosort
