
*** Running vivado
    with args -log TicTacToe_shell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TicTacToe_shell.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TicTacToe_shell.tcl -notrace
Command: synth_design -top TicTacToe_shell -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 389.359 ; gain = 98.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TicTacToe_shell' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:41]
	Parameter CLOCK_DIVIDER_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'system_clock_generator' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/system_clock_generator.vhd:23' bound to instance 'clocking' of component 'system_clock_generator' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:132]
INFO: [Synth 8-638] synthesizing module 'system_clock_generator' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/system_clock_generator.vhd:34]
	Parameter CLOCK_DIVIDER_RATIO bound to: 4 - type: integer 
INFO: [Synth 8-113] binding component instance 'system_clock_buffer' to cell 'BUFG' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/system_clock_generator.vhd:73]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'clock_forwarding_ODDR' to cell 'ODDR' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/system_clock_generator.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'system_clock_generator' (1#1) [P:/22summer/engs031/group_12/prototype2/Di/VHDL/system_clock_generator.vhd:34]
INFO: [Synth 8-3491] module 'button_interface' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/input_conditioning.vhd:23' bound to instance 'drop_monopulse' of component 'button_interface' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:141]
INFO: [Synth 8-638] synthesizing module 'button_interface' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/input_conditioning.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (2#1) [P:/22summer/engs031/group_12/prototype2/Di/VHDL/input_conditioning.vhd:33]
INFO: [Synth 8-3491] module 'button_interface' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/input_conditioning.vhd:23' bound to instance 'up_monopulse' of component 'button_interface' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:148]
INFO: [Synth 8-3491] module 'button_interface' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/input_conditioning.vhd:23' bound to instance 'down_monopulse' of component 'button_interface' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:155]
INFO: [Synth 8-3491] module 'button_interface' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/input_conditioning.vhd:23' bound to instance 'left_monopulse' of component 'button_interface' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:162]
INFO: [Synth 8-3491] module 'button_interface' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/input_conditioning.vhd:23' bound to instance 'right_monopulse' of component 'button_interface' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:169]
INFO: [Synth 8-3491] module 'game_logic' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/game_logic.vhd:22' bound to instance 'game_logic_control' of component 'game_logic' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:176]
INFO: [Synth 8-638] synthesizing module 'game_logic' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/game_logic.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'game_logic' (3#1) [P:/22summer/engs031/group_12/prototype2/Di/VHDL/game_logic.vhd:46]
INFO: [Synth 8-3491] module 'VGA_driver' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/VGA_driver.vhd:23' bound to instance 'vga_control' of component 'VGA_driver' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:193]
INFO: [Synth 8-638] synthesizing module 'VGA_driver' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/VGA_driver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'VGA_driver' (4#1) [P:/22summer/engs031/group_12/prototype2/Di/VHDL/VGA_driver.vhd:35]
INFO: [Synth 8-3491] module 'pixel_generation' declared at 'P:/22summer/engs031/group_12/prototype2/Di/VHDL/pixel_generation.vhd:20' bound to instance 'pixel_generation_datapath' of component 'pixel_generation' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:202]
INFO: [Synth 8-638] synthesizing module 'pixel_generation' [P:/22summer/engs031/group_12/prototype2/Di/VHDL/pixel_generation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'pixel_generation' (5#1) [P:/22summer/engs031/group_12/prototype2/Di/VHDL/pixel_generation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TicTacToe_shell' (6#1) [P:/22summer/engs031/group_12/prototype2/Di/VHDL/TicTacToe_shell.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.195 ; gain = 182.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 474.195 ; gain = 182.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 474.195 ; gain = 182.895
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/22summer/engs031/group_12/prototype2/Di/Vivado/protytype_2_constraints.xdc]
Finished Parsing XDC File [P:/22summer/engs031/group_12/prototype2/Di/Vivado/protytype_2_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/22summer/engs031/group_12/prototype2/Di/Vivado/protytype_2_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TicTacToe_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TicTacToe_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.117 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 785.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.180 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 785.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 785.180 ; gain = 493.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 785.180 ; gain = 493.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 785.180 ; gain = 493.879
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'button_interface'
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounced_input" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'game_logic'
INFO: [Synth 8-5546] ROM "counter_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p2_position_update_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "position_update_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p1_position_update_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p2_win_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p1_win_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sf_color_port" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       button_output_low |                               00 |                               00
  low_to_high_transition |                               01 |                               01
      button_output_high |                               10 |                               10
  high_to_low_transition |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'button_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  sstart |                           000000 |                           000000
                   spick |                           000001 |                           000001
                sctrmid1 |                           000010 |                           000110
              sctrright1 |                           000011 |                           000111
              sbtmright1 |                           000100 |                           001010
                sbtmmid1 |                           000101 |                           001001
               sbtmleft1 |                           000110 |                           001000
               sctrleft1 |                           000111 |                           000101
               stopleft1 |                           001000 |                           000010
                stopmid1 |                           001001 |                           000011
              stopright1 |                           001010 |                           000100
                  sdrop1 |                           001011 |                           010100
                sctrmid2 |                           001100 |                           001111
              sctrright2 |                           001101 |                           010000
              sbtmright2 |                           001110 |                           010011
                sbtmmid2 |                           001111 |                           010010
               sbtmleft2 |                           010000 |                           010001
               sctrleft2 |                           010001 |                           001110
               stopleft2 |                           010010 |                           001011
                stopmid2 |                           010011 |                           001100
              stopright2 |                           010100 |                           001101
                  sdrop2 |                           010101 |                           010101
                  scheck |                           010110 |                           010110
                 iSTATE5 |                           010111 |                           011000
                 iSTATE4 |                           011000 |                           011001
                 iSTATE2 |                           011001 |                           011010
                  iSTATE |                           011010 |                           011011
                iSTATE14 |                           011011 |                           011100
                iSTATE12 |                           011100 |                           011101
                 iSTATE9 |                           011101 |                           011110
                 iSTATE8 |                           011110 |                           011111
                 iSTATE7 |                           011111 |                           100000
                 iSTATE6 |                           100000 |                           100001
                 iSTATE3 |                           100001 |                           100010
                 iSTATE0 |                           100010 |                           100011
                iSTATE15 |                           100011 |                           100100
                iSTATE13 |                           100100 |                           100101
                iSTATE11 |                           100101 |                           100110
                iSTATE10 |                           100110 |                           100111
                 iSTATE1 |                           100111 |                           010111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'game_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 785.180 ; gain = 493.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 48    
	   5 Input     12 Bit        Muxes := 8     
	   4 Input     12 Bit        Muxes := 2     
	  40 Input      9 Bit        Muxes := 2     
	 112 Input      6 Bit        Muxes := 1     
	  40 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_clock_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module button_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module game_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  40 Input      9 Bit        Muxes := 2     
	 112 Input      6 Bit        Muxes := 1     
	  40 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	  10 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 5     
	  24 Input      1 Bit        Muxes := 1     
Module VGA_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pixel_generation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 48    
	   5 Input     12 Bit        Muxes := 8     
	   4 Input     12 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "color_port" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color_port" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP color_port4, operation Mode is: A*B.
DSP Report: operator color_port4 is absorbed into DSP color_port4.
DSP Report: Generating DSP color_port3, operation Mode is: C+(D+(A:0x3ffffe70))*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: operator color_port5 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port4, operation Mode is: (D+(A:0x3ffffec1))*B.
DSP Report: operator color_port4 is absorbed into DSP color_port4.
DSP Report: operator color_port5 is absorbed into DSP color_port4.
DSP Report: Generating DSP color_port3, operation Mode is: C+A*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port4, operation Mode is: A*B.
DSP Report: operator color_port4 is absorbed into DSP color_port4.
DSP Report: Generating DSP color_port3, operation Mode is: PCIN+A*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port4, operation Mode is: A*B.
DSP Report: operator color_port4 is absorbed into DSP color_port4.
DSP Report: Generating DSP color_port3, operation Mode is: PCIN+A*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port3, operation Mode is: C+(D+(A:0x3fffff10))*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: operator color_port5 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port3, operation Mode is: PCIN+A*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port3, operation Mode is: C+A*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port3, operation Mode is: PCIN+(D+(A:0x3fffffb0))*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: operator color_port5 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port3, operation Mode is: C+A*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
DSP Report: Generating DSP color_port3, operation Mode is: C+A*B.
DSP Report: operator color_port3 is absorbed into DSP color_port3.
DSP Report: operator color_port4 is absorbed into DSP color_port3.
INFO: [Synth 8-5546] ROM "drop_monopulse/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_monopulse/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "down_monopulse/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "left_monopulse/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "right_monopulse/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_control/v_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 785.180 ; gain = 493.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pixel_generation | A*B                       | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_generation | C+(D+(A:0x3ffffe70))*B    | 10     | 11     | 21     | 10     | 21     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|pixel_generation | (D+(A:0x3ffffec1))*B      | 10     | 11     | -      | 10     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|pixel_generation | C+A*B                     | 11     | 11     | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pixel_generation | A*B                       | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_generation | PCIN+A*B                  | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_generation | A*B                       | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_generation | PCIN+A*B                  | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_generation | C+(D+(A:0x3fffff10))*B    | 9      | 11     | 21     | 10     | 21     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|pixel_generation | PCIN+A*B                  | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_generation | C+A*B                     | 11     | 11     | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pixel_generation | PCIN+(D+(A:0x3fffffb0))*B | 8      | 11     | -      | 10     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|pixel_generation | C+A*B                     | 11     | 11     | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pixel_generation | C+A*B                     | 11     | 11     | 22     | -      | 22     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 848.957 ; gain = 557.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 849.777 ; gain = 558.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_566 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_203 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_872 is driving 92 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    75|
|3     |DSP48E1   |     5|
|4     |DSP48E1_1 |     2|
|5     |DSP48E1_2 |     2|
|6     |DSP48E1_3 |     4|
|7     |DSP48E1_4 |     1|
|8     |LUT1      |    31|
|9     |LUT2      |   381|
|10    |LUT3      |    59|
|11    |LUT4      |    68|
|12    |LUT5      |    87|
|13    |LUT6      |   288|
|14    |MUXF7     |     1|
|15    |ODDR      |     1|
|16    |FDRE      |   130|
|17    |IBUF      |     8|
|18    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------+-----------------------+------+
|      |Instance                    |Module                 |Cells |
+------+----------------------------+-----------------------+------+
|1     |top                         |                       |  1159|
|2     |  clocking                  |system_clock_generator |     6|
|3     |  down_monopulse            |button_interface       |    34|
|4     |  drop_monopulse            |button_interface_0     |    32|
|5     |  game_logic_control        |game_logic             |   266|
|6     |  left_monopulse            |button_interface_1     |    34|
|7     |  pixel_generation_datapath |pixel_generation       |   400|
|8     |  right_monopulse           |button_interface_2     |    31|
|9     |  up_monopulse              |button_interface_3     |    34|
|10    |  vga_control               |VGA_driver             |   299|
+------+----------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 885.984 ; gain = 594.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 885.984 ; gain = 283.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 885.984 ; gain = 594.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 885.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 885.984 ; gain = 607.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'P:/22summer/engs031/group_12/prototype2/Di/Vivado/prototype_2.runs/synth_1/TicTacToe_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TicTacToe_shell_utilization_synth.rpt -pb TicTacToe_shell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 17:27:19 2022...
