setting auto_restore_mw_cel_lib_setup true
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {1000 800}
1000 800
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
create_block ${top_design}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
{ORCA_TOP_lib:ORCA_TOP.design}
open_block ${top_design}
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
{ORCA_TOP_lib:ORCA_TOP.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg'
Warning: Found redefinition of module 'ORCA_TOP' (overwriting with new version found at line 71597 in /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg). (VR-018)
Number of modules read: 65
Top level ports: 241
Total ports in all modules: 2735
Total nets in all modules: 50901
Total instances in all modules: 45664
Elapsed = 00:00:01.22, CPU = 00:00:01.14
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test scan atspeed funcu} {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} {atspeed_shift atspeed Cmin} {atspeed_capture atspeed Cmax} {stuck_at_shift scan Cmin} {stuck_at_capture scan Cmax} {func_worst_constrained funcu Cmax} {func_best_constrained funcu Cmin} }  {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
         }
        }
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 1 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 263; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 266; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario atspeed_shift for mode atspeed and corner Cmin
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#adding generated clock on output ports - Need to check!
# create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLK]
#
# create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLKn]
# set_ideal_network [get_ports {pclk sys_2x_clk sdram_clk}]
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[0]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 0 [get_ports pll_bypass]
1
set_case_analysis 1 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
# To shut off fast clk
set_clock_sense -stop_propagation occ_int2/fast_clk_1_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/fast_clk_2_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/fast_clk_0_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 0.95
set_timing_derate -early -cell_delay 0.95
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario atspeed_capture for mode atspeed and corner Cmax
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 6; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 13 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 15; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 22 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 24; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 31 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 44 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 55; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 56 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 60; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_atspeed_shift.sdc, line 61 (UIC-034)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#adding generated clock on output ports - Need to check!
# create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLK]
#
# create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLKn]
# set_ideal_network [get_ports {pclk sys_2x_clk sdram_clk}]
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2, -clock v_PCI_CLK [get_ports {pad_out[0]}]
Error: value '2.2,' for option 'delay_value' not of type 'float' (CMD-009)
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
Information: From and to clocks are exclusive or asynchronous clocks. (CSTR-007)
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 0 [get_ports pll_bypass]
1
set_case_analysis 0 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
# To shut off slow clk
set_clock_sense -stop_propagation occ_int2/slow_clk_1_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/slow_clk_2_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation occ_int2/slow_clk_0_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_clock_sense -stop_propagation I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
Warning: Command set_clock_sense is deprecated. See the command's man page for alternatives. (CMD-109)
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 0.95
set_timing_derate -early -cell_delay 0.95
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario stuck_at_shift for mode scan and corner Cmin
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[0]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
1
# for stuck_at_shift
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports pll_bypass]
1
set_case_analysis 1 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 1.15
set_timing_derate -early -cell_delay 1.15
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 1.15  -min 1.15  -object_list VDDH
}
1
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario stuck_at_capture for mode scan and corner Cmax
All analysis types are activated.
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 6; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 13 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_latency 0.5 [get_clocks PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 15; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 22 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_2x_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 24; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 31 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_latency 0.5 [get_clocks SDRAM_CLK]
1
# Generated clock
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_latency 0.5 [get_clocks SYS_CLK]
1
# Scan clock
create_clock [get_ports ate_clk]  -period 20  -waveform {0 10}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 44 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
## Need to check other generated clock
# Virtual clock
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 55; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 56 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 60; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_stuck_at_shift.sdc, line 61 (UIC-034)
{v_SDRAM_CLK}
set_clock_latency 0.5  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
#adding generated clock on output ports - Need to check!
# create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLK]
#
# create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
# set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
# set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
# set_clock_latency 0.5 [get_clocks SD_DDR_CLKn]
# set_ideal_network [get_ports {pclk sys_2x_clk sdram_clk}]
#Input delay
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[31]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[30]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[29]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[28]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[27]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[26]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[25]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[24]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[23]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[22]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[21]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[20]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[19]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[18]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[17]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[16]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[15]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[14]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[13]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[12]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[11]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[10]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[9]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[8]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[7]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[6]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[5]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[4]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[3]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[2]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[1]}]
1
set_input_delay 0.6 -clock v_SDRAM_CLK [get_ports {sd_DQ_in[0]}]
1
#output delay
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[0]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[1]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[2]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[3]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[4]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[5]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[6]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[7]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[8]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[9]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[10]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[11]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[12]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[13]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[14]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[15]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[16]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[17]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[18]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[19]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[20]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[21]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[22]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[23]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[24]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[25]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[26]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[27]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[28]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[29]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[30]}]
1
set_output_delay 2.2 -clock v_PCI_CLK [get_ports {pad_out[31]}]
1
###
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_A[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_BWS[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CK}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_CKn}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_en[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[0]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[1]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[2]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[3]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[4]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[5]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[6]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[7]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[8]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[9]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[10]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[11]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[12]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[13]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[14]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[15]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[16]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[17]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[18]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[19]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[20]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[21]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[22]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[23]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[24]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[25]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[26]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[27]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[28]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[29]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[30]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_DQ_out[31]}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_LD}]
1
set_output_delay 1.1 -clock v_SDRAM_CLK [get_ports {sd_RW}]
1
# input delay for IO ports
set_input_delay 4.0 -clock ate_clk [get_ports scan_enable]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[5]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[4]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[3]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[2]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[1]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports {test_si[0]}]
1
set_input_delay 4.0 -clock ate_clk [get_ports test_mode]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_bypass]
1
set_input_delay 4.0 -clock ate_clk [get_ports occ_reset]
1
# set_drive
# set_driving_cell
set_driving_cell -lib_cell INVX2_HVT [get_ports -filter "direction==in"]
1
set_driving_cell -lib_cell INVX8_HVT [get_ports -filter "direction==in&&full_name=~*clk*"]
1
# set_load
set_load -pin_load 10 [get_ports -filter "direction==out"]
1
# Group paths
group_path -name group_pclk -from [get_clocks PCI_CLK] -to [get_clocks PCI_CLK]
1
group_path -name group_sdram -from [get_clocks SDRAM_CLK] -to [get_clocks SDRAM_CLK]
1
group_path -name group_sys2x -from [get_clocks SYS_2x_CLK] -to [get_clocks SYS_2x_CLK]
1
group_path -name group_sys -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
# group_path -name group_ddr -from [get_clocks SD_DDR_CLK] -to [get_clocks SD_DDR_CLK]
# group_path -name group_ddrn -from [get_clocks SD_DDR_CLKn] -to [get_clocks SD_DDR_CLKn]
# IO
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#Exceptions
set_false_path -from [get_clocks SYS_2x_CLK] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_clocks SDRAM_CLK] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_clocks SYS_CLK] -to [get_clocks SDRAM_CLK]
1
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports pll_bypass]
1
set_case_analysis 0 [get_ports scan_enable]
1
set_case_analysis 0 [get_ports pll_reset]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_2x_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SYS_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks SDRAM_CLK]
1
set_false_path -from [get_ports scan_enable] -to [get_clocks PCI_CLK]
1
set_false_path -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks PCI_CLK]]
1
#Added MCP for div clk
set_multicycle_path -setup 2 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
set_multicycle_path -hold 1 -from [get_clocks SYS_CLK] -to [get_clocks SYS_CLK]
1
if { [info exists synopsys_program_name] == 1} {
set_timing_derate -early -net_delay 1.15
set_timing_derate -early -cell_delay 1.15
set_voltage 0  -min 0  -object_list VSS
set_voltage 0.75  -min 0.75  -object_list VDD
set_voltage 1.15  -min 1.15  -object_list VDDH
}
1
Warning: Nothing implicitly matched 'SD_DDR_CLK' (SEL-003)
Error: Nothing matched for to_list (SEL-005)
Created scenario func_worst_constrained for mode funcu and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best_constrained for mode funcu and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 255 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 262; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 263 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 266 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 280 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst_constrained.sdc, line 287 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 47.60%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400

        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
    
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        setPinAssignMode -pinEditInBatch false
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-22 17:19:55 / Session: 0.01 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.05u 00:00:00.01s 00:00:00.06e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 241
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.66u 00:00:00.00s 00:00:00.66e: 
Total Pin Placement CPU Time: 00:00:00.74u 00:00:00.01s 00:00:00.75e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-22 17:19:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 462 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BUSKP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CLOAD1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DCAP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLH2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHLHLS11_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL128_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL64_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEH_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEL_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ANTENNA_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BUSKP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CLOAD1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DCAP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLH2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHLHLS11_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL128_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL64_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: The power domain PD_RISC_CORE is associated to the voltage area DEFAULT_VA by enable_missing_voltage_area. (MV-231)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Mon May 22 17:19:58 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/43669
Power net VDDH                 0/1966
Ground net VSS                 0/45600
--------------------------------------------------------------------------------
Information: connections of 91235 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-22 17:19:58 / Session: 0.01 hr / Command: 0.00 hr / Memory: 467 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.13u 00:00:00.01s 00:00:00.14e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Error: MV voltage area setup is not ready for physical implementation. (MV-511a)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 2316 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67,-1.67,1021.53,820.89)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   53  Alloctr   54  Proc 2319 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets to route for block pin placement     = 194
Number of interface nets to route for block pin placement = 194
Number of single or zero port nets = 2
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   54  Proc 2319 
Average gCell capacity  61.62    on layer (1)    M1
Average gCell capacity  63.05    on layer (2)    M2
Average gCell capacity  31.23    on layer (3)    M3
Average gCell capacity  31.92    on layer (4)    M4
Average gCell capacity  15.70    on layer (5)    M5
Average gCell capacity  21.29    on layer (6)    M6
Average gCell capacity  10.56    on layer (7)    M7
Average gCell capacity  10.65    on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 84.56         on layer (1)    M1
Average number of tracks per gCell 85.22         on layer (2)    M2
Average number of tracks per gCell 42.30         on layer (3)    M3
Average number of tracks per gCell 42.62         on layer (4)    M4
Average number of tracks per gCell 21.17         on layer (5)    M5
Average number of tracks per gCell 21.33         on layer (6)    M6
Average number of tracks per gCell 10.59         on layer (7)    M7
Average number of tracks per gCell 10.67         on layer (8)    M8
Average number of tracks per gCell 5.31  on layer (9)    M9
Average number of tracks per gCell 2.67  on layer (10)   MRDL
Number of gCells = 50560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc   32 
[End of Build Congestion map] Total (MB): Used   54  Alloctr   55  Proc 2352 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc   32 
[End of Build Data] Total (MB): Used   54  Alloctr   55  Proc 2352 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   66  Alloctr   67  Proc 2352 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   66  Alloctr   67  Proc 2352 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 709.47
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 517.83
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 191.64
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 379
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 189
Initial. Via VIA56SQ_C count = 190
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc   32 
[End of Whole Chip Routing] Total (MB): Used   66  Alloctr   67  Proc 2352 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2352 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   18  Alloctr   17  Proc   36 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2352 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   36 
[End of Global Routing] Total (MB): Used   55  Alloctr   56  Proc 2352 
CPU Time for Global Route: 00:00:01.82u 00:00:00.05s 00:00:01.87e: 
Number of block ports: 241
Number of block pin locations assigned from router: 191
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.15u 00:00:00.00s 00:00:00.15e: 
Total Pin Placement CPU Time: 00:00:02.15u 00:00:00.06s 00:00:02.20e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-22 17:20:00 / Session: 0.01 hr / Command: 0.00 hr / Memory: 542 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 323 wires for strategy mesh_strat.
Checking DRC for 323 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 323 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 124 wires for strategy lmesh_strat.
Checking DRC for 124 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 562 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 12338
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 12338 stacked vias for strategy mesh_strat.
Checking DRC for 12338 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 4.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 2071 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 2087 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 52535 stacked vias.
Checking DRC for 52535 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 212.00 seconds.
via connection runtime: 213 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 31539 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 33894 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 12338 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 33268 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 2920 wires.
Committing wires takes 0.00 seconds.
Committed 96622 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 228 seconds.
Successfully compiled PG.
Overall runtime: 228 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1731 sectors on layer M7:
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 237 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169601
Num SecDefs:  1012

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Warning: The design already has boundary cells of type DCAP_HVT. (CHF-127)
Information: Starting boundary cell insertion into ORCA_TOP using site master "unit". (CHF-200)
Information: Total 2109 left cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 2109 right cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 4218 boundary cells inserted successfully into ORCA_TOP. (CHF-100)
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Mon May 22 17:23:55 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 478
TRACKS                         : 20
VIAS                           : 69
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
SPECIALNETS                    : 3
NETS                           : 48229
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Mon May 22 17:23:58 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 6
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 6/6
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-05-22 17:24:00 / Session: 0.08 hr / Command: 0.00 hr / Memory: 661 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 49818 out of total 50186 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1731 sectors on layer M7:
Layer M7: 928 straps, 803 other, 0 preroute
Layer M7: 237 secDefs  1731 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169601
Num SecDefs:  1012

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.8400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 204 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      799101        50146        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U6936 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U7228 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U8252 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9026 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9052 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9168 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9171 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9226 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9256 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9313 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 45560 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   15.610 um (9.34 rows)
            Max Displacement:       70.739 um (42.31 rows)
            Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.009-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 70.739 um (42.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 69.371 um (41.49 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 68.003 um (40.67 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 66.635 um (39.85 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 65.267 um (39.04 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 63.899 um (38.22 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 62.531 um (37.40 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 61.163 um (36.58 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 59.795 um (35.76 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 58.427 um (34.94 rows)
    Optimization Step: unknown
There were 26 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/2) (12 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.009-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.009-0003-colored_displacements.gif'.
Legalization complete (21 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50146
number of references:               204
number of site rows:                478
number of locations attempted:    16033
number of locations failed:        3845  (24.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11234      2144 ( 19.1%)       4799      1701 ( 35.4%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           16.546 um ( 9.90 row height)
rms weighted cell displacement:  16.546 um ( 9.90 row height)
max cell displacement:           73.050 um (43.69 row height)
avg cell displacement:            7.737 um ( 4.63 row height)
avg weighted cell displacement:   7.737 um ( 4.63 row height)
number of cells moved:              368
number of large displacements:       87
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
  Input location: (941.209,12.183)
  Legal location: (871.84,35.08)
  Displacement:  73.050 um (43.69 row height)
Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
  Input location: (942.577,12.183)
  Legal location: (871.84,20.032)
  Displacement:  71.171 um (42.57 row height)
Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
  Input location: (938.473,12.183)
  Legal location: (871.84,36.752)
  Displacement:  71.018 um (42.48 row height)
Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
  Input location: (939.841,12.183)
  Legal location: (871.84,28.392)
  Displacement:  69.906 um (41.81 row height)
Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
  Input location: (935.737,12.183)
  Legal location: (871.84,33.408)
  Displacement:  67.330 um (40.27 row height)
Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
  Input location: (937.105,12.183)
  Legal location: (871.84,23.376)
  Displacement:  66.218 um (39.60 row height)
Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
  Input location: (934.369,12.183)
  Legal location: (871.84,15.016)
  Displacement:  62.593 um (37.44 row height)
Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
  Input location: (933.001,12.183)
  Legal location: (871.84,21.704)
  Displacement:  61.898 um (37.02 row height)
Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
  Input location: (930.265,12.183)
  Legal location: (871.84,31.736)
  Displacement:  61.610 um (36.85 row height)
Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
  Input location: (931.633,12.183)
  Legal location: (871.84,11.672)
  Displacement:  59.795 um (35.76 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 3722
NPLDRC Place Cache: hit rate  74.9%  (3722 / 14826)
NPLDRC Access Cache: unique cache elements 4955
NPLDRC Access Cache: hit rate  67.8%  (4955 / 15401)
Legalization succeeded.
Total Legalizer CPU: 29.745
Total Legalizer Wall Time: 29.440
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-05-22 17:24:29 / Session: 0.09 hr / Command: 0.01 hr / Memory: 661 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-05-22 17:24:30 / Session: 0.09 hr / Command: 0.00 hr / Memory: 661 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.7000 seconds to build cellmap data
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.082646 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.099796 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Estimating clock gate latencies for scenario 'atspeed_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'atspeed_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-05-22 17:24:58 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1115 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-05-22 17:24:58 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1115 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
   stuck_at_capture     (Mode: scan; Corner: Cmax)
   stuck_at_shift       (Mode: scan; Corner: Cmin)
   atspeed_capture      (Mode: atspeed; Corner: Cmax)
   atspeed_shift        (Mode: atspeed; Corner: Cmin)
   func_worst_constrained       (Mode: funcu; Corner: Cmax)
   func_best_constrained        (Mode: funcu; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 18 master clocks and 11 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 29 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       31
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   29
      Unique                  29
    ICG at the end            30

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48564, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Info: embedded eLpp will optimize for scenario atspeed_capture
Info: embedded eLpp will optimize for scenario atspeed_shift
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario func_worst_constrained
Info: embedded eLpp will optimize for scenario func_best_constrained
Info: embedded eLpp will optimize for scenario stuck_at_capture
Info: embedded eLpp will optimize for scenario stuck_at_shift
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Setting the total toggle rate for net 'n606' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n205' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n668' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n624' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n696' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n607' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n200' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n555' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n188' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n1456' to 0.0 since probability has been set as '1.000000'. (POW-035)
Note - message 'POW-035' limit (10) exceeded. Remainder will be suppressed.
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Scenario test_best, iteration 15: expecting at least 15
Scenario test_best, iteration 16: expecting at least 16
Scenario test_best, iteration 17: expecting at least 17
Scenario test_best, iteration 18: expecting at least 18
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Information: Doing activity propagation for mode 'funcu' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_best_constrained (POW-052)
Scenario func_best_constrained, iteration 1: expecting at least 5
Scenario func_best_constrained, iteration 2: expecting at least 6
Scenario func_best_constrained, iteration 3: expecting at least 6
Scenario func_best_constrained, iteration 4: expecting at least 6
Scenario func_best_constrained, iteration 5: expecting at least 6
Scenario func_best_constrained, iteration 6: expecting at least 6
Scenario func_best_constrained, iteration 7: expecting at least 7
Scenario func_best_constrained, iteration 8: expecting at least 8
Scenario func_best_constrained, iteration 9: expecting at least 9
Scenario func_best_constrained, iteration 10: expecting at least 10
Scenario func_best_constrained, iteration 11: expecting at least 11
Scenario func_best_constrained, iteration 12: expecting at least 12
Scenario func_best_constrained, iteration 13: expecting at least 13
Scenario func_best_constrained, iteration 14: expecting at least 14
Information: Doing activity propagation for mode 'atspeed' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario atspeed_shift (POW-052)
Scenario atspeed_shift, iteration 1: expecting at least 5
Scenario atspeed_shift, iteration 2: expecting at least 6
Scenario atspeed_shift, iteration 3: expecting at least 6
Scenario atspeed_shift, iteration 4: expecting at least 6
Scenario atspeed_shift, iteration 5: expecting at least 6
Scenario atspeed_shift, iteration 6: expecting at least 6
Information: Propagated activity on scenario atspeed_capture identical to that on atspeed_shift (POW-006)
Information: Doing activity propagation for mode 'scan' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario stuck_at_shift (POW-052)
Scenario stuck_at_shift, iteration 1: expecting at least 5
Scenario stuck_at_shift, iteration 2: expecting at least 6
Scenario stuck_at_shift, iteration 3: expecting at least 7
Scenario stuck_at_shift, iteration 4: expecting at least 8
Scenario stuck_at_shift, iteration 5: expecting at least 8
Scenario stuck_at_shift, iteration 6: expecting at least 8
Scenario stuck_at_shift, iteration 7: expecting at least 8
Scenario stuck_at_shift, iteration 8: expecting at least 8
Information: Propagated activity on scenario stuck_at_capture identical to that on stuck_at_shift (POW-006)
Information: Propagated activity on scenario func_worst_constrained identical to that on func_best_constrained (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 48564, of which 48459 non-clock nets
Number of nets with 0 toggle rate: 3458
Max toggle rate = 0.833333, average toggle rate = 0.00241668
Max non-clock toggle rate = 0.416667
Weight range = (0, 344.826)
*** 230 nets are filtered out
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 48564
Amt power = 0.1
Weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Restructuring in 64 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=func_worst
Information: Adding extra scenario atspeed_capture.
Information: Adding extra scenario stuck_at_capture.
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 920 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.45077e+10
Information: Estimating clock gate latencies for scenario 'atspeed_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'atspeed_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
START_CMD: optimize_dft        CPU:    834 s ( 0.23 hr) ELAPSE:    841 s ( 0.23 hr) MEM-PEAK:  1652 Mb Mon May 22 17:33:13 2023

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 150762
DFT: post-opt wirelength: 52254
DFT: post-opt wirelength difference: -98508 (ratio: -65.339991 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    836 s ( 0.23 hr) ELAPSE:    843 s ( 0.23 hr) MEM-PEAK:  1652 Mb Mon May 22 17:33:16 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-05-22 17:33:16 / Session: 0.23 hr / Command: 0.15 hr / Memory: 1653 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-05-22 17:33:16 / Session: 0.23 hr / Command: 0.15 hr / Memory: 1653 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-05-22 17:33:16 / Session: 0.23 hr / Command: 0.15 hr / Memory: 1653 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-05-22 17:33:16 / Session: 0.23 hr / Command: 0.15 hr / Memory: 1653 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Total 1.3600 seconds to load 50106 cell instances into cellmap, 45519 cells are off site row
Moveable cells: 45888; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 1.9632, cell height 1.6733, cell area 3.2864 for total 45888 placed and application fixed cells
Information: Current block utilization is '0.26760', effective utilization is '0.27855'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084209 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102184 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48494, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48491, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario atspeed_capture  WNS = 11.891348, TNS = 386.641598, NVP = 37
    Scenario func_worst  WNS = 8.401165, TNS = 2286.720416, NVP = 2158
    Scenario func_worst_constrained  WNS = 8.401165, TNS = 230.028949, NVP = 103
    Scenario stuck_at_capture  WNS = 6.744779, TNS = 483.314102, NVP = 187
    Scenario test_worst  WNS = 8.401165, TNS = 230.028949, NVP = 103

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:14:53    11.891  2938.858 3.879e+05 1.021e+05 3.021e+06      2741      4827         0     0.000      1652 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 31 gates / 380 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario atspeed_capture  WNS = 11.877806, TNS = 373.346997, NVP = 37
    Scenario func_worst  WNS = 8.401165, TNS = 2286.720416, NVP = 2158
    Scenario func_worst_constrained  WNS = 8.401165, TNS = 230.028949, NVP = 103
    Scenario stuck_at_capture  WNS = 12.317308, TNS = 663.319893, NVP = 187
    Scenario test_worst  WNS = 8.401165, TNS = 230.028949, NVP = 103

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:15:26    12.317  2958.047 3.879e+05 1.024e+05 3.021e+06      2742      4796         0     0.000      2114 


    Scenario atspeed_capture  WNS = 11.877806, TNS = 373.346997, NVP = 37
    Scenario atspeed_shift  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_worst  WNS = 8.401165, TNS = 2286.720416, NVP = 2158
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_worst_constrained  WNS = 8.401165, TNS = 230.028949, NVP = 103
    Scenario func_best_constrained  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario stuck_at_capture  WNS = 12.317308, TNS = 663.319893, NVP = 187
    Scenario stuck_at_shift  WNS = 1.892329, TNS = 174.416555, NVP = 144
    Scenario test_worst  WNS = 8.401165, TNS = 230.028949, NVP = 103
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario atspeed_capture  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario atspeed_shift  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_best  WNHS = 0.133726, TNHS = 3.097908, NHVP = 32
    Scenario func_worst_constrained  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario func_best_constrained  WNHS = 0.133726, TNHS = 3.097908, NHVP = 32
    Scenario stuck_at_capture  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0
    Scenario stuck_at_shift  WNHS = 0.378320, TNHS = 3.400619, NHVP = 10
    Scenario test_best  WNHS = 0.133726, TNHS = 3.097908, NHVP = 32

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:15:58    12.317  2958.047 3.879e+05 1.739e+05 3.022e+06      2742      4796         0     0.000      2178    -0.378

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin U194/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Found 19240 buffer-tree drivers
Core Area = 50 X 41 ()

Roi-HfsDrc SN: 1798569713 435980330 (1684.820557)

Processing Buffer Trees  (ROI) ... 

    [1924]  10% ...
    [3848]  20% ...
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n133" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
    [5772]  30% ...
    [7696]  40% ...
    [9620]  50% ...
    [11544]  60% ...
    [13468]  70% ...
    [15392]  80% ...
    [17316]  90% ...
    [19240] 100% ...
    [19240] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1912         2925
  Inverters:         2393         2986
------------ ------------ ------------
      Total:         4305         5911
------------ ------------ ------------

Number of Drivers Sized: 3272 [17.01%]
                      P: 3000 [15.59%]
                      N: 272 [1.41%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 3 min : 38.19 sec ELAPSE 0 hr : 3 min : 35.37 sec
Zbuf-RUNTIME         (Min) CPU 3 min ELAPSE 3 min
ZBuf-MEM(max-mem) total 2490564 K / inuse 2489492 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 50101, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 50098, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario atspeed_capture  WNS = 10.575325, TNS = 341.735269, NVP = 37
    Scenario func_worst  WNS = 3.616876, TNS = 820.965422, NVP = 1401
    Scenario func_worst_constrained  WNS = 3.209274, TNS = 9.288847, NVP = 12
    Scenario stuck_at_capture  WNS = 6.549293, TNS = 457.260564, NVP = 186
    Scenario test_worst  WNS = 3.209274, TNS = 9.288847, NVP = 12

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:19:53    10.575  1407.481 3.977e+05 88023.383 3.019e+06      3755      5389         0     0.000      2435 


    Scenario atspeed_capture  WNS = 10.575325, TNS = 341.735269, NVP = 37
    Scenario func_worst  WNS = 3.616876, TNS = 820.965422, NVP = 1401
    Scenario func_worst_constrained  WNS = 3.209274, TNS = 9.288847, NVP = 12
    Scenario stuck_at_capture  WNS = 6.549293, TNS = 457.260564, NVP = 186
    Scenario test_worst  WNS = 3.209274, TNS = 9.288847, NVP = 12

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:19:56    10.575  1407.481 3.977e+05 88023.383 3.019e+06      3755      5389         0     0.000      2435 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-05-22 17:39:10 / Session: 0.33 hr / Command: 0.24 hr / Memory: 2435 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-05-22 17:39:10 / Session: 0.33 hr / Command: 0.24 hr / Memory: 2435 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-05-22 17:39:10 / Session: 0.33 hr / Command: 0.24 hr / Memory: 2435 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-05-22 17:39:10 / Session: 0.33 hr / Command: 0.24 hr / Memory: 2435 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.3800 seconds to load 51682 cell instances into cellmap, 41183 cells are off site row
Moveable cells: 47464; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0211, cell height 1.6732, cell area 3.3831 for total 47464 placed and application fixed cells
Information: Current block utilization is '0.28500', effective utilization is '0.29598'. (OPT-055)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 50101, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 50098, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario atspeed_capture  WNS = 10.575172, TNS = 341.725586, NVP = 37
    Scenario atspeed_shift  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_worst  WNS = 3.617084, TNS = 821.006908, NVP = 1400
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_worst_constrained  WNS = 3.209400, TNS = 9.290797, NVP = 12
    Scenario func_best_constrained  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario stuck_at_capture  WNS = 6.550036, TNS = 457.284862, NVP = 186
    Scenario stuck_at_shift  WNS = 1.604957, TNS = 164.207363, NVP = 144
    Scenario test_worst  WNS = 3.209400, TNS = 9.290797, NVP = 12
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:09    10.575  1407.520 3.977e+05 1.767e+05 3.019e+06      3755      5389         0     0.000      2435 

Running initial optimization step.
Place-opt command begin                   CPU:  1247 s (  0.35 hr )  ELAPSE:  1276 s (  0.35 hr )  MEM-PEAK:  2435 MB

Place-opt timing update complete          CPU:  1248 s (  0.35 hr )  ELAPSE:  1276 s (  0.35 hr )  MEM-PEAK:  2435 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: atspeed_capture
2: atspeed_shift
3: func_worst
4: func_best
5: func_worst_constrained
6: func_best_constrained
7: stuck_at_capture
8: stuck_at_shift
9: test_worst
10: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: SYS_2x_CLK
9: SDRAM_CLK
10: SYS_CLK
11: ate_clk
12: v_PCI_CLK
13: v_SDRAM_CLK
14: group_pclk
15: group_sdram
16: group_sys2x
17: group_sys
18: INPUTS
19: OUTPUTS
20: SD_DDR_CLK
21: SD_DDR_CLKn

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0000     0.0000        -          -      -
    1  10   0.0000     0.0000        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    1  15   0.6006     0.6006        -          -      -
    1  16   1.6749     1.7085        -          -      -
    1  17   0.0000     0.0000        -          -      -
    1  18   0.0000     0.0000        -          -      -
    1  19  10.5752   339.4165        -          -      -
    2   1   0.0000     0.0000        -          -      -
    2   2   0.0000     0.0000        -          -      -
    2   3   0.0000     0.0000        -          -      -
    2   4   0.0000     0.0000        -          -      -
    2   5   0.0000     0.0000        -          -      -
    2   6   0.0000     0.0000        -          -      -
    2   7   0.0000     0.0000        -          -      -
    2   8   0.0000     0.0000        -          -      -
    2   9   0.0000     0.0000        -          -      -
    2  10   0.0000     0.0000        -          -      -
    2  11   0.0000     0.0000        -          -      -
    2  12   0.0000     0.0000        -          -      -
    2  13   0.0000     0.0000        -          -      -
    2  14   0.0000     0.0000        -          -      -
    2  15   0.0000     0.0000        -          -      -
    2  16   0.0000     0.0000        -          -      -
    2  17   0.0000     0.0000        -          -      -
    2  18   0.0000     0.0000        -          -      -
    2  19   0.0000     0.0000        -          -      -
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.5932     9.8082        -          -      -
    3   8   1.8094    45.7125        -          -      -
    3   9   1.1304   175.1282        -          -      -
    3  10   3.6171   590.3577        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  20   0.0000     0.0000        -          -      -
    3  21   0.0000     0.0000        -          -      -
    5   1   0.0000     0.0000        -          -      -
    5   2   0.0000     0.0000        -          -      -
    5   3   0.0000     0.0000        -          -      -
    5   4   0.0000     0.0000        -          -      -
    5   5   0.0000     0.0000        -          -      -
    5   6   0.0000     0.0000        -          -      -
    5   7   0.4274     0.4274        -          -      -
    5   8   3.2094     3.2094        -          -      -
    5   9   2.4584     2.4584        -          -      -
    5  10   1.9425     3.1956        -          -      -
    5  12   0.0000     0.0000        -          -      -
    5  13   0.0000     0.0000        -          -      -
    5  20   0.0000     0.0000        -          -      -
    5  21   0.0000     0.0000        -          -      -
    6   1   0.0000     0.0000        -          -      -
    6   2   0.0000     0.0000        -          -      -
    6   3   0.0000     0.0000        -          -      -
    6   4   0.0000     0.0000        -          -      -
    6   5   0.0000     0.0000        -          -      -
    6   6   0.0000     0.0000        -          -      -
    6   7   0.0000     0.0000        -          -      -
    6   8   0.0000     0.0000        -          -      -
    6   9   0.0000     0.0000        -          -      -
    6  10   0.0000     0.0000        -          -      -
    6  12   0.0000     0.0000        -          -      -
    6  13   0.0000     0.0000        -          -      -
    6  20   0.0000     0.0000        -          -      -
    6  21   0.0000     0.0000        -          -      -
    7   1   0.0000     0.0000        -          -      -
    7   2   0.0000     0.0000        -          -      -
    7   3   0.0000     0.0000        -          -      -
    7   4   0.0000     0.0000        -          -      -
    7   5   0.0000     0.0000        -          -      -
    7   6   0.0000     0.0000        -          -      -
    7   7   0.0000     0.0000        -          -      -
    7   8   1.7080     2.5364        -          -      -
    7   9   2.1578     5.3354        -          -      -
    7  10   1.7154     3.2421        -          -      -
    7  11   0.0000     0.0000        -          -      -
    7  12   0.0000     0.0000        -          -      -
    7  13   0.0000     0.0000        -          -      -
    7  14   0.0000     0.0000        -          -      -
    7  15   0.0000     0.0000        -          -      -
    7  16   0.0336     0.0336        -          -      -
    7  17   0.0000     0.0000        -          -      -
    7  18   2.1313   123.6011        -          -      -
    7  19   6.5500   322.5363        -          -      -
    8   1   0.0000     0.0000        -          -      -
    8   2   0.0000     0.0000        -          -      -
    8   3   0.0000     0.0000        -          -      -
    8   4   0.0000     0.0000        -          -      -
    8   5   0.0000     0.0000        -          -      -
    8   6   0.0000     0.0000        -          -      -
    8   7   0.0000     0.0000        -          -      -
    8   8   0.0000     0.0000        -          -      -
    8   9   0.0000     0.0000        -          -      -
    8  10   0.0000     0.0000        -          -      -
    8  11   0.0000     0.0000        -          -      -
    8  12   0.0000     0.0000        -          -      -
    8  13   0.0000     0.0000        -          -      -
    8  14   0.0000     0.0000        -          -      -
    8  15   0.0000     0.0000        -          -      -
    8  16   0.0000     0.0000        -          -      -
    8  17   0.0000     0.0000        -          -      -
    8  18   1.1896    75.4718        -          -      -
    8  19   1.6050    88.7355        -          -      -
    9   1   0.0000     0.0000        -          -      -
    9   2   0.0000     0.0000        -          -      -
    9   3   0.0000     0.0000        -          -      -
    9   4   0.0000     0.0000        -          -      -
    9   5   0.0000     0.0000        -          -      -
    9   6   0.0000     0.0000        -          -      -
    9   7   0.4274     0.4274        -          -      -
    9   8   3.2094     3.2094        -          -      -
    9   9   2.4584     2.4584        -          -      -
    9  10   1.9425     3.1956        -          -      -
    9  11   0.0000     0.0000        -          -      -
    9  12   0.0000     0.0000        -          -      -
    9  13   0.0000     0.0000        -          -      -
    9  20   0.0000     0.0000        -          -      -
    9  21   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *  10.5752   341.7256   2.3091     37        -          -      -     9665 66456.8438     1142  345931104
    2   *   0.0000     0.0000   0.0000      0        -          -      -    20971 135720.7500      979 380752232448
    3   *   3.6171   821.0069 821.0069   1400        -          -      -      627    59.8095     1141  322704032
    4   *        -          -        -      -        -          -      -      132     3.6406      978 354591604736
    5   *   3.2094     9.2908   9.2908     12        -          -      -      627    59.8256     1141  323505472
    6   *   0.0000     0.0000   0.0000      0        -          -      -      132     3.6406      978 354959491072
    7   *   6.5500   457.2849  11.1475    186        -          -      -      628    59.8367     1142  355141472
    8   *   1.6050   164.2074   0.0000    144        -          -      -      133     3.6299      979 384350060544
    9   *   3.2094     9.2908   9.2908     12        -          -      -      627    59.8256     1141  329210880
   10   *        -          -        -      -        -          -      -      132     3.6406      978 360850718720
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  10.5752  1407.5201 840.1586   1589   0.0000     0.0000      0    21591 155177.1250     1145 384350060544    391805.69      47100       3659       5389
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary   10.5752  1407.5201 840.1586   1589   0.0000     0.0000      0    21591     1145 384350060544    391805.69      47100
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:  1403 s (  0.39 hr )  ELAPSE:  1431 s (  0.40 hr )  MEM-PEAK:  2435 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1      1407.52      840.16      0.00     22761       0.392  384350060544.00       47100            0.40      2435

Place-opt optimization Phase 11 Iter  1      1407.52      840.16      0.00     22735       0.392  384350060544.00       47100            0.40      2435

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.6000 seconds to load 51682 cell instances into cellmap, 41183 cells are off site row
Moveable cells: 47464; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0211, cell height 1.6732, cell area 3.3831 for total 47464 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1      1407.52      840.16      0.00     22735       0.392  384350060544.00       47100            0.40      2435

Place-opt optimization Phase 13 Iter  1      1406.35      839.02      0.00     22693       0.391  374627270656.00       47100            0.42      2435

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4251 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 48955, of which 0 are not extracted
Total number of open nets = 48531, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:09 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DBIn Done] Stage (MB): Used   70  Alloctr   71  Proc    0 
[DBIn Done] Total (MB): Used   81  Alloctr   82  Proc 4251 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:09 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   71  Alloctr   72  Proc    0 
[End of Read DB] Total (MB): Used   78  Alloctr   80  Proc 4251 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   86  Alloctr   87  Proc 4251 
Net statistics:
Total number of nets     = 48955
Number of nets to route  = 48531
Number of single or zero port nets = 30
394 nets are fully connected,
 of which 394 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  107  Alloctr  108  Proc 4251 
Average gCell capacity  4.86     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:04 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   32  Proc    0 
[End of Build Congestion map] Total (MB): Used  138  Alloctr  140  Proc 4251 
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  138  Alloctr  140  Proc 4251 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  242  Alloctr  244  Proc 4251 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:17 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[End of Initial Routing] Stage (MB): Used   39  Alloctr   37  Proc    0 
[End of Initial Routing] Total (MB): Used  281  Alloctr  282  Proc 4251 
Initial. Routing result:
Initial. Both Dirs: Overflow = 12543 Max = 8 GRCs = 21421 (3.56%)
Initial. H routing: Overflow =  8754 Max = 6 (GRCs =  5) GRCs = 17691 (5.88%)
Initial. V routing: Overflow =  3788 Max = 8 (GRCs =  1) GRCs =  3730 (1.24%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  3713 Max = 8 (GRCs =  1) GRCs =  3593 (1.20%)
Initial. M3         Overflow =  7119 Max = 6 (GRCs =  5) GRCs = 11600 (3.86%)
Initial. M4         Overflow =    49 Max = 2 (GRCs =  5) GRCs =    65 (0.02%)
Initial. M5         Overflow =   906 Max = 3 (GRCs =  1) GRCs =   965 (0.32%)
Initial. M6         Overflow =    25 Max = 2 (GRCs =  3) GRCs =    72 (0.02%)
Initial. M7         Overflow =   728 Max = 2 (GRCs = 89) GRCs =  5126 (1.71%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   870 Max =  4 GRCs =  5434 (3.13%)
Initial. H routing: Overflow =   825 Max =  4 (GRCs =  2) GRCs =  5319 (6.14%)
Initial. V routing: Overflow =    45 Max =  2 (GRCs =  6) GRCs =   115 (0.13%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    10 Max =  2 (GRCs =  1) GRCs =    22 (0.03%)
Initial. M3         Overflow =    60 Max =  4 (GRCs =  2) GRCs =    96 (0.11%)
Initial. M4         Overflow =     9 Max =  2 (GRCs =  2) GRCs =    21 (0.02%)
Initial. M5         Overflow =    40 Max =  3 (GRCs =  1) GRCs =   102 (0.12%)
Initial. M6         Overflow =    25 Max =  2 (GRCs =  3) GRCs =    72 (0.08%)
Initial. M7         Overflow =   723 Max =  2 (GRCs = 89) GRCs =  5121 (5.91%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1230436.35
Initial. Layer M1 wire length = 143.13
Initial. Layer M2 wire length = 296979.33
Initial. Layer M3 wire length = 411816.13
Initial. Layer M4 wire length = 206202.02
Initial. Layer M5 wire length = 211279.39
Initial. Layer M6 wire length = 79858.27
Initial. Layer M7 wire length = 24158.07
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 414769
Initial. Via VIA12SQ_C count = 172398
Initial. Via VIA23SQ_C count = 172693
Initial. Via VIA34SQ_C count = 47054
Initial. Via VIA45SQ_C count = 17838
Initial. Via VIA56SQ_C count = 3622
Initial. Via VIA67SQ_C count = 1164
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
20% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
30% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
40% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:12
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:12
60% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:12
70% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:12
80% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:15 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  283  Alloctr  284  Proc 4251 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3772 Max = 5 GRCs =  3218 (0.54%)
phase1. H routing: Overflow =  2332 Max = 5 (GRCs =  2) GRCs =  1860 (0.62%)
phase1. V routing: Overflow =  1440 Max = 5 (GRCs =  4) GRCs =  1358 (0.45%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M2         Overflow =  1430 Max = 5 (GRCs =  4) GRCs =  1349 (0.45%)
phase1. M3         Overflow =  2214 Max = 5 (GRCs =  2) GRCs =  1741 (0.58%)
phase1. M4         Overflow =     7 Max = 2 (GRCs =  1) GRCs =     6 (0.00%)
phase1. M5         Overflow =   108 Max = 2 (GRCs =  1) GRCs =   107 (0.04%)
phase1. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M7         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    31 Max =  2 GRCs =    29 (0.02%)
phase1. H routing: Overflow =    25 Max =  2 (GRCs =  1) GRCs =    24 (0.03%)
phase1. V routing: Overflow =     6 Max =  2 (GRCs =  1) GRCs =     5 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =    11 Max =  2 (GRCs =  1) GRCs =    10 (0.01%)
phase1. M4         Overflow =     3 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M5         Overflow =     6 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M6         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =     8 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1275133.79
phase1. Layer M1 wire length = 652.68
phase1. Layer M2 wire length = 299885.75
phase1. Layer M3 wire length = 401260.53
phase1. Layer M4 wire length = 240249.06
phase1. Layer M5 wire length = 223354.48
phase1. Layer M6 wire length = 89602.98
phase1. Layer M7 wire length = 20128.31
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 434746
phase1. Via VIA12SQ_C count = 172523
phase1. Via VIA23SQ_C count = 172032
phase1. Via VIA34SQ_C count = 57354
phase1. Via VIA45SQ_C count = 26113
phase1. Via VIA56SQ_C count = 5309
phase1. Via VIA67SQ_C count = 1415
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 115
[End of Whole Chip Routing] Elapsed real time: 0:00:43 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:44
[End of Whole Chip Routing] Stage (MB): Used  204  Alloctr  204  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  283  Alloctr  284  Proc 4251 

Congestion utilization per direction:
Average vertical track utilization   = 14.29 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 15.54 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  252  Alloctr  256  Proc 4251 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:53 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[GR: Done] Stage (MB): Used  245  Alloctr  248  Proc    0 
[GR: Done] Total (MB): Used  252  Alloctr  256  Proc 4251 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:54 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4251 
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1      1406.35      839.02      0.00     22144       0.388  355492823040.00       45921            0.45      2447
Place-opt optimization Phase 14 Iter  2      1406.35      839.02      0.00     22144       0.388  362682712064.00       45921            0.45      2482
Place-opt optimization Phase 14 Iter  3      1406.35      839.02      0.00     22144       0.388  364226084864.00       45921            0.46      2482
Place-opt optimization Phase 14 Iter  4      1406.35      839.02      0.00     22144       0.388  364671827968.00       45921            0.46      2490
Place-opt optimization Phase 14 Iter  5      1406.35      839.02      0.00     22144       0.388  369499832320.00       45921            0.47      2491

Place-opt optimization Phase 15 Iter  1       921.58      489.55      0.00     21634       0.389  379560853504.00       46316            0.50      2491

Place-opt optimization Phase 16 Iter  1       921.58      489.55      0.00     21660       0.389  379560853504.00       46316            0.51      2491

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-05-22 17:49:42 / Session: 0.51 hr / Command: 0.42 hr / Memory: 2492 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-05-22 17:49:52 / Session: 0.51 hr / Command: 0.42 hr / Memory: 2492 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-05-22 17:50:02 / Session: 0.51 hr / Command: 0.43 hr / Memory: 2492 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-22 17:50:12 / Session: 0.52 hr / Command: 0.43 hr / Memory: 2492 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1       921.58      489.55      0.00     21634       0.389  379560853504.00       46316            0.52      2491
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.28040', effective utilization is '0.29140'. (OPT-055)
chip utilization before DTDP: 0.29

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Snapped 46680 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4308 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:09 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   72  Alloctr   73  Proc    0 
[End of Read DB] Total (MB): Used   79  Alloctr   81  Proc 4308 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   87  Alloctr   88  Proc 4308 
Net statistics:
Total number of nets     = 49350
Number of nets to route  = 48912
Number of single or zero port nets = 30
408 nets are fully connected,
 of which 408 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  108  Alloctr  109  Proc 4308 
Average gCell capacity  5.17     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:04 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   31  Proc    0 
[End of Build Congestion map] Total (MB): Used  139  Alloctr  141  Proc 4308 
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  139  Alloctr  141  Proc 4308 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  243  Alloctr  245  Proc 4388 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:16 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[End of Initial Routing] Stage (MB): Used   38  Alloctr   37  Proc    0 
[End of Initial Routing] Total (MB): Used  282  Alloctr  283  Proc 4388 
Initial. Routing result:
Initial. Both Dirs: Overflow = 12424 Max = 7 GRCs = 15588 (2.59%)
Initial. H routing: Overflow =  8481 Max = 6 (GRCs =  1) GRCs = 11819 (3.93%)
Initial. V routing: Overflow =  3943 Max = 7 (GRCs =  7) GRCs =  3769 (1.25%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3823 Max = 7 (GRCs =  7) GRCs =  3536 (1.18%)
Initial. M3         Overflow =  6954 Max = 6 (GRCs =  1) GRCs =  5750 (1.91%)
Initial. M4         Overflow =    48 Max = 3 (GRCs =  2) GRCs =    57 (0.02%)
Initial. M5         Overflow =   814 Max = 2 (GRCs = 11) GRCs =   879 (0.29%)
Initial. M6         Overflow =    71 Max = 3 (GRCs =  1) GRCs =   176 (0.06%)
Initial. M7         Overflow =   711 Max = 2 (GRCs = 67) GRCs =  5188 (1.73%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   889 Max =  3 GRCs =  5587 (3.22%)
Initial. H routing: Overflow =   801 Max =  3 (GRCs =  5) GRCs =  5380 (6.21%)
Initial. V routing: Overflow =    88 Max =  3 (GRCs =  3) GRCs =   207 (0.24%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     6 Max =  3 (GRCs =  1) GRCs =    12 (0.01%)
Initial. M3         Overflow =    64 Max =  3 (GRCs =  5) GRCs =    95 (0.11%)
Initial. M4         Overflow =    11 Max =  3 (GRCs =  1) GRCs =    20 (0.02%)
Initial. M5         Overflow =    25 Max =  2 (GRCs =  4) GRCs =    97 (0.11%)
Initial. M6         Overflow =    70 Max =  3 (GRCs =  1) GRCs =   175 (0.20%)
Initial. M7         Overflow =   711 Max =  2 (GRCs = 67) GRCs =  5188 (5.99%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1236219.92
Initial. Layer M1 wire length = 88.83
Initial. Layer M2 wire length = 311861.42
Initial. Layer M3 wire length = 419359.79
Initial. Layer M4 wire length = 203957.42
Initial. Layer M5 wire length = 203560.05
Initial. Layer M6 wire length = 75162.97
Initial. Layer M7 wire length = 22229.45
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 408202
Initial. Via VIA12SQ_C count = 172814
Initial. Via VIA23SQ_C count = 171178
Initial. Via VIA34SQ_C count = 44555
Initial. Via VIA45SQ_C count = 15315
Initial. Via VIA56SQ_C count = 3288
Initial. Via VIA67SQ_C count = 1052
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
50% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
60% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  283  Alloctr  284  Proc 4388 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4449 Max = 6 GRCs =  3659 (0.61%)
phase1. H routing: Overflow =  2557 Max = 5 (GRCs =  5) GRCs =  1964 (0.65%)
phase1. V routing: Overflow =  1892 Max = 6 (GRCs =  1) GRCs =  1695 (0.56%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =  1886 Max = 6 (GRCs =  1) GRCs =  1689 (0.56%)
phase1. M3         Overflow =  2455 Max = 5 (GRCs =  5) GRCs =  1864 (0.62%)
phase1. M4         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M5         Overflow =   101 Max = 2 (GRCs =  3) GRCs =    98 (0.03%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    10 Max =  2 GRCs =     9 (0.01%)
phase1. H routing: Overflow =     9 Max =  2 (GRCs =  1) GRCs =     8 (0.01%)
phase1. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     7 Max =  2 (GRCs =  1) GRCs =     6 (0.01%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1269321.27
phase1. Layer M1 wire length = 263.56
phase1. Layer M2 wire length = 309353.12
phase1. Layer M3 wire length = 414344.92
phase1. Layer M4 wire length = 232229.18
phase1. Layer M5 wire length = 212357.61
phase1. Layer M6 wire length = 82566.63
phase1. Layer M7 wire length = 18206.25
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 424065
phase1. Via VIA12SQ_C count = 172853
phase1. Via VIA23SQ_C count = 171335
phase1. Via VIA34SQ_C count = 52365
phase1. Via VIA45SQ_C count = 21554
phase1. Via VIA56SQ_C count = 4729
phase1. Via VIA67SQ_C count = 1229
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:40 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[End of Whole Chip Routing] Stage (MB): Used  203  Alloctr  203  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  283  Alloctr  284  Proc 4388 

Congestion utilization per direction:
Average vertical track utilization   = 13.98 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 14.90 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  252  Alloctr  255  Proc 4388 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:50 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:50 total=0:00:50
[GR: Done] Stage (MB): Used  245  Alloctr  248  Proc   80 
[GR: Done] Total (MB): Used  252  Alloctr  255  Proc 4388 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:50 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:50 total=0:00:51
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   80 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4388 
Using per-layer congestion maps for congestion reduction.
Information: 41.89% of design has horizontal routing density above target_routing_density of 0.80.
Information: 27.02% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 90.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.32 to 0.37. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.37808e+10
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49317, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 49314, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Information: Doing activity propagation for mode 'funcu' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_best_constrained (POW-052)
Scenario func_best_constrained, iteration 1: expecting at least 5
Scenario func_best_constrained, iteration 2: expecting at least 6
Scenario func_best_constrained, iteration 3: expecting at least 6
Scenario func_best_constrained, iteration 4: expecting at least 6
Scenario func_best_constrained, iteration 5: expecting at least 6
Scenario func_best_constrained, iteration 6: expecting at least 6
Scenario func_best_constrained, iteration 7: expecting at least 7
Scenario func_best_constrained, iteration 8: expecting at least 8
Scenario func_best_constrained, iteration 9: expecting at least 9
Scenario func_best_constrained, iteration 10: expecting at least 10
Scenario func_best_constrained, iteration 11: expecting at least 11
Scenario func_best_constrained, iteration 12: expecting at least 12
Scenario func_best_constrained, iteration 13: expecting at least 13
Scenario func_best_constrained, iteration 14: expecting at least 14
Information: Doing activity propagation for mode 'atspeed' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario atspeed_shift (POW-052)
Scenario atspeed_shift, iteration 1: expecting at least 5
Scenario atspeed_shift, iteration 2: expecting at least 6
Scenario atspeed_shift, iteration 3: expecting at least 6
Scenario atspeed_shift, iteration 4: expecting at least 6
Scenario atspeed_shift, iteration 5: expecting at least 6
Scenario atspeed_shift, iteration 6: expecting at least 6
Information: Propagated activity on scenario atspeed_capture identical to that on atspeed_shift (POW-006)
Information: Doing activity propagation for mode 'scan' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario stuck_at_shift (POW-052)
Scenario stuck_at_shift, iteration 1: expecting at least 5
Scenario stuck_at_shift, iteration 2: expecting at least 6
Scenario stuck_at_shift, iteration 3: expecting at least 7
Scenario stuck_at_shift, iteration 4: expecting at least 8
Scenario stuck_at_shift, iteration 5: expecting at least 8
Scenario stuck_at_shift, iteration 6: expecting at least 8
Scenario stuck_at_shift, iteration 7: expecting at least 8
Scenario stuck_at_shift, iteration 8: expecting at least 8
Information: Propagated activity on scenario stuck_at_capture identical to that on stuck_at_shift (POW-006)
Information: Propagated activity on scenario func_worst_constrained identical to that on func_best_constrained (POW-006)
****** eLpp weights ******
Number of nets: 49317, of which 49209 non-clock nets
Number of nets with 0 toggle rate: 1322
Max toggle rate = 0.833333, average toggle rate = 0.00255951
Max non-clock toggle rate = 0.416667
Weight range = (0, 176.968)
*** 36 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 49317
Amt power = 0.1
Weight range: (0.9, 18.5968)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario atspeed_capture.
Information: Adding extra scenario stuck_at_capture.
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.28046e+10
Information: Estimating clock gate latencies for scenario 'atspeed_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'atspeed_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49317, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 49314, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1700 seconds to build cellmap data
Total 1.3900 seconds to load 50898 cell instances into cellmap, 46311 cells are off site row
Moveable cells: 46680; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0222, cell height 1.6733, cell area 3.3849 for total 46680 placed and application fixed cells
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 69621, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69618, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 87922
DFT: post-opt wirelength: 47558
DFT: post-opt wirelength difference: -40363 (ratio: -45.908155 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 7:45 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 275 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        48792        Yes DEFAULT_VA
      105360         1936        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (462 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (44 sec)
Legalization complete (1337 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  50728
number of references:               275
number of site rows:                478
number of locations attempted:  1607690
number of locations failed:      495389  (30.8%)

Legality of references at locations:
236 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8868     189921     49176 ( 25.9%)     127606     46765 ( 36.6%)  AO22X1_HVT
  2313      45575     23232 ( 51.0%)      36029     19086 ( 53.0%)  SDFFARX1_LVT
  3167      69578     15877 ( 22.8%)      44967     14915 ( 33.2%)  OR2X1_HVT
  1942      45476     11935 ( 26.2%)      29556     11259 ( 38.1%)  AO22X1_LVT
  2202      45270     10197 ( 22.5%)      28364      9526 ( 33.6%)  AND2X1_HVT
   938      18640      9771 ( 52.4%)      14920      8042 ( 53.9%)  SDFFNARX1_HVT
  1686      36994      8644 ( 23.4%)      23146      8126 ( 35.1%)  AND2X1_LVT
  1335      26312      8238 ( 31.3%)      17204      6956 ( 40.4%)  FADDX1_LVT
  2151      43438      6583 ( 15.2%)      24157      5770 ( 23.9%)  NAND2X0_LVT
   673      14226      6040 ( 42.5%)       9884      4952 ( 50.1%)  XOR3X2_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        13 ( 81.2%)         16        12 ( 75.0%)  AND3X4_RVT
     1         24        15 ( 62.5%)         16        15 ( 93.8%)  AOI21X2_RVT
     1         56        39 ( 69.6%)         56        40 ( 71.4%)  MUX21X2_RVT
     1         16        11 ( 68.8%)         16        11 ( 68.8%)  INVX16_HVT
     1         56        38 ( 67.9%)         56        38 ( 67.9%)  AO221X1_LVT
     3         88        62 ( 70.5%)         64        34 ( 53.1%)  SDFFNARX2_LVT
     1         32        15 ( 46.9%)         16        15 ( 93.8%)  OAI22X1_RVT
     3         96        51 ( 53.1%)         72        51 ( 70.8%)  AOI22X1_RVT
     2         40        19 ( 47.5%)         16        14 ( 87.5%)  NOR3X0_LVT
     4        152        83 ( 54.6%)        136        86 ( 63.2%)  OAI21X1_RVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46510 (619624 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.559 um ( 0.33 row height)
rms weighted cell displacement:   0.559 um ( 0.33 row height)
max cell displacement:            2.885 um ( 1.73 row height)
avg cell displacement:            0.487 um ( 0.29 row height)
avg weighted cell displacement:   0.487 um ( 0.29 row height)
number of cells moved:            46151
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/U1300 (INVX1_HVT)
  Input location: (201.654,400)
  Legal location: (204.256,401.248)
  Displacement:   2.885 um ( 1.73 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2857 (AO22X1_HVT)
  Input location: (386.858,60.7848)
  Legal location: (384.224,60.16)
  Displacement:   2.707 um ( 1.62 row height)
Cell: I_BLENDER_1/U6692 (AO22X1_HVT)
  Input location: (690.829,283.207)
  Legal location: (688.224,282.536)
  Displacement:   2.690 um ( 1.61 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U6729 (AO22X1_HVT)
  Input location: (511.608,298.609)
  Legal location: (514.184,299.256)
  Displacement:   2.656 um ( 1.59 row height)
Cell: I_BLENDER_1/icc_clock234 (TIEH_HVT)
  Input location: (694.717,288.422)
  Legal location: (697.192,289.224)
  Displacement:   2.602 um ( 1.56 row height)
Cell: I_BLENDER_1/U7765 (AO22X1_HVT)
  Input location: (626.75,290.696)
  Legal location: (624.232,290.896)
  Displacement:   2.526 um ( 1.51 row height)
Cell: I_BLENDER_1/U2506 (OR2X1_LVT)
  Input location: (779.977,391.644)
  Legal location: (782.464,391.216)
  Displacement:   2.523 um ( 1.51 row height)
Cell: I_BLENDER_1/U6653 (AO22X1_HVT)
  Input location: (650.436,323.751)
  Legal location: (648.248,322.664)
  Displacement:   2.443 um ( 1.46 row height)
Cell: I_RISC_CORE/U1040 (INVX1_HVT)
  Input location: (144.293,432.103)
  Legal location: (144.368,429.672)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U8639 (AO22X1_HVT)
  Input location: (418.629,188.363)
  Legal location: (416.296,188.904)
  Displacement:   2.395 um ( 1.43 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 283001
NPLDRC Place Cache: hit rate  78.7%  (283001 / 1327764)
NPLDRC Access Cache: unique cache elements 345642
NPLDRC Access Cache: hit rate  74.0%  (345642 / 1328023)
Completed Legalization, Elapsed time =   0:22:24 
Moved 46131 out of 50746 cells, ratio = 0.909057
Total displacement = 27928.923828(um)
Max displacement = 3.849600(um), I_RISC_CORE/U1300 (201.654404, 400.000000, 0) => (204.255997, 402.920013, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.17(um)
  0 ~  20% cells displacement <=      0.28(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.48(um)
  0 ~  50% cells displacement <=      0.58(um)
  0 ~  60% cells displacement <=      0.67(um)
  0 ~  70% cells displacement <=      0.76(um)
  0 ~  80% cells displacement <=      0.86(um)
  0 ~  90% cells displacement <=      1.06(um)
  0 ~ 100% cells displacement <=      3.85(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49147, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 49144, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-22 18:21:08 / Session: 1.03 hr / Command: 0.94 hr / Memory: 2700 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-05-22 18:21:20 / Session: 1.04 hr / Command: 0.95 hr / Memory: 2700 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-05-22 18:21:29 / Session: 1.04 hr / Command: 0.95 hr / Memory: 2700 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1       909.31      489.55      0.00     11146       0.389  375385587712.00       46146            1.04      2699
Information: Estimating clock gate latencies for scenario 'atspeed_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'atspeed_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best_constrained'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_capture'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'stuck_at_shift'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083812 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.101840 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49147, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 49144, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-22 18:22:29 / Session: 1.05 hr / Command: 0.97 hr / Memory: 2700 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1       909.31      500.74      0.00     21907       0.389  375385587712.00       46146            1.06      2699
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1700 seconds to build cellmap data
Total 1.5200 seconds to load 50728 cell instances into cellmap
Moveable cells: 46510; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0227, cell height 1.6733, cell area 3.3858 for total 46510 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.4700 seconds to load 50728 cell instances into cellmap
Moveable cells: 46510; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0227, cell height 1.6733, cell area 3.3858 for total 46510 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1       909.31      500.74      0.00     21907       0.389  375385587712.00       46146            1.07      2699
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 27 Iter  2       909.31      500.74      0.00     21907       0.389  375385587712.00       46146            1.07      2699
Place-opt optimization Phase 27 Iter  3       909.31      500.74      0.00     15947       0.419  441116884992.00       46146            2.27      2699

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 28 Iter  1       909.31      500.74      0.00     15214       0.425  459485184000.00       55799            3.22      2699
Place-opt optimization Phase 28 Iter  2       909.31      500.74      0.00     15214       0.425  461320126464.00       55799            3.23      2699
Place-opt optimization Phase 28 Iter  3       909.31      500.74      0.00     15214       0.425  461757644800.00       55799            3.23      2699
Place-opt optimization Phase 28 Iter  4       909.31      500.74      0.00     15214       0.425  461796507648.00       55799            3.23      2699
Place-opt optimization Phase 28 Iter  5       909.31      500.74      0.00     15214       0.425  462980644864.00       55799            3.24      2699
Place-opt optimization Phase 28 Iter  6       909.31      500.74      0.00     15214       0.426  475595833344.00       55799            3.28      2699
Place-opt optimization Phase 28 Iter  6       909.31      500.74      0.00     15214       0.425  459485184000.00       55799            3.36      2699
Place-opt optimization Phase 28 Iter  7       909.31      500.74      0.00     15214       0.429  494361640960.00       55799            3.38      2699

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 29 Iter  1       909.31      500.74      0.00     15214       0.429  494361640960.00       57549            3.39      2699
Place-opt optimization Phase 29 Iter  2       909.31      500.74      0.00     15214       0.429  494498643968.00       57549            3.39      2699

INFO: Enable clock_slack updates.
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 30 Iter  1       645.73      267.38      0.00     15214       0.429  494862336000.00       57558            3.41      2699
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 31 Iter  1       572.87      226.24      0.00     15214       0.429  498322898944.00       57558            3.41      2699

Place-opt optimization Phase 32 Iter  1       572.87      226.24      0.00     15214       0.429  498322898944.00       57558            3.42      2699

Place-opt optimization Phase 33 Iter  1       572.00      225.63      0.00     15214       0.415  445331570688.00       52854            3.49      2699
Place-opt optimization Phase 33 Iter  2       571.93      225.56      0.00     15214       0.412  416871383040.00       52854            3.51      2699

INFO: Enable clock_slack updates.
Place-opt optimization Phase 34 Iter  1       571.93      225.56      0.00     15214       0.411  413367664640.00       52854            3.53      2699
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 35 Iter  1       571.93      225.56      0.00     15214       0.411  412225044480.00       52854            3.55      2699
Place-opt optimization Phase 35 Iter  2       571.93      225.56      0.00     15214       0.411  412225044480.00       52854            3.55      2699
Place-opt optimization Phase 35 Iter  3       571.93      225.56      0.00     15214       0.412  406615195648.00       52854            3.61      2699

Place-opt optimization Phase 36 Iter  1       571.47      225.17      0.00     15214       0.412  406595502080.00       52854            3.66      2699

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
Total 1.8100 seconds to load 57436 cell instances into cellmap
Moveable cells: 53218; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0266, cell height 1.6731, cell area 3.3915 for total 53218 placed and application fixed cells
Place-opt optimization Phase 37 Iter  1       570.65      224.73      0.00     15214       0.412  406768484352.00       52854            3.67      2699

Place-opt optimization Phase 38 Iter  1       570.41      224.49      0.00     15214       0.410  401126064128.00       52262            3.71      2699

Place-opt optimization Phase 39 Iter  1       570.41      224.49      0.00     15214       0.410  400065724416.00       52262            3.72      2699
Place-opt optimization Phase 39 Iter  2       570.41      224.49      0.00     15214       0.410  400065724416.00       52262            3.72      2699
Place-opt optimization Phase 39 Iter  3       570.41      224.49      0.00     15214       0.410  399834578944.00       52262            3.77      2699

INFO: Enable clock_slack updates.
Place-opt optimization Phase 40 Iter  1       570.41      224.48      0.00     15214       0.410  399824617472.00       52262            3.83      2699
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 41 Iter  1       570.41      224.48      0.00     15214       0.410  399824617472.00       52262            3.86      2699

Place-opt optimization Phase 42 Iter  1       570.41      224.48      0.00     15214       0.410  401339940864.00       52262            3.87      2699
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 43 Iter  1       570.41      224.48      0.00     15214       0.410  401339940864.00       52262            3.88      2699

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-22 21:12:04 / Session: 3.88 hr / Command: 3.79 hr / Memory: 2700 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-05-22 21:12:15 / Session: 3.88 hr / Command: 3.80 hr / Memory: 2700 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :  13971 s ( 3.88 hr) ELAPSE :  13993 s ( 3.89 hr) MEM-PEAK :  2699 Mb
END_FUNC : legalize_placement_pre_run_core CPU :  13971 s ( 3.88 hr) ELAPSE :  13993 s ( 3.89 hr) MEM-PEAK :  2699 Mb
Place-opt optimization Phase 46 Iter  1       570.41      224.48      0.00     15214       0.410  401339940864.00       52262            3.89      2699
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 300 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        54834        Yes DEFAULT_VA
      105360         2010        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (1204 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (26 sec)
Legalization complete (2065 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  56844
number of references:               300
number of site rows:                478
number of locations attempted:  2731720
number of locations failed:      814958  (29.8%)

Legality of references at locations:
266 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8497     223703     48559 ( 21.7%)     127727     44047 ( 34.5%)  AO22X1_HVT
  2351      90147     46503 ( 51.6%)      71719     39567 ( 55.2%)  SDFFARX1_LVT
  2789      93615     18356 ( 19.6%)      46876     16505 ( 35.2%)  OR2X1_HVT
  1199      73753     15876 ( 21.5%)      30360     13657 ( 45.0%)  DELLN1X2_RVT
  2082      54998     11984 ( 21.8%)      28232     10613 ( 37.6%)  AO22X1_LVT
  2186      59462     11463 ( 19.3%)      29556      9809 ( 33.2%)  AND2X1_HVT
  1851      54943     11167 ( 20.3%)      26072      9972 ( 38.2%)  AND2X1_LVT
   907      45649      9714 ( 21.3%)      15574      8862 ( 56.9%)  NBUFFX2_HVT
   938      19720     10192 ( 51.7%)      14768      7698 ( 52.1%)  SDFFNARX1_HVT
   702      44325      9462 ( 21.3%)      16112      7417 ( 46.0%)  DELLN2X2_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         24        16 ( 66.7%)  AO221X1_LVT
     3         56        36 ( 64.3%)         32        13 ( 40.6%)  SDFFNARX2_LVT
     2        112        53 ( 47.3%)         80        52 ( 65.0%)  NAND4X1_RVT
     1         24        13 ( 54.2%)         24        13 ( 54.2%)  AND3X2_HVT
     2         40        15 ( 37.5%)         16        15 ( 93.8%)  OA221X1_LVT
     1         32        19 ( 59.4%)         24        11 ( 45.8%)  SDFFNX2_LVT
     4        208        92 ( 44.2%)        130        88 ( 67.7%)  NOR3X0_LVT
  2351      90147     46503 ( 51.6%)      71719     39567 ( 55.2%)  SDFFARX1_LVT
    17        344       168 ( 48.8%)        248       143 ( 57.7%)  SDFFARX1_RVT
    24        872       442 ( 50.7%)        608       335 ( 55.1%)  SDFFARX1_HVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX1_HVT
      478       239 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       52626 (704164 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.819 um ( 0.49 row height)
rms weighted cell displacement:   0.819 um ( 0.49 row height)
max cell displacement:            5.903 um ( 3.53 row height)
avg cell displacement:            0.444 um ( 0.27 row height)
avg weighted cell displacement:   0.444 um ( 0.27 row height)
number of cells moved:            23131
number of large displacements:        3
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_1/ctmTdsLR_4_38409 (NAND3X0_LVT)
  Input location: (702.968,362.792)
  Legal location: (707.832,359.448)
  Displacement:   5.903 um ( 3.53 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSINV_82214_3760 (INVX16_LVT)
  Input location: (659.952,101.96)
  Legal location: (654.328,100.288)
  Displacement:   5.867 um ( 3.51 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3254 (OR2X1_HVT)
  Input location: (530.6,101.96)
  Legal location: (534.4,105.304)
  Displacement:   5.062 um ( 3.03 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U10839 (AO22X1_HVT)
  Input location: (634.264,66.848)
  Legal location: (629.552,65.176)
  Displacement:   5.000 um ( 2.99 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U10785 (AO22X1_HVT)
  Input location: (710.416,98.616)
  Legal location: (715.28,98.616)
  Displacement:   4.864 um ( 2.91 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_171683_4306 (NBUFFX8_LVT)
  Input location: (633.352,93.6)
  Legal location: (628.792,95.272)
  Displacement:   4.857 um ( 2.90 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3390 (OR2X1_HVT)
  Input location: (504.608,105.304)
  Legal location: (507.8,108.648)
  Displacement:   4.623 um ( 2.76 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U944 (AO22X1_HVT)
  Input location: (534.704,110.32)
  Legal location: (530.144,110.32)
  Displacement:   4.560 um ( 2.73 row height)
Cell: I_BLENDER_1/ctmTdsLR_4_42101 (AND2X1_RVT)
  Input location: (699.168,362.792)
  Legal location: (695.064,364.464)
  Displacement:   4.432 um ( 2.65 row height)
Cell: I_BLENDER_0/U6535 (AO22X1_HVT)
  Input location: (615.112,344.4)
  Legal location: (610.704,344.4)
  Displacement:   4.408 um ( 2.64 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 425449
NPLDRC Place Cache: hit rate  81.1%  (425449 / 2247813)
NPLDRC Access Cache: unique cache elements 506467
NPLDRC Access Cache: hit rate  77.5%  (506467 / 2248739)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 55222, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 55219, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 722. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-05-22 21:48:24 / Session: 4.49 hr / Command: 4.40 hr / Memory: 2932 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-22 21:48:34 / Session: 4.49 hr / Command: 4.40 hr / Memory: 2932 MB (FLW-8100)

Place-opt optimization Phase 49 Iter  1       592.15      243.39      0.00     15555       0.410  401339940864.00       52262            4.49      2932

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2100 seconds to build cellmap data
Total 1.7200 seconds to load 56844 cell instances into cellmap
Moveable cells: 52626; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0320, cell height 1.6731, cell area 3.4006 for total 52626 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Total 1.7700 seconds to load 56844 cell instances into cellmap
Moveable cells: 52626; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0320, cell height 1.6731, cell area 3.4006 for total 52626 placed and application fixed cells
Place-opt optimization Phase 50 Iter  1       592.15      243.39      0.00     15527       0.410  401339940864.00       52262            4.50      2932
Place-opt optimization Phase 50 Iter  2       592.15      243.39      0.00     15527       0.410  401390960640.00       52262            4.50      2932
Place-opt optimization Phase 50 Iter  3       592.15      243.39      0.00     15527       0.410  401390960640.00       52262            4.50      2932
Place-opt optimization Phase 50 Iter  4       592.15      243.39      0.00     15527       0.410  401390960640.00       52262            4.50      2932
Place-opt optimization Phase 50 Iter  5       592.15      243.39      0.00     15527       0.411  406596059136.00       52262            4.54      2932

Place-opt optimization Phase 51 Iter  1       592.15      243.39      0.00     15527       0.411  406714122240.00       52458            4.55      2932
Place-opt optimization Phase 51 Iter  2       592.15      243.39      0.00     15527       0.411  406714122240.00       52458            4.55      2932
Place-opt optimization Phase 51 Iter  3       592.15      243.39      0.00     15509       0.411  405240217600.00       52458            4.61      2932

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 52 Iter  1       592.15      243.39      0.00     15503       0.411  405264695296.00       52458            4.68      2932
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 52 Iter  2       592.15      243.39      0.00     15503       0.411  405264695296.00       52458            4.68      2932
Place-opt optimization Phase 52 Iter  3       592.15      243.39      0.00     14619       0.421  434132582400.00       52458            5.69      2932

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-22 23:57:24 / Session: 6.64 hr / Command: 6.55 hr / Memory: 2932 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-05-22 23:57:36 / Session: 6.64 hr / Command: 6.55 hr / Memory: 2932 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :  23892 s ( 6.64 hr) ELAPSE :  23915 s ( 6.64 hr) MEM-PEAK :  2932 Mb
END_FUNC : legalize_placement_pre_run_core CPU :  23892 s ( 6.64 hr) ELAPSE :  23915 s ( 6.64 hr) MEM-PEAK :  2932 Mb
Place-opt optimization Phase 55 Iter  1       581.58      233.61      0.00     14511       0.422  435526860800.00       55021            6.64      2932
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 301 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        57591        Yes DEFAULT_VA
      105360         2012        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (1175 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (2 sec)
Legalization complete (1954 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  59603
number of references:               301
number of site rows:                478
number of locations attempted:  3078230
number of locations failed:      937797  (30.5%)

Legality of references at locations:
270 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2351     145204     74897 ( 51.6%)     118143     67069 ( 56.8%)  SDFFARX1_LVT
  8470     259569     56796 ( 21.9%)     146088     52682 ( 36.1%)  AO22X1_HVT
  2803     124219     24660 ( 19.9%)      59113     22898 ( 38.7%)  OR2X1_HVT
  1716     114872     24563 ( 21.4%)      47600     21456 ( 45.1%)  DELLN1X2_RVT
   878      95572     20845 ( 21.8%)      39808     18489 ( 46.4%)  DELLN2X2_LVT
   935      81008     17290 ( 21.3%)      32848     15223 ( 46.3%)  DELLN2X2_RVT
   938      25306     13198 ( 52.2%)      19728     10641 ( 53.9%)  SDFFNARX1_HVT
  2188      63100     12331 ( 19.5%)      31228     10748 ( 34.4%)  AND2X1_HVT
  1343      54955     11975 ( 21.8%)      20504     10182 ( 49.7%)  NBUFFX4_LVT
  1109      57029     11517 ( 20.2%)      18560     10499 ( 56.6%)  NBUFFX2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         32        20 ( 62.5%)         16        14 ( 87.5%)  OAI21X2_HVT
     1         24        13 ( 54.2%)         16        13 ( 81.2%)  OA21X2_HVT
     5        144        84 ( 58.3%)        104        72 ( 69.2%)  OAI222X2_LVT
     2         32        20 ( 62.5%)         32        19 ( 59.4%)  OR3X2_HVT
     2         48        26 ( 54.2%)         40        27 ( 67.5%)  NOR3X2_LVT
     1         32        16 ( 50.0%)         24        16 ( 66.7%)  OA221X2_HVT
    24        448       245 ( 54.7%)        296       180 ( 60.8%)  SDFFARX1_HVT
     9        384       215 ( 56.0%)        320       174 ( 54.4%)  SDFFARX2_HVT
  2351     145204     74897 ( 51.6%)     118143     67069 ( 56.8%)  SDFFARX1_LVT
     2         40        15 ( 37.5%)         16        15 ( 93.8%)  OA221X1_LVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX1_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       55385 (749985 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.895 um ( 0.54 row height)
rms weighted cell displacement:   0.895 um ( 0.54 row height)
max cell displacement:            6.599 um ( 3.95 row height)
avg cell displacement:            0.439 um ( 0.26 row height)
avg weighted cell displacement:   0.439 um ( 0.26 row height)
number of cells moved:            18173
number of large displacements:       22
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3977 (OA22X1_RVT)
  Input location: (419.944,61.832)
  Legal location: (413.56,63.504)
  Displacement:   6.599 um ( 3.95 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4533 (OR2X1_HVT)
  Input location: (627.88,78.552)
  Legal location: (623.776,73.536)
  Displacement:   6.481 um ( 3.88 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__15_ (SDFFARX1_LVT)
  Input location: (423.592,66.848)
  Legal location: (417.208,66.848)
  Displacement:   6.384 um ( 3.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_46217 (DELLN2X2_LVT)
  Input location: (430.736,63.504)
  Legal location: (424.504,63.504)
  Displacement:   6.232 um ( 3.73 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_88981_3656 (NBUFFX4_LVT)
  Input location: (692.784,147.104)
  Legal location: (689.288,142.088)
  Displacement:   6.114 um ( 3.66 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U1978 (AO22X1_HVT)
  Input location: (637.608,100.288)
  Legal location: (631.832,101.96)
  Displacement:   6.013 um ( 3.60 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2820 (OA22X1_HVT)
  Input location: (450.344,60.16)
  Legal location: (444.872,61.832)
  Displacement:   5.722 um ( 3.42 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2897 (OR2X1_HVT)
  Input location: (444.72,65.176)
  Legal location: (439.4,66.848)
  Displacement:   5.577 um ( 3.34 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_103_inst_36149 (NBUFFX2_HVT)
  Input location: (412.952,70.192)
  Legal location: (408.544,66.848)
  Displacement:   5.533 um ( 3.31 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__2_ (SDFFARX1_LVT)
  Input location: (446.392,65.176)
  Legal location: (441.224,63.504)
  Displacement:   5.432 um ( 3.25 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 410460
NPLDRC Place Cache: hit rate  84.1%  (410460 / 2587399)
NPLDRC Access Cache: unique cache elements 484840
NPLDRC Access Cache: hit rate  81.3%  (484840 / 2587576)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57981, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 57978, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 724. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-05-23 00:31:45 / Session: 7.21 hr / Command: 7.12 hr / Memory: 2933 MB (FLW-8100)

Place-opt optimization Phase 57 Iter  1       594.22      244.67      0.00     14555       0.422  435526860800.00       55021            7.21      2933
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2200 seconds to build cellmap data
Total 1.9300 seconds to load 59603 cell instances into cellmap
Moveable cells: 55385; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0566, cell height 1.6731, cell area 3.4414 for total 55385 placed and application fixed cells

Place-opt optimization Phase 58 Iter  1       594.13      244.58      0.00     14555       0.422  435516243968.00       55019            7.22      2933

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-05-23 00:32:29 / Session: 7.22 hr / Command: 7.13 hr / Memory: 2933 MB (FLW-8100)
Enable dominated scenarios

Place-opt optimization complete               594.13      244.58      0.00     14527       0.422  435516243968.00       55019            7.22      2933
Co-efficient Ratio Summary:
4.193422652662  6.578178825744  2.479613292024  7.744235440401  0.485050000353  3.179565833784  5.567214754587  2.896503487461  6.570438929363  9.017041005874  69471.704053739864  4.324178074728  1.233350852744  2.083776138318  1.156577979699
2.250261889971  6.239640393396  3.702296274134  1.840344093142  4.294066690968  7.527899646613  1.807232944146  5.789081347876  3.594698834691  1.351140460963  01849.105471401485  4.317218962250  6.448747502060  5.316231534588  4.229490022011
6.795078543291  7.396818374444  5.671788038626  7.715158228450  9.589705961115  1.237147012873  9.689272051355  1.218031883513  9.831328549751  9.099847844364  36679.582714373163  2.746469996286  4.960691999976  1.759403634708  7.763748539326
6.767908853849  6.983271053834  0.187863483182  8.323155034353  9.122627003732  6.705045049478  0.240392817363  1.615032454405  4.425538441923  0.127583058965  81932.463618552458  4.807889095782  6.851963678475  9.133773163540  9.027454277260
9.823653881579  6.142666099884  1.676635198355  7.474170995051  3.656796621502  7.570618562611  9.813446103618  1.474414107158  1.680450547513  6.041934607958  70163.879866041727  3.809861105435  8.677872750488  6.823601672458  9.024527068484
3.949944515179  5.490298917711  2.444560954020  0.516014495345  9.076892197041  7.095120915900  0.674435466092  3.086225242690  0.563988111156  2.652234644463  06302.710398096941  5.144740044493  8.875365937185  1.099571127083  7.336607427726
8.389467444334  5.211681742999  0.745237310488  6.230004194097  9.555807261369  9.311313977635  1.007217096252  5.477116574176  9.011547736056  7.110166710435  40437.136216915845  2.601901218518  4.932950843502  1.621877331796  1.214771152773
1.115678938466  2.351906219475  5.616166513206  2.201051328426  0.313258584450  2.480255136313  5.935952135354  0.758302220128  0.427491265875  6.530091620004  44616.398883472274  2.493904528120  7.731719084837  3.112724793680  1.055562767149
4.124225149298  5.316602057334  7.270150284736  7.178557960747  1.109985851474  3.640423276467  6.979434932421  6.930737255119  9.994041744013  8.202611475468  87257.776211710308  6.990604287616  4.187986975155  6.509613409893  6.029665602642
5.459020927266  4.649960528067  1.177405301650  0.473276674721  4.219815920740  0.444331414637  1.380413524984  3.615366010198  6.102506202269  1.031998227924  89802.219322884364  2.621553960238  3.678662637847  0.936691657027  4.113890464766
9.442469484563  2.395641367446  8.021834327749  8.944119038324  5.316104193421  6.051556578038  1.737302479639  2.874734844187  5.419164999013  0.003529579565  10224.430922436432  8.756867427149  6.169280812178  6.390355875058  7.431575608009
3.398634999281  5.160771169430  8.527492056803  2.383290856049  0.796992250260  8.324646239500  6.413823702212  2.693761240296  1.937102862181  6.909701827899  91199.866743418339  4.685649834978  7.639405411221  9.113779069609  6.373943809427
0.014844982321  4.045096374827  5.020655389368  6.345993929962  1.220116795077  5.967847396778  6.224305671704  0.238687115000  3.280287157820  9.611275537147  38715.844563819401  5.540939339335  1.392872718372  5.190156033443  6.408773286760
9.731622311572  4.385354896771  9.999711722530  7.347196463210  6.393266767907  8.063326983131  4.288630187880  5.817818723007  2.349217790742  0.037440005045  31475.350174017061  6.344909364044  0.548714810066  1.101433418589  6.554009446653
0.635624472091  8.207816788481  6.784709106258  2.635518727926  3.772609823652  8.340626142538  6.746381676652  9.191140474022  4.964478727561  6.215142570618  83799.646805550924  1.842593633571  5.810367257767  4.860677921079  5.845153397562
0.417273475386  9.211698504518  6.504836896299  4.724698724093  3.684843949944  8.971115490206  8.601492444522  0.003003516919  0.967314147667  1.970532095120  28028.554415443558  9.268612193926  9.009192946071  9.326781182444  6.379985435048
7.070545681668  1.601263736826  3.371898397522  6.270944236178  5.277268389467  7.263765211699  6.953270745299  4.666001730909  7.953454559485  2.613625311313  32601.028472170963  5.296146609366  7.695533832220  9.372331003104  3.513025551966
6.269582131401  3.342498675073  2.435047488095  8.317901514242  2.527731115678  2.104082351914  1.628035616128  6.694341201956  9.297987078873  5.844538780255  52067.413345521353  5.449333582451  2.809877377518  1.266567452200  0.417250713533
1.833872923414  6.448511209981  4.848399849270  2.936841255033  8.671494124225  4.212305316610  9.007627270112  3.309657178452  5.610104714500  8.514778540423  66022.992394349324  2.101152913051  1.994544772300  5.083283550754  6.850892191961
4.214116420336  3.033461360641  3.751578122377  9.098962229136  7.026425459020  2.092084649978  4.714951177467  4.578890473171  2.750986315065  9.207435344331  80295.992698424136  8.478995317226  9.866629327982  0.611576328279  2.452447634072
5.954772151285  0.869680851327  0.378492559355  1.570200313361  5.647669442469  7.665052395659  2.108748021896  4.739788944014  6.396917412354  1.934241951556  96635.096167313683  3.960589095566  8.759795904850  5.001292631795  6.583869855672
1.475458286599  5.438793365659  2.121708853105  3.750513731046  7.080093398634  3.950985160781  2.396408527442  0.835668883181  1.573978236517  2.502634424646  67483.111196926911  1.267312167777  9.614599642940  6.669897975278  9.964148518072
3.294414115424  3.224734720262  8.112231669653  3.696022873414  1.094270014844  3.881384045006  4.440375020605  3.160212045884  2.202109734178  7.950700167847  70903.528607056717  0.443419627150  0.037020495897  0.596912612371  4.701764596892
7.205135070431  8.278308473126  1.183747646030  3.334462908244  5.867609731622  7.173894385364  9.669819999761  7.592933947087  7.645684807228  7.679003363326  39535.646224301878  8.099297867505  0.728610791226  2.700174367050  4.504424002403
9.281736874401  8.525497681207  2.100683618442  7.185822054570  7.466530635624  8.788088207826  8.572536784759  1.335699235409  0.282601936661  8.236553440626  54802.317661816767  5.232068701240  2.244780536567  9.662951375706  1.856748398134
4.610361372095  1.210762871839  6.577696232354  2.210721245624  6.975620417273  8.711939211608  6.733806504886  8.235002524589  0.253384285306  9.499472871115  89696.424449124446  2.241182563819  1.904719990768  9.219505270951  2.091077206744
3.546609798114  6.814216046567  3.460731764304  4.824472079456  7.350487070545  1.168271601288  8.717343371851  0.994468970837  3.374197959070  3.894602463765  61271.565944507452  9.987685996674  0.974625995558  0.726877893113  1.397240710072
1.709625712023  5.947464630705  9.322221719632  7.031070513581  1.519666269582  6.730883342434  9.383292435021  6.217420017961  2.155834219818  1.156717204082  75197.988621956162  2.807955303269  5.697068803132  5.858186924802  5.513118559359
5.213535965835  4.512069844675  4.775103603727  0.522037417760  3.135331833872  4.650816448557  7.371884848373  1.126992136801  0.563734947957  1.242289312305  60543.451713472704  1.274011658284  5.251290911099  8.585888336404  2.327123969794
3.493242627659  7.015568939341  9.723027420443  2.507573850301  7.919614214116  9.627813033414  1.833553751556  5.095889298936  0.204763392988  4.590237192084  93879.208886711777  6.786703081231  7.122698342198  1.592715904443  3.141940913804
1.352498994405  0.991066801426  5.279842058736  0.282729452956  2.340725954772  6.936300869633  6.740310378470  9.365662870274  1.146011155319  4.424622765052  79698.815063880210  9.688391325215  1.468058653161  0.419083060515  5.657380017373
0.247963486099  7.774465794592  1.048527448452  3.317983583378  4.556721475458  7.289445438746  1.656592121786  3.902204050587  4.323863598743  3.986378050985  56101.017940485276  4.249350169606  8.110820107969  9.225767983246  4.623437264138
2.370221784200  7.184076659866  2.429428007413  8.752716964661  3.180723294414  6.578793224787  6.358918112219  1.136614996096  3.747547502920  0.148478981384  44633.538489150208  0.572606609223  8.427112412201  1.679248659678  4.739154062243
0.567170960659  9.771557072397  0.958992934538  5.123741701287  3.968927205135  5.121698278351  3.982681183725  1.900484634436  4.095841375359  7.316252273894  78669.380674599999  6.116923819245  8.771547263932  6.676431680633  2.698890342886
3.018788516441  2.832357763987  3.912284148790  2.670531504947  8.024039281736  3.161398525440  5.441002100661  1.013258485896  5.558103974280  6.356273888088  60815.579701767849  5.954350862129  0.907918837726  0.982006183406  2.614730067463
8.167665772657  8.747451454931  1.365693991182  2.757008956261  1.981344610361  8.147231210715  8.167536577674  8.605694010795  8.469505315245  4.172778711939  61293.751314465040  8.623354983010  8.907625536848  4.394635389711  1.549507886014
9.244452781776  4.051640114960  5.907603548736  1.709559191590  0.067443546609  2.308426814269  0.055883460719  3.266736624446  3.707826790002  0.705491168271  00251.771159833710  5.140948508573  3.738833052772  6.838687672637  6.521646169532
7.074529427312  2.623049184835  7.955504055168  9.931178497763  5.100721709625  2.547515947417  6.900649322209  3.712529831043  5.148170959281  2.695866730883  74376.387818324352  2.103178129944  6.126640425277  3.111208721040  8.235678616280
3.561612347694  0.220144807278  6.031349187477  0.248062613631  3.593595213535  4.075634512012  8.041234775181  2.654512322000  4.180962575956  8.338764650816  84988.667794248485  7.352263865133  0.100729586714  9.412163442123  0.531148290076
2.727011701284  0.717893486903  7.110911918246  4.364079427646  7.697943493242  1.693877015511  9.998999723005  0.821782307546  8.516301602364  2.141198227813  43912.820559537515  5.691911849254  3.607158470264  2.545651720920  8.464476847149
5.117746213976  4.047365206228  1.421904884098  0.044460241463  7.138041352498  4.361330991019  8.619745279820  6.104699182792  4.532827296975  9.547753636300  26489.726922692673  7.034630999077  7.416571956476  6.944995676650  5.239044921087
4.802189115585  3.894459511279  4.531633779959  1.605182857803  8.173730247963  9.287277774418  7.540401048505  0.001762417956  5.846947894158  4.754519389445  86326.292534810106  8.671190486870  8.748606770800  9.330878239509  8.516557323964
0.852744776544  1.238366263041  9.079612585633  0.832491823950  0.641382370221  2.269387184029  6.193142429406  6.691377852789  9.659876428150  2.944178678793  65920.349558070011  1.953434585235  9.632843510942  7.002499238813  8.404089844403
7.502060009890  6.634536570333  2.122034939114  7.596711939677  8.622430567170  4.023879771500  0.328450958970  5.962524223714  7.025036206354  2.051387221698  60387.715895700726  2.551172282619  3.645326558676  0.974177071738  9.438015696698
1.999976656227  8.734757197011  0.639340032371  7.806395798313  1.428863018788  0.581792832300  7.234353912262  7.004141770504  5.052607749039  2.817396861398  95096.630489910995  6.152200920123  9.650959174665  3.064577287880  8.820261885725
3.678475494654  8.263599323482  6.377284348946  2.834025714253  8.674638167665  2.919918747402  2.495051365679  6.622911857061  8.575840606344  6.103641847231  64523.167644254665  7.428124371472  9.589064569756  2.042732187119  3.921649067338
0.650488163658  9.472407314222  3.368408741600  4.897174649020  6.860149244452  2.000104051691  9.095345907689  2.198450809512  0.928139783905  5.466025008426  24977.524844523595  1.974735316369  4.632446573504  8.708069311682  7.160607087173
4.337185680242  5.627032145430  8.527740285652  7.726339621169  9.695327074529  9.466562623090  9.794097955580  7.262778031131  3.980864826283  7.096285247515  37292.383392182110  0.979293248435  4.356859015196  6.627963067308  8.334722693832
9.243502643472  1.831745533247  2.252797568273  8.210461335191  4.162803561612  8.669380220195  6.928426031325  8.585869348025  5.149542219057  2.135387775634  94752.804708036649  8.168613173345  0.046277931353  3.184392046508  1.644334973718

Place-opt final QoR
___________________
Scenario Mapping Table
1: atspeed_capture
2: atspeed_shift
3: func_worst
4: func_best
5: func_worst_constrained
6: func_best_constrained
7: stuck_at_capture
8: stuck_at_shift
9: test_worst
10: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: SYS_2x_CLK
9: SDRAM_CLK
10: SYS_CLK
11: ate_clk
12: v_PCI_CLK
13: v_SDRAM_CLK
14: group_pclk
15: group_sdram
16: group_sys2x
17: group_sys
18: INPUTS
19: OUTPUTS
20: SD_DDR_CLK
21: SD_DDR_CLKn

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.0000     0.0000   0.0000     0.0000      0
    1   8   0.0000     0.0000   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.0000     0.0000   0.0000     0.0000      0
    1  11   0.0000     0.0000   0.0000     0.0000      0
    1  12   0.0000     0.0000   0.0000     0.0000      0
    1  13   0.0000     0.0000   0.0000     0.0000      0
    1  14   0.0000     0.0000   0.0000     0.0000      0
    1  15   0.0000     0.0000   0.0000     0.0000      0
    1  16   0.0000     0.0000   0.0000     0.0000      0
    1  17   0.0000     0.0000   0.0000     0.0000      0
    1  18   0.0000     0.0000   0.0000     0.0000      0
    1  19   5.8131   179.2802   0.0000     0.0000      0
    2   1   0.0000     0.0000   0.0000     0.0000      0
    2   2   0.0000     0.0000   0.0000     0.0000      0
    2   3   0.0000     0.0000   0.0000     0.0000      0
    2   4   0.0000     0.0000   0.0000     0.0000      0
    2   5   0.0000     0.0000   0.0000     0.0000      0
    2   6   0.0000     0.0000   0.0000     0.0000      0
    2   7   0.0000     0.0000   0.0000     0.0000      0
    2   8   0.0000     0.0000   0.0000     0.0000      0
    2   9   0.0000     0.0000   0.0000     0.0000      0
    2  10   0.0000     0.0000   0.0000     0.0000      0
    2  11   0.0000     0.0000   0.0000     0.0000      0
    2  12   0.0000     0.0000   0.0000     0.0000      0
    2  13   0.0000     0.0000   0.0000     0.0000      0
    2  14   0.0000     0.0000   0.0000     0.0000      0
    2  15   0.0000     0.0000   0.0000     0.0000      0
    2  16   0.0000     0.0000   0.0000     0.0000      0
    2  17   0.0000     0.0000   0.0000     0.0000      0
    2  18   0.0000     0.0000   0.0000     0.0000      0
    2  19   0.0000     0.0000   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0060     0.0077        -          -      -
    3   9   0.0717     2.3727        -          -      -
    3  10   2.0449   237.7483        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  20   0.0000     0.0000        -          -      -
    3  21   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  20        -          -   0.0000     0.0000      0
    4  21        -          -   0.0000     0.0000      0
    5   1   0.0000     0.0000   0.0000     0.0000      0
    5   2   0.0000     0.0000   0.0000     0.0000      0
    5   3   0.0000     0.0000   0.0000     0.0000      0
    5   4   0.0000     0.0000   0.0000     0.0000      0
    5   5   0.0000     0.0000   0.0000     0.0000      0
    5   6   0.0000     0.0000   0.0000     0.0000      0
    5   7   0.0000     0.0000   0.0000     0.0000      0
    5   8   1.1678     1.1678   0.0000     0.0000      0
    5   9   0.4386     0.5054   0.0000     0.0000      0
    5  10   0.0600     0.0600   0.0000     0.0000      0
    5  12   0.0000     0.0000   0.0000     0.0000      0
    5  13   0.0000     0.0000   0.0000     0.0000      0
    5  20   0.0000     0.0000   0.0000     0.0000      0
    5  21   0.0000     0.0000   0.0000     0.0000      0
    6   1   0.0000     0.0000   0.0000     0.0000      0
    6   2   0.0000     0.0000   0.0000     0.0000      0
    6   3   0.0000     0.0000   0.0000     0.0000      0
    6   4   0.0000     0.0000   0.0000     0.0000      0
    6   5   0.0000     0.0000   0.0000     0.0000      0
    6   6   0.0000     0.0000   0.0000     0.0000      0
    6   7   0.0000     0.0000   0.0000     0.0000      0
    6   8   0.0000     0.0000   0.0000     0.0000      0
    6   9   0.0000     0.0000   0.0000     0.0000      0
    6  10   0.0000     0.0000   0.0000     0.0000      0
    6  12   0.0000     0.0000   0.0000     0.0000      0
    6  13   0.0000     0.0000   0.0000     0.0000      0
    6  20   0.0000     0.0000   0.0000     0.0000      0
    6  21   0.0000     0.0000   0.0000     0.0000      0
    7   1   0.0000     0.0000   0.0000     0.0000      0
    7   2   0.0000     0.0000   0.0000     0.0000      0
    7   3   0.0000     0.0000   0.0000     0.0000      0
    7   4   0.0000     0.0000   0.0000     0.0000      0
    7   5   0.0000     0.0000   0.0000     0.0000      0
    7   6   0.0000     0.0000   0.0000     0.0000      0
    7   7   0.0000     0.0000   0.0000     0.0000      0
    7   8   0.4787     0.5652   0.0000     0.0000      0
    7   9   0.8276     1.7284   0.0000     0.0000      0
    7  10   0.4664     0.5486   0.0000     0.0000      0
    7  11   0.0000     0.0000   0.0000     0.0000      0
    7  12   0.0000     0.0000   0.0000     0.0000      0
    7  13   0.0000     0.0000   0.0000     0.0000      0
    7  14   0.0000     0.0000   0.0000     0.0000      0
    7  15   0.0000     0.0000   0.0000     0.0000      0
    7  16   0.0000     0.0000   0.0000     0.0000      0
    7  17   0.0000     0.0000   0.0000     0.0000      0
    7  18   1.8869   111.7678   0.0000     0.0000      0
    7  19   5.2538   230.0912   0.0000     0.0000      0
    8   1   0.0000     0.0000   0.0000     0.0000      0
    8   2   0.0000     0.0000   0.0000     0.0000      0
    8   3   0.0000     0.0000   0.0000     0.0000      0
    8   4   0.0000     0.0000   0.0000     0.0000      0
    8   5   0.0000     0.0000   0.0000     0.0000      0
    8   6   0.0000     0.0000   0.0000     0.0000      0
    8   7   0.0000     0.0000   0.0000     0.0000      0
    8   8   0.0000     0.0000   0.0000     0.0000      0
    8   9   0.0000     0.0000   0.0000     0.0000      0
    8  10   0.0000     0.0000   0.0000     0.0000      0
    8  11   0.0000     0.0000   0.0000     0.0000      0
    8  12   0.0000     0.0000   0.0000     0.0000      0
    8  13   0.0000     0.0000   0.0000     0.0000      0
    8  14   0.0000     0.0000   0.0000     0.0000      0
    8  15   0.0000     0.0000   0.0000     0.0000      0
    8  16   0.0000     0.0000   0.0000     0.0000      0
    8  17   0.0000     0.0000   0.0000     0.0000      0
    8  18   1.1814    75.1787   0.0000     0.0000      0
    8  19   1.4366    81.6533   0.0000     0.0000      0
    9   1   0.0000     0.0000        -          -      -
    9   2   0.0000     0.0000        -          -      -
    9   3   0.0000     0.0000        -          -      -
    9   4   0.0000     0.0000        -          -      -
    9   5   0.0000     0.0000        -          -      -
    9   6   0.0000     0.0000        -          -      -
    9   7   0.0000     0.0000        -          -      -
    9   8   1.1678     1.1678        -          -      -
    9   9   0.4386     0.5054        -          -      -
    9  10   0.0600     0.0600        -          -      -
    9  11   0.0000     0.0000        -          -      -
    9  12   0.0000     0.0000        -          -      -
    9  13   0.0000     0.0000        -          -      -
    9  20   0.0000     0.0000        -          -      -
    9  21   0.0000     0.0000        -          -      -
   10   1        -          -   0.0000     0.0000      0
   10   2        -          -   0.0000     0.0000      0
   10   3        -          -   0.0000     0.0000      0
   10   4        -          -   0.0000     0.0000      0
   10   5        -          -   0.0000     0.0000      0
   10   6        -          -   0.0000     0.0000      0
   10   7        -          -   0.0000     0.0000      0
   10   8        -          -   0.0000     0.0000      0
   10   9        -          -   0.0000     0.0000      0
   10  10        -          -   0.0000     0.0000      0
   10  11        -          -   0.0000     0.0000      0
   10  12        -          -   0.0000     0.0000      0
   10  13        -          -   0.0000     0.0000      0
   10  20        -          -   0.0000     0.0000      0
   10  21        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   5.8131   179.2802   0.0000     34   0.0000     0.0000      0     7884 66900.0469      327  465597376
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0    13946 115686.4922      247 428344541184
    3   *   2.0449   240.1286 240.1286    478        -          -      -      186    14.7978      327  439180064
    4   *        -          -        -      -   0.0000     0.0000      0       71     1.4011      247 393414475776
    5   *   1.1678     1.7332   1.7332      9   0.0000     0.0000      0      186    14.7978      327  429747488
    6   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       71     1.4011      247 415805014016
    7   *   5.2538   344.7011   2.8422    151   0.0000     0.0000      0      186    14.7978      327  448225632
    8   *   1.4366   156.8320   0.0000    144   0.0000     0.0000      0       72     1.3958      247 435516243968
    9   *   1.1678     1.7332   1.7332      9        -          -      -      186    14.7978      327  436129056
   10   *        -          -        -      -   0.0000     0.0000      0       71     1.4011      247 419279273984
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   5.8131   594.1282 244.5772    631   0.0000     0.0000      0    14191 132397.2656      337 435516243968    421831.78      55019      10158       5892
--------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      5.8131   594.1282 244.5772    631   0.0000     0.0000      0    14191      337 435516243968    421831.78      55019

Place-opt command complete                CPU: 26009 s (  7.22 hr )  ELAPSE: 26025 s (  7.23 hr )  MEM-PEAK:  2933 MB
Place-opt command statistics  CPU=24761 sec (6.88 hr) ELAPSED=24749 sec (6.87 hr) MEM-PEAK=2.864 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57980, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 57977, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 724. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2023-05-23 00:34:15 / Session: 7.25 hr / Command: 7.16 hr / Memory: 2933 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
#set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
#set_ccopt_property use_inverters false 
#set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2023-05-23 00:35:59 / Session: 7.28 hr / Command: 0.00 hr / Memory: 2933 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-05-23 00:36:05 / Session: 7.28 hr / Command: 0.00 hr / Memory: 2933 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-05-23 00:36:05 / Session: 7.28 hr / Command: 0.00 hr / Memory: 2933 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-05-23 00:36:05 / Session: 7.28 hr / Command: 0.00 hr / Memory: 2933 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Optimization (FLW-8000)
Information: Time: 2023-05-23 00:36:05 / Session: 7.28 hr / Command: 0.00 hr / Memory: 2933 MB (FLW-8100)

Information: Ending clock_opt / build_clock / Optimization (FLW-8001)
Information: Time: 2023-05-23 00:36:05 / Session: 7.28 hr / Command: 0.00 hr / Memory: 2933 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-05-23 00:36:05 / Session: 7.28 hr / Command: 0.00 hr / Memory: 2933 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57980, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 57977, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 724. (TIM-112)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
   stuck_at_capture     (Mode: scan; Corner: Cmax)
   stuck_at_shift       (Mode: scan; Corner: Cmin)
   atspeed_capture      (Mode: atspeed; Corner: Cmax)
   atspeed_shift        (Mode: atspeed; Corner: Cmin)
   func_worst_constrained       (Mode: funcu; Corner: Cmax)
   func_best_constrained        (Mode: funcu; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 18 master clocks and 11 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'Cmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
CTS NDR rule list:
   Clock: PCI_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: PCI_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 10.70 sec, cpu time is 0 hr : 0 min : 10.70 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 4.5400 seconds to build cellmap data
Total 1.6700 seconds to load 59601 cell instances into cellmap
Moveable cells: 55383; Application fixed cells: 0; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0566, cell height 1.6731, cell area 3.4415 for total 55383 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57980, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 102, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 9.17 sec, cpu time is 0 hr : 0 min : 9.28 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch' from (486.52, 95.27) to (316.28, 172.18). (CTS-106)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: atspeed_capture: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: atspeed_capture: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: atspeed_shift: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: atspeed_shift: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: func_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: func_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: func_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: func_best: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: func_worst_constrained: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: func_worst_constrained: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: func_best_constrained: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: func_best_constrained: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: stuck_at_capture: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: stuck_at_capture: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: stuck_at_shift: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: stuck_at_shift: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: test_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: test_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.979: test_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.914: test_best: 1
ABF: Core Area = 50 X 50 ()
Virtually optimized 9 out of 55239 cells
Virtually buffered 9 cell outputs
Back-annotation statistics for mode 'atspeed'
  5063 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
Back-annotation statistics for mode 'func'
  5063 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
Back-annotation statistics for mode 'funcu'
  5063 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
Back-annotation statistics for mode 'scan'
  5063 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Back-annotation statistics for mode 'test'
  5063 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Inst 'occ_int2/U1' did not get relocated
Inst 'occ_int2/fast_clk_2_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch' from (727.29, 125.37) to (544.74, 111.99). (CTS-106)
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch' from (728.05, 122.02) to (527.26, 182.22). (CTS-106)
Inst 'occ_int2/U2' did not get relocated
Inst 'occ_int2/fast_clk_1_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_BLENDER_1/clk_gate_rem_green_reg/latch' from (566.32, 339.38) to (583.65, 329.35). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch' from (398.36, 396.23) to (708.44, 499.90). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch' from (799.34, 496.55) to (790.52, 496.55). (CTS-106)
Inst 'I_CLOCKING/occ_int1/U1' did not get relocated
Inst 'I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/sys_clk_in_reg' did not get relocated
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch' from (272.35, 409.61) to (285.73, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch' from (255.78, 412.95) to (283.75, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch' from (277.37, 409.61) to (286.03, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch' from (260.65, 412.95) to (283.75, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch' from (280.71, 416.30) to (286.03, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch' from (275.70, 412.95) to (283.60, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch' from (275.24, 412.95) to (284.82, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch' from (270.38, 412.95) to (288.16, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch' from (253.81, 416.30) to (262.32, 433.02). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch' from (256.39, 412.95) to (255.48, 406.26). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch' from (244.54, 419.64) to (260.80, 436.36). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch' from (231.31, 419.64) to (293.78, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch' from (219.91, 416.30) to (178.26, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch' from (222.04, 416.30) to (181.46, 446.39). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch' from (243.47, 422.98) to (240.13, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch' from (238.30, 426.33) to (221.58, 439.70). (CTS-106)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Inst 'occ_int2/U3' did not get relocated
Inst 'occ_int2/fast_clk_0_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'occ_int2/slow_clk_2_clkgt/u_icg' from (542.15, 15.02) to (499.74, 11.67). (CTS-106)
Information: Relocated the clock cell 'I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg' from (568.60, 11.67) to (581.37, 25.05). (CTS-106)
Information: Relocated the clock cell 'occ_int2/slow_clk_0_clkgt/u_icg' from (550.21, 11.67) to (581.37, 28.39). (CTS-106)
Information: Relocated the clock cell 'occ_int2/slow_clk_1_clkgt/u_icg' from (542.15, 15.02) to (540.48, 25.05). (CTS-106)
A total of 26 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 17.44 sec, cpu time is 0 hr : 0 min : 17.42 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57981, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 103, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
Running netlink placer..
Core Area = 50 X 41 ()
Information: The run time for netlink placement is 0 hr : 0 min : 1.20 sec, cpu time is 0 hr : 0 min : 1.20 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (funcu),
     ate_clk (scan), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 384
 Number of ignore points = 0
 Added 8 Repeaters. Built 2 Repeater Levels
 Phase delay: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK : (0.702 0.681) : skew = 0.021
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U1/Y
 Clocks:
     PCI_CLK (func), PCI_CLK (funcu),
     ate_clk (scan), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.701809/__ min r/f: 0.680733/__) : skew = 0.021076 : I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: occ_int2/U1/A1 : (0.876 0.281) : skew = 0.595
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_2_clkgt/u_icg/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (funcu),
     PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.876331/__ min r/f: 0.281353/__) : skew = 0.594978 : occ_int2/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_2_clkgt/u_icg/CLK : (1.147 0.552) : skew = 0.595
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = pclk
 Clocks:
     PCI_CLK (atspeed), PCI_CLK (func),
     PCI_CLK (funcu), PCI_CLK (scan),
     PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.146889/__ min r/f: 0.551929/__) : skew = 0.594959 : occ_int2/fast_clk_2_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: pclk : (1.143 0.112) : skew = 1.030
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (funcu),
     ate_clk (scan), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 25 Repeaters. Built 2 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK : (0.733 0.689) : skew = 0.044
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (funcu),
     ate_clk (scan), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 25 Repeaters. Built 3 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK : (0.899 0.590) : skew = 0.308
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U2/Y
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (funcu),
     ate_clk (scan), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 166
 Number of ignore points = 2
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: __/0.898819 min r/f: __/0.590382) : skew = 0.308437 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
    2. Phase delay = (max r/f: 0.733013/__ min r/f: 0.689068/__) : skew = 0.043945 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
 Added 8 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U2/A1 : (1.166 0.546) : skew = 0.619
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_1_clkgt/u_icg/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (funcu),
     SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.895195/1.165581 min r/f: 0.546455/0.593777) : skew = 0.619125 : occ_int2/U2/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_1_clkgt/u_icg/CLK : (1.510 0.835) : skew = 0.675
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sdram_clk
 Clocks:
     SDRAM_CLK (atspeed), SDRAM_CLK (func),
     SDRAM_CLK (funcu), SDRAM_CLK (scan),
     SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.183376/1.510067 min r/f: 0.834637/0.938263) : skew = 0.675430 : occ_int2/fast_clk_1_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: sdram_clk : (1.500 0.110) : skew = 1.390
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1558
 Number of ignore points = 0
 Added 29 Repeaters. Built 3 Repeater Levels
 Phase delay: I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK : (0.897 0.546) : skew = 0.351
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK : (0.468 0.468) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK : (0.466 0.466) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK : (0.227 0.227) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK : (0.227 0.227) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK : (0.228 0.227) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK : (0.172 0.172) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK : (0.251 0.245) : skew = 0.006
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK : (0.180 0.179) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK : (0.240 0.236) : skew = 0.004
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK : (0.230 0.229) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/U1/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 146
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: 0.896740/__ min r/f: 0.545654/__) : skew = 0.351086 : I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
    2. Phase delay = (max r/f: 0.467930/__ min r/f: 0.467873/__) : skew = 0.000057 : I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK
    3. Phase delay = (max r/f: 0.466080/__ min r/f: 0.466022/__) : skew = 0.000057 : I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK
Creating OCV partitions
 Added 13 Repeaters. Built 4 Repeater Levels
 Phase delay: I_CLOCKING/occ_int1/U1/A1 : (1.041 0.436) : skew = 0.605
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U3/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     ate_clk (scan), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: 0.251255/__ min r/f: 0.245018/__) : skew = 0.006237 : I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
    2. Phase delay = (max r/f: 0.239639/__ min r/f: 0.236111/__) : skew = 0.003529 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK
    3. Phase delay = (max r/f: 0.229740/__ min r/f: 0.229225/__) : skew = 0.000515 : I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK
    4. Phase delay = (max r/f: 0.228367/__ min r/f: 0.228195/__) : skew = 0.000172 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK
    5. Phase delay = (max r/f: 0.228271/__ min r/f: 0.228157/__) : skew = 0.000114 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK
    6. Phase delay = (max r/f: 0.228252/__ min r/f: 0.227890/__) : skew = 0.000362 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK
    7. Phase delay = (max r/f: 0.228233/__ min r/f: 0.227985/__) : skew = 0.000248 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK
    8. Phase delay = (max r/f: 0.227966/__ min r/f: 0.227661/__) : skew = 0.000305 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK
    9. Phase delay = (max r/f: 0.227852/__ min r/f: 0.227680/__) : skew = 0.000172 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
   10. Phase delay = (max r/f: 0.227604/__ min r/f: 0.227375/__) : skew = 0.000229 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK
   11. Phase delay = (max r/f: 0.227318/__ min r/f: 0.226974/__) : skew = 0.000343 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK
   12. Phase delay = (max r/f: 0.227242/__ min r/f: 0.226974/__) : skew = 0.000267 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK
   13. Phase delay = (max r/f: 0.180244/__ min r/f: 0.179195/__) : skew = 0.001049 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK
   14. Phase delay = (max r/f: 0.176735/__ min r/f: 0.176659/__) : skew = 0.000076 : I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
   15. Phase delay = (max r/f: 0.171833/__ min r/f: 0.171661/__) : skew = 0.000172 : I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK
   16. Phase delay = (max r/f: 0.139790/__ min r/f: 0.139713/__) : skew = 0.000076 : I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
 Added 8 Repeaters. Built 6 Repeater Levels
 Phase delay: occ_int2/U3/A1 : (0.739 0.449) : skew = 0.290
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.041355/__ min r/f: 0.436039/__) : skew = 0.605316 : I_CLOCKING/occ_int1/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK : (1.339 0.733) : skew = 0.605
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_0_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (funcu),
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.738544/__ min r/f: 0.448971/__) : skew = 0.289574 : occ_int2/U3/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_0_clkgt/u_icg/CLK : (0.982 0.692) : skew = 0.290
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/sys_clk_in_reg/Q
 Clocks:
     SYS_2x_CLK (atspeed), SYS_2x_CLK (func),
     SYS_2x_CLK (funcu), SYS_2x_CLK (scan),
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.338577/__ min r/f: 0.733261/__) : skew = 0.605316 : I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/sys_clk_in_reg/CLK : (1.658 0.404) : skew = 1.254
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sys_2x_clk
 Clocks:
     SYS_2x_CLK (atspeed), SYS_2x_CLK (func),
     SYS_2x_CLK (funcu), SYS_2x_CLK (scan),
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: 1.655617/__ min r/f: 1.050301/__) : skew = 0.605316 : I_CLOCKING/sys_clk_in_reg/CLK
    2. Phase delay = (max r/f: 0.981674/__ min r/f: 0.692101/__) : skew = 0.289574 : occ_int2/fast_clk_0_clkgt/u_icg/CLK
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_2_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (scan), ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.812874/__ min r/f: 0.222054/__) : skew = 0.590820 : occ_int2/U1/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_2_clkgt/u_icg/CLK : (1.087 0.496) : skew = 0.591
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (scan), ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.014862/__ min r/f: 0.409546/__) : skew = 0.605316 : I_CLOCKING/occ_int1/U1/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK : (1.291 0.401) : skew = 0.890
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_0_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (scan), ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.728474/__ min r/f: 0.438919/__) : skew = 0.289555 : occ_int2/U3/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_0_clkgt/u_icg/CLK : (0.987 0.447) : skew = 0.540
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_1_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (scan), ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.821514/1.075459 min r/f: 0.472622/0.503788) : skew = 0.602837 : occ_int2/U2/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_1_clkgt/u_icg/CLK : (1.432 0.749) : skew = 0.684
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = ate_clk
 Clocks:
     ate_clk (atspeed), ate_clk (scan),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: 1.097679/1.432438 min r/f: 0.748768/0.860767) : skew = 0.683670 : occ_int2/slow_clk_1_clkgt/u_icg/CLK
    2. Phase delay = (max r/f: 1.291256/0.401363 min r/f: 0.685940/0.401363) : skew = 0.889893 : I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
    3. Phase delay = (max r/f: 1.086864/__ min r/f: 0.496082/__) : skew = 0.590782 : occ_int2/slow_clk_2_clkgt/u_icg/CLK
    4. Phase delay = (max r/f: 0.987072/0.449219 min r/f: 0.697517/0.447369) : skew = 0.539703 : occ_int2/slow_clk_0_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: ate_clk : (1.468 0.153) : skew = 1.315
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 1 min : 22.62 sec, cpu time is 0 hr : 1 min : 23.85 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
PCI_CLK       1.1344    1.1344    8         8         0         pclk      occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
SDRAM_CLK     1.4825    1.4825    9         8         0         sdram_clk occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg/CLK
SYS_2x_CLK    1.3581    1.3581    9         8         0         I_CLOCKING/sys_clk_in_reg/Q I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
ate_clk       1.3839    1.3839    10        4         0         ate_clk   I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
SDRAM_CLK     0.7226    0.7226    8         134       34        occ_int2/U2/Y I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_/CLK
SYS_2x_CLK    0.5156    0.5156    29        1558      0         I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK I_BLENDER_0/R_423/CLK
--------------------------------------------------------------------------------
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: Relocated the clock cell 'U194' from (545.34, 18.36) to (498.22, 11.67). (CTS-106)
Inst 'I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640' did not get relocated
Running netlink placer..
Core Area = 50 X 41 ()
-------------------------------------------------------------
 Gate level 3 clock DRC fixing
 driving pin = U194/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 1
-------------------------------------------------------------
 Gate level 2 clock DRC fixing
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip50640/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 2
 Added 1 Repeater. Built 1 Repeater Level
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 1.19 sec, cpu time is 0 hr : 0 min : 1.19 sec. (CTS-104)
There are 195 buffers and 0 inverters added (total area 911.11) by Clock Tree Synthesis.
Information: 0 out of 231 clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 235
Information: The run time for clock net global routing is 0 hr : 0 min : 19.07 sec, cpu time is 0 hr : 0 min : 19.07 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 58178 nets, 235 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 58175, routed nets = 235, across physical hierarchy nets = 0, parasitics cached nets = 300, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 10. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue May 23 00:41:34 2023
Scenario atspeed:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7410       0.0624            0       0.0000       0.0000           21      60.4863      69.1272
                                                                                                                            
SDRAM_CLK                  1.5560       0.0001            0       0.0000       0.0000            9      23.6354      23.6354
                                                                                                                            
PCI_CLK                    1.2181       0.0000            0       0.0000       0.0000            8      26.9393      26.9393
                                                                                                                            
ate_clk                    1.3973       0.0002            0       0.0000       0.0000           10      25.9227      25.9227
                                                                                                                            
Scenario atspeed:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3355       0.0080            0       0.0000       0.0000           21      60.4863      69.1272
                                                                                                                            
SDRAM_CLK                  0.2913       0.0001            0       0.0000       0.0000            9      23.6354      23.6354
                                                                                                                            
PCI_CLK                    0.2384       0.0001            0       0.0000       0.0000            8      26.9393      26.9393
                                                                                                                            
ate_clk                    0.2663       0.0002            0       0.0000       0.0000           10      25.9227      25.9227
                                                                                                                            
Scenario scan:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7410       0.0624            0       0.0000       0.0000           21      60.4863      69.1272
                                                                                                                            
SDRAM_CLK                  1.5560       0.0001            0       0.0000       0.0000            9      23.6354      23.6354
                                                                                                                            
PCI_CLK                    1.2181       0.0000            0       0.0000       0.0000            8      26.9393      26.9393
                                                                                                                            
ate_clk                    1.4563       1.0627           66       0.0000       0.0290          150     781.2386     948.2112
                                                                                                                            
Scenario scan:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3355       0.0080            0       0.0000       0.0000           21      60.4863      69.1272
                                                                                                                            
SDRAM_CLK                  0.2913       0.0001            0       0.0000       0.0000            9      23.6354      23.6354
                                                                                                                            
PCI_CLK                    0.2384       0.0001            0       0.0000       0.0000            8      26.9393      26.9393
                                                                                                                            
ate_clk                    0.3259       0.2623           64       0.0000       0.0365          150     781.2386     948.2112
                                                                                                                            
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7410       0.6768          352       0.0120       0.0290           90     426.1995     563.9456
                                                                                                                            
SDRAM_CLK                  1.5560       0.7202          253       0.0228       0.0290           68     351.7353     374.6082
                                                                                                                            
PCI_CLK                    1.2181       0.6611           24       0.0122       0.0115           19      85.9007     100.8952
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3892       0.1613          160       0.0000       0.0313           90     426.1995     563.9456
                                                                                                                            
SDRAM_CLK                  0.2913       0.1226          231       0.0000       0.0365           68     351.7353     374.6082
                                                                                                                            
PCI_CLK                    0.2457       0.1300            6       0.0000       0.0085           19      85.9007     100.8952
                                                                                                                            
Scenario funcu:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7410       0.6768          210       0.0000       0.0290           90     426.1995     563.9456
                                                                                                                            
SDRAM_CLK                  1.5560       0.7202          180       0.0000       0.0290           68     351.7353     374.6082
                                                                                                                            
PCI_CLK                    1.2181       0.6611            5       0.0000       0.0115           19      85.9007     100.8952
                                                                                                                            
Scenario funcu:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3892       0.1613          150       0.0000       0.0313           90     426.1995     563.9456
                                                                                                                            
SDRAM_CLK                  0.2913       0.1226          210       0.0000       0.0365           68     351.7353     374.6082
                                                                                                                            
PCI_CLK                    0.2457       0.1300            5       0.0000       0.0085           19      85.9007     100.8952
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7410       0.6768          196       0.0000       0.0290           90     426.1995     563.9456
                                                                                                                            
SDRAM_CLK                  1.5560       0.7202          162       0.0000       0.0290           68     351.7353     374.6082
                                                                                                                            
PCI_CLK                    1.2181       0.6611            4       0.0000       0.0115           19      85.9007     100.8952
                                                                                                                            
ate_clk                    1.4563       1.0627           33       0.0000       0.0290          150     781.2386     948.2112
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3892       0.1613          140       0.0000       0.0313           90     426.1995     563.9456
                                                                                                                            
SDRAM_CLK                  0.2913       0.1226          189       0.0000       0.0365           68     351.7353     374.6082
                                                                                                                            
PCI_CLK                    0.2457       0.1300            4       0.0000       0.0085           19      85.9007     100.8952
                                                                                                                            
ate_clk                    0.3259       0.2623           32       0.0000       0.0365          150     781.2386     948.2112
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: atspeed root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0624; ID = 1.7410; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 22; ClockBufArea = 62.5194; ClockCellArea = 71.1603; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0080; ID = 0.3355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 22; ClockBufArea = 62.5194; ClockCellArea = 71.1603; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0624; ID = 1.7410; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 22; ClockBufArea = 62.5194; ClockCellArea = 71.1603; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0080; ID = 0.3355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 22; ClockBufArea = 62.5194; ClockCellArea = 71.1603; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: scan root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: scan, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0624; ID = 1.7410; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 60.4863; ClockCellArea = 69.1272; Clock = SYS_2x_CLK; Mode = scan; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0080; ID = 0.3355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 60.4863; ClockCellArea = 69.1272; Clock = SYS_2x_CLK; Mode = scan; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: scan, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0624; ID = 1.7410; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 60.4863; ClockCellArea = 69.1272; Clock = SYS_2x_CLK; Mode = scan; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0080; ID = 0.3355; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 60.4863; ClockCellArea = 69.1272; Clock = SYS_2x_CLK; Mode = scan; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6768; ID = 1.7410; NetsWithDRC = 22; Worst Tran/Cap cost = 0.0120/28.9956; ClockBufCount = 90; ClockBufArea = 426.1995; ClockCellArea = 563.9456; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1613; ID = 0.3892; NetsWithDRC = 10; Worst Tran/Cap cost = 0.0000/31.2855; ClockBufCount = 90; ClockBufArea = 426.1995; ClockCellArea = 563.9456; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Resized 8 cell(s), relocated 2 cell(s), cloned 2 repeater(s) and inserted 20 buffer(s)/inverter(s)
Cloned 2 repeater gate(s)
Ran incremental ZGR 33 time(s) for 88 net(s) and restored ZGR 22 time(s) for 54 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6806; ID = 1.7699; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1568; ID = 0.3898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 15.83 sec, cpu time is 0 hr : 0 min : 15.81 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: funcu root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: funcu, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6806; ID = 1.7699; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = funcu; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1568; ID = 0.3898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = funcu; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: funcu, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6806; ID = 1.7699; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = funcu; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1568; ID = 0.3898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = funcu; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.38 sec, cpu time is 0 hr : 0 min : 0.38 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6806; ID = 1.7699; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1568; ID = 0.3898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6806; ID = 1.7699; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1568; ID = 0.3898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: atspeed root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 1.5560; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2913; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 1.5560; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2913; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: scan root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: scan, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 1.5560; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = scan; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2913; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = scan; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: scan, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 1.5560; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = scan; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2913; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 23.6354; ClockCellArea = 23.6354; Clock = SDRAM_CLK; Mode = scan; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.7202; ID = 1.5560; NetsWithDRC = 23; Worst Tran/Cap cost = 0.0228/29.0335; ClockBufCount = 71; ClockBufArea = 361.9011; ClockCellArea = 384.7740; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1226; ID = 0.2913; NetsWithDRC = 21; Worst Tran/Cap cost = 0.0000/36.4808; ClockBufCount = 71; ClockBufArea = 361.9011; ClockCellArea = 384.7740; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 5 cell(s), relocated 3 cell(s), cloned 20 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 20 repeater gate(s)
Ran incremental ZGR 38 time(s) for 96 net(s) and restored ZGR 3 time(s) for 6 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6368; ID = 1.4905; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1042; ID = 0.2732; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 8.37 sec, cpu time is 0 hr : 0 min : 8.63 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: funcu root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: funcu, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6368; ID = 1.4905; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = funcu; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1042; ID = 0.2732; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = funcu; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: funcu, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6368; ID = 1.4905; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = funcu; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1042; ID = 0.2732; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = funcu; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.37 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6368; ID = 1.4905; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1042; ID = 0.2732; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6368; ID = 1.4905; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1042; ID = 0.2732; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 91; ClockBufArea = 490.2438; ClockCellArea = 513.1168; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: atspeed root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 1.2181; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2384; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 1.2181; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2384; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: scan root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: scan, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0000; ID = 1.2181; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = scan; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2384; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = scan; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: scan, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0000; ID = 1.2181; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = scan; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.2384; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 26.9393; ClockCellArea = 26.9393; Clock = PCI_CLK; Mode = scan; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6611; ID = 1.2181; NetsWithDRC = 4; Worst Tran/Cap cost = 0.0122/11.5398; ClockBufCount = 19; ClockBufArea = 85.9007; ClockCellArea = 100.8952; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1300; ID = 0.2457; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/8.4891; ClockBufCount = 19; ClockBufArea = 85.9007; ClockCellArea = 100.8952; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 3 cell(s), relocated 0 cell(s), cloned 1 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 1 repeater gate(s)
Ran incremental ZGR 4 time(s) for 9 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6177; ID = 1.1782; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1307; ID = 0.2467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.40 sec, cpu time is 0 hr : 0 min : 0.40 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: funcu root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: funcu, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6177; ID = 1.1782; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = funcu; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1307; ID = 0.2467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = funcu; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: funcu, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6177; ID = 1.1782; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = funcu; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1307; ID = 0.2467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = funcu; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6177; ID = 1.1782; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1307; ID = 0.2467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6177; ID = 1.1782; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1307; ID = 0.2467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: atspeed root: ate_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0002; ID = 1.3973; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 25.9227; ClockCellArea = 25.9227; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.2663; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 25.9227; ClockCellArea = 25.9227; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0002; ID = 1.3973; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 25.9227; ClockCellArea = 25.9227; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0002; ID = 0.2663; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 25.9227; ClockCellArea = 25.9227; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: scan root: ate_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: ate_clk, Mode: scan, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0596; ID = 1.4531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 193; ClockBufArea = 1043.5153; ClockCellArea = 1210.4879; Clock = ate_clk; Mode = scan; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2623; ID = 0.3259; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 193; ClockBufArea = 1043.5153; ClockCellArea = 1210.4879; Clock = ate_clk; Mode = scan; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: ate_clk, Mode: scan, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0596; ID = 1.4531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 193; ClockBufArea = 1043.5153; ClockCellArea = 1210.4879; Clock = ate_clk; Mode = scan; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2623; ID = 0.3259; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 193; ClockBufArea = 1043.5153; ClockCellArea = 1210.4879; Clock = ate_clk; Mode = scan; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.57 sec, cpu time is 0 hr : 0 min : 0.57 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0596; ID = 1.4531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 196; ClockBufArea = 1053.6810; ClockCellArea = 1220.6537; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2623; ID = 0.3259; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 196; ClockBufArea = 1053.6810; ClockCellArea = 1220.6537; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0596; ID = 1.4531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 196; ClockBufArea = 1053.6810; ClockCellArea = 1220.6537; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2623; ID = 0.3259; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 196; ClockBufArea = 1053.6810; ClockCellArea = 1220.6537; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.68 sec, cpu time is 0 hr : 0 min : 0.68 sec.
Finished Initial DRC Fixing at Tue May 23 00:42:06 2023 (elapsed: 0:00:32)
Scenario atspeed:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4706       0.0587            0       0.0000       0.0000           21      70.6520      79.2929
                          -0.2704      -0.0038           +0      +0.0000      +0.0000           +0     +10.1658     +10.1658
SDRAM_CLK                  1.2096       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                          -0.3464      +0.0000           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    1.0048       0.0000            0       0.0000       0.0000            8      30.7514      30.7514
                          -0.2133      +0.0000           +0      +0.0000      +0.0000           +0      +3.8122      +3.8122
ate_clk                    1.3973       0.0002            0       0.0000       0.0000           10      25.9227      25.9227
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario atspeed:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3018       0.0087            0       0.0000       0.0000           21      70.6520      79.2929
                          -0.0337      +0.0007           +0      +0.0000      +0.0000           +0     +10.1658     +10.1658
SDRAM_CLK                  0.2500       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                          -0.0413      +0.0000           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    0.2117       0.0001            0       0.0000       0.0000            8      30.7514      30.7514
                          -0.0267      +0.0000           +0      +0.0000      +0.0000           +0      +3.8122      +3.8122
ate_clk                    0.2663       0.0002            0       0.0000       0.0000           10      25.9227      25.9227
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario scan:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4706       0.0587            0       0.0000       0.0000           21      70.6520      79.2929
                          -0.2704      -0.0038           +0      +0.0000      +0.0000           +0     +10.1658     +10.1658
SDRAM_CLK                  1.2096       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                          -0.3464      +0.0000           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    1.0048       0.0000            0       0.0000       0.0000            8      30.7514      30.7514
                          -0.2133      +0.0000           +0      +0.0000      +0.0000           +0      +3.8122      +3.8122
ate_clk                    1.4531       1.0596            0       0.0000       0.0000          193    1043.5153    1210.4879
                          -0.0031      -0.0031          -66      +0.0000      -0.0290          +43    +262.2766    +262.2766
Scenario scan:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3018       0.0087            0       0.0000       0.0000           21      70.6520      79.2929
                          -0.0337      +0.0007           +0      +0.0000      +0.0000           +0     +10.1658     +10.1658
SDRAM_CLK                  0.2500       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                          -0.0413      +0.0000           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    0.2117       0.0001            0       0.0000       0.0000            8      30.7514      30.7514
                          -0.0267      +0.0000           +0      +0.0000      +0.0000           +0      +3.8122      +3.8122
ate_clk                    0.3259       0.2623            0       0.0000       0.0000          193    1043.5153    1210.4879
                          +0.0000      +0.0000          -64      +0.0000      -0.0365          +43    +262.2766    +262.2766
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7699       0.6806            0       0.0000       0.0000          112     570.5533     708.2993
                          +0.0289      +0.0038         -352      -0.0120      -0.0290          +22    +144.3538    +144.3538
SDRAM_CLK                  1.4905       0.6368            0       0.0000       0.0000           88     480.0780     502.9510
                          -0.0655      -0.0834         -253      -0.0228      -0.0290          +20    +128.3427    +128.3427
PCI_CLK                    1.1782       0.6177            0       0.0000       0.0000           20      95.8123     110.8068
                          -0.0399      -0.0434          -24      -0.0122      -0.0115           +1      +9.9116      +9.9116
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3898       0.1568            0       0.0000       0.0000          112     570.5533     708.2993
                          +0.0006      -0.0045         -160      +0.0000      -0.0313          +22    +144.3538    +144.3538
SDRAM_CLK                  0.2732       0.1042            0       0.0000       0.0000           88     480.0780     502.9510
                          -0.0181      -0.0183         -231      +0.0000      -0.0365          +20    +128.3427    +128.3427
PCI_CLK                    0.2467       0.1307            0       0.0000       0.0000           20      95.8123     110.8068
                          +0.0010      +0.0007           -6      +0.0000      -0.0085           +1      +9.9116      +9.9116
Scenario funcu:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7699       0.6806            0       0.0000       0.0000          112     570.5533     708.2993
                          +0.0289      +0.0038         -210      +0.0000      -0.0290          +22    +144.3538    +144.3538
SDRAM_CLK                  1.4905       0.6368            0       0.0000       0.0000           88     480.0780     502.9510
                          -0.0655      -0.0834         -180      +0.0000      -0.0290          +20    +128.3427    +128.3427
PCI_CLK                    1.1782       0.6177            0       0.0000       0.0000           20      95.8123     110.8068
                          -0.0399      -0.0434           -5      +0.0000      -0.0115           +1      +9.9116      +9.9116
Scenario funcu:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3898       0.1568            0       0.0000       0.0000          112     570.5533     708.2993
                          +0.0006      -0.0045         -150      +0.0000      -0.0313          +22    +144.3538    +144.3538
SDRAM_CLK                  0.2732       0.1042            0       0.0000       0.0000           88     480.0780     502.9510
                          -0.0181      -0.0183         -210      +0.0000      -0.0365          +20    +128.3427    +128.3427
PCI_CLK                    0.2467       0.1307            0       0.0000       0.0000           20      95.8123     110.8068
                          +0.0010      +0.0007           -5      +0.0000      -0.0085           +1      +9.9116      +9.9116
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7699       0.6806            0       0.0000       0.0000          112     570.5533     708.2993
                          +0.0289      +0.0038         -196      +0.0000      -0.0290          +22    +144.3538    +144.3538
SDRAM_CLK                  1.4905       0.6368            0       0.0000       0.0000           88     480.0780     502.9510
                          -0.0655      -0.0834         -162      +0.0000      -0.0290          +20    +128.3427    +128.3427
PCI_CLK                    1.1782       0.6177            0       0.0000       0.0000           20      95.8123     110.8068
                          -0.0399      -0.0434           -4      +0.0000      -0.0115           +1      +9.9116      +9.9116
ate_clk                    1.4531       1.0596            0       0.0000       0.0000          193    1043.5153    1210.4879
                          -0.0031      -0.0031          -33      +0.0000      -0.0290          +43    +262.2766    +262.2766
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3898       0.1568            0       0.0000       0.0000          112     570.5533     708.2993
                          +0.0006      -0.0045         -140      +0.0000      -0.0313          +22    +144.3538    +144.3538
SDRAM_CLK                  0.2732       0.1042            0       0.0000       0.0000           88     480.0780     502.9510
                          -0.0181      -0.0183         -189      +0.0000      -0.0365          +20    +128.3427    +128.3427
PCI_CLK                    0.2467       0.1307            0       0.0000       0.0000           20      95.8123     110.8068
                          +0.0010      +0.0007           -4      +0.0000      -0.0085           +1      +9.9116      +9.9116
ate_clk                    0.3259       0.2623            0       0.0000       0.0000          193    1043.5153    1210.4879
                          +0.0000      +0.0000          -32      +0.0000      -0.0365          +43    +262.2766    +262.2766
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 37.44 sec, cpu time is 0 hr : 0 min : 37.76 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue May 23 00:42:11 2023
Scenario atspeed:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4706       0.0587            0       0.0000       0.0000           21      70.6520      79.2929
                                                                                                                            
SDRAM_CLK                  1.2096       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                                                                                                                            
PCI_CLK                    1.0048       0.0000            0       0.0000       0.0000            8      30.7514      30.7514
                                                                                                                            
ate_clk                    1.3973       0.0002            0       0.0000       0.0000           10      25.9227      25.9227
                                                                                                                            
Scenario atspeed:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3018       0.0087            0       0.0000       0.0000           21      70.6520      79.2929
                                                                                                                            
SDRAM_CLK                  0.2500       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                                                                                                                            
PCI_CLK                    0.2117       0.0001            0       0.0000       0.0000            8      30.7514      30.7514
                                                                                                                            
ate_clk                    0.2663       0.0002            0       0.0000       0.0000           10      25.9227      25.9227
                                                                                                                            
Scenario scan:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4706       0.0587            0       0.0000       0.0000           21      70.6520      79.2929
                                                                                                                            
SDRAM_CLK                  1.2096       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                                                                                                                            
PCI_CLK                    1.0048       0.0000            0       0.0000       0.0000            8      30.7514      30.7514
                                                                                                                            
ate_clk                    1.4531       1.0596            0       0.0000       0.0000          193    1043.5153    1210.4879
                                                                                                                            
Scenario scan:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3018       0.0087            0       0.0000       0.0000           21      70.6520      79.2929
                                                                                                                            
SDRAM_CLK                  0.2500       0.0001            0       0.0000       0.0000            9      29.9890      29.9890
                                                                                                                            
PCI_CLK                    0.2117       0.0001            0       0.0000       0.0000            8      30.7514      30.7514
                                                                                                                            
ate_clk                    0.3259       0.2623            0       0.0000       0.0000          193    1043.5153    1210.4879
                                                                                                                            
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7699       0.6806            0       0.0000       0.0000          112     570.5533     708.2993
                                                                                                                            
SDRAM_CLK                  1.4905       0.6368            0       0.0000       0.0000           88     480.0780     502.9510
                                                                                                                            
PCI_CLK                    1.1782       0.6177            0       0.0000       0.0000           20      95.8123     110.8068
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3898       0.1568            0       0.0000       0.0000          112     570.5533     708.2993
                                                                                                                            
SDRAM_CLK                  0.2732       0.1042            0       0.0000       0.0000           88     480.0780     502.9510
                                                                                                                            
PCI_CLK                    0.2467       0.1307            0       0.0000       0.0000           20      95.8123     110.8068
                                                                                                                            
Scenario funcu:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7699       0.6806            0       0.0000       0.0000          112     570.5533     708.2993
                                                                                                                            
SDRAM_CLK                  1.4905       0.6368            0       0.0000       0.0000           88     480.0780     502.9510
                                                                                                                            
PCI_CLK                    1.1782       0.6177            0       0.0000       0.0000           20      95.8123     110.8068
                                                                                                                            
Scenario funcu:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3898       0.1568            0       0.0000       0.0000          112     570.5533     708.2993
                                                                                                                            
SDRAM_CLK                  0.2732       0.1042            0       0.0000       0.0000           88     480.0780     502.9510
                                                                                                                            
PCI_CLK                    0.2467       0.1307            0       0.0000       0.0000           20      95.8123     110.8068
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7699       0.6806            0       0.0000       0.0000          112     570.5533     708.2993
                                                                                                                            
SDRAM_CLK                  1.4905       0.6368            0       0.0000       0.0000           88     480.0780     502.9510
                                                                                                                            
PCI_CLK                    1.1782       0.6177            0       0.0000       0.0000           20      95.8123     110.8068
                                                                                                                            
ate_clk                    1.4531       1.0596            0       0.0000       0.0000          193    1043.5153    1210.4879
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3898       0.1568            0       0.0000       0.0000          112     570.5533     708.2993
                                                                                                                            
SDRAM_CLK                  0.2732       0.1042            0       0.0000       0.0000           88     480.0780     502.9510
                                                                                                                            
PCI_CLK                    0.2467       0.1307            0       0.0000       0.0000           20      95.8123     110.8068
                                                                                                                            
ate_clk                    0.3259       0.2623            0       0.0000       0.0000          193    1043.5153    1210.4879
                                                                                                                            
-------------------------------------------------------------
Optimizing clock tree
clock: SYS_2x_CLK mode: atspeed root: sys_2x_clk
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SDRAM_CLK mode: atspeed root: sdram_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: PCI_CLK mode: atspeed root: pclk
clock: PCI_CLK mode: func root: pclk
clock: ate_clk mode: atspeed root: ate_clk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before Optimization:
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0587; ID = 1.4706; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 70.6520; ClockCellArea = 79.2929; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0087; ID = 0.3018; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 21; ClockBufArea = 70.6520; ClockCellArea = 79.2929; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.6806; ID = 1.7699; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1568; ID = 0.3898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 570.5533; ClockCellArea = 708.2993; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0001; ID = 1.2096; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 29.9890; ClockCellArea = 29.9890; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0001; ID = 0.2500; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 29.9890; ClockCellArea = 29.9890; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.6368; ID = 1.4905; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 88; ClockBufArea = 480.0780; ClockCellArea = 502.9510; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1042; ID = 0.2732; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 88; ClockBufArea = 480.0780; ClockCellArea = 502.9510; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0000; ID = 1.0048; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 30.7514; ClockCellArea = 30.7514; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0001; ID = 0.2117; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 30.7514; ClockCellArea = 30.7514; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.6177; ID = 1.1782; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1307; ID = 0.2467; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 20; ClockBufArea = 95.8123; ClockCellArea = 110.8068; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0002; ID = 1.3973; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 25.9227; ClockCellArea = 25.9227; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0002; ID = 0.2663; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 10; ClockBufArea = 25.9227; ClockCellArea = 25.9227; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.0596; ID = 1.4531; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 193; ClockBufArea = 1043.5153; ClockCellArea = 1210.4879; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2623; ID = 0.3259; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 193; ClockBufArea = 1043.5153; ClockCellArea = 1210.4879; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Default network flow optimizer made 68 successful improvements out of 133 iterations
Resized 15, relocated 13, deleted 17, inserted 0, sizeUp Relocated 0 cells
Ran incremental ZGR 303 time(s) for 676 net(s) and restored ZGR 155 time(s) for 330 net(s)

Begin Structural Balancing:
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
The elapsed time for structural balancing is 0 hr : 0 min : 27.98 sec, cpu time is 0 hr : 0 min : 28.35 sec.
Clock Qor After Structural Balancing (with Latency optimization):
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0458; ID = 1.3426; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 19; ClockBufArea = 65.3150; ClockCellArea = 73.9559; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0014; ID = 0.2720; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 19; ClockBufArea = 65.3150; ClockCellArea = 73.9559; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.6357; ID = 1.5529; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 554.7963; ClockCellArea = 692.2883; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.1268; ID = 0.3266; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 106; ClockBufArea = 554.7963; ClockCellArea = 692.2883; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0001; ID = 1.2248; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0001; ID = 0.2521; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.4750; ID = 1.3127; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 93; ClockBufArea = 525.0615; ClockCellArea = 546.1555; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0891; ID = 0.2521; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 93; ClockBufArea = 525.0615; ClockCellArea = 546.1555; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0001; ID = 0.9553; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0001; ID = 0.2054; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.5950; ID = 1.1064; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 134.1880; ClockCellArea = 149.1825; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.1247; ID = 0.2284; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 24; ClockBufArea = 134.1880; ClockCellArea = 149.1825; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0158; ID = 0.8026; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 18.2984; ClockCellArea = 18.2984; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.0036; ID = 0.1577; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 18.2984; ClockCellArea = 18.2984; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.8502; ID = 1.2416; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 196; ClockBufArea = 1094.5983; ClockCellArea = 1259.5377; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Structural Balancing: GlobalSkew = 0.2005; ID = 0.2637; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 196; ClockBufArea = 1094.5983; ClockCellArea = 1259.5377; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 154 successful improvements out of 421 iterations
Resized 35, relocated 38, deleted 6, inserted 42, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 51.89 sec, cpu time is 0 hr : 0 min : 52.65 sec.
Ran incremental ZGR 663 time(s) for 1347 net(s) and restored ZGR 355 time(s) for 646 net(s)
Clock Qor After Network Flow Optimization:
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0022; ID = 1.4078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 90.4753; ClockCellArea = 99.1162; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0093            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.3027            0.2934          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.3028            0.0001          I_CLOCKING/cts_dlydt_57723/A
  (3) 0.4175            0.1147          I_CLOCKING/cts_dlydt_57723/Y
  (4) 0.4190            0.0014          I_CLOCKING/cto_buf_58707/A
  (5) 0.5165            0.0975          I_CLOCKING/cto_buf_58707/Y
  (6) 0.5178            0.0013          I_CLOCKING/cto_buf_58698/A
  (7) 0.6148            0.0970          I_CLOCKING/cto_buf_58698/Y
  (8) 0.6165            0.0017          I_CLOCKING/cts_dlydt_57726/A
  (9) 0.6943            0.0777          I_CLOCKING/cts_dlydt_57726/Y
  (10) 0.6943           0.0000          I_CLOCKING/cts_dlydt_57729/A
  (11) 0.7671           0.0728          I_CLOCKING/cts_dlydt_57729/Y
  (12) 0.7671           0.0000          I_CLOCKING/cts_dlydt_57731/A
  (13) 0.8333           0.0662          I_CLOCKING/cts_dlydt_57731/Y
  (14) 0.8334           0.0000          I_CLOCKING/cts_dlydt_57733/A
  (15) 0.9224           0.0890          I_CLOCKING/cts_dlydt_57733/Y
  (16) 0.9241           0.0017          I_CLOCKING/cts_dlydt_57732/A
  (17) 1.0246           0.1005          I_CLOCKING/cts_dlydt_57732/Y
  (18) 1.0268           0.0023          I_CLOCKING/cts_dlydt_57730/A
  (19) 1.1507           0.1239          I_CLOCKING/cts_dlydt_57730/Y
  (20) 1.1575           0.0068          I_CLOCKING/cts_dlydt_57728/A
  (21) 1.2908           0.1332          I_CLOCKING/cts_dlydt_57728/Y
  (22) 1.2958           0.0051          I_CLOCKING/cts_buf_704057704/A
  (23) 1.4068           0.1110          I_CLOCKING/cts_buf_704057704/Y
  (24) 1.4078           0.0010          I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
Shortest path:
  (0) 0.0093            0.0000          cts_dlydt_57764/A
  (1) 0.1269            0.1176          cts_dlydt_57764/Y
  (2) 0.1290            0.0021          cts_dlydt_57767/A
  (3) 0.2560            0.1270          cts_dlydt_57767/Y
  (4) 0.2612            0.0052          cts_dlydt_57763/A
  (5) 0.3682            0.1069          cts_dlydt_57763/Y
  (6) 0.3684            0.0003          cto_buf_58700/A
  (7) 0.4648            0.0964          cto_buf_58700/Y
  (8) 0.4653            0.0005          occ_int2/U_clk_control_i_0/cto_buf_58708/A
  (9) 0.5526            0.0873          occ_int2/U_clk_control_i_0/cto_buf_58708/Y
  (10) 0.5530           0.0004          occ_int2/U_clk_control_i_0/cto_buf_58699/A
  (11) 0.6394           0.0865          occ_int2/U_clk_control_i_0/cto_buf_58699/Y
  (12) 0.6402           0.0008          occ_int2/U_clk_control_i_0/cts_dlydt_57774/A
  (13) 0.7529           0.1126          occ_int2/U_clk_control_i_0/cts_dlydt_57774/Y
  (14) 0.7600           0.0072          occ_int2/U_clk_control_i_0/cts_dlydt_57777/A
  (15) 0.8972           0.1372          occ_int2/U_clk_control_i_0/cts_dlydt_57777/Y
  (16) 0.9032           0.0060          occ_int2/U_clk_control_i_0/cts_dlydt_57780/A
  (17) 1.0114           0.1082          occ_int2/U_clk_control_i_0/cts_dlydt_57780/Y
  (18) 1.0114           0.0000          occ_int2/U_clk_control_i_0/cts_dlydt_57782/A
  (19) 1.1248           0.1135          occ_int2/U_clk_control_i_0/cts_dlydt_57782/Y
  (20) 1.1320           0.0071          occ_int2/U_clk_control_i_0/cts_dlydt_57779/A
  (21) 1.2694           0.1374          occ_int2/U_clk_control_i_0/cts_dlydt_57779/Y
  (22) 1.2759           0.0065          occ_int2/U_clk_control_i_0/cts_dlydt_57773/A
  (23) 1.4056           0.1297          occ_int2/U_clk_control_i_0/cts_dlydt_57773/Y
  (24) 1.4056           0.0000          occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0002; ID = 0.2957; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 90.4753; ClockCellArea = 99.1162; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0018            0.0000          cts_dlydt_57764/A
  (1) 0.0263            0.0245          cts_dlydt_57764/Y
  (2) 0.0281            0.0018          cts_dlydt_57767/A
  (3) 0.0500            0.0219          cts_dlydt_57767/Y
  (4) 0.0546            0.0046          cts_dlydt_57763/A
  (5) 0.0758            0.0212          cts_dlydt_57763/Y
  (6) 0.0761            0.0003          cto_buf_58700/A
  (7) 0.0953            0.0193          cto_buf_58700/Y
  (8) 0.0958            0.0005          occ_int2/U_clk_control_i_0/cto_buf_58708/A
  (9) 0.1141            0.0183          occ_int2/U_clk_control_i_0/cto_buf_58708/Y
  (10) 0.1144           0.0004          occ_int2/U_clk_control_i_0/cto_buf_58699/A
  (11) 0.1335           0.0191          occ_int2/U_clk_control_i_0/cto_buf_58699/Y
  (12) 0.1343           0.0007          occ_int2/U_clk_control_i_0/cts_dlydt_57774/A
  (13) 0.1574           0.0231          occ_int2/U_clk_control_i_0/cts_dlydt_57774/Y
  (14) 0.1637           0.0063          occ_int2/U_clk_control_i_0/cts_dlydt_57777/A
  (15) 0.1877           0.0241          occ_int2/U_clk_control_i_0/cts_dlydt_57777/Y
  (16) 0.1931           0.0054          occ_int2/U_clk_control_i_0/cts_dlydt_57780/A
  (17) 0.2123           0.0191          occ_int2/U_clk_control_i_0/cts_dlydt_57780/Y
  (18) 0.2123           0.0000          occ_int2/U_clk_control_i_0/cts_dlydt_57782/A
  (19) 0.2355           0.0232          occ_int2/U_clk_control_i_0/cts_dlydt_57782/Y
  (20) 0.2417           0.0062          occ_int2/U_clk_control_i_0/cts_dlydt_57779/A
  (21) 0.2658           0.0241          occ_int2/U_clk_control_i_0/cts_dlydt_57779/Y
  (22) 0.2716           0.0057          occ_int2/U_clk_control_i_0/cts_dlydt_57773/A
  (23) 0.2956           0.0241          occ_int2/U_clk_control_i_0/cts_dlydt_57773/Y
  (24) 0.2957           0.0001          occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
Shortest path:
  (0) 0.0018            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.0593            0.0575          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.0594            0.0001          I_CLOCKING/cts_dlydt_57723/A
  (3) 0.0802            0.0208          I_CLOCKING/cts_dlydt_57723/Y
  (4) 0.0817            0.0014          I_CLOCKING/cto_buf_58707/A
  (5) 0.1017            0.0200          I_CLOCKING/cto_buf_58707/Y
  (6) 0.1029            0.0012          I_CLOCKING/cto_buf_58698/A
  (7) 0.1233            0.0204          I_CLOCKING/cto_buf_58698/Y
  (8) 0.1249            0.0016          I_CLOCKING/cts_dlydt_57726/A
  (9) 0.1402            0.0153          I_CLOCKING/cts_dlydt_57726/Y
  (10) 0.1403           0.0000          I_CLOCKING/cts_dlydt_57729/A
  (11) 0.1564           0.0161          I_CLOCKING/cts_dlydt_57729/Y
  (12) 0.1564           0.0000          I_CLOCKING/cts_dlydt_57731/A
  (13) 0.1717           0.0152          I_CLOCKING/cts_dlydt_57731/Y
  (14) 0.1717           0.0000          I_CLOCKING/cts_dlydt_57733/A
  (15) 0.1913           0.0196          I_CLOCKING/cts_dlydt_57733/Y
  (16) 0.1929           0.0016          I_CLOCKING/cts_dlydt_57732/A
  (17) 0.2137           0.0208          I_CLOCKING/cts_dlydt_57732/Y
  (18) 0.2157           0.0020          I_CLOCKING/cts_dlydt_57730/A
  (19) 0.2392           0.0235          I_CLOCKING/cts_dlydt_57730/Y
  (20) 0.2453           0.0061          I_CLOCKING/cts_dlydt_57728/A
  (21) 0.2689           0.0237          I_CLOCKING/cts_dlydt_57728/Y
  (22) 0.2734           0.0045          I_CLOCKING/cts_buf_704057704/A
  (23) 0.2945           0.0211          I_CLOCKING/cts_buf_704057704/Y
  (24) 0.2954           0.0009          I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1646; ID = 1.4697; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 125; ClockBufArea = 633.5810; ClockCellArea = 771.0729; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0093            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.3027            0.2934          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.3028            0.0001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.5046            0.2018          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.5047            0.0000          I_CLOCKING/occ_int1/U1/A1
  (5) 0.6183            0.1136          I_CLOCKING/occ_int1/U1/Y
  (6) 0.6183            0.0000          I_CLOCKING/occ_int1/cts_buf_698657650/A
  (7) 0.7341            0.1158          I_CLOCKING/occ_int1/cts_buf_698657650/Y
  (8) 0.7436            0.0096          I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
  (9) 0.9982            0.2545          I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
  (10) 0.9982           0.0001          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/A
  (11) 1.1182           0.1200          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_675057414/Y
  (12) 1.1202           0.0020          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_674657410/A
  (13) 1.2418           0.1216          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_674657410/Y
  (14) 1.2497           0.0079          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_672757391/A
  (15) 1.3545           0.1049          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_672757391/Y
  (16) 1.3546           0.0000          I_BLENDER_0/cto_buf_drc_58230/A
  (17) 1.4671           0.1125          I_BLENDER_0/cto_buf_drc_58230/Y
  (18) 1.4697           0.0026          I_BLENDER_0/s4_op1_reg_10_/CLK
Shortest path:
  (0) 0.0093            0.0000          cts_dlydt_57764/A
  (1) 0.1269            0.1176          cts_dlydt_57764/Y
  (2) 0.1290            0.0021          cts_dlydt_57767/A
  (3) 0.2560            0.1270          cts_dlydt_57767/Y
  (4) 0.2612            0.0052          cts_dlydt_57763/A
  (5) 0.3682            0.1069          cts_dlydt_57763/Y
  (6) 0.3684            0.0003          cto_buf_58700/A
  (7) 0.4648            0.0964          cto_buf_58700/Y
  (8) 0.4650            0.0002          occ_int2/fast_clk_0_clkgt/cto_buf_58702/A
  (9) 0.5478            0.0828          occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y
  (10) 0.5479           0.0001          occ_int2/fast_clk_0_clkgt/cto_buf_58679/A
  (11) 0.6302           0.0823          occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y
  (12) 0.6307           0.0005          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (13) 0.8108           0.1801          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (14) 0.8108           0.0000          occ_int2/U3/A1
  (15) 0.9211           0.1103          occ_int2/U3/Y
  (16) 0.9211           0.0000          occ_int2/cts_buf_701957683/A
  (17) 1.0515           0.1304          occ_int2/cts_buf_701957683/Y
  (18) 1.0991           0.0476          I_RISC_CORE/cts_buf_699957663/A
  (19) 1.1811           0.0820          I_RISC_CORE/cts_buf_699957663/Y
  (20) 1.1830           0.0019          I_RISC_CORE/cto_buf_58694/A
  (21) 1.2333           0.0503          I_RISC_CORE/cto_buf_58694/Y
  (22) 1.2340           0.0006          I_RISC_CORE/cts_buf_699157655/A
  (23) 1.2901           0.0561          I_RISC_CORE/cts_buf_699157655/Y
  (24) 1.3050           0.0149          I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0693; ID = 0.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 125; ClockBufArea = 633.5810; ClockCellArea = 771.0729; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0018            0.0000          cts_dlydt_57764/A
  (1) 0.0263            0.0245          cts_dlydt_57764/Y
  (2) 0.0281            0.0018          cts_dlydt_57767/A
  (3) 0.0500            0.0219          cts_dlydt_57767/Y
  (4) 0.0546            0.0046          cts_dlydt_57763/A
  (5) 0.0758            0.0212          cts_dlydt_57763/Y
  (6) 0.0761            0.0003          cto_buf_58700/A
  (7) 0.0953            0.0193          cto_buf_58700/Y
  (8) 0.0955            0.0001          occ_int2/fast_clk_0_clkgt/cto_buf_58702/A
  (9) 0.1128            0.0173          occ_int2/fast_clk_0_clkgt/cto_buf_58702/Y
  (10) 0.1129           0.0001          occ_int2/fast_clk_0_clkgt/cto_buf_58679/A
  (11) 0.1311           0.0182          occ_int2/fast_clk_0_clkgt/cto_buf_58679/Y
  (12) 0.1316           0.0005          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (13) 0.1713           0.0397          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (14) 0.1713           0.0000          occ_int2/U3/A1
  (15) 0.1962           0.0249          occ_int2/U3/Y
  (16) 0.1962           0.0000          occ_int2/cts_buf_701957683/A
  (17) 0.2192           0.0229          occ_int2/cts_buf_701957683/Y
  (18) 0.2593           0.0401          I_RISC_CORE/cts_buf_700357667/A
  (19) 0.2800           0.0207          I_RISC_CORE/cts_buf_700357667/Y
  (20) 0.2808           0.0008          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
  (21) 0.3164           0.0356          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  (22) 0.3164           0.0001          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A
  (23) 0.3390           0.0225          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  (24) 0.3454           0.0064          I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK
Shortest path:
  (0) 0.0018            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.0593            0.0575          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.0594            0.0001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.1002            0.0408          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.1002            0.0000          I_CLOCKING/occ_int1/U1/A1
  (5) 0.1258            0.0255          I_CLOCKING/occ_int1/U1/Y
  (6) 0.1258            0.0000          I_CLOCKING/occ_int1/cts_buf_698657650/A
  (7) 0.1482            0.0224          I_CLOCKING/occ_int1/cts_buf_698657650/Y
  (8) 0.1540            0.0059          I_CLOCKING/occ_int1/cto_buf_58674/A
  (9) 0.1847            0.0307          I_CLOCKING/occ_int1/cto_buf_58674/Y
  (10) 0.1879           0.0032          I_CLOCKING/occ_int1/buf_drc_cln58209/A
  (11) 0.2155           0.0276          I_CLOCKING/occ_int1/buf_drc_cln58209/Y
  (12) 0.2250           0.0094          I_CLOCKING/occ_int1/cto_buf_58704/A
  (13) 0.2489           0.0239          I_CLOCKING/occ_int1/cto_buf_58704/Y
  (14) 0.2518           0.0030          I_CLOCKING/occ_int1/cts_buf_696257626/A
  (15) 0.2760           0.0242          I_CLOCKING/occ_int1/cts_buf_696257626/Y
  (16) 0.2761           0.0001          I_CONTEXT_MEM/I_CONTEXT_RAM_3_1/CE1
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 1.2211; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0138            0.0000          occ_int2/cts_dlydt_57174/A
  (1) 0.1309            0.1171          occ_int2/cts_dlydt_57174/Y
  (2) 0.1391            0.0082          occ_int2/cts_dlydt_57177/A
  (3) 0.2831            0.1440          occ_int2/cts_dlydt_57177/Y
  (4) 0.2915            0.0084          occ_int2/cts_dlydt_57180/A
  (5) 0.4231            0.1316          occ_int2/cts_dlydt_57180/Y
  (6) 0.4308            0.0077          occ_int2/cts_dlydt_57182/A
  (7) 0.5698            0.1390          occ_int2/cts_dlydt_57182/Y
  (8) 0.5720            0.0022          occ_int2/cts_dlydt_57183/A
  (9) 0.7013            0.1293          occ_int2/cts_dlydt_57183/Y
  (10) 0.7034           0.0021          occ_int2/cts_dlydt_57181/A
  (11) 0.8223           0.1189          occ_int2/cts_dlydt_57181/Y
  (12) 0.8272           0.0048          occ_int2/cts_dlydt_57179/A
  (13) 0.9524           0.1252          occ_int2/cts_dlydt_57179/Y
  (14) 0.9567           0.0043          occ_int2/cts_dlydt_57173/A
  (15) 1.1002           0.1435          occ_int2/cts_dlydt_57173/Y
  (16) 1.1024           0.0022          occ_int2/cts_buf_649857150/A
  (17) 1.2210           0.1186          occ_int2/cts_buf_649857150/Y
  (18) 1.2211           0.0001          occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
Shortest path:
  (0) 0.0138            0.0000          occ_int2/cts_dlydt_57174/A
  (1) 0.1309            0.1171          occ_int2/cts_dlydt_57174/Y
  (2) 0.1391            0.0082          occ_int2/cts_dlydt_57177/A
  (3) 0.2831            0.1440          occ_int2/cts_dlydt_57177/Y
  (4) 0.2915            0.0084          occ_int2/cts_dlydt_57180/A
  (5) 0.4231            0.1316          occ_int2/cts_dlydt_57180/Y
  (6) 0.4308            0.0077          occ_int2/cts_dlydt_57182/A
  (7) 0.5698            0.1390          occ_int2/cts_dlydt_57182/Y
  (8) 0.5720            0.0022          occ_int2/cts_dlydt_57183/A
  (9) 0.7013            0.1293          occ_int2/cts_dlydt_57183/Y
  (10) 0.7034           0.0021          occ_int2/cts_dlydt_57181/A
  (11) 0.8223           0.1189          occ_int2/cts_dlydt_57181/Y
  (12) 0.8272           0.0048          occ_int2/cts_dlydt_57179/A
  (13) 0.9524           0.1252          occ_int2/cts_dlydt_57179/Y
  (14) 0.9567           0.0043          occ_int2/cts_dlydt_57173/A
  (15) 1.1002           0.1435          occ_int2/cts_dlydt_57173/Y
  (16) 1.1024           0.0022          occ_int2/cts_buf_649857150/A
  (17) 1.2210           0.1186          occ_int2/cts_buf_649857150/Y
  (18) 1.2210           0.0000          occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0025            0.0000          occ_int2/cts_dlydt_57174/A
  (1) 0.0249            0.0224          occ_int2/cts_dlydt_57174/Y
  (2) 0.0320            0.0071          occ_int2/cts_dlydt_57177/A
  (3) 0.0568            0.0248          occ_int2/cts_dlydt_57177/Y
  (4) 0.0643            0.0075          occ_int2/cts_dlydt_57180/A
  (5) 0.0875            0.0233          occ_int2/cts_dlydt_57180/Y
  (6) 0.0943            0.0068          occ_int2/cts_dlydt_57182/A
  (7) 0.1216            0.0272          occ_int2/cts_dlydt_57182/Y
  (8) 0.1237            0.0022          occ_int2/cts_dlydt_57183/A
  (9) 0.1455            0.0217          occ_int2/cts_dlydt_57183/Y
  (10) 0.1475           0.0020          occ_int2/cts_dlydt_57181/A
  (11) 0.1702           0.0228          occ_int2/cts_dlydt_57181/Y
  (12) 0.1745           0.0043          occ_int2/cts_dlydt_57179/A
  (13) 0.1974           0.0229          occ_int2/cts_dlydt_57179/Y
  (14) 0.2013           0.0039          occ_int2/cts_dlydt_57173/A
  (15) 0.2284           0.0271          occ_int2/cts_dlydt_57173/Y
  (16) 0.2306           0.0022          occ_int2/cts_buf_649857150/A
  (17) 0.2511           0.0206          occ_int2/cts_buf_649857150/Y
  (18) 0.2512           0.0001          occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
Shortest path:
  (0) 0.0025            0.0000          occ_int2/cts_dlydt_57174/A
  (1) 0.0249            0.0224          occ_int2/cts_dlydt_57174/Y
  (2) 0.0320            0.0071          occ_int2/cts_dlydt_57177/A
  (3) 0.0568            0.0248          occ_int2/cts_dlydt_57177/Y
  (4) 0.0643            0.0075          occ_int2/cts_dlydt_57180/A
  (5) 0.0875            0.0233          occ_int2/cts_dlydt_57180/Y
  (6) 0.0943            0.0068          occ_int2/cts_dlydt_57182/A
  (7) 0.1216            0.0272          occ_int2/cts_dlydt_57182/Y
  (8) 0.1237            0.0022          occ_int2/cts_dlydt_57183/A
  (9) 0.1455            0.0217          occ_int2/cts_dlydt_57183/Y
  (10) 0.1475           0.0020          occ_int2/cts_dlydt_57181/A
  (11) 0.1702           0.0228          occ_int2/cts_dlydt_57181/Y
  (12) 0.1745           0.0043          occ_int2/cts_dlydt_57179/A
  (13) 0.1974           0.0229          occ_int2/cts_dlydt_57179/Y
  (14) 0.2013           0.0039          occ_int2/cts_dlydt_57173/A
  (15) 0.2284           0.0271          occ_int2/cts_dlydt_57173/Y
  (16) 0.2306           0.0022          occ_int2/cts_buf_649857150/A
  (17) 0.2511           0.0206          occ_int2/cts_buf_649857150/Y
  (18) 0.2512           0.0001          occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0775; ID = 1.2918; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 534.9731; ClockCellArea = 556.0671; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0153            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.3052            0.2899          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.3062            0.0010          occ_int2/U2/A1
  (3) 0.4996            0.1933          occ_int2/U2/Y
  (4) 0.4996            0.0000          occ_int2/cts_buf_648457136/A
  (5) 0.6227            0.1231          occ_int2/cts_buf_648457136/Y
  (6) 0.6262            0.0036          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.8967            0.2705          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.8968            0.0000          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/A
  (9) 1.0225            0.1258          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  (10) 1.0245           0.0020          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/A
  (11) 1.1500           0.1255          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  (12) 1.1533           0.0032          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/A
  (13) 1.2910           0.1377          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  (14) 1.2918           0.0008          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/CLK
Shortest path:
  (0) 0.0139            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.2553            0.2414          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.2563            0.0010          occ_int2/U2/A1
  (3) 0.4276            0.1713          occ_int2/U2/Y
  (4) 0.4276            0.0000          occ_int2/cts_buf_647657128/A
  (5) 0.5421            0.1145          occ_int2/cts_buf_647657128/Y
  (6) 0.5425            0.0004          occ_int2/cto_buf_58730/A
  (7) 0.6619            0.1194          occ_int2/cto_buf_58730/Y
  (8) 0.6625            0.0006          occ_int2/cto_buf_58697/A
  (9) 0.7872            0.1247          occ_int2/cto_buf_58697/Y
  (10) 0.7883           0.0011          occ_int2/cto_buf_58696/A
  (11) 0.9085           0.1201          occ_int2/cto_buf_58696/Y
  (12) 0.9089           0.0004          occ_int2/cts_buf_647257124/A
  (13) 1.0562           0.1473          occ_int2/cts_buf_647257124/Y
  (14) 1.0589           0.0027          occ_int2/cts_buf_646857120/A
  (15) 1.2142           0.1553          occ_int2/cts_buf_646857120/Y
  (16) 1.2143           0.0001          I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0200; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 534.9731; ClockCellArea = 556.0671; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0025            0.0000          occ_int2/cts_dlydt_57174/A
  (1) 0.0249            0.0224          occ_int2/cts_dlydt_57174/Y
  (2) 0.0320            0.0071          occ_int2/cts_dlydt_57177/A
  (3) 0.0568            0.0248          occ_int2/cts_dlydt_57177/Y
  (4) 0.0643            0.0075          occ_int2/cts_dlydt_57180/A
  (5) 0.0875            0.0233          occ_int2/cts_dlydt_57180/Y
  (6) 0.0943            0.0068          occ_int2/cts_dlydt_57182/A
  (7) 0.1216            0.0272          occ_int2/cts_dlydt_57182/Y
  (8) 0.1237            0.0022          occ_int2/cts_dlydt_57183/A
  (9) 0.1455            0.0217          occ_int2/cts_dlydt_57183/Y
  (10) 0.1475           0.0020          occ_int2/cts_dlydt_57181/A
  (11) 0.1702           0.0228          occ_int2/cts_dlydt_57181/Y
  (12) 0.1745           0.0043          occ_int2/cts_dlydt_57179/A
  (13) 0.1974           0.0229          occ_int2/cts_dlydt_57179/Y
  (14) 0.2013           0.0039          occ_int2/cts_dlydt_57173/A
  (15) 0.2284           0.0271          occ_int2/cts_dlydt_57173/Y
  (16) 0.2306           0.0022          occ_int2/cts_buf_649857150/A
  (17) 0.2511           0.0206          occ_int2/cts_buf_649857150/Y
  (18) 0.2512           0.0001          occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
Shortest path:
  (0) 0.0029            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0531            0.0502          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0540            0.0009          occ_int2/U2/A1
  (3) 0.0872            0.0332          occ_int2/U2/Y
  (4) 0.0872            0.0000          occ_int2/cts_buf_648457136/A
  (5) 0.1103            0.0231          occ_int2/cts_buf_648457136/Y
  (6) 0.1134            0.0031          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.1613            0.0478          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.1613            0.0000          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/A
  (9) 0.1968            0.0355          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643357085/Y
  (10) 0.1999           0.0031          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58258/A
  (11) 0.2309           0.0310          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58258/Y
  (12) 0.2313           0.0004          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__5_/CLK
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.9553; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0160            0.0000          occ_int2/cts_dlydt_56664/A
  (1) 0.1205            0.1046          occ_int2/cts_dlydt_56664/Y
  (2) 0.1272            0.0067          occ_int2/cts_dlydt_56667/A
  (3) 0.2533            0.1261          occ_int2/cts_dlydt_56667/Y
  (4) 0.2605            0.0072          occ_int2/cts_dlydt_56670/A
  (5) 0.3797            0.1192          occ_int2/cts_dlydt_56670/Y
  (6) 0.3820            0.0022          occ_int2/cts_dlydt_56672/A
  (7) 0.4792            0.0972          occ_int2/cts_dlydt_56672/Y
  (8) 0.4815            0.0023          occ_int2/cts_dlydt_56671/A
  (9) 0.5857            0.1042          occ_int2/cts_dlydt_56671/Y
  (10) 0.5926           0.0069          occ_int2/cts_dlydt_56669/A
  (11) 0.7001           0.1075          occ_int2/cts_dlydt_56669/Y
  (12) 0.7018           0.0017          occ_int2/cts_dlydt_56663/A
  (13) 0.8350           0.1332          occ_int2/cts_dlydt_56663/Y
  (14) 0.8372           0.0022          occ_int2/cts_buf_600056640/A
  (15) 0.9551           0.1179          occ_int2/cts_buf_600056640/Y
  (16) 0.9553           0.0002          occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
Shortest path:
  (0) 0.0160            0.0000          occ_int2/cts_dlydt_56664/A
  (1) 0.1205            0.1046          occ_int2/cts_dlydt_56664/Y
  (2) 0.1272            0.0067          occ_int2/cts_dlydt_56667/A
  (3) 0.2533            0.1261          occ_int2/cts_dlydt_56667/Y
  (4) 0.2605            0.0072          occ_int2/cts_dlydt_56670/A
  (5) 0.3797            0.1192          occ_int2/cts_dlydt_56670/Y
  (6) 0.3820            0.0022          occ_int2/cts_dlydt_56672/A
  (7) 0.4792            0.0972          occ_int2/cts_dlydt_56672/Y
  (8) 0.4815            0.0023          occ_int2/cts_dlydt_56671/A
  (9) 0.5857            0.1042          occ_int2/cts_dlydt_56671/Y
  (10) 0.5926           0.0069          occ_int2/cts_dlydt_56669/A
  (11) 0.7001           0.1075          occ_int2/cts_dlydt_56669/Y
  (12) 0.7018           0.0017          occ_int2/cts_dlydt_56663/A
  (13) 0.8350           0.1332          occ_int2/cts_dlydt_56663/Y
  (14) 0.8372           0.0022          occ_int2/cts_buf_600056640/A
  (15) 0.9551           0.1179          occ_int2/cts_buf_600056640/Y
  (16) 0.9551           0.0001          occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.2054; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0028            0.0000          occ_int2/cts_dlydt_56664/A
  (1) 0.0231            0.0202          occ_int2/cts_dlydt_56664/Y
  (2) 0.0290            0.0059          occ_int2/cts_dlydt_56667/A
  (3) 0.0529            0.0239          occ_int2/cts_dlydt_56667/Y
  (4) 0.0594            0.0065          occ_int2/cts_dlydt_56670/A
  (5) 0.0811            0.0216          occ_int2/cts_dlydt_56670/Y
  (6) 0.0831            0.0021          occ_int2/cts_dlydt_56672/A
  (7) 0.1037            0.0206          occ_int2/cts_dlydt_56672/Y
  (8) 0.1058            0.0020          occ_int2/cts_dlydt_56671/A
  (9) 0.1274            0.0217          occ_int2/cts_dlydt_56671/Y
  (10) 0.1335           0.0061          occ_int2/cts_dlydt_56669/A
  (11) 0.1545           0.0210          occ_int2/cts_dlydt_56669/Y
  (12) 0.1561           0.0016          occ_int2/cts_dlydt_56663/A
  (13) 0.1826           0.0264          occ_int2/cts_dlydt_56663/Y
  (14) 0.1846           0.0021          occ_int2/cts_buf_600056640/A
  (15) 0.2052           0.0206          occ_int2/cts_buf_600056640/Y
  (16) 0.2054           0.0002          occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
Shortest path:
  (0) 0.0028            0.0000          occ_int2/cts_dlydt_56664/A
  (1) 0.0231            0.0202          occ_int2/cts_dlydt_56664/Y
  (2) 0.0290            0.0059          occ_int2/cts_dlydt_56667/A
  (3) 0.0529            0.0239          occ_int2/cts_dlydt_56667/Y
  (4) 0.0594            0.0065          occ_int2/cts_dlydt_56670/A
  (5) 0.0811            0.0216          occ_int2/cts_dlydt_56670/Y
  (6) 0.0831            0.0021          occ_int2/cts_dlydt_56672/A
  (7) 0.1037            0.0206          occ_int2/cts_dlydt_56672/Y
  (8) 0.1058            0.0020          occ_int2/cts_dlydt_56671/A
  (9) 0.1274            0.0217          occ_int2/cts_dlydt_56671/Y
  (10) 0.1335           0.0061          occ_int2/cts_dlydt_56669/A
  (11) 0.1545           0.0210          occ_int2/cts_dlydt_56669/Y
  (12) 0.1561           0.0016          occ_int2/cts_dlydt_56663/A
  (13) 0.1826           0.0264          occ_int2/cts_dlydt_56663/Y
  (14) 0.1846           0.0021          occ_int2/cts_buf_600056640/A
  (15) 0.2052           0.0206          occ_int2/cts_buf_600056640/Y
  (16) 0.2053           0.0001          occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1514; ID = 1.1065; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 149.4367; ClockCellArea = 164.4312; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0160            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.2222            0.2061          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.2223            0.0002          occ_int2/U1/A1
  (3) 0.4110            0.1887          occ_int2/U1/Y
  (4) 0.4122            0.0013          cts_buf_596756607/A
  (5) 0.5589            0.1467          cts_buf_596756607/Y
  (6) 0.5649            0.0060          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.8125            0.2476          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.8125            0.0000          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/A
  (9) 0.9464            0.1339          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  (10) 0.9527           0.0063          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594156581/A
  (11) 1.1025           0.1497          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594156581/Y
  (12) 1.1065           0.0040          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_8__11_/CLK
Shortest path:
  (0) 0.0160            0.0000          occ_int2/cts_dlydt_56664/A
  (1) 0.1205            0.1046          occ_int2/cts_dlydt_56664/Y
  (2) 0.1272            0.0067          occ_int2/cts_dlydt_56667/A
  (3) 0.2533            0.1261          occ_int2/cts_dlydt_56667/Y
  (4) 0.2605            0.0072          occ_int2/cts_dlydt_56670/A
  (5) 0.3797            0.1192          occ_int2/cts_dlydt_56670/Y
  (6) 0.3820            0.0022          occ_int2/cts_dlydt_56672/A
  (7) 0.4792            0.0972          occ_int2/cts_dlydt_56672/Y
  (8) 0.4815            0.0023          occ_int2/cts_dlydt_56671/A
  (9) 0.5857            0.1042          occ_int2/cts_dlydt_56671/Y
  (10) 0.5926           0.0069          occ_int2/cts_dlydt_56669/A
  (11) 0.7001           0.1075          occ_int2/cts_dlydt_56669/Y
  (12) 0.7018           0.0017          occ_int2/cts_dlydt_56663/A
  (13) 0.8350           0.1332          occ_int2/cts_dlydt_56663/Y
  (14) 0.8372           0.0022          occ_int2/cts_buf_600056640/A
  (15) 0.9551           0.1179          occ_int2/cts_buf_600056640/Y
  (16) 0.9551           0.0001          occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0230; ID = 0.2283; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 149.4367; ClockCellArea = 164.4312; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0029            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0463            0.0434          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0464            0.0002          occ_int2/U1/A1
  (3) 0.0862            0.0398          occ_int2/U1/Y
  (4) 0.0874            0.0012          cts_buf_596756607/A
  (5) 0.1109            0.0235          cts_buf_596756607/Y
  (6) 0.1163            0.0054          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.1637            0.0474          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.1637            0.0000          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/A
  (9) 0.1884            0.0247          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594856588/Y
  (10) 0.1941           0.0058          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58496/A
  (11) 0.2190           0.0248          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_58496/Y
  (12) 0.2283           0.0093          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__24_/CLK
Shortest path:
  (0) 0.0028            0.0000          occ_int2/cts_dlydt_56664/A
  (1) 0.0231            0.0202          occ_int2/cts_dlydt_56664/Y
  (2) 0.0290            0.0059          occ_int2/cts_dlydt_56667/A
  (3) 0.0529            0.0239          occ_int2/cts_dlydt_56667/Y
  (4) 0.0594            0.0065          occ_int2/cts_dlydt_56670/A
  (5) 0.0811            0.0216          occ_int2/cts_dlydt_56670/Y
  (6) 0.0831            0.0021          occ_int2/cts_dlydt_56672/A
  (7) 0.1037            0.0206          occ_int2/cts_dlydt_56672/Y
  (8) 0.1058            0.0020          occ_int2/cts_dlydt_56671/A
  (9) 0.1274            0.0217          occ_int2/cts_dlydt_56671/Y
  (10) 0.1335           0.0061          occ_int2/cts_dlydt_56669/A
  (11) 0.1545           0.0210          occ_int2/cts_dlydt_56669/Y
  (12) 0.1561           0.0016          occ_int2/cts_dlydt_56663/A
  (13) 0.1826           0.0264          occ_int2/cts_dlydt_56663/Y
  (14) 0.1846           0.0021          occ_int2/cts_buf_600056640/A
  (15) 0.2052           0.0206          occ_int2/cts_buf_600056640/Y
  (16) 0.2053           0.0001          occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg/CLK
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0037; ID = 0.7851; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0238            0.0000          cts_dlydt_57967/A
  (1) 0.1381            0.1143          cts_dlydt_57967/Y
  (2) 0.1385            0.0004          cts_dlydt_57974/A
  (3) 0.2453            0.1068          cts_dlydt_57974/Y
  (4) 0.2457            0.0004          cts_dlydt_57982/A
  (5) 0.3541            0.1085          cts_dlydt_57982/Y
  (6) 0.3556            0.0015          cts_dlydt_57981/A
  (7) 0.4661            0.1105          cts_dlydt_57981/Y
  (8) 0.4705            0.0044          cts_dlydt_57979/A
  (9) 0.6458            0.1753          cts_dlydt_57979/Y
  (10) 0.6539           0.0081          cto_buf_cln_58589/A
  (11) 0.7846           0.1307          cto_buf_cln_58589/Y
  (12) 0.7851           0.0005          occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
Shortest path:
  (0) 0.0238            0.0000          cts_dlydt_57967/A
  (1) 0.1381            0.1143          cts_dlydt_57967/Y
  (2) 0.1385            0.0004          cts_dlydt_57974/A
  (3) 0.2453            0.1068          cts_dlydt_57974/Y
  (4) 0.2457            0.0004          cts_dlydt_57982/A
  (5) 0.3541            0.1085          cts_dlydt_57982/Y
  (6) 0.3556            0.0015          cts_dlydt_57981/A
  (7) 0.4661            0.1105          cts_dlydt_57981/Y
  (8) 0.4705            0.0044          cts_dlydt_57979/A
  (9) 0.6458            0.1753          cts_dlydt_57979/Y
  (10) 0.6542           0.0084          cts_buf_724957948/A
  (11) 0.7811           0.1269          cts_buf_724957948/Y
  (12) 0.7814           0.0003          occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0006; ID = 0.1552; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0042            0.0000          cts_dlydt_57967/A
  (1) 0.0259            0.0217          cts_dlydt_57967/Y
  (2) 0.0263            0.0004          cts_dlydt_57974/A
  (3) 0.0455            0.0192          cts_dlydt_57974/Y
  (4) 0.0458            0.0004          cts_dlydt_57982/A
  (5) 0.0662            0.0203          cts_dlydt_57982/Y
  (6) 0.0676            0.0014          cts_dlydt_57981/A
  (7) 0.0893            0.0217          cts_dlydt_57981/Y
  (8) 0.0931            0.0039          cts_dlydt_57979/A
  (9) 0.1261            0.0329          cts_dlydt_57979/Y
  (10) 0.1334           0.0073          cto_buf_cln_58589/A
  (11) 0.1548           0.0214          cto_buf_cln_58589/Y
  (12) 0.1552           0.0005          occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
Shortest path:
  (0) 0.0042            0.0000          cts_dlydt_57967/A
  (1) 0.0259            0.0217          cts_dlydt_57967/Y
  (2) 0.0263            0.0004          cts_dlydt_57974/A
  (3) 0.0455            0.0192          cts_dlydt_57974/Y
  (4) 0.0458            0.0004          cts_dlydt_57982/A
  (5) 0.0662            0.0203          cts_dlydt_57982/Y
  (6) 0.0676            0.0014          cts_dlydt_57981/A
  (7) 0.0893            0.0217          cts_dlydt_57981/Y
  (8) 0.0931            0.0039          cts_dlydt_57979/A
  (9) 0.1261            0.0329          cts_dlydt_57979/Y
  (10) 0.1334           0.0073          cts_buf_724957948/A
  (11) 0.1543           0.0209          cts_buf_724957948/Y
  (12) 0.1546           0.0003          occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.4087; ID = 1.1901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 233; ClockBufArea = 1193.4602; ClockCellArea = 1358.3997; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0269            0.0000          occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.2852            0.2583          occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.2852            0.0000          occ_int2/U2/A3
  (3) 0.4031            0.1179          occ_int2/U2/Y
  (4) 0.4031            0.0000          occ_int2/cts_buf_648457136/A
  (5) 0.5211            0.1180          occ_int2/cts_buf_648457136/Y
  (6) 0.5247            0.0036          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.7950            0.2703          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.7950            0.0000          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/A
  (9) 0.9208            0.1258          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_643757089/Y
  (10) 0.9228           0.0020          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/A
  (11) 1.0483           0.1255          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58255/Y
  (12) 1.0516           0.0032          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/A
  (13) 1.1893           0.1377          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/buf_drc_cln58260/Y
  (14) 1.1901           0.0008          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/CLK
Shortest path:
  (0) 0.0238            0.0000          cts_dlydt_57967/A
  (1) 0.1381            0.1143          cts_dlydt_57967/Y
  (2) 0.1385            0.0004          cts_dlydt_57974/A
  (3) 0.2453            0.1068          cts_dlydt_57974/Y
  (4) 0.2457            0.0004          cts_dlydt_57982/A
  (5) 0.3541            0.1085          cts_dlydt_57982/Y
  (6) 0.3556            0.0015          cts_dlydt_57981/A
  (7) 0.4661            0.1105          cts_dlydt_57981/Y
  (8) 0.4705            0.0044          cts_dlydt_57979/A
  (9) 0.6458            0.1753          cts_dlydt_57979/Y
  (10) 0.6542           0.0084          cts_buf_724957948/A
  (11) 0.7811           0.1269          cts_buf_724957948/Y
  (12) 0.7814           0.0003          occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1300; ID = 0.2847; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 233; ClockBufArea = 1193.4602; ClockCellArea = 1358.3997; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0042            0.0000          cts_dlydt_57967/A
  (1) 0.0259            0.0217          cts_dlydt_57967/Y
  (2) 0.0260            0.0001          occ_int2/slow_clk_0_clkgt/cto_buf_58735/A
  (3) 0.0423            0.0164          occ_int2/slow_clk_0_clkgt/cto_buf_58735/Y
  (4) 0.0424            0.0001          occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (5) 0.0841            0.0417          occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (6) 0.0842            0.0001          occ_int2/cto_buf_58737/A
  (7) 0.1007            0.0165          occ_int2/cto_buf_58737/Y
  (8) 0.1008            0.0001          occ_int2/cto_buf_58739/A
  (9) 0.1183            0.0176          occ_int2/cto_buf_58739/Y
  (10) 0.1184           0.0001          occ_int2/U3/A3
  (11) 0.1360           0.0176          occ_int2/U3/Y
  (12) 0.1360           0.0000          occ_int2/cts_buf_701957683/A
  (13) 0.1583           0.0223          occ_int2/cts_buf_701957683/Y
  (14) 0.1986           0.0402          I_RISC_CORE/cts_buf_700357667/A
  (15) 0.2193           0.0207          I_RISC_CORE/cts_buf_700357667/Y
  (16) 0.2201           0.0008          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
  (17) 0.2557           0.0356          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  (18) 0.2557           0.0001          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/A
  (19) 0.2782           0.0225          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_688657550/Y
  (20) 0.2847           0.0064          I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK
Shortest path:
  (0) 0.0042            0.0000          cts_dlydt_57967/A
  (1) 0.0259            0.0217          cts_dlydt_57967/Y
  (2) 0.0263            0.0004          cts_dlydt_57974/A
  (3) 0.0455            0.0192          cts_dlydt_57974/Y
  (4) 0.0458            0.0004          cts_dlydt_57982/A
  (5) 0.0662            0.0203          cts_dlydt_57982/Y
  (6) 0.0676            0.0014          cts_dlydt_57981/A
  (7) 0.0893            0.0217          cts_dlydt_57981/Y
  (8) 0.0931            0.0039          cts_dlydt_57979/A
  (9) 0.1261            0.0329          cts_dlydt_57979/Y
  (10) 0.1334           0.0073          cts_buf_724957948/A
  (11) 0.1543           0.0209          cts_buf_724957948/Y
  (12) 0.1546           0.0003          occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock SYS_2x_CLK: 77 nets unchanged because there is no cap variation on their layers
Clock SYS_2x_CLK: 68 nets have their layers changed
Clock PCI_CLK: 19 nets unchanged because there is no cap variation on their layers
Clock PCI_CLK: 14 nets have their layers changed
Clock SDRAM_CLK: 35 nets unchanged because there is no cap variation on their layers
Clock SDRAM_CLK: 72 nets have their layers changed
Clock ate_clk: 23 nets have their layers changed
All clocks: total net count: 313
All clocks: total committed/restored net count: 177/5
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 131

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 5.96 sec, cpu time is 0 hr : 0 min : 5.95 sec.
Ran incremental ZGR 96 time(s) for 96 net(s) and restored ZGR 5 time(s) for 5 net(s)
Clock Qor After Layer Optimization:
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0022; ID = 1.4078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 90.4753; ClockCellArea = 99.1162; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0002; ID = 0.2957; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 90.4753; ClockCellArea = 99.1162; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1646; ID = 1.4697; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 125; ClockBufArea = 633.5810; ClockCellArea = 771.0729; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0692; ID = 0.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 125; ClockBufArea = 633.5810; ClockCellArea = 771.0729; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0000; ID = 1.2209; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0000; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0775; ID = 1.2919; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 534.9731; ClockCellArea = 556.0671; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0199; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 100; ClockBufArea = 534.9731; ClockCellArea = 556.0671; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0001; ID = 0.9547; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0001; ID = 0.2052; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1518; ID = 1.1065; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 149.4367; ClockCellArea = 164.4312; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0231; ID = 0.2283; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 149.4367; ClockCellArea = 164.4312; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0034; ID = 0.7873; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0006; ID = 0.1555; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.4063; ID = 1.1901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 233; ClockBufArea = 1193.4602; ClockCellArea = 1358.3997; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1297; ID = 0.2847; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 233; ClockBufArea = 1193.4602; ClockCellArea = 1358.3997; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 9 cell(s)
Ran incremental ZGR 108 time(s) for 108 net(s) and restored ZGR 99 time(s) for 298 net(s)
Clock QoR After Area Recovery Removal:
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0022; ID = 1.4078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 98.0996; ClockCellArea = 106.7405; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0002; ID = 0.2957; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 98.0996; ClockCellArea = 106.7405; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1640; ID = 1.4697; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 599.0174; ClockCellArea = 736.5093; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0692; ID = 0.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 599.0174; ClockCellArea = 736.5093; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0000; ID = 1.2209; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0000; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0775; ID = 1.2919; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 545.1389; ClockCellArea = 566.2328; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0199; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 545.1389; ClockCellArea = 566.2328; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0001; ID = 0.9547; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0001; ID = 0.2052; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1518; ID = 1.1065; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 149.4367; ClockCellArea = 164.4312; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0231; ID = 0.2283; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 149.4367; ClockCellArea = 164.4312; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0034; ID = 0.7876; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0006; ID = 0.1556; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.4060; ID = 1.1901; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 227; ClockBufArea = 1169.0624; ClockCellArea = 1334.0018; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1297; ID = 0.2847; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 227; ClockBufArea = 1169.0624; ClockCellArea = 1334.0018; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 82 out of 304 cell(s)
Ran incremental ZGR 46 time(s) for 131 net(s) and restored ZGR 3 time(s) for 8 net(s)
Clock QoR After Area Recovery Resizing:
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0022; ID = 1.4078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 98.0996; ClockCellArea = 106.7405; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0002; ID = 0.2957; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 98.0996; ClockCellArea = 106.7405; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1605; ID = 1.4662; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0692; ID = 0.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 1.2209; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0000; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0755; ID = 1.2898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0199; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.9547; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.2052; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1513; ID = 1.1059; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0231; ID = 0.2282; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0034; ID = 0.7876; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0006; ID = 0.1556; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.4039; ID = 1.1881; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 227; ClockBufArea = 992.9406; ClockCellArea = 1157.8800; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1293; ID = 0.2834; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 227; ClockBufArea = 992.9406; ClockCellArea = 1157.8800; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 24.13 sec, cpu time is 0 hr : 0 min : 24.53 sec.
The elapsed time for optimization of clock tree is 0 hr : 1 min : 52.06 sec, cpu time is 0 hr : 1 min : 53.57 sec.
Finished Optimization at Tue May 23 00:44:08 2023 (elapsed: 0:01:56)
Scenario atspeed:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4078       0.0022            0       0.0000       0.0000           23      90.4753      99.1162
                          -0.0628      -0.0565           +0      +0.0000      +0.0000           +2     +19.8232     +19.8232
SDRAM_CLK                  1.2209       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0113      -0.0000           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    0.9547       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          -0.0501      +0.0000           +0      +0.0000      +0.0000           +0      +9.9116      +9.9116
ate_clk                    0.7876       0.0034            0       0.0000       0.0000            8      20.3315      20.3315
                          -0.6098      +0.0031           +0      +0.0000      +0.0000           -2      -5.5912      -5.5912
Scenario atspeed:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.2957       0.0002            0       0.0000       0.0000           23      90.4753      99.1162
                          -0.0061      -0.0085           +0      +0.0000      +0.0000           +2     +19.8232     +19.8232
SDRAM_CLK                  0.2512       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0011      -0.0001           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    0.2052       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          -0.0065      +0.0000           +0      +0.0000      +0.0000           +0      +9.9116      +9.9116
ate_clk                    0.1556       0.0006            0       0.0000       0.0000            8      20.3315      20.3315
                          -0.1107      +0.0003           +0      +0.0000      +0.0000           -2      -5.5912      -5.5912
Scenario scan:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4078       0.0022            0       0.0000       0.0000           23      90.4753      99.1162
                          -0.0628      -0.0565           +0      +0.0000      +0.0000           +2     +19.8232     +19.8232
SDRAM_CLK                  1.2209       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0113      -0.0000           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    0.9547       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          -0.0501      +0.0000           +0      +0.0000      +0.0000           +0      +9.9116      +9.9116
ate_clk                    1.1881       0.4039            0       0.0000       0.0000          224     985.0621    1150.0016
                          -0.2651      -0.6557           +0      +0.0000      +0.0000          +31     -58.4531     -60.4863
Scenario scan:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.2957       0.0002            0       0.0000       0.0000           23      90.4753      99.1162
                          -0.0061      -0.0085           +0      +0.0000      +0.0000           +2     +19.8232     +19.8232
SDRAM_CLK                  0.2512       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0011      -0.0001           +0      +0.0000      +0.0000           +0      +6.3536      +6.3536
PCI_CLK                    0.2052       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          -0.0065      +0.0000           +0      +0.0000      +0.0000           +0      +9.9116      +9.9116
ate_clk                    0.2834       0.1293            0       0.0000       0.0000          224     985.0621    1150.0016
                          -0.0425      -0.1330           +0      +0.0000      +0.0000          +31     -58.4531     -60.4863
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                          -0.3037      -0.5200           +0      +0.0000      +0.0000           +4     -63.7901     -64.0443
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                          -0.2007      -0.5614           +0      +0.0000      +0.0000          +12     -16.5194     -18.2984
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                          -0.0723      -0.4664           +0      +0.0000      +0.0000          +10     +48.7956     +48.7956
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                          -0.0444      -0.0875           +0      +0.0000      +0.0000           +4     -63.7901     -64.0443
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                          -0.0221      -0.0843           +0      +0.0000      +0.0000          +12     -16.5194     -18.2984
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                          -0.0185      -0.1077           +0      +0.0000      +0.0000          +10     +48.7956     +48.7956
Scenario funcu:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                          -0.3037      -0.5200           +0      +0.0000      +0.0000           +4     -63.7901     -64.0443
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                          -0.2007      -0.5614           +0      +0.0000      +0.0000          +12     -16.5194     -18.2984
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                          -0.0723      -0.4664           +0      +0.0000      +0.0000          +10     +48.7956     +48.7956
Scenario funcu:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                          -0.0444      -0.0875           +0      +0.0000      +0.0000           +4     -63.7901     -64.0443
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                          -0.0221      -0.0843           +0      +0.0000      +0.0000          +12     -16.5194     -18.2984
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                          -0.0185      -0.1077           +0      +0.0000      +0.0000          +10     +48.7956     +48.7956
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                          -0.3037      -0.5200           +0      +0.0000      +0.0000           +4     -63.7901     -64.0443
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                          -0.2007      -0.5614           +0      +0.0000      +0.0000          +12     -16.5194     -18.2984
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                          -0.0723      -0.4664           +0      +0.0000      +0.0000          +10     +48.7956     +48.7956
ate_clk                    1.1881       0.4039            0       0.0000       0.0000          224     985.0621    1150.0016
                          -0.2651      -0.6557           +0      +0.0000      +0.0000          +31     -58.4531     -60.4863
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                          -0.0444      -0.0875           +0      +0.0000      +0.0000           +4     -63.7901     -64.0443
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                          -0.0221      -0.0843           +0      +0.0000      +0.0000          +12     -16.5194     -18.2984
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                          -0.0185      -0.1077           +0      +0.0000      +0.0000          +10     +48.7956     +48.7956
ate_clk                    0.2834       0.1293            0       0.0000       0.0000          224     985.0621    1150.0016
                          -0.0425      -0.1330           +0      +0.0000      +0.0000          +31     -58.4531     -60.4863
 Clock cells info: buffer count: 1553, buffer area: 6923.64, cell count: 175, cell area: 990.40
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 2 min : 3.83 sec, cpu time is 0 hr : 2 min : 5.34 sec. (CTS-104)
Information: The run time for balance multiple source clocks is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue May 23 00:44:15 2023
Scenario atspeed:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4078       0.0022            0       0.0000       0.0000           23      90.4753      99.1162
                                                                                                                            
SDRAM_CLK                  1.2209       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                                                                                                                            
PCI_CLK                    0.9547       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                                                                                                                            
ate_clk                    0.7876       0.0034            0       0.0000       0.0000            8      20.3315      20.3315
                                                                                                                            
Scenario atspeed:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.2957       0.0002            0       0.0000       0.0000           23      90.4753      99.1162
                                                                                                                            
SDRAM_CLK                  0.2512       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                                                                                                                            
PCI_CLK                    0.2052       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                                                                                                                            
ate_clk                    0.1556       0.0006            0       0.0000       0.0000            8      20.3315      20.3315
                                                                                                                            
Scenario scan:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4078       0.0022            0       0.0000       0.0000           23      90.4753      99.1162
                                                                                                                            
SDRAM_CLK                  1.2209       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                                                                                                                            
PCI_CLK                    0.9547       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                                                                                                                            
ate_clk                    1.1881       0.4039            0       0.0000       0.0000          224     985.0621    1150.0016
                                                                                                                            
Scenario scan:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.2957       0.0002            0       0.0000       0.0000           23      90.4753      99.1162
                                                                                                                            
SDRAM_CLK                  0.2512       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                                                                                                                            
PCI_CLK                    0.2052       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                                                                                                                            
ate_clk                    0.2834       0.1293            0       0.0000       0.0000          224     985.0621    1150.0016
                                                                                                                            
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                                                                                                                            
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                                                                                                                            
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                                                                                                                            
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                                                                                                                            
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                                                                                                                            
Scenario funcu:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                                                                                                                            
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                                                                                                                            
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                                                                                                                            
Scenario funcu:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                                                                                                                            
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                                                                                                                            
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                                                                                                                            
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                                                                                                                            
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                                                                                                                            
ate_clk                    1.1881       0.4039            0       0.0000       0.0000          224     985.0621    1150.0016
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                                                                                                                            
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                                                                                                                            
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                                                                                                                            
ate_clk                    0.2834       0.1293            0       0.0000       0.0000          224     985.0621    1150.0016
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: atspeed root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: atspeed, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0022; ID = 1.4078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 98.0996; ClockCellArea = 106.7405; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0002; ID = 0.2957; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 98.0996; ClockCellArea = 106.7405; Clock = SYS_2x_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: scan root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: scan, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0022; ID = 1.4078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 90.4753; ClockCellArea = 99.1162; Clock = SYS_2x_CLK; Mode = scan; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0002; ID = 0.2957; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 90.4753; ClockCellArea = 99.1162; Clock = SYS_2x_CLK; Mode = scan; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1605; ID = 1.4662; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0692; ID = 0.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: funcu root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: funcu, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1605; ID = 1.4662; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = funcu; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0692; ID = 0.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = funcu; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1605; ID = 1.4662; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0692; ID = 0.3454; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 116; ClockBufArea = 506.7631; ClockCellArea = 644.2551; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: atspeed root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: atspeed, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 1.2209; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: scan root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: scan, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 1.2209; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = scan; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0000; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 36.3426; ClockCellArea = 36.3426; Clock = SDRAM_CLK; Mode = scan; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0755; ID = 1.2898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0199; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: funcu root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: funcu, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0755; ID = 1.2898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = funcu; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0199; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = funcu; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0755; ID = 1.2898; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0199; ID = 0.2512; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 103; ClockBufArea = 471.4371; ClockCellArea = 492.5311; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: atspeed root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: atspeed, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.9547; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.2052; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = atspeed; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: scan root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: scan, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.9547; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = scan; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.2052; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 40.6630; ClockCellArea = 40.6630; Clock = PCI_CLK; Mode = scan; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1513; ID = 1.1059; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0231; ID = 0.2282; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: funcu root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: funcu, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1513; ID = 1.1059; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = funcu; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0231; ID = 0.2282; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = funcu; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1513; ID = 1.1059; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0231; ID = 0.2282; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 30; ClockBufArea = 144.6079; ClockCellArea = 159.6024; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: atspeed root: ate_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: ate_clk, Mode: atspeed, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0034; ID = 0.7876; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0006; ID = 0.1556; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 8; ClockBufArea = 20.3315; ClockCellArea = 20.3315; Clock = ate_clk; Mode = atspeed; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: scan root: ate_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: ate_clk, Mode: scan, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.4039; ID = 1.1881; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 224; ClockBufArea = 985.0621; ClockCellArea = 1150.0016; Clock = ate_clk; Mode = scan; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1293; ID = 0.2834; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 224; ClockBufArea = 985.0621; ClockCellArea = 1150.0016; Clock = ate_clk; Mode = scan; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.4039; ID = 1.1881; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 227; ClockBufArea = 992.9406; ClockCellArea = 1157.8800; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1293; ID = 0.2834; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 227; ClockBufArea = 992.9406; ClockCellArea = 1157.8800; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.33 sec, cpu time is 0 hr : 0 min : 0.33 sec.
Finished Final DRC Fixing at Tue May 23 00:44:21 2023 (elapsed: 0:00:06)
Scenario atspeed:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4078       0.0022            0       0.0000       0.0000           23      90.4753      99.1162
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2209       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9547       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.7876       0.0034            0       0.0000       0.0000            8      20.3315      20.3315
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario atspeed:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.2957       0.0002            0       0.0000       0.0000           23      90.4753      99.1162
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2512       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2052       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.1556       0.0006            0       0.0000       0.0000            8      20.3315      20.3315
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario scan:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4078       0.0022            0       0.0000       0.0000           23      90.4753      99.1162
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2209       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9547       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    1.1881       0.4039            0       0.0000       0.0000          224     985.0621    1150.0016
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario scan:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.2957       0.0002            0       0.0000       0.0000           23      90.4753      99.1162
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2512       0.0000            0       0.0000       0.0000            9      36.3426      36.3426
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2052       0.0001            0       0.0000       0.0000            8      40.6630      40.6630
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.2834       0.1293            0       0.0000       0.0000          224     985.0621    1150.0016
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario funcu:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario funcu:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.4662       0.1605            0       0.0000       0.0000          116     506.7631     644.2551
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.2898       0.0755            0       0.0000       0.0000          100     463.5587     484.6526
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    1.1059       0.1513            0       0.0000       0.0000           30     144.6079     159.6024
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    1.1881       0.4039            0       0.0000       0.0000          224     985.0621    1150.0016
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3454       0.0692            0       0.0000       0.0000          116     506.7631     644.2551
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2512       0.0199            0       0.0000       0.0000          100     463.5587     484.6526
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2282       0.0231            0       0.0000       0.0000           30     144.6079     159.6024
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.2834       0.1293            0       0.0000       0.0000          224     985.0621    1150.0016
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 10.99 sec, cpu time is 0 hr : 0 min : 10.99 sec. (CTS-104)
All together, ran incremental ZGR 1291 time(s) for 2551 net(s) and restoring ZGR invoked 642 time(s) for 1347 net(s)
There are 73 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 10846
NPLDRC Place Cache: hit rate  89.9%  (10846 / 107241)
NPLDRC Access Cache: unique cache elements 12488
NPLDRC Access Cache: hit rate  88.4%  (12488 / 107340)
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 300 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        57839        Yes DEFAULT_VA
      105360         2030        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (414 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (904 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  59869
number of references:               300
number of site rows:                478
number of locations attempted:  1192291
number of locations failed:      279811  (23.5%)

Legality of references at locations:
226 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8470     119527     24600 ( 20.6%)      72973     21262 ( 29.1%)  AO22X1_HVT
  2803      49326      9242 ( 18.7%)      28437      8070 ( 28.4%)  OR2X1_HVT
  2188      37880      6851 ( 18.1%)      21072      5590 ( 26.5%)  AND2X1_HVT
  2076      31414      6039 ( 19.2%)      16223      4771 ( 29.4%)  AO22X1_LVT
  1287      20775      6108 ( 29.4%)      12699      4302 ( 33.9%)  FADDX1_LVT
  1840      29551      5412 ( 18.3%)      15732      4243 ( 27.0%)  AND2X1_LVT
  1716      27885      5407 ( 19.4%)       7588      3425 ( 45.1%)  DELLN1X2_RVT
  1374      19761      4153 ( 21.0%)       7396      2943 ( 39.8%)  NBUFFX4_LVT
  1109      20072      3749 ( 18.7%)       6589      3291 ( 49.9%)  NBUFFX2_HVT
  1342      20955      3730 ( 17.8%)       7288      2992 ( 41.1%)  NBUFFX2_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO21X2_HVT
     2         32        20 ( 62.5%)         16        15 ( 93.8%)  OAI21X2_HVT
     5         80        57 ( 71.2%)         72        53 ( 73.6%)  OAI222X2_LVT
     6        137        82 ( 59.9%)        105        80 ( 76.2%)  HADDX2_LVT
     4         48        25 ( 52.1%)         24        16 ( 66.7%)  NOR3X0_LVT
     2         40        15 ( 37.5%)         16        15 ( 93.8%)  OA221X1_LVT
     9        271       124 ( 45.8%)        175       110 ( 62.9%)  XOR3X2_RVT
     6         78        32 ( 41.0%)         54        31 ( 57.4%)  IBUFFX4_RVT
     2         40        19 ( 47.5%)         40        18 ( 45.0%)  OR2X4_HVT
     2         32        11 ( 34.4%)         16        11 ( 68.8%)  NAND2X4_RVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX1_HVT
      478       239 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       50216 (563449 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.400 um ( 0.24 row height)
rms weighted cell displacement:   0.400 um ( 0.24 row height)
max cell displacement:           11.610 um ( 6.94 row height)
avg cell displacement:            0.077 um ( 0.05 row height)
avg weighted cell displacement:   0.077 um ( 0.05 row height)
number of cells moved:             2545
number of large displacements:       29
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/U896 (OR2X1_HVT)
  Input location: (530.144,138.744)
  Legal location: (538.2,147.104)
  Displacement:  11.610 um ( 6.94 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3831 (OR2X1_HVT)
  Input location: (648.248,78.552)
  Legal location: (647.64,86.912)
  Displacement:   8.382 um ( 5.01 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4130 (OR2X1_HVT)
  Input location: (679.864,81.896)
  Legal location: (680.32,90.256)
  Displacement:   8.372 um ( 5.01 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_35353 (NBUFFX2_RVT)
  Input location: (654.176,73.536)
  Legal location: (654.176,65.176)
  Displacement:   8.360 um ( 5.00 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_48285 (NBUFFX2_HVT)
  Input location: (534.704,140.416)
  Legal location: (539.416,147.104)
  Displacement:   8.181 um ( 4.89 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_24_inst_28680 (NBUFFX2_HVT)
  Input location: (549.448,113.664)
  Legal location: (543.52,118.68)
  Displacement:   7.765 um ( 4.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U5011 (AND2X1_HVT)
  Input location: (539.264,117.008)
  Legal location: (532.88,120.352)
  Displacement:   7.207 um ( 4.31 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4089 (OR2X1_HVT)
  Input location: (639.584,78.552)
  Legal location: (640.04,71.864)
  Displacement:   6.704 um ( 4.01 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_35690 (NBUFFX2_HVT)
  Input location: (568.6,108.648)
  Legal location: (568.6,101.96)
  Displacement:   6.688 um ( 4.00 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_27412 (NBUFFX2_RVT)
  Input location: (652.96,73.536)
  Legal location: (652.96,66.848)
  Displacement:   6.688 um ( 4.00 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 251122
NPLDRC Place Cache: hit rate  73.2%  (251122 / 936853)
NPLDRC Access Cache: unique cache elements 303025
NPLDRC Access Cache: hit rate  67.7%  (303025 / 937479)
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 15 min : 13.34 sec, cpu time is 0 hr : 15 min : 25.52 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 305 flat clock tree nets.
There are 369 non-sink instances (total area 1534.27) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 268 buffers and 0 inverters (total area 1166.52).
166 buffers/inverters were inserted below 18 leaf level Gates.

Skew Bottleneck Analysis:

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock ate_clk:
  Skewgroup: default_ate_clk, Corner: Cmax
    Skew jumped by 0.286 at term I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK 

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock ate_clk:
  Skewgroup: default_ate_clk, Corner: Cmax
    Skew jumped by 0.286 at term I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK 
 Compilation of clock trees finished successfully
 Run time for cts 00:21:31.14u 00:00:18.31s 00:21:32.57e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2100 seconds to build cellmap data
Total 1.7200 seconds to load 59869 cell instances into cellmap
Moveable cells: 55347; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
Average cell width 2.0590, cell height 1.6731, cell area 3.4455 for total 55651 placed and application fixed cells
Information: Current block utilization is '0.34050', effective utilization is '0.35158'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 58248, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 58248, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 732. (TIM-112)

    Scenario atspeed_capture  WNS = 0.370475, TNS = 9.154040, NVP = 32
    Scenario func_worst  WNS = 2.056455, TNS = 236.659158, NVP = 349
    Scenario func_worst_constrained  WNS = 0.214852, TNS = 0.740113, NVP = 16
    Scenario stuck_at_capture  WNS = 5.909667, TNS = 354.813198, NVP = 184
    Scenario test_worst  WNS = 0.214852, TNS = 0.740113, NVP = 16

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      7:41:31     5.910   592.083 4.288e+05    16.911  2401.349     10522      5892         0     0.000      2933 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-05-23 01:00:49 / Session: 7.69 hr / Command: 0.41 hr / Memory: 2933 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-05-23 01:00:49 / Session: 7.69 hr / Command: 0.41 hr / Memory: 2933 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-05-23 01:00:49 / Session: 7.69 hr / Command: 0.41 hr / Memory: 2933 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-05-23 01:00:49 / Session: 7.69 hr / Command: 0.41 hr / Memory: 2933 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   85  Alloctr   86  Proc 4758 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   95  Alloctr   97  Proc 4758 
Net statistics:
Total number of nets     = 58281
Number of nets to route  = 308
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 125
Number of nets with min-layer-mode soft-cost-medium = 125
Number of nets with max-layer-mode hard = 125
309 nets are fully connected,
 of which 1 are detail routed and 308 are global routed.
125 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Build All Nets] Total (MB): Used  120  Alloctr  121  Proc 4758 
Average gCell capacity  4.60     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.73     on layer (3)    M3
Average gCell capacity  3.79     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:04 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  149  Alloctr  151  Proc 4758 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   61  Alloctr   62  Proc    0 
[End of Build Data] Total (MB): Used  149  Alloctr  152  Proc 4758 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  149  Alloctr  152  Proc 4758 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc   16 
[End of Initial Routing] Total (MB): Used  325  Alloctr  328  Proc 4774 
Initial. Routing result:
Initial. Both Dirs: Overflow =    29 Max = 3 GRCs =    91 (0.02%)
Initial. H routing: Overflow =    26 Max = 2 (GRCs =  1) GRCs =    90 (0.03%)
Initial. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =    19 Max = 2 (GRCs =  1) GRCs =    32 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     6 Max = 1 (GRCs = 55) GRCs =    55 (0.02%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     6 Max =  1 GRCs =    58 (0.03%)
Initial. H routing: Overflow =     6 Max =  1 (GRCs = 58) GRCs =    58 (0.07%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     6 Max =  1 (GRCs = 55) GRCs =    55 (0.06%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 52976.05
Initial. Layer M1 wire length = 4.74
Initial. Layer M2 wire length = 13.48
Initial. Layer M3 wire length = 22186.59
Initial. Layer M4 wire length = 26295.99
Initial. Layer M5 wire length = 2865.74
Initial. Layer M6 wire length = 1521.97
Initial. Layer M7 wire length = 87.52
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 19026
Initial. Via VIA12SQ_C count = 5768
Initial. Via VIA23SQ_C count = 5770
Initial. Via VIA34SQ_C count = 7042
Initial. Via VIA45SQ_C count = 308
Initial. Via VIA56SQ_C count = 130
Initial. Via VIA67SQ_C count = 8
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  325  Alloctr  328  Proc 4774 
phase1. Routing result:
phase1. Both Dirs: Overflow =    14 Max = 3 GRCs =    68 (0.01%)
phase1. H routing: Overflow =    11 Max = 2 (GRCs =  1) GRCs =    67 (0.02%)
phase1. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     6 Max = 2 (GRCs =  1) GRCs =    17 (0.01%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     5 Max = 1 (GRCs = 49) GRCs =    49 (0.02%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     5 Max =  1 GRCs =    50 (0.03%)
phase1. H routing: Overflow =     5 Max =  1 (GRCs = 50) GRCs =    50 (0.06%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     5 Max =  1 (GRCs = 49) GRCs =    49 (0.06%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 52962.25
phase1. Layer M1 wire length = 4.74
phase1. Layer M2 wire length = 37.17
phase1. Layer M3 wire length = 22197.23
phase1. Layer M4 wire length = 26262.93
phase1. Layer M5 wire length = 2870.82
phase1. Layer M6 wire length = 1510.27
phase1. Layer M7 wire length = 79.11
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 18997
phase1. Via VIA12SQ_C count = 5767
phase1. Via VIA23SQ_C count = 5767
phase1. Via VIA34SQ_C count = 7028
phase1. Via VIA45SQ_C count = 304
phase1. Via VIA56SQ_C count = 125
phase1. Via VIA67SQ_C count = 6
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  325  Alloctr  327  Proc 4774 
phase2. Routing result:
phase2. Both Dirs: Overflow =     6 Max = 3 GRCs =     5 (0.00%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 52955.36
phase2. Layer M1 wire length = 4.74
phase2. Layer M2 wire length = 42.72
phase2. Layer M3 wire length = 22178.47
phase2. Layer M4 wire length = 26260.55
phase2. Layer M5 wire length = 2916.32
phase2. Layer M6 wire length = 1496.21
phase2. Layer M7 wire length = 56.35
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 18986
phase2. Via VIA12SQ_C count = 5767
phase2. Via VIA23SQ_C count = 5767
phase2. Via VIA34SQ_C count = 7022
phase2. Via VIA45SQ_C count = 306
phase2. Via VIA56SQ_C count = 122
phase2. Via VIA67SQ_C count = 2
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  325  Alloctr  327  Proc 4774 
phase3. Routing result:
phase3. Both Dirs: Overflow =     5 Max = 3 GRCs =     4 (0.00%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 52955.36
phase3. Layer M1 wire length = 4.74
phase3. Layer M2 wire length = 44.31
phase3. Layer M3 wire length = 22178.47
phase3. Layer M4 wire length = 26258.96
phase3. Layer M5 wire length = 2916.32
phase3. Layer M6 wire length = 1496.21
phase3. Layer M7 wire length = 56.35
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 18986
phase3. Via VIA12SQ_C count = 5767
phase3. Via VIA23SQ_C count = 5767
phase3. Via VIA34SQ_C count = 7022
phase3. Via VIA45SQ_C count = 306
phase3. Via VIA56SQ_C count = 122
phase3. Via VIA67SQ_C count = 2
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  236  Alloctr  237  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  325  Alloctr  327  Proc 4774 

Congestion utilization per direction:
Average vertical track utilization   =  0.64 %
Peak    vertical track utilization   = 72.73 %
Average horizontal track utilization =  0.65 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -26  Alloctr  -28  Proc    0 
[GR: Done] Total (MB): Used  302  Alloctr  303  Proc 4774 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[GR: Done] Stage (MB): Used  217  Alloctr  217  Proc   16 
[GR: Done] Total (MB): Used  302  Alloctr  303  Proc 4774 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc   16 
[End of Global Routing] Total (MB): Used  118  Alloctr  120  Proc 4774 

Start track assignment

Warning: Found 2 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Track Assign: Read routes] Total (MB): Used   95  Alloctr   96  Proc 4774 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3362 of 21426


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   99  Alloctr  100  Proc 4774 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:07 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Iteration 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   99  Alloctr  100  Proc 4774 

Number of wires with overlap after iteration 1 = 1593 of 18776


Wire length and via report:
---------------------------
Number of M1 wires: 271                   : 0
Number of M2 wires: 5602                 VIA12SQ_C: 5825
Number of M3 wires: 7554                 VIA23SQ_C: 5853
Number of M4 wires: 5027                 VIA34SQ_C: 7132
Number of M5 wires: 225                  VIA45SQ_C: 350
Number of M6 wires: 96           VIA56SQ_C: 100
Number of M7 wires: 1            VIA67SQ_C: 2
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 18776             vias: 19262

Total M1 wire length: 75.0
Total M2 wire length: 1649.5
Total M3 wire length: 22926.9
Total M4 wire length: 25155.0
Total M5 wire length: 2900.7
Total M6 wire length: 1464.9
Total M7 wire length: 57.2
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 54229.1

Longest M1 wire length: 2.2
Longest M2 wire length: 5.5
Longest M3 wire length: 284.4
Longest M4 wire length: 276.3
Longest M5 wire length: 228.3
Longest M6 wire length: 111.9
Longest M7 wire length: 57.2
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:07 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Done] Total (MB): Used   88  Alloctr   90  Proc 4774 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used  101  Alloctr  103  Proc 4774 
Total number of nets = 58281, of which 0 are not extracted
Total number of open nets = 57942, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/3050 Partitions, Violations =        0
Routed  21/3050 Partitions, Violations =        0
Routed  31/3050 Partitions, Violations =        0
Routed  45/3050 Partitions, Violations =        0
Routed  61/3050 Partitions, Violations =        0
Routed  77/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  150/3050 Partitions, Violations =       0
Routed  166/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  195/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  226/3050 Partitions, Violations =       0
Routed  242/3050 Partitions, Violations =       0
Routed  256/3050 Partitions, Violations =       0
Routed  271/3050 Partitions, Violations =       0
Routed  286/3050 Partitions, Violations =       0
Routed  301/3050 Partitions, Violations =       0
Routed  316/3050 Partitions, Violations =       0
Routed  330/3050 Partitions, Violations =       0
Routed  346/3050 Partitions, Violations =       1
Routed  360/3050 Partitions, Violations =       1
Routed  379/3050 Partitions, Violations =       0
Routed  390/3050 Partitions, Violations =       1
Routed  407/3050 Partitions, Violations =       1
Routed  420/3050 Partitions, Violations =       1
Routed  436/3050 Partitions, Violations =       1
Routed  450/3050 Partitions, Violations =       5
Routed  466/3050 Partitions, Violations =       19
Routed  480/3050 Partitions, Violations =       17
Routed  497/3050 Partitions, Violations =       17
Routed  510/3050 Partitions, Violations =       11
Routed  529/3050 Partitions, Violations =       13
Routed  540/3050 Partitions, Violations =       8
Routed  562/3050 Partitions, Violations =       10
Routed  570/3050 Partitions, Violations =       11
Routed  585/3050 Partitions, Violations =       10
Routed  600/3050 Partitions, Violations =       12
Routed  615/3050 Partitions, Violations =       16
Routed  631/3050 Partitions, Violations =       17
Routed  645/3050 Partitions, Violations =       16
Routed  667/3050 Partitions, Violations =       14
Routed  675/3050 Partitions, Violations =       15
Routed  690/3050 Partitions, Violations =       16
Routed  705/3050 Partitions, Violations =       17
Routed  720/3050 Partitions, Violations =       22
Routed  742/3050 Partitions, Violations =       22
Routed  750/3050 Partitions, Violations =       29
Routed  765/3050 Partitions, Violations =       23
Routed  781/3050 Partitions, Violations =       23
Routed  795/3050 Partitions, Violations =       18
Routed  810/3050 Partitions, Violations =       19
Routed  825/3050 Partitions, Violations =       21
Routed  840/3050 Partitions, Violations =       20
Routed  862/3050 Partitions, Violations =       22
Routed  870/3050 Partitions, Violations =       26
Routed  885/3050 Partitions, Violations =       28
Routed  904/3050 Partitions, Violations =       28
Routed  915/3050 Partitions, Violations =       23
Routed  930/3050 Partitions, Violations =       27
Routed  947/3050 Partitions, Violations =       27
Routed  960/3050 Partitions, Violations =       27
Routed  979/3050 Partitions, Violations =       26
Routed  991/3050 Partitions, Violations =       26
Routed  1005/3050 Partitions, Violations =      25
Routed  1024/3050 Partitions, Violations =      26
Routed  1038/3050 Partitions, Violations =      26
Routed  1050/3050 Partitions, Violations =      26
Routed  1070/3050 Partitions, Violations =      22
Routed  1085/3050 Partitions, Violations =      28
Routed  1095/3050 Partitions, Violations =      28
Routed  1117/3050 Partitions, Violations =      30
Routed  1133/3050 Partitions, Violations =      24
Routed  1140/3050 Partitions, Violations =      22
Routed  1155/3050 Partitions, Violations =      27
Routed  1181/3050 Partitions, Violations =      27
Routed  1185/3050 Partitions, Violations =      27
Routed  1200/3050 Partitions, Violations =      28
Routed  1215/3050 Partitions, Violations =      28
Routed  1231/3050 Partitions, Violations =      28
Routed  1245/3050 Partitions, Violations =      28
Routed  1264/3050 Partitions, Violations =      27
Routed  1282/3050 Partitions, Violations =      28
Routed  1290/3050 Partitions, Violations =      24
Routed  1315/3050 Partitions, Violations =      34
Routed  1332/3050 Partitions, Violations =      33
Routed  1335/3050 Partitions, Violations =      35
Routed  1350/3050 Partitions, Violations =      30
Routed  1382/3050 Partitions, Violations =      30
Routed  1383/3050 Partitions, Violations =      30
Routed  1395/3050 Partitions, Violations =      24
Routed  1427/3050 Partitions, Violations =      26
Routed  1432/3050 Partitions, Violations =      26
Routed  1440/3050 Partitions, Violations =      28
Routed  1478/3050 Partitions, Violations =      26
Routed  1482/3050 Partitions, Violations =      26
Routed  1487/3050 Partitions, Violations =      26
Routed  1500/3050 Partitions, Violations =      24
Routed  1529/3050 Partitions, Violations =      23
Routed  1530/3050 Partitions, Violations =      23
Routed  1545/3050 Partitions, Violations =      27
Routed  1580/3050 Partitions, Violations =      27
Routed  1581/3050 Partitions, Violations =      27
Routed  1590/3050 Partitions, Violations =      27
Routed  1631/3050 Partitions, Violations =      23
Routed  1632/3050 Partitions, Violations =      23
Routed  1639/3050 Partitions, Violations =      23
Routed  1650/3050 Partitions, Violations =      27
Routed  1682/3050 Partitions, Violations =      27
Routed  1683/3050 Partitions, Violations =      27
Routed  1695/3050 Partitions, Violations =      23
Routed  1732/3050 Partitions, Violations =      24
Routed  1733/3050 Partitions, Violations =      24
Routed  1740/3050 Partitions, Violations =      24
Routed  1777/3050 Partitions, Violations =      30
Routed  1782/3050 Partitions, Violations =      30
Routed  1785/3050 Partitions, Violations =      30
Routed  1800/3050 Partitions, Violations =      30
Routed  1826/3050 Partitions, Violations =      25
Routed  1831/3050 Partitions, Violations =      25
Routed  1845/3050 Partitions, Violations =      25
Routed  1875/3050 Partitions, Violations =      26
Routed  1876/3050 Partitions, Violations =      26
Routed  1890/3050 Partitions, Violations =      26
Routed  1923/3050 Partitions, Violations =      26
Routed  1924/3050 Partitions, Violations =      26
Routed  1935/3050 Partitions, Violations =      26
Routed  1970/3050 Partitions, Violations =      23
Routed  1971/3050 Partitions, Violations =      23
Routed  1981/3050 Partitions, Violations =      23
Routed  1995/3050 Partitions, Violations =      25
Routed  2016/3050 Partitions, Violations =      25
Routed  2026/3050 Partitions, Violations =      25
Routed  2040/3050 Partitions, Violations =      25
Routed  2061/3050 Partitions, Violations =      25
Routed  2070/3050 Partitions, Violations =      25
Routed  2085/3050 Partitions, Violations =      23
Routed  2105/3050 Partitions, Violations =      23
Routed  2117/3050 Partitions, Violations =      23
Routed  2130/3050 Partitions, Violations =      23
Routed  2148/3050 Partitions, Violations =      23
Routed  2160/3050 Partitions, Violations =      23
Routed  2196/3050 Partitions, Violations =      23
Routed  2197/3050 Partitions, Violations =      23
Routed  2205/3050 Partitions, Violations =      23
Routed  2236/3050 Partitions, Violations =      23
Routed  2238/3050 Partitions, Violations =      23
Routed  2250/3050 Partitions, Violations =      23
Routed  2275/3050 Partitions, Violations =      24
Routed  2284/3050 Partitions, Violations =      24
Routed  2295/3050 Partitions, Violations =      24
Routed  2314/3050 Partitions, Violations =      24
Routed  2326/3050 Partitions, Violations =      24
Routed  2354/3050 Partitions, Violations =      24
Routed  2355/3050 Partitions, Violations =      24
Routed  2372/3050 Partitions, Violations =      25
Routed  2390/3050 Partitions, Violations =      25
Routed  2400/3050 Partitions, Violations =      25
Routed  2425/3050 Partitions, Violations =      25
Routed  2434/3050 Partitions, Violations =      25
Routed  2445/3050 Partitions, Violations =      25
Routed  2460/3050 Partitions, Violations =      25
Routed  2475/3050 Partitions, Violations =      25
Routed  2497/3050 Partitions, Violations =      25
Routed  2507/3050 Partitions, Violations =      25
Routed  2529/3050 Partitions, Violations =      25
Routed  2535/3050 Partitions, Violations =      25
Routed  2560/3050 Partitions, Violations =      25
Routed  2565/3050 Partitions, Violations =      25
Routed  2590/3050 Partitions, Violations =      25
Routed  2595/3050 Partitions, Violations =      25
Routed  2620/3050 Partitions, Violations =      25
Routed  2628/3050 Partitions, Violations =      25
Routed  2652/3050 Partitions, Violations =      26
Routed  2657/3050 Partitions, Violations =      26
Routed  2679/3050 Partitions, Violations =      25
Routed  2685/3050 Partitions, Violations =      25
Routed  2705/3050 Partitions, Violations =      25
Routed  2730/3050 Partitions, Violations =      25
Routed  2733/3050 Partitions, Violations =      25
Routed  2755/3050 Partitions, Violations =      25
Routed  2763/3050 Partitions, Violations =      25
Routed  2781/3050 Partitions, Violations =      25
Routed  2803/3050 Partitions, Violations =      25
Routed  2805/3050 Partitions, Violations =      25
Routed  2824/3050 Partitions, Violations =      25
Routed  2845/3050 Partitions, Violations =      26
Routed  2865/3050 Partitions, Violations =      25
Routed  2868/3050 Partitions, Violations =      25
Routed  2886/3050 Partitions, Violations =      25
Routed  2903/3050 Partitions, Violations =      25
Routed  2919/3050 Partitions, Violations =      25
Routed  2935/3050 Partitions, Violations =      25

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      25
        Diff net spacing : 8
        Less than minimum area : 6
        Same net spacing : 6
        Short : 5

[Iter 0] Elapsed real time: 0:00:40 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[Iter 0] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 0] Total (MB): Used  123  Alloctr  125  Proc 4774 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   22
Routed  2/15 Partitions, Violations =   19
Routed  3/15 Partitions, Violations =   16
Routed  4/15 Partitions, Violations =   14
Routed  5/15 Partitions, Violations =   12
Routed  6/15 Partitions, Violations =   11
Routed  7/15 Partitions, Violations =   10
Routed  8/15 Partitions, Violations =   9
Routed  9/15 Partitions, Violations =   7
Routed  10/15 Partitions, Violations =  5
Routed  11/15 Partitions, Violations =  1
Routed  12/15 Partitions, Violations =  1
Routed  13/15 Partitions, Violations =  0
Routed  14/15 Partitions, Violations =  0
Routed  15/15 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:40 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[Iter 1] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 1] Total (MB): Used  123  Alloctr  125  Proc 4774 

End DR iteration 1 with 15 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:41 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[DR] Stage (MB): Used    3  Alloctr    2  Proc    0 
[DR] Total (MB): Used   91  Alloctr   93  Proc 4774 
[DR: Done] Elapsed real time: 0:00:41 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[DR: Done] Stage (MB): Used    3  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   91  Alloctr   93  Proc 4774 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 18 aligned/redundant DRCs. (ZRT-305)

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    54458 micron
Total Number of Contacts =             18547
Total Number of Wires =                18262
Total Number of PtConns =              5088
Total Number of Routed Wires =       18262
Total Routed Wire Length =           54045 micron
Total Number of Routed Contacts =       18547
        Layer             M1 :         21 micron
        Layer             M2 :       2121 micron
        Layer             M3 :      23042 micron
        Layer             M4 :      24875 micron
        Layer             M5 :       2881 micron
        Layer             M6 :       1463 micron
        Layer             M7 :         56 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :        100
        Via        VIA45SQ_C :         46
        Via   VIA45SQ_C(rot) :        275
        Via        VIA34SQ_C :       6639
        Via        VIA23SQ_C :          7
        Via   VIA23SQ_C(rot) :       5727
        Via        VIA12SQ_C :       5514
        Via   VIA12SQ_C(rot) :        237

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18547 vias)
 
    Layer VIA1       =  0.00% (0      / 5751    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5751    vias)
    Layer VIA2       =  0.00% (0      / 5734    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5734    vias)
    Layer VIA3       =  0.00% (0      / 6639    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6639    vias)
    Layer VIA4       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA5       =  0.00% (0      / 100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (100     vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 18547 vias)
 
    Layer VIA1       =  0.00% (0      / 5751    vias)
    Layer VIA2       =  0.00% (0      / 5734    vias)
    Layer VIA3       =  0.00% (0      / 6639    vias)
    Layer VIA4       =  0.00% (0      / 321     vias)
    Layer VIA5       =  0.00% (0      / 100     vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18547 vias)
 
    Layer VIA1       =  0.00% (0      / 5751    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5751    vias)
    Layer VIA2       =  0.00% (0      / 5734    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5734    vias)
    Layer VIA3       =  0.00% (0      / 6639    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6639    vias)
    Layer VIA4       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA5       =  0.00% (0      / 100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (100     vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 58281
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 58251 nets, 0 global routed, 308 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 58248, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 373, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 11. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     1.0070  1.0070  1.1000  1.1000   Cmax
PCI_CLK      Yes     0.2545  0.2545  0.2372  0.2372   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.2534  1.2534  1.3565  1.3565   Cmax
SYS_2x_CLK   Yes     0.3871  0.3871  0.3588  0.3588   Cmin
SYS_CLK      Yes     1.0170  1.0170  1.1228  1.1228   Cmax
SYS_CLK      Yes     0.2621  0.2621  0.2455  0.2455   Cmin
SDRAM_CLK    Yes     1.1129  1.1648  1.2164  1.2564   Cmax
SDRAM_CLK    Yes     0.2677  0.2658  0.2496  0.2514   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin

Mode:test             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     1.0070  1.0070  1.1000  1.1000   Cmax
PCI_CLK      Yes     0.2545  0.2545  0.2372  0.2372   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.2561  1.2561  1.3586  1.3586   Cmax
SYS_2x_CLK   Yes     0.3908  0.3908  0.3621  0.3621   Cmin
SYS_CLK      Yes     0.9772  0.9772  1.0664  1.0664   Cmax
SYS_CLK      Yes     0.2540  0.2540  0.2366  0.2366   Cmin
SDRAM_CLK    Yes     1.1217  1.1515  1.2348  1.2455   Cmax
SDRAM_CLK    Yes     0.2704  0.2613  0.2532  0.2484   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin
ate_clk      Yes     1.0226  0.8034  1.1143  0.8581   Cmax
ate_clk      Yes     0.2596  0.1801  0.2423  0.1666   Cmin

Mode:scan             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.2340  0.2340  0.2160  0.2160   Cmin
PCI_CLK      Yes     0.8936  0.8936  0.9570  0.9570   Cmax
SYS_2x_CLK   Yes     0.3372  0.3372  0.3111  0.3111   Cmin
SYS_2x_CLK   Yes     1.3135  1.3135  1.4085  1.4085   Cmax
SDRAM_CLK    Yes     0.2867  0.2867  0.2641  0.2641   Cmin
SDRAM_CLK    Yes     1.1439  1.1439  1.2220  1.2220   Cmax
SYS_CLK      Yes     0.2695  0.2695  0.2490  0.2490   Cmin
SYS_CLK      Yes     1.0302  1.0302  1.1105  1.1105   Cmax
ate_clk      Yes     0.2471  0.2443  0.2304  0.2315   Cmin
ate_clk      Yes     1.0248  1.0733  1.1232  1.1602   Cmax
v_PCI_CLK    No          --      --      --      --   --
v_SDRAM_CLK  No          --      --      --      --   --

Mode:atspeed          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.2340  0.2340  0.2160  0.2160   Cmin
PCI_CLK      Yes     0.8936  0.8936  0.9570  0.9570   Cmax
SYS_2x_CLK   Yes     0.3372  0.3372  0.3111  0.3111   Cmin
SYS_2x_CLK   Yes     1.3135  1.3135  1.4085  1.4085   Cmax
SDRAM_CLK    Yes     0.2867  0.2867  0.2641  0.2641   Cmin
SDRAM_CLK    Yes     1.1439  1.1439  1.2220  1.2220   Cmax
SYS_CLK      Yes     0.2695  0.2695  0.2490  0.2490   Cmin
SYS_CLK      Yes     1.0302  1.0302  1.1105  1.1105   Cmax
ate_clk      Yes     0.1777  0.1777  0.1638  0.1638   Cmin
ate_clk      Yes     0.7374  0.7374  0.7908  0.7908   Cmax
v_PCI_CLK    No          --      --      --      --   --
v_SDRAM_CLK  No          --      --      --      --   --

Mode:funcu            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     1.0070  1.0070  1.1000  1.1000   Cmax
PCI_CLK      Yes     0.2545  0.2545  0.2372  0.2372   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.2534  1.2534  1.3565  1.3565   Cmax
SYS_2x_CLK   Yes     0.3871  0.3871  0.3588  0.3588   Cmin
SYS_CLK      Yes     1.0170  1.0170  1.1228  1.1228   Cmax
SYS_CLK      Yes     0.2621  0.2621  0.2455  0.2455   Cmin
SDRAM_CLK    Yes     1.1223  1.1515  1.2350  1.2455   Cmax
SDRAM_CLK    Yes     0.2705  0.2613  0.2535  0.2484   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-05-23 01:02:02 / Session: 7.71 hr / Command: 0.43 hr / Memory: 2949 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-05-23 01:02:03 / Session: 7.71 hr / Command: 0.43 hr / Memory: 2949 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2023-05-23 01:02:03 / Session: 7.71 hr / Command: 0.43 hr / Memory: 2949 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2023-05-23 01:04:10 / Session: 7.75 hr / Command: 0.00 hr / Memory: 2949 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2200 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 58251 nets, 0 global routed, 308 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2023-05-23 01:04:15 / Session: 7.75 hr / Command: 0.00 hr / Memory: 2949 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 58251 nets, 0 global routed, 308 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084042 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102098 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 58248, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 58248, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 732. (TIM-112)
Clock-opt command begin                   CPU: 27976 s (  7.77 hr )  ELAPSE: 27999 s (  7.78 hr )  MEM-PEAK:  2949 MB
INFO: Removed 0 routing shapes from 59714 signal nets.

Clock-opt timing update complete          CPU: 27977 s (  7.77 hr )  ELAPSE: 27999 s (  7.78 hr )  MEM-PEAK:  2949 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: atspeed_capture
2: atspeed_shift
3: func_worst
4: func_best
5: func_worst_constrained
6: func_best_constrained
7: stuck_at_capture
8: stuck_at_shift
9: test_worst
10: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: SYS_2x_CLK
9: SDRAM_CLK
10: SYS_CLK
11: ate_clk
12: v_PCI_CLK
13: v_SDRAM_CLK
14: group_pclk
15: group_sdram
16: group_sys2x
17: group_sys
18: INPUTS
19: OUTPUTS
20: SD_DDR_CLK
21: SD_DDR_CLKn

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.0000     0.0000   0.0000     0.0000      0
    1   8   0.0000     0.0000   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.0000     0.0000   0.0000     0.0000      0
    1  11   0.0000     0.0000   0.0000     0.0000      0
    1  12   0.0000     0.0000   0.0000     0.0000      0
    1  13   0.0000     0.0000   0.0000     0.0000      0
    1  14   0.0000     0.0000   0.0000     0.0000      0
    1  15   0.0104     0.0104   0.0000     0.0000      0
    1  16   0.2176     0.2176   0.0000     0.0000      0
    1  17   0.0000     0.0000   0.0000     0.0000      0
    1  18   0.0000     0.0000   0.0000     0.0000      0
    1  19   0.3696     8.9019   0.0000     0.0000      0
    2   1   0.0000     0.0000   0.0000     0.0000      0
    2   2   0.0000     0.0000   0.0000     0.0000      0
    2   3   0.0000     0.0000   0.0000     0.0000      0
    2   4   0.0000     0.0000   0.0000     0.0000      0
    2   5   0.0000     0.0000   0.0000     0.0000      0
    2   6   0.0000     0.0000   0.0000     0.0000      0
    2   7   0.0000     0.0000   0.0000     0.0000      0
    2   8   0.0000     0.0000   0.0000     0.0000      0
    2   9   0.0000     0.0000   0.0000     0.0000      0
    2  10   0.0000     0.0000   0.0000     0.0000      0
    2  11   0.0000     0.0000   0.0000     0.0000      0
    2  12   0.0000     0.0000   0.0000     0.0000      0
    2  13   0.0000     0.0000   0.0000     0.0000      0
    2  14   0.0000     0.0000   0.0000     0.0000      0
    2  15   0.0000     0.0000   0.0000     0.0000      0
    2  16   0.0000     0.0000   0.0000     0.0000      0
    2  17   0.0000     0.0000   0.0000     0.0000      0
    2  18   0.0000     0.0000   0.0000     0.0000      0
    2  19   0.0000     0.0000   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.1261     1.1982        -          -      -
    3   9   0.0502     1.0820        -          -      -
    3  10   2.0563   234.6440        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  20   0.0000     0.0000        -          -      -
    3  21   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.1368     7.0232     64
    4   5        -          -   0.0064     0.0275     10
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  20        -          -   0.0000     0.0000      0
    4  21        -          -   0.0000     0.0000      0
    5   1   0.0000     0.0000   0.0000     0.0000      0
    5   2   0.0000     0.0000   0.0000     0.0000      0
    5   3   0.0000     0.0000   0.0000     0.0000      0
    5   4   0.0000     0.0000   0.0000     0.0000      0
    5   5   0.0000     0.0000   0.1078     2.3135     32
    5   6   0.0000     0.0000   0.0000     0.0000      0
    5   7   0.0000     0.0000   0.0000     0.0000      0
    5   8   0.2176     0.2176   0.0000     0.0000      0
    5   9   0.0652     0.2553   0.0000     0.0000      0
    5  10   0.0868     0.2736   0.0000     0.0000      0
    5  12   0.0000     0.0000   0.0000     0.0000      0
    5  13   0.0000     0.0000   0.0000     0.0000      0
    5  20   0.0000     0.0000   0.0000     0.0000      0
    5  21   0.0000     0.0000   0.0000     0.0000      0
    6   1   0.0000     0.0000   0.0000     0.0000      0
    6   2   0.0000     0.0000   0.0000     0.0000      0
    6   3   0.0000     0.0000   0.0000     0.0000      0
    6   4   0.0000     0.0000   0.0000     0.0000      0
    6   5   0.0000     0.0000   0.0064     0.0275     10
    6   6   0.0000     0.0000   0.0000     0.0000      0
    6   7   0.0000     0.0000   0.0000     0.0000      0
    6   8   0.0000     0.0000   0.0000     0.0000      0
    6   9   0.0000     0.0000   0.0000     0.0000      0
    6  10   0.0000     0.0000   0.0000     0.0000      0
    6  12   0.0000     0.0000   0.0000     0.0000      0
    6  13   0.0000     0.0000   0.0000     0.0000      0
    6  20   0.0000     0.0000   0.0000     0.0000      0
    6  21   0.0000     0.0000   0.0000     0.0000      0
    7   1   0.0000     0.0000   0.0000     0.0000      0
    7   2   0.0000     0.0000   0.0000     0.0000      0
    7   3   0.0000     0.0000   0.0000     0.0000      0
    7   4   0.0000     0.0000   0.0000     0.0000      0
    7   5   0.0000     0.0000   0.0000     0.0000      0
    7   6   0.0000     0.0000   0.0000     0.0000      0
    7   7   0.3723     0.6270   0.0000     0.0000      0
    7   8   0.4510     0.4510   0.0000     0.0000      0
    7   9   0.8917     2.0480   0.0000     0.0000      0
    7  10   0.4599     0.4599   0.0000     0.0000      0
    7  11   0.0000     0.0000   0.0000     0.0000      0
    7  12   0.0000     0.0000   0.0000     0.0000      0
    7  13   0.0000     0.0000   0.0000     0.0000      0
    7  14   0.0000     0.0000   0.0000     0.0000      0
    7  15   0.0104     0.0104   0.0000     0.0000      0
    7  16   0.0000     0.0000   0.0000     0.0000      0
    7  17   0.0000     0.0000   0.0000     0.0000      0
    7  18   0.8689    47.7931   0.0000     0.0000      0
    7  19   5.9175   303.6533   0.0000     0.0000      0
    8   1   0.0000     0.0000   0.0000     0.0000      0
    8   2   0.0000     0.0000   0.0000     0.0000      0
    8   3   0.0000     0.0000   0.0000     0.0000      0
    8   4   0.0000     0.0000   0.0000     0.0000      0
    8   5   0.0000     0.0000   0.0000     0.0000      0
    8   6   0.0000     0.0000   0.0000     0.0000      0
    8   7   0.0000     0.0000   0.0000     0.0000      0
    8   8   0.0000     0.0000   0.0356     0.0437      2
    8   9   0.0260     0.0421   0.0000     0.0000      0
    8  10   0.0000     0.0000   0.0356     0.0447      2
    8  11   0.0000     0.0000   0.0000     0.0000      0
    8  12   0.0000     0.0000   0.0000     0.0000      0
    8  13   0.0000     0.0000   0.0000     0.0000      0
    8  14   0.0000     0.0000   0.0000     0.0000      0
    8  15   0.0000     0.0000   0.0000     0.0000      0
    8  16   0.0000     0.0000   0.0000     0.0000      0
    8  17   0.0000     0.0000   0.0000     0.0000      0
    8  18   0.9333    59.0919   0.0000     0.0000      0
    8  19   1.2140    82.0174   0.0000     0.0000      0
    9   1   0.0000     0.0000        -          -      -
    9   2   0.0000     0.0000        -          -      -
    9   3   0.0000     0.0000        -          -      -
    9   4   0.0000     0.0000        -          -      -
    9   5   0.0000     0.0000        -          -      -
    9   6   0.0000     0.0000        -          -      -
    9   7   0.0000     0.0000        -          -      -
    9   8   0.2176     0.2176        -          -      -
    9   9   0.0652     0.2553        -          -      -
    9  10   0.0868     0.2736        -          -      -
    9  11   0.0000     0.0000        -          -      -
    9  12   0.0000     0.0000        -          -      -
    9  13   0.0000     0.0000        -          -      -
    9  20   0.0000     0.0000        -          -      -
    9  21   0.0000     0.0000        -          -      -
   10   1        -          -   0.0000     0.0000      0
   10   2        -          -   0.0000     0.0000      0
   10   3        -          -   0.0000     0.0000      0
   10   4        -          -   0.0000     0.0000      0
   10   5        -          -   0.0064     0.0275     10
   10   6        -          -   0.0000     0.0000      0
   10   7        -          -   0.0000     0.0000      0
   10   8        -          -   0.0000     0.0000      0
   10   9        -          -   0.0000     0.0000      0
   10  10        -          -   0.0000     0.0000      0
   10  11        -          -   0.0000     0.0000      0
   10  12        -          -   0.0000     0.0000      0
   10  13        -          -   0.0000     0.0000      0
   10  20        -          -   0.0000     0.0000      0
   10  21        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3696     9.1299   0.2280     32   0.0000     0.0000      0      199    15.0204      350  471857760
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       74     1.4014      260 442016890880
    3   *   2.0563   236.9241 236.9241    352        -          -      -      229    16.9576      350  445363168
    4   *        -          -        -      -   0.1368     7.0507     74       74     1.4018      260 406951657472
    5   *   0.2176     0.7465   0.7465     16   0.1078     2.3135     32      199    15.0225      350  441663072
    6   *   0.0000     0.0000   0.0000      0   0.0064     0.0275     10       74     1.4018      260 429820411904
    7   *   5.9175   355.0428   3.5964    184   0.0000     0.0000      0      199    15.0225      350  449327616
    8   *   1.2140   141.1513   0.0421    146   0.0356     0.0884      4       74     1.4018      260 449229651968
    9   *   0.2176     0.7465   0.7465     16        -          -      -      199    15.0225      350  447092704
   10   *        -          -        -      -   0.0064     0.0275     10       74     1.4018      260 433219371008
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   5.9175   603.8795 241.1344    547   0.1368     9.4251    100      229    16.9588      364 449229651968    422974.94      55287
--------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    5.9175   603.8795 241.1344    547   0.1368     9.4251    100      229      364 449229651968    422974.94      55287
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Clock-opt initialization complete         CPU: 28208 s (  7.84 hr )  ELAPSE: 28230 s (  7.84 hr )  MEM-PEAK:  2949 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.7400 seconds to load 59869 cell instances into cellmap
Moveable cells: 55347; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 57973 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 58281 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0590, cell height 1.6731, cell area 3.4455 for total 55651 placed and application fixed cells

Running post-clock optimization step.
Turning on CRPR.

Information: Starting clock_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-23 01:09:59 / Session: 7.85 hr / Command: 0.10 hr / Memory: 2949 MB (FLW-8100)

Clock-opt optimization Phase 5 Iter  1        603.88      241.13      9.43       592       0.423  449229651968.00       55287            7.85      2949

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 78552, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 78552, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 732. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 51503
DFT: post-opt wirelength: 44613
DFT: post-opt wirelength difference: -6889 (ratio: -13.376975 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57141, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 57141, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 732. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.7000 seconds to load 58762 cell instances into cellmap
Moveable cells: 54240; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 56869 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 57177 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0341, cell height 1.6731, cell area 3.4039 for total 54544 placed and application fixed cells
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.6400 seconds to load 58762 cell instances into cellmap
Moveable cells: 54240; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 56869 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 57177 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0341, cell height 1.6731, cell area 3.4039 for total 54544 placed and application fixed cells
Clock-opt optimization Phase 6 Iter  1        603.88      241.13      9.43       592       0.417  440189288448.00       54180            7.93      2949
Clock-opt optimization Phase 6 Iter  2        603.88      241.13      9.43       592       0.417  440189288448.00       54180            7.93      2949
Clock-opt optimization Phase 6 Iter  3        603.88      241.13      9.43       592       0.417  440189288448.00       54180            7.95      2949
Clock-opt optimization Phase 6 Iter  4        603.88      241.13      9.43       592       0.417  440189288448.00       54180            7.97      2949
Clock-opt optimization Phase 6 Iter  5        603.88      241.13      9.43       592       0.417  440189288448.00       54180            7.97      2949

Information: Ending clock_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-23 01:18:14 / Session: 7.98 hr / Command: 0.23 hr / Memory: 2949 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-23 01:18:26 / Session: 7.99 hr / Command: 0.24 hr / Memory: 2949 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1        603.88      241.13      9.43        89       0.418  443382595584.00       54660            7.99      2949
Running post-clock timing-driven placement.
Information: Current block utilization is '0.33230', effective utilization is '0.34332'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.33230', effective utilization is '0.34332'. (OPT-055)
chip utilization before DTDP: 0.34

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
Snapped 54720 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4774 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:10 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Read DB] Stage (MB): Used   81  Alloctr   81  Proc    0 
[End of Read DB] Total (MB): Used   88  Alloctr   89  Proc 4774 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   96  Alloctr   97  Proc 4774 
Net statistics:
Total number of nets     = 57654
Number of nets to route  = 57260
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 125
Number of nets with min-layer-mode soft-cost-medium = 125
Number of nets with max-layer-mode hard = 125
364 nets are fully connected,
 of which 364 are detail routed and 0 are global routed.
125 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   24  Alloctr   23  Proc    0 
[End of Build All Nets] Total (MB): Used  120  Alloctr  121  Proc 4774 
Average gCell capacity  4.67     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:04 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   30  Alloctr   31  Proc    0 
[End of Build Congestion map] Total (MB): Used  151  Alloctr  153  Proc 4774 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:06 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Build Data] Stage (MB): Used   62  Alloctr   63  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  153  Proc 4774 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  255  Alloctr  257  Proc 4854 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:11
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:18 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[End of Initial Routing] Stage (MB): Used   38  Alloctr   37  Proc    0 
[End of Initial Routing] Total (MB): Used  294  Alloctr  295  Proc 4854 
Initial. Routing result:
Initial. Both Dirs: Overflow = 12472 Max = 7 GRCs = 15955 (2.65%)
Initial. H routing: Overflow =  9036 Max = 5 (GRCs =  9) GRCs = 12586 (4.19%)
Initial. V routing: Overflow =  3435 Max = 7 (GRCs =  4) GRCs =  3369 (1.12%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =  3265 Max = 7 (GRCs =  4) GRCs =  2986 (0.99%)
Initial. M3         Overflow =  7271 Max = 5 (GRCs =  9) GRCs =  6270 (2.09%)
Initial. M4         Overflow =    51 Max = 2 (GRCs =  2) GRCs =    77 (0.03%)
Initial. M5         Overflow =  1018 Max = 3 (GRCs =  1) GRCs =  1086 (0.36%)
Initial. M6         Overflow =   119 Max = 2 (GRCs =  6) GRCs =   306 (0.10%)
Initial. M7         Overflow =   746 Max = 3 (GRCs =  1) GRCs =  5230 (1.74%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   967 Max =  3 GRCs =  5784 (3.34%)
Initial. H routing: Overflow =   836 Max =  3 (GRCs =  7) GRCs =  5436 (6.27%)
Initial. V routing: Overflow =   131 Max =  2 (GRCs =  7) GRCs =   348 (0.40%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     8 Max =  2 (GRCs =  1) GRCs =    22 (0.03%)
Initial. M3         Overflow =    57 Max =  3 (GRCs =  5) GRCs =   106 (0.12%)
Initial. M4         Overflow =     4 Max =  1 (GRCs = 21) GRCs =    21 (0.02%)
Initial. M5         Overflow =    34 Max =  3 (GRCs =  1) GRCs =   102 (0.12%)
Initial. M6         Overflow =   118 Max =  2 (GRCs =  6) GRCs =   305 (0.35%)
Initial. M7         Overflow =   744 Max =  3 (GRCs =  1) GRCs =  5228 (6.03%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1210065.95
Initial. Layer M1 wire length = 22.80
Initial. Layer M2 wire length = 314390.83
Initial. Layer M3 wire length = 409527.21
Initial. Layer M4 wire length = 189322.63
Initial. Layer M5 wire length = 200069.63
Initial. Layer M6 wire length = 74287.47
Initial. Layer M7 wire length = 22445.38
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 430182
Initial. Via VIA12SQ_C count = 185672
Initial. Via VIA23SQ_C count = 178336
Initial. Via VIA34SQ_C count = 44869
Initial. Via VIA45SQ_C count = 16728
Initial. Via VIA56SQ_C count = 3420
Initial. Via VIA67SQ_C count = 1157
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
30% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:11 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  295  Alloctr  296  Proc 4854 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3898 Max = 5 GRCs =  3366 (0.56%)
phase1. H routing: Overflow =  2357 Max = 5 (GRCs =  5) GRCs =  1969 (0.65%)
phase1. V routing: Overflow =  1541 Max = 5 (GRCs =  2) GRCs =  1397 (0.46%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =  1533 Max = 5 (GRCs =  2) GRCs =  1387 (0.46%)
phase1. M3         Overflow =  2218 Max = 5 (GRCs =  5) GRCs =  1827 (0.61%)
phase1. M4         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M5         Overflow =   125 Max = 2 (GRCs =  1) GRCs =   128 (0.04%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    35 Max =  2 GRCs =    31 (0.02%)
phase1. H routing: Overflow =    31 Max =  2 (GRCs =  4) GRCs =    27 (0.03%)
phase1. V routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     9 Max =  2 (GRCs =  3) GRCs =     6 (0.01%)
phase1. M4         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M5         Overflow =    10 Max =  2 (GRCs =  1) GRCs =     9 (0.01%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =    12 Max =  1 (GRCs = 12) GRCs =    12 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1249263.39
phase1. Layer M1 wire length = 181.16
phase1. Layer M2 wire length = 312549.95
phase1. Layer M3 wire length = 405205.21
phase1. Layer M4 wire length = 218244.33
phase1. Layer M5 wire length = 208023.01
phase1. Layer M6 wire length = 86222.08
phase1. Layer M7 wire length = 18837.65
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 447058
phase1. Via VIA12SQ_C count = 185614
phase1. Via VIA23SQ_C count = 178443
phase1. Via VIA34SQ_C count = 53072
phase1. Via VIA45SQ_C count = 23232
phase1. Via VIA56SQ_C count = 5242
phase1. Via VIA67SQ_C count = 1455
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:42 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
[End of Whole Chip Routing] Stage (MB): Used  206  Alloctr  206  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  295  Alloctr  296  Proc 4854 

Congestion utilization per direction:
Average vertical track utilization   = 14.69 %
Peak    vertical track utilization   = 166.67 %
Average horizontal track utilization = 16.07 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  264  Alloctr  267  Proc 4854 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:54 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[GR: Done] Stage (MB): Used  257  Alloctr  260  Proc   80 
[GR: Done] Total (MB): Used  264  Alloctr  267  Proc 4854 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:54 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:55
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   80 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4854 
Using per-layer congestion maps for congestion reduction.
Information: 46.03% of design has horizontal routing density above target_routing_density of 0.80.
Information: 26.78% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 94.9% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.38 to 0.50. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.40933e+10
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Note - message 'POW-006' limit (10) exceeded. Remainder will be suppressed.
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario func_best_constrained, iteration 1: expecting at least 5
Scenario func_best_constrained, iteration 2: expecting at least 6
Scenario func_best_constrained, iteration 3: expecting at least 6
Scenario func_best_constrained, iteration 4: expecting at least 6
Scenario func_best_constrained, iteration 5: expecting at least 6
Scenario func_best_constrained, iteration 6: expecting at least 6
Scenario func_best_constrained, iteration 7: expecting at least 7
Scenario func_best_constrained, iteration 8: expecting at least 8
Scenario func_best_constrained, iteration 9: expecting at least 9
Scenario func_best_constrained, iteration 10: expecting at least 10
Scenario func_best_constrained, iteration 11: expecting at least 11
Scenario atspeed_shift, iteration 1: expecting at least 5
Scenario atspeed_shift, iteration 2: expecting at least 6
Scenario atspeed_shift, iteration 3: expecting at least 6
Scenario atspeed_shift, iteration 4: expecting at least 6
Scenario atspeed_shift, iteration 5: expecting at least 6
Scenario atspeed_shift, iteration 6: expecting at least 6
Scenario stuck_at_shift, iteration 1: expecting at least 5
Scenario stuck_at_shift, iteration 2: expecting at least 6
Scenario stuck_at_shift, iteration 3: expecting at least 7
Scenario stuck_at_shift, iteration 4: expecting at least 8
Scenario stuck_at_shift, iteration 5: expecting at least 8
Scenario stuck_at_shift, iteration 6: expecting at least 8
Scenario stuck_at_shift, iteration 7: expecting at least 8
Scenario stuck_at_shift, iteration 8: expecting at least 8
****** eLpp weights ******
Number of nets: 57621, of which 57248 non-clock nets
Number of nets with 0 toggle rate: 1741
Max toggle rate = 0.833333, average toggle rate = 0.00309486
Max non-clock toggle rate = 0.416667
Weight range = (0, 110.457)
*** 39 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 57621
Amt power = 0.1
Weight range: (0.9, 16)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=stuck_at_capture
Information: Adding extra scenario atspeed_capture.
Information: Adding extra scenario func_worst.
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.48242e+10
Completed Timing-driven placement, Elapsed time =   0: 5:48 
Moved 49199 out of 59260 cells, ratio = 0.830223
Total displacement = 523269.843750(um)
Max displacement = 420.360992(um), ZBUF_2_inst_27738 (445.480011, 15.016000, 0) => (410.353912, 397.970886, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      1.51(um)
  0 ~  20% cells displacement <=      2.53(um)
  0 ~  30% cells displacement <=      3.80(um)
  0 ~  40% cells displacement <=      5.37(um)
  0 ~  50% cells displacement <=      7.28(um)
  0 ~  60% cells displacement <=      9.50(um)
  0 ~  70% cells displacement <=     12.18(um)
  0 ~  80% cells displacement <=     15.74(um)
  0 ~  90% cells displacement <=     22.53(um)
  0 ~ 100% cells displacement <=    420.36(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
Total 1.8500 seconds to load 59242 cell instances into cellmap, 49221 cells are off site row
Moveable cells: 54720; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 57349 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 57657 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0322, cell height 1.6731, cell area 3.4006 for total 55024 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 301 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        57206        Yes DEFAULT_VA
      105360         2036        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (620 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (29 sec)
Legalization complete (1632 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  59242
number of references:               301
number of site rows:                478
number of locations attempted:  1843334
number of locations failed:      547443  (29.7%)

Legality of references at locations:
268 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8441     176351     45185 ( 25.6%)     114908     42793 ( 37.2%)  AO22X1_HVT
  2351      40529     20469 ( 50.5%)      26924     13993 ( 52.0%)  SDFFARX1_LVT
  2803      61956     14090 ( 22.7%)      39182     13069 ( 33.4%)  OR2X1_HVT
  2074      47032     12745 ( 27.1%)      29407     11869 ( 40.4%)  AO22X1_LVT
  2188      44709     10265 ( 23.0%)      27984      9530 ( 34.1%)  AND2X1_HVT
  1840      39488      9082 ( 23.0%)      23875      8442 ( 35.4%)  AND2X1_LVT
  1287      25662      8339 ( 32.5%)      16933      7005 ( 41.4%)  FADDX1_LVT
   938      16272      8504 ( 52.3%)      11147      5705 ( 51.2%)  SDFFNARX1_HVT
  1350      28815      6327 ( 22.0%)      17831      5761 ( 32.3%)  NBUFFX2_LVT
  1555      31677      6422 ( 20.3%)      19308      5126 ( 26.5%)  DELLN1X2_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         48        38 ( 79.2%)         48        38 ( 79.2%)  AO21X2_RVT
     1         48        29 ( 60.4%)         40        28 ( 70.0%)  OAI22X1_RVT
     1         16         7 ( 43.8%)          8         8 (100.0%)  NOR4X1_LVT
     1         56        32 ( 57.1%)         48        32 ( 66.7%)  OA221X2_HVT
     6        168        86 ( 51.2%)        112        80 ( 71.4%)  OA222X1_HVT
     3         48        32 ( 66.7%)         32        15 ( 46.9%)  SDFFNARX2_LVT
     3         64        33 ( 51.6%)         48        32 ( 66.7%)  XNOR3X2_LVT
     2         88        51 ( 58.0%)         88        50 ( 56.8%)  HADDX1_RVT
     4         80        38 ( 47.5%)         48        34 ( 70.8%)  OAI21X1_RVT
     9        152        82 ( 53.9%)         96        57 ( 59.4%)  SDFFARX2_HVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_HVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       54720 (730886 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.497 um ( 0.30 row height)
rms weighted cell displacement:   0.497 um ( 0.30 row height)
max cell displacement:            3.086 um ( 1.85 row height)
avg cell displacement:            0.366 um ( 0.22 row height)
avg weighted cell displacement:   0.366 um ( 0.22 row height)
number of cells moved:            49743
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639 (NBUFFX2_LVT)
  Input location: (488.3,10.121)
  Legal location: (491.384,10)
  Displacement:   3.086 um ( 1.85 row height)
Cell: I_RISC_CORE/ZBUF_113_inst_79049 (NBUFFX2_HVT)
  Input location: (278.563,400)
  Legal location: (278.584,402.92)
  Displacement:   2.920 um ( 1.75 row height)
Cell: I_RISC_CORE/U292 (NAND2X4_HVT)
  Input location: (229.899,400.219)
  Legal location: (230.096,402.92)
  Displacement:   2.708 um ( 1.62 row height)
Cell: I_BLENDER_1/ZBUF_24_inst_45911 (DELLN2X2_LVT)
  Input location: (585.519,268.851)
  Legal location: (583.192,267.488)
  Displacement:   2.697 um ( 1.61 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4832 (AO22X1_HVT)
  Input location: (722.956,76.7749)
  Legal location: (720.296,76.88)
  Displacement:   2.662 um ( 1.59 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSINV_4_1044 (INVX1_LVT)
  Input location: (658.937,106.156)
  Legal location: (656.456,105.304)
  Displacement:   2.623 um ( 1.57 row height)
Cell: I_BLENDER_1/U7785 (OR2X1_HVT)
  Input location: (535.618,305.784)
  Legal location: (538.2,305.944)
  Displacement:   2.587 um ( 1.55 row height)
Cell: I_BLENDER_0/ctmTdsLR_2_38266 (AND3X1_LVT)
  Input location: (626.953,451.628)
  Legal location: (624.384,451.408)
  Displacement:   2.578 um ( 1.54 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4582 (AND2X1_HVT)
  Input location: (718.865,50.6258)
  Legal location: (716.344,50.128)
  Displacement:   2.570 um ( 1.54 row height)
Cell: I_BLENDER_0/U4653 (OAI21X1_LVT)
  Input location: (634.422,452.214)
  Legal location: (631.984,451.408)
  Displacement:   2.568 um ( 1.54 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 360236
NPLDRC Place Cache: hit rate  76.3%  (360236 / 1522264)
NPLDRC Access Cache: unique cache elements 430501
NPLDRC Access Cache: hit rate  71.7%  (430501 / 1523836)
Completed Legalization, Elapsed time =   0:27:23 
Moved 49721 out of 59260 cells, ratio = 0.839031
Total displacement = 29466.447266(um)
Max displacement = 3.690200(um), I_BLENDER_1/ZBUF_24_inst_45911 (589.471497, 268.850708, 6) => (587.143982, 269.160004, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.23(um)
  0 ~  30% cells displacement <=      0.33(um)
  0 ~  40% cells displacement <=      0.43(um)
  0 ~  50% cells displacement <=      0.54(um)
  0 ~  60% cells displacement <=      0.64(um)
  0 ~  70% cells displacement <=      0.75(um)
  0 ~  80% cells displacement <=      0.87(um)
  0 ~  90% cells displacement <=      1.10(um)
  0 ~ 100% cells displacement <=      3.69(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 57624 nets, 0 global routed, 308 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084269 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102354 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57621, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 57621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 732. (TIM-112)
Done with post-clock timing-driven placement.
Information: Ending clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-23 01:53:15 / Session: 8.57 hr / Command: 0.82 hr / Memory: 3029 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-23 01:53:35 / Session: 8.57 hr / Command: 0.82 hr / Memory: 3029 MB (FLW-8100)


START_FUNC : postDtdpRefresh CPU :  30851 s ( 8.57 hr) ELAPSE :  30873 s ( 8.58 hr) MEM-PEAK :  3029 Mb
Clock-opt optimization Phase 11 Iter  1       632.13      279.56      9.05       650       0.418  440697257984.00       54660            8.58      3029
Running final optimization step.
END_FUNC : postDtdpRefresh CPU :  30851 s ( 8.57 hr) ELAPSE :  30873 s ( 8.58 hr) MEM-PEAK :  3029 Mb
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.9700 seconds to load 59242 cell instances into cellmap
Moveable cells: 54720; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 57349 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 57657 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0322, cell height 1.6731, cell area 3.4006 for total 55024 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  1       632.13      279.56      9.05       650       0.418  440697257984.00       54660            8.58      3029
Warning: No tie cell is available for constant fixing. (OPT-200)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Clock-opt optimization Phase 13 Iter  1       632.13      279.56      9.05       650       0.418  440697257984.00       54660            8.58      3029
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 8092160)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Note - message 'POW-001' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-051' limit (10) exceeded. Remainder will be suppressed.

Clock-opt optimization Phase 15 Iter  1       632.13      279.56      9.05       625       0.418  440697257984.00       54660            8.59      3029
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2000 seconds to build cellmap data
Total 1.8100 seconds to load 59242 cell instances into cellmap
Moveable cells: 54720; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 57349 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 57657 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0322, cell height 1.6731, cell area 3.4006 for total 55024 placed and application fixed cells
Clock-opt optimization Phase 15 Iter  2       632.13      279.56      9.05       625       0.418  440697257984.00       54660            8.59      3029
Clock-opt optimization Phase 15 Iter  3       632.13      279.56      9.05       625       0.418  440697257984.00       54660            8.62      3029
Clock-opt optimization Phase 15 Iter  4       632.13      279.56      9.05       625       0.418  440697257984.00       54660            8.62      3029
Clock-opt optimization Phase 15 Iter  5       632.13      279.56      9.05       625       0.418  440697257984.00       54660            8.63      3029

Clock-opt optimization Phase 16 Iter  1       632.13      255.33      9.05        90       0.419  442206453760.00       55008            8.64      3029

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Clock-opt optimization Phase 17 Iter  1       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.68      3029
Clock-opt optimization Phase 17 Iter  2       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.68      3029
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 17 Iter  3       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.69      3029
Clock-opt optimization Phase 17 Iter  4       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.69      3029
Clock-opt optimization Phase 17 Iter  5       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.69      3029
Clock-opt optimization Phase 17 Iter  6       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.71      3029
Clock-opt optimization Phase 17 Iter  7       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.72      3029
Clock-opt optimization Phase 17 Iter  8       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.72      3029
Clock-opt optimization Phase 17 Iter  9       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.72      3029
Clock-opt optimization Phase 17 Iter 10       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.72      3029
Clock-opt optimization Phase 17 Iter 11       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.72      3029
Clock-opt optimization Phase 17 Iter 12       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.73      3029
Clock-opt optimization Phase 17 Iter 13       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.73      3029
Clock-opt optimization Phase 17 Iter 14       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.73      3029
Clock-opt optimization Phase 17 Iter 15       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.73      3029
Clock-opt optimization Phase 17 Iter 16       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.74      3029
Clock-opt optimization Phase 17 Iter 17       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.74      3029
Clock-opt optimization Phase 17 Iter 18       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.74      3029
Clock-opt optimization Phase 17 Iter 19       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.75      3029
Clock-opt optimization Phase 17 Iter 20       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.79      3029
Clock-opt optimization Phase 17 Iter 21       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.79      3029
Clock-opt optimization Phase 17 Iter 22       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.79      3029
Clock-opt optimization Phase 17 Iter 23       632.13      255.33      9.05        90       0.419  363292753920.00       55008            8.83      3029

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 18 Iter  1       632.13      199.03      9.05        90       0.420  370540347392.00       55696            8.83      3029
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 19 Iter  1       632.13      129.92      9.05        90       0.420  376074665984.00       55696            8.85      3029

Clock-opt optimization Phase 20 Iter  1       632.13      123.73      9.05        90       0.394  324151279616.00       48907            8.92      3087

Clock-opt optimization Phase 21 Iter  1       632.13      123.73      9.05        90       0.394  324151279616.00       48907            8.93      3087
Clock-opt optimization Phase 21 Iter  2       632.13      123.73      9.05        90       0.394  324151279616.00       48907            8.94      3087

INFO: Enable clock_slack updates.
Clock-opt optimization Phase 22 Iter  1       632.13      123.73      9.05        90       0.392  317318856704.00       48907            8.95      3087
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 23 Iter  1       632.13      123.61      9.05        90       0.392  293807521792.00       48907            9.10      3087
Clock-opt optimization Phase 23 Iter  2       632.13      123.61      9.05        90       0.392  293807521792.00       48907            9.16      3087

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 24 Iter  1       632.13      123.61      9.05        90       0.393  275105415168.00       48907            9.23      3087
Clock-opt optimization Phase 24 Iter  2       632.13      123.61      9.05        90       0.393  275105415168.00       48907            9.23      3087
Clock-opt optimization Phase 24 Iter  3       632.13      123.61      9.05        90       0.393  275105415168.00       48907            9.23      3087
Clock-opt optimization Phase 24 Iter  4       632.13      123.61      9.05        90       0.393  275105415168.00       48907            9.23      3087

START_FUNC : legalize_placement_pre_run_core CPU :  33236 s ( 9.23 hr) ELAPSE :  33253 s ( 9.24 hr) MEM-PEAK :  3087 Mb
END_FUNC : legalize_placement_pre_run_core CPU :  33236 s ( 9.23 hr) ELAPSE :  33253 s ( 9.24 hr) MEM-PEAK :  3087 Mb
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 582
NPLDRC Place Cache: hit rate  60.1%  (582 / 1457)
NPLDRC Access Cache: unique cache elements 582
NPLDRC Access Cache: hit rate  60.1%  (582 / 1457)
Clock-opt optimization Phase 25 Iter  1       632.13      123.60      9.05        90       0.393  275215613952.00       48912            9.24      3087
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 319 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        51461        Yes DEFAULT_VA
      105360         2033        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (744 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (42 sec)
Legalization complete (1538 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  53494
number of references:               319
number of site rows:                478
number of locations attempted:  1393354
number of locations failed:      360712  (25.9%)

Legality of references at locations:
276 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8775     145062     28748 ( 19.8%)      83785     22715 ( 27.1%)  AO22X1_HVT
  1251      21027     10720 ( 51.0%)      14035      7296 ( 52.0%)  SDFFARX1_RVT
  2812      47486      8526 ( 18.0%)      28273      6804 ( 24.1%)  OR2X1_HVT
   980      16189      8392 ( 51.8%)      10684      5625 ( 52.6%)  SDFFNARX1_HVT
  2347      39396      7037 ( 17.9%)      22442      5494 ( 24.5%)  AND2X1_HVT
  1381      28113      5371 ( 19.1%)      14296      4394 ( 30.7%)  AND2X1_LVT
  1271      24709      5269 ( 21.3%)      12880      4183 ( 32.5%)  AO22X1_LVT
   590       9850      5103 ( 51.8%)       6632      3506 ( 52.9%)  SDFFARX1_HVT
   606      10251      5012 ( 48.9%)       6703      3493 ( 52.1%)  SDFFARX1_LVT
  1777      35064      4709 ( 13.4%)      16265      3656 ( 22.5%)  NAND2X0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        13 ( 54.2%)         16        14 ( 87.5%)  NOR4X1_RVT
     2         40        27 ( 67.5%)         40        27 ( 67.5%)  OAI22X1_RVT
     6        112        70 ( 62.5%)         96        53 ( 55.2%)  SDFFNARX1_LVT
     1         24        13 ( 54.2%)         16        10 ( 62.5%)  AO222X2_RVT
     3         56        27 ( 48.2%)         24        18 ( 75.0%)  NAND4X1_RVT
     4        112        56 ( 50.0%)         96        61 ( 63.5%)  HADDX2_RVT
     2         56        32 ( 57.1%)         56        30 ( 53.6%)  HADDX2_HVT
     1         32        15 ( 46.9%)         24        15 ( 62.5%)  AOI21X2_RVT
   590       9850      5103 ( 51.8%)       6632      3506 ( 52.9%)  SDFFARX1_HVT
   980      16189      8392 ( 51.8%)      10684      5625 ( 52.6%)  SDFFNARX1_HVT

Legality of references in rows:
10 references had row failures.
Worst 10 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX4_HVT
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX1_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       48972 (630388 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.275 um ( 0.16 row height)
rms weighted cell displacement:   0.275 um ( 0.16 row height)
max cell displacement:            3.875 um ( 2.32 row height)
avg cell displacement:            0.063 um ( 0.04 row height)
avg weighted cell displacement:   0.063 um ( 0.04 row height)
number of cells moved:             4941
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_1/ctmTdsLR_7_81360 (INVX0_HVT)
  Input location: (750.24,289.224)
  Legal location: (746.744,287.552)
  Displacement:   3.875 um ( 2.32 row height)
Cell: I_BLENDER_1/ctmTdsLR_10_81363 (INVX0_HVT)
  Input location: (750.24,289.224)
  Legal location: (748.416,285.88)
  Displacement:   3.809 um ( 2.28 row height)
Cell: I_BLENDER_1/U70 (INVX4_LVT)
  Input location: (826.24,382.856)
  Legal location: (822.896,381.184)
  Displacement:   3.739 um ( 2.24 row height)
Cell: I_BLENDER_1/ctmTdsLR_12_80820 (NAND2X0_LVT)
  Input location: (818.336,285.88)
  Legal location: (816.816,282.536)
  Displacement:   3.673 um ( 2.20 row height)
Cell: ZINV_165_inst_80116 (INVX8_LVT)
  Input location: (679.864,322.664)
  Legal location: (678.496,319.32)
  Displacement:   3.613 um ( 2.16 row height)
Cell: I_BLENDER_1/ctmTdsLR_8_81479 (INVX1_LVT)
  Input location: (779.88,327.68)
  Legal location: (778.816,331.024)
  Displacement:   3.509 um ( 2.10 row height)
Cell: I_BLENDER_1/ctmTdsLR_3_80811 (NAND3X0_LVT)
  Input location: (819.4,285.88)
  Legal location: (818.488,282.536)
  Displacement:   3.466 um ( 2.07 row height)
Cell: I_BLENDER_0/ctmTdsLR_2_80552 (INVX0_LVT)
  Input location: (625.144,550.056)
  Legal location: (624.232,546.712)
  Displacement:   3.466 um ( 2.07 row height)
Cell: I_BLENDER_1/ctmTdsLR_12_81365 (OR2X1_LVT)
  Input location: (750.392,290.896)
  Legal location: (749.784,294.24)
  Displacement:   3.399 um ( 2.03 row height)
Cell: I_BLENDER_0/ctmTdsLR_5_82607 (INVX0_LVT)
  Input location: (625.144,550.056)
  Legal location: (624.992,546.712)
  Displacement:   3.347 um ( 2.00 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 344970
NPLDRC Place Cache: hit rate  68.6%  (344970 / 1100310)
NPLDRC Access Cache: unique cache elements 401362
NPLDRC Access Cache: hit rate  63.6%  (401362 / 1102605)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 51865 nets, 0 global routed, 308 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084269 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102354 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 51862, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 51862, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 731. (TIM-112)
INFO: Re-applying min timing blockers.
INFO: Re-applying reduced scenarios after LGL step.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 123 from GR congestion map (492/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.6100 seconds to load 53494 cell instances into cellmap
Moveable cells: 48972; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 51969 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 52277 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9593, cell height 1.6732, cell area 3.2790 for total 49276 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.6300 seconds to load 53494 cell instances into cellmap
Moveable cells: 48972; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 51969 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 52277 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9593, cell height 1.6732, cell area 3.2790 for total 49276 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  1       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.70      3227
Clock-opt optimization Phase 26 Iter  2       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.70      3227
Clock-opt optimization Phase 26 Iter  3       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.70      3227
Clock-opt optimization Phase 26 Iter  4       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.70      3227
Clock-opt optimization Phase 26 Iter  5       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.72      3227
Clock-opt optimization Phase 26 Iter  6       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.72      3227
Clock-opt optimization Phase 26 Iter  7       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.72      3227
Clock-opt optimization Phase 26 Iter  8       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.73      3227
Clock-opt optimization Phase 26 Iter  9       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.73      3227
Clock-opt optimization Phase 26 Iter 10       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.73      3227
Clock-opt optimization Phase 26 Iter 11       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.73      3227
Clock-opt optimization Phase 26 Iter 12       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.73      3227
Clock-opt optimization Phase 26 Iter 13       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.73      3227
Clock-opt optimization Phase 26 Iter 14       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.74      3227
Clock-opt optimization Phase 26 Iter 15       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.74      3227
Clock-opt optimization Phase 26 Iter 16       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.74      3227
Clock-opt optimization Phase 26 Iter 17       743.71      130.55      9.80       146       0.393  275215613952.00       48912            9.75      3227

Clock-opt optimization Phase 27 Iter  1       716.20      103.35      9.80       144       0.393  277919662080.00       49067            9.76      3227

Clock-opt optimization Phase 28 Iter  1       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter  2       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter  3       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter  4       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter  5       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter  6       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 28 Iter  7       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter  8       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter  9       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter 10       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter 11       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter 12       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter 13       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227
Clock-opt optimization Phase 28 Iter 14       716.20      103.35      9.80       144       0.392  275325878272.00       48698            9.79      3227

Clock-opt optimization Phase 29 Iter  1       716.20      103.35      9.80       144       0.392  275332235264.00       48698            9.80      3227
Clock-opt optimization Phase 29 Iter  2       716.20      103.35      9.80       144       0.392  275332235264.00       48698            9.80      3227
Clock-opt optimization Phase 29 Iter  3       716.20      103.35      9.80       144       0.392  275332235264.00       48698            9.80      3227
Clock-opt optimization Phase 29 Iter  4       716.20      103.35      9.80       144       0.392  275332235264.00       48698            9.80      3227
Clock-opt optimization Phase 29 Iter  5       716.20      103.35      9.80       144       0.392  275332235264.00       48698            9.80      3227

Clock-opt optimization Phase 30 Iter  1       716.20      103.35      9.80       144       0.392  275415203840.00       48698            9.80      3227
Clock-opt optimization Phase 30 Iter  2       716.20      103.35      9.80       144       0.392  275415203840.00       48698            9.80      3227
Clock-opt optimization Phase 30 Iter  3       716.20      103.35      9.80       144       0.392  275415203840.00       48698            9.81      3227
Clock-opt optimization Phase 30 Iter  4       716.20      103.35      9.80       144       0.392  275415203840.00       48698            9.81      3227
Clock-opt optimization Phase 30 Iter  5       716.20      103.35      9.80       144       0.392  275415203840.00       48698            9.82      3227


Information: Ending clock_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-23 03:09:08 / Session: 9.83 hr / Command: 2.08 hr / Memory: 3228 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :  35393 s ( 9.83 hr) ELAPSE :  35405 s ( 9.83 hr) MEM-PEAK :  3227 Mb
END_FUNC : legalize_placement_pre_run_core CPU :  35393 s ( 9.83 hr) ELAPSE :  35405 s ( 9.83 hr) MEM-PEAK :  3227 Mb
Clock-opt optimization Phase 33 Iter  1       392.24      102.89      9.80        71       0.393  276139147264.00       48770            9.83      3227
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 320 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        51317        Yes DEFAULT_VA
      105360         2035        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (663 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (2 sec)
Legalization complete (1397 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  53352
number of references:               320
number of site rows:                478
number of locations attempted:  1247021
number of locations failed:      310954  (24.9%)

Legality of references at locations:
280 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8767     143542     27921 ( 19.5%)      82545     21810 ( 26.4%)  AO22X1_HVT
  1251      20451     10530 ( 51.5%)      13500      6979 ( 51.7%)  SDFFARX1_RVT
  2794      46495      8457 ( 18.2%)      27985      6767 ( 24.2%)  OR2X1_HVT
   980      16045      8383 ( 52.2%)      10680      5643 ( 52.8%)  SDFFNARX1_HVT
  2321      37338      6524 ( 17.5%)      21399      5003 ( 23.4%)  AND2X1_HVT
   606      10027      4939 ( 49.3%)       6488      3526 ( 54.3%)  SDFFARX1_LVT
   590       9498      4948 ( 52.1%)       6298      3258 ( 51.7%)  SDFFARX1_HVT
  1270      21995      4600 ( 20.9%)      11574      3466 ( 29.9%)  AO22X1_LVT
  1384      23526      4423 ( 18.8%)      12406      3415 ( 27.5%)  AND2X1_LVT
   873      14335      4193 ( 29.3%)       8627      2870 ( 33.3%)  FADDX1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        19 ( 79.2%)         16        14 ( 87.5%)  NOR3X0_HVT
     1         24        14 ( 58.3%)         16        15 ( 93.8%)  NOR3X2_HVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  OA222X2_HVT
     2         40        27 ( 67.5%)         40        27 ( 67.5%)  OAI22X1_RVT
     3         80        50 ( 62.5%)         56        40 ( 71.4%)  AO222X2_RVT
     6        112        68 ( 60.7%)         80        54 ( 67.5%)  SDFFNARX1_LVT
     1          8         4 ( 50.0%)          8         5 ( 62.5%)  AND4X4_HVT
    25        696       356 ( 51.1%)        536       297 ( 55.4%)  SDFFASX1_LVT
     2         32        14 ( 43.8%)          8         7 ( 87.5%)  SDFFNARX2_RVT
   980      16045      8383 ( 52.2%)      10680      5643 ( 52.8%)  SDFFNARX1_HVT

Legality of references in rows:
10 references had row failures.
Worst 10 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX1_HVT
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       48830 (629761 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.123 um ( 0.07 row height)
rms weighted cell displacement:   0.123 um ( 0.07 row height)
max cell displacement:            2.888 um ( 1.73 row height)
avg cell displacement:            0.014 um ( 0.01 row height)
avg weighted cell displacement:   0.014 um ( 0.01 row height)
number of cells moved:              989
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_0/ctmTdsLR_1_42818 (AO21X1_LVT)
  Input location: (579.088,494.88)
  Legal location: (576.2,494.88)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_1/ctmTdsLR_1_39546 (AO21X1_LVT)
  Input location: (771.064,290.896)
  Legal location: (768.328,290.896)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_79956 (NBUFFX2_HVT)
  Input location: (560.24,36.752)
  Legal location: (562.216,35.08)
  Displacement:   2.588 um ( 1.55 row height)
Cell: I_BLENDER_1/U195 (AND2X1_LVT)
  Input location: (743.552,302.6)
  Legal location: (746.136,302.6)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_BLENDER_1/ZINV_104_inst_83164 (INVX8_LVT)
  Input location: (826.392,305.944)
  Legal location: (823.96,305.944)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_BLENDER_1/U252 (MUX21X2_LVT)
  Input location: (746.136,304.272)
  Legal location: (743.704,304.272)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_BLENDER_0/ctmTdsLR_4_82574 (AOI21X1_LVT)
  Input location: (690.2,421.312)
  Legal location: (687.92,421.312)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_83026 (NBUFFX4_LVT)
  Input location: (510.08,33.408)
  Legal location: (511.6,31.736)
  Displacement:   2.260 um ( 1.35 row height)
Cell: I_BLENDER_0/ctmTdsLR_1_39851 (NAND3X0_LVT)
  Input location: (679.712,419.64)
  Legal location: (677.584,419.64)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_0/ZBUF_5_inst_83058 (NBUFFX2_LVT)
  Input location: (712.088,491.536)
  Legal location: (709.96,491.536)
  Displacement:   2.128 um ( 1.27 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 318109
NPLDRC Place Cache: hit rate  67.7%  (318109 / 983370)
NPLDRC Access Cache: unique cache elements 366223
NPLDRC Access Cache: hit rate  62.8%  (366223 / 984349)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 51723 nets, 0 global routed, 308 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084269 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102354 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 51720, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 51720, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 730. (TIM-112)
INFO: Re-applying min timing blockers.

Clock-opt optimization Phase 34 Iter  1       393.25      103.88      9.83        71       0.393  276139147264.00       48770           10.26      3227
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.6000 seconds to load 53352 cell instances into cellmap
Moveable cells: 48830; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
0 out of 51826 data nets is detail routed, 308 out of 308 clock nets are detail routed and total 52134 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9630, cell height 1.6732, cell area 3.2852 for total 49134 placed and application fixed cells

Clock-opt optimization Phase 35 Iter  1       393.25      103.88      9.83        71       0.393  276115587072.00       48769           10.26      3227
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   81  Alloctr   83  Proc 5058 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   92  Alloctr   93  Proc 5058 
Net statistics:
Total number of nets     = 51753
Number of nets to route  = 308
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 125
Number of nets with min-layer-mode soft-cost-medium = 125
Number of nets with max-layer-mode hard = 125
127 nets are partially connected,
 of which 127 are detail routed and 0 are global routed.
182 nets are fully connected,
 of which 182 are detail routed and 0 are global routed.
125 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   22  Alloctr   21  Proc    0 
[End of Build All Nets] Total (MB): Used  114  Alloctr  115  Proc 5058 
Average gCell capacity  4.85     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  144  Alloctr  146  Proc 5058 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  144  Alloctr  146  Proc 5058 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  128 
[End of Blocked Pin Detection] Total (MB): Used  320  Alloctr  322  Proc 5186 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  321  Alloctr  323  Proc 5186 
Initial. Routing result:
Initial. Both Dirs: Overflow =     7 Max = 1 GRCs =    69 (0.01%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs = 57) GRCs =    57 (0.02%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M3         Overflow =     2 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     3 Max = 1 (GRCs = 34) GRCs =    34 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     3 Max =  1 GRCs =    36 (0.02%)
Initial. H routing: Overflow =     3 Max =  1 (GRCs = 35) GRCs =    35 (0.04%)
Initial. V routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     3 Max =  1 (GRCs = 34) GRCs =    34 (0.04%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 231.25
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 72.15
Initial. Layer M3 wire length = 156.00
Initial. Layer M4 wire length = 3.09
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 453
Initial. Via VIA12SQ_C count = 240
Initial. Via VIA23SQ_C count = 207
Initial. Via VIA34SQ_C count = 6
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  321  Alloctr  323  Proc 5186 
phase1. Routing result:
phase1. Both Dirs: Overflow =     7 Max = 1 GRCs =    69 (0.01%)
phase1. H routing: Overflow =     6 Max = 1 (GRCs = 57) GRCs =    57 (0.02%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase1. M3         Overflow =     2 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     3 Max = 1 (GRCs = 34) GRCs =    34 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     3 Max =  1 GRCs =    36 (0.02%)
phase1. H routing: Overflow =     3 Max =  1 (GRCs = 35) GRCs =    35 (0.04%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     3 Max =  1 (GRCs = 34) GRCs =    34 (0.04%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 231.25
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 72.15
phase1. Layer M3 wire length = 156.00
phase1. Layer M4 wire length = 3.09
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 453
phase1. Via VIA12SQ_C count = 240
phase1. Via VIA23SQ_C count = 207
phase1. Via VIA34SQ_C count = 6
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  320  Alloctr  322  Proc 5186 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =    24 (0.00%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     2 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M5         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 231.25
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 72.15
phase2. Layer M3 wire length = 156.00
phase2. Layer M4 wire length = 3.09
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 453
phase2. Via VIA12SQ_C count = 240
phase2. Via VIA23SQ_C count = 207
phase2. Via VIA34SQ_C count = 6
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  320  Alloctr  322  Proc 5186 
phase3. Routing result:
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =    24 (0.00%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
phase3. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     2 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M5         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 231.25
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 72.15
phase3. Layer M3 wire length = 156.00
phase3. Layer M4 wire length = 3.09
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 453
phase3. Via VIA12SQ_C count = 240
phase3. Via VIA23SQ_C count = 207
phase3. Via VIA34SQ_C count = 6
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  235  Alloctr  236  Proc  128 
[End of Whole Chip Routing] Total (MB): Used  320  Alloctr  322  Proc 5186 

Congestion utilization per direction:
Average vertical track utilization   =  0.49 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.51 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -27  Alloctr  -28  Proc    0 
[GR: Done] Total (MB): Used  297  Alloctr  298  Proc 5186 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[GR: Done] Stage (MB): Used  215  Alloctr  215  Proc  128 
[GR: Done] Total (MB): Used  297  Alloctr  298  Proc 5186 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc  128 
[End of Global Routing] Total (MB): Used  115  Alloctr  117  Proc 5186 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Track Assign: Read routes] Total (MB): Used   90  Alloctr   92  Proc 5186 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 378 of 1954


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   95  Alloctr   96  Proc 5186 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:04 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   95  Alloctr   96  Proc 5186 

Number of wires with overlap after iteration 1 = 335 of 1831


Wire length and via report:
---------------------------
Number of M1 wires: 131                   : 0
Number of M2 wires: 1127                 VIA12SQ_C: 1016
Number of M3 wires: 565                  VIA23SQ_C: 899
Number of M4 wires: 8            VIA34SQ_C: 12
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 1831              vias: 1927

Total M1 wire length: 21.2
Total M2 wire length: 252.8
Total M3 wire length: 377.1
Total M4 wire length: 5.6
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 656.7

Longest M1 wire length: 1.0
Longest M2 wire length: 4.6
Longest M3 wire length: 7.4
Longest M4 wire length: 2.1
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   84  Alloctr   86  Proc 5186 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used   97  Alloctr   98  Proc 5186 
Total number of nets = 51753, of which 0 are not extracted
Total number of open nets = 51414, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/3050 Partitions, Violations =        0
Routed  21/3050 Partitions, Violations =        0
Routed  31/3050 Partitions, Violations =        0
Routed  45/3050 Partitions, Violations =        0
Routed  61/3050 Partitions, Violations =        0
Routed  77/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  150/3050 Partitions, Violations =       0
Routed  166/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  195/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  226/3050 Partitions, Violations =       0
Routed  242/3050 Partitions, Violations =       0
Routed  255/3050 Partitions, Violations =       0
Routed  271/3050 Partitions, Violations =       0
Routed  286/3050 Partitions, Violations =       0
Routed  301/3050 Partitions, Violations =       0
Routed  316/3050 Partitions, Violations =       0
Routed  330/3050 Partitions, Violations =       0
Routed  346/3050 Partitions, Violations =       0
Routed  360/3050 Partitions, Violations =       0
Routed  379/3050 Partitions, Violations =       0
Routed  390/3050 Partitions, Violations =       0
Routed  407/3050 Partitions, Violations =       0
Routed  420/3050 Partitions, Violations =       0
Routed  436/3050 Partitions, Violations =       0
Routed  450/3050 Partitions, Violations =       0
Routed  466/3050 Partitions, Violations =       0
Routed  480/3050 Partitions, Violations =       3
Routed  497/3050 Partitions, Violations =       3
Routed  510/3050 Partitions, Violations =       0
Routed  529/3050 Partitions, Violations =       0
Routed  540/3050 Partitions, Violations =       2
Routed  562/3050 Partitions, Violations =       2
Routed  570/3050 Partitions, Violations =       0
Routed  585/3050 Partitions, Violations =       0
Routed  600/3050 Partitions, Violations =       2
Routed  615/3050 Partitions, Violations =       2
Routed  631/3050 Partitions, Violations =       2
Routed  645/3050 Partitions, Violations =       2
Routed  667/3050 Partitions, Violations =       5
Routed  675/3050 Partitions, Violations =       5
Routed  690/3050 Partitions, Violations =       7
Routed  705/3050 Partitions, Violations =       4
Routed  720/3050 Partitions, Violations =       5
Routed  742/3050 Partitions, Violations =       5
Routed  750/3050 Partitions, Violations =       6
Routed  765/3050 Partitions, Violations =       6
Routed  781/3050 Partitions, Violations =       6
Routed  795/3050 Partitions, Violations =       6
Routed  810/3050 Partitions, Violations =       6
Routed  825/3050 Partitions, Violations =       6
Routed  840/3050 Partitions, Violations =       8
Routed  862/3050 Partitions, Violations =       8
Routed  870/3050 Partitions, Violations =       8
Routed  885/3050 Partitions, Violations =       8
Routed  904/3050 Partitions, Violations =       8
Routed  915/3050 Partitions, Violations =       8
Routed  930/3050 Partitions, Violations =       9
Routed  947/3050 Partitions, Violations =       9
Routed  960/3050 Partitions, Violations =       9
Routed  979/3050 Partitions, Violations =       8
Routed  991/3050 Partitions, Violations =       8
Routed  1005/3050 Partitions, Violations =      8
Routed  1024/3050 Partitions, Violations =      8
Routed  1038/3050 Partitions, Violations =      8
Routed  1050/3050 Partitions, Violations =      9
Routed  1070/3050 Partitions, Violations =      9
Routed  1085/3050 Partitions, Violations =      9
Routed  1095/3050 Partitions, Violations =      11
Routed  1117/3050 Partitions, Violations =      11
Routed  1133/3050 Partitions, Violations =      11
Routed  1140/3050 Partitions, Violations =      8
Routed  1155/3050 Partitions, Violations =      8
Routed  1181/3050 Partitions, Violations =      8
Routed  1185/3050 Partitions, Violations =      9
Routed  1200/3050 Partitions, Violations =      12
Routed  1215/3050 Partitions, Violations =      12
Routed  1231/3050 Partitions, Violations =      12
Routed  1245/3050 Partitions, Violations =      8
Routed  1264/3050 Partitions, Violations =      8
Routed  1282/3050 Partitions, Violations =      8
Routed  1290/3050 Partitions, Violations =      8
Routed  1315/3050 Partitions, Violations =      8
Routed  1332/3050 Partitions, Violations =      8
Routed  1335/3050 Partitions, Violations =      8
Routed  1350/3050 Partitions, Violations =      8
Routed  1382/3050 Partitions, Violations =      8
Routed  1383/3050 Partitions, Violations =      8
Routed  1395/3050 Partitions, Violations =      8
Routed  1427/3050 Partitions, Violations =      8
Routed  1432/3050 Partitions, Violations =      8
Routed  1440/3050 Partitions, Violations =      8
Routed  1478/3050 Partitions, Violations =      8
Routed  1482/3050 Partitions, Violations =      8
Routed  1487/3050 Partitions, Violations =      8
Routed  1500/3050 Partitions, Violations =      8
Routed  1529/3050 Partitions, Violations =      8
Routed  1530/3050 Partitions, Violations =      8
Routed  1545/3050 Partitions, Violations =      10
Routed  1580/3050 Partitions, Violations =      10
Routed  1581/3050 Partitions, Violations =      10
Routed  1590/3050 Partitions, Violations =      10
Routed  1631/3050 Partitions, Violations =      8
Routed  1632/3050 Partitions, Violations =      8
Routed  1639/3050 Partitions, Violations =      8
Routed  1650/3050 Partitions, Violations =      10
Routed  1682/3050 Partitions, Violations =      10
Routed  1683/3050 Partitions, Violations =      10
Routed  1695/3050 Partitions, Violations =      9
Routed  1732/3050 Partitions, Violations =      12
Routed  1733/3050 Partitions, Violations =      12
Routed  1740/3050 Partitions, Violations =      12
Routed  1777/3050 Partitions, Violations =      11
Routed  1782/3050 Partitions, Violations =      11
Routed  1785/3050 Partitions, Violations =      11
Routed  1800/3050 Partitions, Violations =      11
Routed  1826/3050 Partitions, Violations =      8
Routed  1831/3050 Partitions, Violations =      8
Routed  1845/3050 Partitions, Violations =      11
Routed  1875/3050 Partitions, Violations =      11
Routed  1876/3050 Partitions, Violations =      11
Routed  1890/3050 Partitions, Violations =      8
Routed  1923/3050 Partitions, Violations =      8
Routed  1924/3050 Partitions, Violations =      8
Routed  1935/3050 Partitions, Violations =      8
Routed  1970/3050 Partitions, Violations =      9
Routed  1971/3050 Partitions, Violations =      9
Routed  1981/3050 Partitions, Violations =      9
Routed  1995/3050 Partitions, Violations =      8
Routed  2016/3050 Partitions, Violations =      8
Routed  2026/3050 Partitions, Violations =      8
Routed  2040/3050 Partitions, Violations =      8
Routed  2061/3050 Partitions, Violations =      8
Routed  2070/3050 Partitions, Violations =      8
Routed  2085/3050 Partitions, Violations =      8
Routed  2105/3050 Partitions, Violations =      8
Routed  2117/3050 Partitions, Violations =      8
Routed  2130/3050 Partitions, Violations =      8
Routed  2148/3050 Partitions, Violations =      8
Routed  2160/3050 Partitions, Violations =      8
Routed  2196/3050 Partitions, Violations =      8
Routed  2197/3050 Partitions, Violations =      8
Routed  2205/3050 Partitions, Violations =      8
Routed  2236/3050 Partitions, Violations =      8
Routed  2238/3050 Partitions, Violations =      8
Routed  2250/3050 Partitions, Violations =      8
Routed  2275/3050 Partitions, Violations =      8
Routed  2284/3050 Partitions, Violations =      8
Routed  2295/3050 Partitions, Violations =      8
Routed  2314/3050 Partitions, Violations =      8
Routed  2326/3050 Partitions, Violations =      8
Routed  2354/3050 Partitions, Violations =      8
Routed  2355/3050 Partitions, Violations =      8
Routed  2372/3050 Partitions, Violations =      8
Routed  2390/3050 Partitions, Violations =      8
Routed  2400/3050 Partitions, Violations =      8
Routed  2425/3050 Partitions, Violations =      8
Routed  2434/3050 Partitions, Violations =      8
Routed  2445/3050 Partitions, Violations =      8
Routed  2460/3050 Partitions, Violations =      8
Routed  2475/3050 Partitions, Violations =      8
Routed  2497/3050 Partitions, Violations =      8
Routed  2507/3050 Partitions, Violations =      8
Routed  2529/3050 Partitions, Violations =      8
Routed  2535/3050 Partitions, Violations =      8
Routed  2560/3050 Partitions, Violations =      8
Routed  2565/3050 Partitions, Violations =      8
Routed  2590/3050 Partitions, Violations =      8
Routed  2595/3050 Partitions, Violations =      8
Routed  2620/3050 Partitions, Violations =      8
Routed  2628/3050 Partitions, Violations =      8
Routed  2652/3050 Partitions, Violations =      8
Routed  2657/3050 Partitions, Violations =      8
Routed  2679/3050 Partitions, Violations =      8
Routed  2685/3050 Partitions, Violations =      8
Routed  2705/3050 Partitions, Violations =      8
Routed  2730/3050 Partitions, Violations =      8
Routed  2733/3050 Partitions, Violations =      8
Routed  2755/3050 Partitions, Violations =      8
Routed  2763/3050 Partitions, Violations =      8
Routed  2781/3050 Partitions, Violations =      8
Routed  2803/3050 Partitions, Violations =      8
Routed  2805/3050 Partitions, Violations =      8
Routed  2824/3050 Partitions, Violations =      8
Routed  2845/3050 Partitions, Violations =      8
Routed  2865/3050 Partitions, Violations =      8
Routed  2868/3050 Partitions, Violations =      8
Routed  2886/3050 Partitions, Violations =      8
Routed  2903/3050 Partitions, Violations =      8
Routed  2919/3050 Partitions, Violations =      8
Routed  2935/3050 Partitions, Violations =      8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 2
        Less than minimum area : 3
        Same net spacing : 3

[Iter 0] Elapsed real time: 0:00:27 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[Iter 0] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used  119  Alloctr  120  Proc 5186 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    6
Routed  2/3 Partitions, Violations =    4
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:27 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[Iter 1] Stage (MB): Used   34  Alloctr   33  Proc    0 
[Iter 1] Total (MB): Used  119  Alloctr  120  Proc 5186 

End DR iteration 1 with 3 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:27 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   87  Alloctr   89  Proc 5186 
[DR: Done] Elapsed real time: 0:00:27 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   87  Alloctr   89  Proc 5186 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 19 aligned/redundant DRCs. (ZRT-305)

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    54729 micron
Total Number of Contacts =             18708
Total Number of Wires =                18619
Total Number of PtConns =              5044
Total Number of Routed Wires =       18619
Total Routed Wire Length =           54321 micron
Total Number of Routed Contacts =       18708
        Layer             M1 :         20 micron
        Layer             M2 :       2275 micron
        Layer             M3 :      23248 micron
        Layer             M4 :      24788 micron
        Layer             M5 :       2881 micron
        Layer             M6 :       1463 micron
        Layer             M7 :         56 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :        100
        Via        VIA45SQ_C :         46
        Via   VIA45SQ_C(rot) :        275
        Via        VIA34SQ_C :       6570
        Via        VIA23SQ_C :          8
        Via   VIA23SQ_C(rot) :       5954
        Via        VIA12SQ_C :       5503
        Via   VIA12SQ_C(rot) :        250

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18708 vias)
 
    Layer VIA1       =  0.00% (0      / 5753    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5753    vias)
    Layer VIA2       =  0.00% (0      / 5962    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5962    vias)
    Layer VIA3       =  0.00% (0      / 6570    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6570    vias)
    Layer VIA4       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA5       =  0.00% (0      / 100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (100     vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 18708 vias)
 
    Layer VIA1       =  0.00% (0      / 5753    vias)
    Layer VIA2       =  0.00% (0      / 5962    vias)
    Layer VIA3       =  0.00% (0      / 6570    vias)
    Layer VIA4       =  0.00% (0      / 321     vias)
    Layer VIA5       =  0.00% (0      / 100     vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18708 vias)
 
    Layer VIA1       =  0.00% (0      / 5753    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5753    vias)
    Layer VIA2       =  0.00% (0      / 5962    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5962    vias)
    Layer VIA3       =  0.00% (0      / 6570    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6570    vias)
    Layer VIA4       =  0.00% (0      / 321     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (321     vias)
    Layer VIA5       =  0.00% (0      / 100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (100     vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 51753
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 51723 nets, 0 global routed, 308 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084269 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102354 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 51720, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 51720, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 730. (TIM-112)

Clock-opt optimization Phase 36 Iter  1       393.56      104.07      9.78        71       0.393  276115587072.00       48769           10.30      3355

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2023-05-23 03:37:33 / Session: 10.31 hr / Command: 2.56 hr / Memory: 3356 MB (FLW-8100)
Enable dominated scenarios

Clock-opt optimization complete               393.56      104.07      9.78        71       0.393  276115587072.00       48769           10.31      3355
Co-efficient Ratio Summary:
4.193421186468  6.578087585553  2.479653634983  7.744140640401  0.485050000353  3.179565833784  5.567214754587  2.895863487461  6.578150933325  9.017960205874  74597.322395028751  4.337171684193  1.234141752744  2.084426038318  1.156528279699
2.250260323119  6.239560928234  3.702236372712  1.840240893142  4.294066603542  7.527899588125  1.807242944146  5.787954147876  3.589182717960  1.351062360963  17336.064513801487  4.320325897250  6.449555202060
5.316976125233  4.229922409963  6.795091609119  7.396722322430  5.671704023879  7.715000328450  9.589705961115  1.237169912873  9.689273646124  1.216918183513  32180.073468319092  7.375630033574  4.581288673162
2.717389929281  4.966941276828  1.759162847133  7.763264339326  6.767907806332  6.983131428863  0.187880581792  8.323029134353  9.122628698501  6.705071449478  46325.883269431616  9.894731447160  0.215584810127
4.718589276488  0.746616594769  4.878824519517  6.857216478475  9.133418263540  9.027926377260  9.823652834062  6.142553274638  1.676654043620  7.474063295051  70575.884059827571  6.126205334813  4.466444181472
3.121071032905  3.657728173300  8.221095908108  4.697524841727  3.871193921160  8.673380650488  6.823459472458  9.024093068484  3.949944818811  5.490204160149  68773.479559440517  9.131787224076  8.926336417095
1.209159551904  4.354621610343  2.681442324194  8.346033732652  2.482444637945  6.735048707054  5.116827160128  8.871734037185  1.099395648783  7.336176827726  27122.826711165212  6.937787045745  2.999021626230
9.097940418629  8.072676802460  3.139793206589  2.170937625475  1.594741772697  4.932220832315  1.703103151358  1.151973126958  2.673089806020  4.938366843502  50275.633005361217  2.463351506115  6.787560082351
9.141628574780  1.286656015350  9.569201115895  2.585819602480  2.551363148526  9.521353445951  3.451200080412  3.477525626530  0.052201513553  0.313570783387  68619.531136957730  1.825672148112  5.487392801055
0.338671933298  2.254275518465  6.109024572752  1.123373207178  4.525607471109  9.858514743640  4.232764676979  4.349331716938  7.701552661766  9.972347108202  06566.261548701794  9.655048981962  7.818499414183
3.553751095673  4.379051149178  1.367043370931  0.202067184649  9.784714951177  4.674577340473  1.712747214219  8.159214900444  3.314147843167  4.135286443613  74950.734559374520  9.861444184028  2.797818956234
0.725954211767  6.300822846723  0.310395325418  4.151545374113  3.615647669442  4.697665052395  6.592108748021  8.964745738944  0.146384717193  1.041971816051  99616.528505773027  7.904752592777  4.413110040104
8.505001063432  7.956579212027  6.721492306574  9.445403846165  6.592121786390  1.793750587431  0.467080093398  6.343967485160  7.812397970304  4.420879212383  52174.329695369925  5.067817011462  3.955420138237
0.221227966819  4.029603827920  9.406684529023  2.789923761318  0.723294414657  8.793224787635  8.918112219113  5.103696596373  4.141094283842  8.443889984045  44864.048026206053  1.638507060342  2.991712001167
9.507750606574  9.677857612593  7.170428889403  1.500009045095  8.970596111512  3.714701287396  8.927205135512  1.698279551398  2.681183766720  9.973333436408  50777.841389316220  1.779884265149  6.693699797617
5.914874407562  6.321047309184  6.790799536427  8.313170986301  8.788058179283  2.300723435391  2.262700373267  0.504505547802  4.039281771698  1.398535440544  47075.030340101634  1.890992379072  4.660865956248
7.880883095316  5.725331379157  3.341838245766  2.792663626098  2.365283406261  4.253867463816  7.665291991874  7.402240105136  5.679662195557  7.061855161198  40043.569106547233  2.149161872151  5.771207204182
2.107959473394  9.756277753540  7.119304489402  7.338091448868  2.345947245890  2.409336848439  4.994489711154  9.020687514924  4.452200052373  1.691919234590  08207.214902298401  0.944334972068  5.460882008426
8.142691072931  4.607166846036  8.244475067983  3.504806105451  1.682716012888  7.173433718510  9.939562708373  3.617853272683  8.946772679520  1.169979232707  77604.583423112989  9.723421860105  7.265159631131
3.977636127879  7.096225137910  9.474188274890  3.222020711017  0.310435135811  5.196662695826  7.308833424349  3.832925950216  2.169183112519  1.424235777311  46309.095078524080  4.191976736612  8.663170920195
6.928427058473  8.584423810873  5.136325854944  2.135380675634  5.120128041234  7.751812653000  5.220004177603  1.353319938724  6.508164428346  3.718847183731  31828.945759305504  3.896219458297  5.425020231661
0.900763744169  2.330883387798  2.560759471089  5.851402564042  3.276467697943  4.932421693877  0.155119998999  7.230052720262  5.075468564654  9.196153141169  89291.844857218335  5.304324359218  7.903683302913
6.702643562050  0.209271034148  8.471407477125  7.457762147317  1.274721434573  5.920740924636  1.414636038041  3.524986261330  9.910198670382  2.798217103190  45790.706580712396  2.524657937488  0.080754567403
1.037848010743  5.157091782409  1.564779999206  9.766547739565  9.210874802189  6.473823894401  4.638324531610  4.193424705155  6.578038134312  2.479640887277  94962.336799109374  0.539283201294  5.652128045567
2.147546898664  4.543845225432  9.212188964207  9.375082243104  6.708009339863  4.395098516078  1.239640852744  2.083414438318  1.156049036040  2.250271132464  89086.962611823704  2.151910827090  2.965837124294
0.666900603397  8.996437603831  2.329451656968  9.322402463589  1.811221924087  0.369609519138  4.109426901484  4.388131804500  6.444037569303  5.316988634588  69721.108047316796  0.704196421661  7.780083105671
7.040239713585  0.003255071513  7.059621342418  1.470152439689  2.720513551216  9.827835139826  8.118372519099  7.333446040824  4.586760930405  2.717391438536  66192.032415161750  1.416576661038  2.100152066767
9.078064342753  1.314259100304  8.805827107796  0.072377239122  6.270037326705  0.450494780240  3.928173631613  9.852546554410  0.210066138496  4.718592755457  24907.050918513767  8.017442379972  2.530543559133
4.182636425897  9.263743168680  6.528350805259  5.386770981676  6.529199187474  0.224950513656  7.966215027570  6.185626319813  4.461036182363  3.121078581675  53180.588586707119  0.724009467347  5.624284273871
1.939211936825  3.806533000045  4.594734768131  0.933618443949  9.448971115490  2.068601492444  5.220001040516  9.190953659076  8.921970418986  1.209156000674  60159.513956131579  4.298269321096  0.713193522482
4.446379784987  0.487009769338  8.271611467988  7.343305451099  3.956270837336  1.785277268389  4.677263765211  6.996953470745  2.994665627121  9.097947979555  07339.040619402027  7.792774815820  9.629021751594
7.417690392172  2.209300426071  1.043523868948  9.666294482673  0.883342434938  3.292435021621  6.918317961214  2.422527031115  6.782104083244  9.141624935616  39479.842748308457  2.871867975235  8.449891802551
3.631359687761  3.535436888729  2.012814400264  5.181290200052  2.000417760313  5.331833872465  0.816448557737  1.884848673112  5.482936802948  0.338677394124  49153.671750366101  0.005436341748  3.085847684525
6.074711327149  5.147465759729  7.646779191778  3.242195787701  5.511999802610  3.005082994562  7.546859201791  9.614214416962  7.813033415076  3.553757456509  60301.437067491369  0.293418130827  0.924612399784
7.149511002965  5.773433086209  7.472152595588  2.074030843314  1.463713817873  2.498436001301  1.019860874527  9.820610619028  2.792452957127  0.725950672693  80619.144033940312  3.713963904776  5.706517033615
6.476694752988  6.650552201089  1.087490615393  7.382315840146  3.832453174789  9.342160483877  7.803816273024  7.963928027777  4.418754041097  8.505006935331  96176.381481756723  4.783741829060  4.381237556592

Clock-opt final QoR
___________________
Scenario Mapping Table
1: atspeed_capture
2: atspeed_shift
3: func_worst
4: func_best
5: func_worst_constrained
6: func_best_constrained
7: stuck_at_capture
8: stuck_at_shift
9: test_worst
10: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: SYS_2x_CLK
9: SDRAM_CLK
10: SYS_CLK
11: ate_clk
12: v_PCI_CLK
13: v_SDRAM_CLK
14: group_pclk
15: group_sdram
16: group_sys2x
17: group_sys
18: INPUTS
19: OUTPUTS
20: SD_DDR_CLK
21: SD_DDR_CLKn

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.0000     0.0000   0.0000     0.0000      0
    1   8   0.0000     0.0000   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.0000     0.0000   0.0000     0.0000      0
    1  11   0.0000     0.0000   0.0000     0.0000      0
    1  12   0.0000     0.0000   0.0000     0.0000      0
    1  13   0.0000     0.0000   0.0000     0.0000      0
    1  14   0.0000     0.0000   0.0000     0.0000      0
    1  15   0.0000     0.0000   0.0000     0.0000      0
    1  16   0.2175     0.2175   0.0000     0.0000      0
    1  17   0.0000     0.0000   0.0000     0.0000      0
    1  18   0.0000     0.0000   0.0000     0.0000      0
    1  19   0.0000     0.0000   0.0000     0.0000      0
    2   1   0.0000     0.0000   0.0000     0.0000      0
    2   2   0.0000     0.0000   0.0000     0.0000      0
    2   3   0.0000     0.0000   0.0000     0.0000      0
    2   4   0.0000     0.0000   0.0000     0.0000      0
    2   5   0.0000     0.0000   0.0000     0.0000      0
    2   6   0.0000     0.0000   0.0000     0.0000      0
    2   7   0.0000     0.0000   0.0000     0.0000      0
    2   8   0.0000     0.0000   0.0000     0.0000      0
    2   9   0.0000     0.0000   0.0000     0.0000      0
    2  10   0.0000     0.0000   0.0000     0.0000      0
    2  11   0.0000     0.0000   0.0000     0.0000      0
    2  12   0.0000     0.0000   0.0000     0.0000      0
    2  13   0.0000     0.0000   0.0000     0.0000      0
    2  14   0.0000     0.0000   0.0000     0.0000      0
    2  15   0.0000     0.0000   0.0000     0.0000      0
    2  16   0.0000     0.0000   0.0000     0.0000      0
    2  17   0.0000     0.0000   0.0000     0.0000      0
    2  18   0.0000     0.0000   0.0000     0.0000      0
    2  19   0.0000     0.0000   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0005     0.0006        -          -      -
    3   8   0.0042     0.0073        -          -      -
    3   9   0.0017     0.0019        -          -      -
    3  10   1.7045   103.3190        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  20   0.0000     0.0000        -          -      -
    3  21   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.1375     7.1882     64
    4   5        -          -   0.0043     0.0384     12
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  20        -          -   0.0000     0.0000      0
    4  21        -          -   0.0000     0.0000      0
    5   1   0.0000     0.0000   0.0000     0.0000      0
    5   2   0.0000     0.0000   0.0000     0.0000      0
    5   3   0.0000     0.0000   0.0000     0.0000      0
    5   4   0.0000     0.0000   0.0000     0.0000      0
    5   5   0.0000     0.0000   0.1066     2.3742     32
    5   6   0.0000     0.0000   0.0000     0.0000      0
    5   7   0.0000     0.0000   0.0000     0.0000      0
    5   8   0.2175     0.2175   0.0000     0.0000      0
    5   9   0.0000     0.0000   0.0000     0.0000      0
    5  10   0.0000     0.0000   0.0000     0.0000      0
    5  12   0.0000     0.0000   0.0000     0.0000      0
    5  13   0.0000     0.0000   0.0000     0.0000      0
    5  20   0.0000     0.0000   0.0000     0.0000      0
    5  21   0.0000     0.0000   0.0000     0.0000      0
    6   1   0.0000     0.0000   0.0000     0.0000      0
    6   2   0.0000     0.0000   0.0000     0.0000      0
    6   3   0.0000     0.0000   0.0000     0.0000      0
    6   4   0.0000     0.0000   0.0000     0.0000      0
    6   5   0.0000     0.0000   0.0043     0.0384     12
    6   6   0.0000     0.0000   0.0000     0.0000      0
    6   7   0.0000     0.0000   0.0000     0.0000      0
    6   8   0.0000     0.0000   0.0000     0.0000      0
    6   9   0.0000     0.0000   0.0000     0.0000      0
    6  10   0.0000     0.0000   0.0000     0.0000      0
    6  12   0.0000     0.0000   0.0000     0.0000      0
    6  13   0.0000     0.0000   0.0000     0.0000      0
    6  20   0.0000     0.0000   0.0000     0.0000      0
    6  21   0.0000     0.0000   0.0000     0.0000      0
    7   1   0.0000     0.0000   0.0000     0.0000      0
    7   2   0.0000     0.0000   0.0000     0.0000      0
    7   3   0.0000     0.0000   0.0000     0.0000      0
    7   4   0.0000     0.0000   0.0000     0.0000      0
    7   5   0.0000     0.0000   0.0000     0.0000      0
    7   6   0.0000     0.0000   0.0000     0.0000      0
    7   7   0.0000     0.0000   0.0000     0.0000      0
    7   8   0.0000     0.0000   0.0000     0.0000      0
    7   9   0.2638     0.5277   0.1098     0.2072      2
    7  10   0.0003     0.0003   0.0000     0.0000      0
    7  11   0.0000     0.0000   0.0000     0.0000      0
    7  12   0.0000     0.0000   0.0000     0.0000      0
    7  13   0.0000     0.0000   0.0000     0.0000      0
    7  14   0.0000     0.0000   0.0000     0.0000      0
    7  15   0.0000     0.0000   0.0000     0.0000      0
    7  16   0.0000     0.0000   0.0000     0.0000      0
    7  17   0.0000     0.0000   0.0000     0.0000      0
    7  18   0.6016    33.7464   0.0000     0.0000      0
    7  19   3.3839   230.5963   0.0000     0.0000      0
    8   1   0.0000     0.0000   0.0000     0.0000      0
    8   2   0.0000     0.0000   0.0000     0.0000      0
    8   3   0.0000     0.0000   0.0000     0.0000      0
    8   4   0.0000     0.0000   0.0000     0.0000      0
    8   5   0.0000     0.0000   0.0000     0.0000      0
    8   6   0.0000     0.0000   0.0000     0.0000      0
    8   7   0.0000     0.0000   0.0000     0.0000      0
    8   8   0.0000     0.0000   0.0000     0.0000      0
    8   9   0.0000     0.0000   0.0000     0.0000      0
    8  10   0.0000     0.0000   0.0135     0.0135      1
    8  11   0.0000     0.0000   0.0000     0.0000      0
    8  12   0.0000     0.0000   0.0000     0.0000      0
    8  13   0.0000     0.0000   0.0000     0.0000      0
    8  14   0.0000     0.0000   0.0000     0.0000      0
    8  15   0.0000     0.0000   0.0000     0.0000      0
    8  16   0.0000     0.0000   0.0000     0.0000      0
    8  17   0.0000     0.0000   0.0000     0.0000      0
    8  18   0.9325    58.8852   0.0000     0.0000      0
    8  19   1.0172    76.3801   0.0000     0.0000      0
    9   1   0.0000     0.0000        -          -      -
    9   2   0.0000     0.0000        -          -      -
    9   3   0.0000     0.0000        -          -      -
    9   4   0.0000     0.0000        -          -      -
    9   5   0.0000     0.0000        -          -      -
    9   6   0.0000     0.0000        -          -      -
    9   7   0.0000     0.0000        -          -      -
    9   8   0.2175     0.2175        -          -      -
    9   9   0.0000     0.0000        -          -      -
    9  10   0.0000     0.0000        -          -      -
    9  11   0.0000     0.0000        -          -      -
    9  12   0.0000     0.0000        -          -      -
    9  13   0.0000     0.0000        -          -      -
    9  20   0.0000     0.0000        -          -      -
    9  21   0.0000     0.0000        -          -      -
   10   1        -          -   0.0000     0.0000      0
   10   2        -          -   0.0000     0.0000      0
   10   3        -          -   0.0000     0.0000      0
   10   4        -          -   0.0000     0.0000      0
   10   5        -          -   0.0043     0.0384     12
   10   6        -          -   0.0000     0.0000      0
   10   7        -          -   0.0000     0.0000      0
   10   8        -          -   0.0000     0.0000      0
   10   9        -          -   0.0000     0.0000      0
   10  10        -          -   0.0000     0.0000      0
   10  11        -          -   0.0000     0.0000      0
   10  12        -          -   0.0000     0.0000      0
   10  13        -          -   0.0000     0.0000      0
   10  20        -          -   0.0000     0.0000      0
   10  21        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2175     0.2175   0.2175      1   0.0000     0.0000      0        3     0.0199       64  423862240
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       19 273435754496
    3   *   1.7045   103.3289 103.3289    183        -          -      -        3     0.0199       64  395005376
    4   *        -          -        -      -   0.1375     7.2266     76        0     0.0000       19 256656375808
    5   *   0.2175     0.2175   0.2175      1   0.1066     2.3742     32        3     0.0199       64  366917824
    6   *   0.0000     0.0000   0.0000      0   0.0043     0.0384     12        0     0.0000       19 268528074752
    7   *   3.3839   264.8708   0.5280    180   0.1098     0.2072      2        3     0.0199       64  389199808
    8   *   1.0172   135.2654   0.0000    144   0.0135     0.0135      1        0     0.0000       19 276115587072
    9   *   0.2175     0.2175   0.2175      1        -          -      -        3     0.0199       64  377009984
   10   *        -          -        -      -   0.0043     0.0384     12        0     0.0000       19 270910242816
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   3.3839   393.5560 104.0744    364   0.1375     9.7831     99        3     0.0199       69 276115587072    392646.41      48769
--------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      3.3839   393.5560 104.0744    364   0.1375     9.7831     99        3       69 276115587072    392646.41      48769

Clock-opt command complete                CPU: 37113 s ( 10.31 hr )  ELAPSE: 37122 s ( 10.31 hr )  MEM-PEAK:  3355 MB
Clock-opt command statistics  CPU=9136 sec (2.54 hr) ELAPSED=9123 sec (2.53 hr) MEM-PEAK=3.276 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 51723 nets, 0 global routed, 308 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.084269 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.102354 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 51720, routed nets = 308, across physical hierarchy nets = 0, parasitics cached nets = 51720, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 730. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2023-05-23 03:39:13 / Session: 10.33 hr / Command: 2.58 hr / Memory: 3356 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Tue May 23 03:39:40 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  51387/51387
Power net VDDH                 2039/2039
Ground net VSS                 53391/53391
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2023-05-23 03:39:40 / Session: 10.34 hr / Command: 0.00 hr / Memory: 3356 MB (FLW-8100)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   81  Alloctr   83  Proc 5186 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   92  Alloctr   93  Proc 5186 
Net statistics:
Total number of nets     = 51753
Number of nets to route  = 51414
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 125
Number of nets with min-layer-mode soft-cost-medium = 125
Number of nets with max-layer-mode hard = 125
309 nets are fully connected,
 of which 309 are detail routed and 0 are global routed.
125 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Build All Nets] Total (MB): Used  114  Alloctr  115  Proc 5186 
Average gCell capacity  4.85     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:04 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  144  Alloctr  146  Proc 5186 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used  144  Alloctr  146  Proc 5186 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  320  Alloctr  322  Proc 5186 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:18 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[End of Initial Routing] Stage (MB): Used   38  Alloctr   37  Proc    0 
[End of Initial Routing] Total (MB): Used  359  Alloctr  360  Proc 5186 
Initial. Routing result:
Initial. Both Dirs: Overflow = 15144 Max = 8 GRCs = 19046 (3.17%)
Initial. H routing: Overflow = 11388 Max = 6 (GRCs =  1) GRCs = 14425 (4.80%)
Initial. V routing: Overflow =  3756 Max = 8 (GRCs =  1) GRCs =  4621 (1.54%)
Initial. M1         Overflow =    29 Max = 1 (GRCs = 52) GRCs =    52 (0.02%)
Initial. M2         Overflow =  3114 Max = 8 (GRCs =  1) GRCs =  3085 (1.03%)
Initial. M3         Overflow =  8883 Max = 6 (GRCs =  1) GRCs =  7472 (2.49%)
Initial. M4         Overflow =    71 Max = 3 (GRCs =  5) GRCs =   102 (0.03%)
Initial. M5         Overflow =  1584 Max = 3 (GRCs =  5) GRCs =  1595 (0.53%)
Initial. M6         Overflow =   570 Max = 3 (GRCs =  1) GRCs =  1434 (0.48%)
Initial. M7         Overflow =   891 Max = 3 (GRCs =  8) GRCs =  5306 (1.77%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  1673 Max =  5 GRCs =  7122 (4.11%)
Initial. H routing: Overflow =  1057 Max =  5 (GRCs =  1) GRCs =  5609 (6.47%)
Initial. V routing: Overflow =   616 Max =  4 (GRCs =  1) GRCs =  1513 (1.75%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    26 Max =  4 (GRCs =  1) GRCs =    40 (0.05%)
Initial. M3         Overflow =   112 Max =  5 (GRCs =  1) GRCs =   146 (0.17%)
Initial. M4         Overflow =    23 Max =  3 (GRCs =  4) GRCs =    43 (0.05%)
Initial. M5         Overflow =    63 Max =  3 (GRCs =  4) GRCs =   167 (0.19%)
Initial. M6         Overflow =   566 Max =  3 (GRCs =  1) GRCs =  1430 (1.65%)
Initial. M7         Overflow =   881 Max =  3 (GRCs =  8) GRCs =  5296 (6.11%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1258846.70
Initial. Layer M1 wire length = 324.98
Initial. Layer M2 wire length = 316117.38
Initial. Layer M3 wire length = 431849.54
Initial. Layer M4 wire length = 196035.03
Initial. Layer M5 wire length = 206601.92
Initial. Layer M6 wire length = 84172.37
Initial. Layer M7 wire length = 23745.48
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 414340
Initial. Via VIA12SQ_C count = 179155
Initial. Via VIA23SQ_C count = 174422
Initial. Via VIA34SQ_C count = 42696
Initial. Via VIA45SQ_C count = 13693
Initial. Via VIA56SQ_C count = 3206
Initial. Via VIA67SQ_C count = 1168
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
30% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
40% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:14
50% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:14
60% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:14
70% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:14
80% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:14
90% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:15
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:16 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  361  Alloctr  362  Proc 5186 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4943 Max = 8 GRCs =  8266 (1.37%)
phase1. H routing: Overflow =  2357 Max = 5 (GRCs =  1) GRCs =  5543 (1.84%)
phase1. V routing: Overflow =  2585 Max = 8 (GRCs =  1) GRCs =  2723 (0.91%)
phase1. M1         Overflow =    35 Max = 1 (GRCs = 68) GRCs =    68 (0.02%)
phase1. M2         Overflow =  2255 Max = 8 (GRCs =  1) GRCs =  1895 (0.63%)
phase1. M3         Overflow =  1623 Max = 5 (GRCs =  1) GRCs =  1429 (0.48%)
phase1. M4         Overflow =    12 Max = 2 (GRCs =  4) GRCs =    22 (0.01%)
phase1. M5         Overflow =   183 Max = 2 (GRCs = 12) GRCs =   276 (0.09%)
phase1. M6         Overflow =   317 Max = 2 (GRCs =  3) GRCs =   806 (0.27%)
phase1. M7         Overflow =   515 Max = 2 (GRCs = 47) GRCs =  3770 (1.25%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   934 Max =  5 GRCs =  4815 (2.78%)
phase1. H routing: Overflow =   600 Max =  4 (GRCs =  1) GRCs =  3982 (4.59%)
phase1. V routing: Overflow =   334 Max =  5 (GRCs =  1) GRCs =   833 (0.96%)
phase1. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =    15 Max =  5 (GRCs =  1) GRCs =    19 (0.02%)
phase1. M3         Overflow =    47 Max =  4 (GRCs =  1) GRCs =    80 (0.09%)
phase1. M4         Overflow =     7 Max =  2 (GRCs =  4) GRCs =    13 (0.01%)
phase1. M5         Overflow =    36 Max =  2 (GRCs =  7) GRCs =   130 (0.15%)
phase1. M6         Overflow =   311 Max =  2 (GRCs =  2) GRCs =   801 (0.92%)
phase1. M7         Overflow =   515 Max =  2 (GRCs = 47) GRCs =  3770 (4.35%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1305586.62
phase1. Layer M1 wire length = 864.35
phase1. Layer M2 wire length = 319463.77
phase1. Layer M3 wire length = 426913.16
phase1. Layer M4 wire length = 231862.57
phase1. Layer M5 wire length = 215822.49
phase1. Layer M6 wire length = 91371.28
phase1. Layer M7 wire length = 19289.01
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 433332
phase1. Via VIA12SQ_C count = 179188
phase1. Via VIA23SQ_C count = 175344
phase1. Via VIA34SQ_C count = 52008
phase1. Via VIA45SQ_C count = 20543
phase1. Via VIA56SQ_C count = 4784
phase1. Via VIA67SQ_C count = 1465
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
30% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
40% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
50% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
60% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
70% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
80% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
90% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:15
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:17 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  360  Alloctr  361  Proc 5186 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3064 Max = 5 GRCs =  2764 (0.46%)
phase2. H routing: Overflow =  1655 Max = 5 (GRCs =  1) GRCs =  1432 (0.48%)
phase2. V routing: Overflow =  1409 Max = 4 (GRCs = 16) GRCs =  1332 (0.44%)
phase2. M1         Overflow =    38 Max = 1 (GRCs = 71) GRCs =    71 (0.02%)
phase2. M2         Overflow =  1404 Max = 4 (GRCs = 16) GRCs =  1324 (0.44%)
phase2. M3         Overflow =  1578 Max = 5 (GRCs =  1) GRCs =  1319 (0.44%)
phase2. M4         Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. M5         Overflow =    39 Max = 1 (GRCs = 42) GRCs =    42 (0.01%)
phase2. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    15 Max =  2 GRCs =    14 (0.01%)
phase2. H routing: Overflow =    12 Max =  2 (GRCs =  1) GRCs =    11 (0.01%)
phase2. V routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     8 Max =  2 (GRCs =  1) GRCs =     7 (0.01%)
phase2. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. M6         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1334935.92
phase2. Layer M1 wire length = 1107.06
phase2. Layer M2 wire length = 323512.34
phase2. Layer M3 wire length = 428245.46
phase2. Layer M4 wire length = 241386.80
phase2. Layer M5 wire length = 217038.36
phase2. Layer M6 wire length = 106294.47
phase2. Layer M7 wire length = 17351.44
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 436103
phase2. Via VIA12SQ_C count = 179248
phase2. Via VIA23SQ_C count = 175683
phase2. Via VIA34SQ_C count = 53177
phase2. Via VIA45SQ_C count = 21311
phase2. Via VIA56SQ_C count = 5233
phase2. Via VIA67SQ_C count = 1451
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
20% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
30% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:28
40% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:28
50% of nets complete Elapsed cpu time: 0:00:49 Elapsed real time: 0:00:48
60% of nets complete Elapsed cpu time: 0:00:49 Elapsed real time: 0:00:48
70% of nets complete Elapsed cpu time: 0:00:49 Elapsed real time: 0:00:48
80% of nets complete Elapsed cpu time: 0:00:49 Elapsed real time: 0:00:48
90% of nets complete Elapsed cpu time: 0:00:50 Elapsed real time: 0:00:49
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:51 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:51 total=0:00:52
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  360  Alloctr  361  Proc 5186 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2454 Max = 5 GRCs =  2215 (0.37%)
phase3. H routing: Overflow =  1060 Max = 5 (GRCs =  1) GRCs =   895 (0.30%)
phase3. V routing: Overflow =  1394 Max = 4 (GRCs = 16) GRCs =  1320 (0.44%)
phase3. M1         Overflow =    41 Max = 1 (GRCs = 77) GRCs =    77 (0.03%)
phase3. M2         Overflow =  1393 Max = 4 (GRCs = 16) GRCs =  1317 (0.44%)
phase3. M3         Overflow =  1016 Max = 5 (GRCs =  1) GRCs =   813 (0.27%)
phase3. M4         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M5         Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     2 Max =  1 GRCs =     2 (0.00%)
phase3. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M3         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1344064.10
phase3. Layer M1 wire length = 1232.19
phase3. Layer M2 wire length = 327979.45
phase3. Layer M3 wire length = 427662.57
phase3. Layer M4 wire length = 241183.24
phase3. Layer M5 wire length = 217249.47
phase3. Layer M6 wire length = 110917.00
phase3. Layer M7 wire length = 17840.18
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 437072
phase3. Via VIA12SQ_C count = 179286
phase3. Via VIA23SQ_C count = 175829
phase3. Via VIA34SQ_C count = 53403
phase3. Via VIA45SQ_C count = 21639
phase3. Via VIA56SQ_C count = 5398
phase3. Via VIA67SQ_C count = 1517
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:01:54 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:55 total=0:01:56
[End of Whole Chip Routing] Stage (MB): Used  275  Alloctr  275  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  360  Alloctr  361  Proc 5186 

Congestion utilization per direction:
Average vertical track utilization   = 15.51 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 16.29 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -32  Alloctr  -30  Proc    0 
[GR: Done] Total (MB): Used  331  Alloctr  335  Proc 5186 
GR Total stats:
[GR: Done] Elapsed real time: 0:01:55 
[GR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:01:55 total=0:01:57
[GR: Done] Stage (MB): Used  249  Alloctr  252  Proc    0 
[GR: Done] Total (MB): Used  331  Alloctr  335  Proc 5186 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:01:58 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:58 total=0:02:00
[End of Global Routing] Stage (MB): Used   67  Alloctr   67  Proc    0 
[End of Global Routing] Total (MB): Used  149  Alloctr  151  Proc 5186 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used   19  Alloctr   20  Proc    0 
[Track Assign: Read routes] Total (MB): Used  133  Alloctr  135  Proc 5186 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 190327 of 541823


[Track Assign: Iteration 0] Elapsed real time: 0:00:18 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Track Assign: Iteration 0] Stage (MB): Used   22  Alloctr   28  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  136  Alloctr  143  Proc 5186 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:38 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[Track Assign: Iteration 1] Stage (MB): Used   23  Alloctr   28  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  136  Alloctr  143  Proc 5186 

Number of wires with overlap after iteration 1 = 104551 of 461796


Wire length and via report:
---------------------------
Number of M1 wires: 26969                 : 0
Number of M2 wires: 211888               VIA12SQ_C: 185879
Number of M3 wires: 158664               VIA23SQ_C: 223871
Number of M4 wires: 44072                VIA34SQ_C: 64033
Number of M5 wires: 15570                VIA45SQ_C: 23009
Number of M6 wires: 3875                 VIA56SQ_C: 5721
Number of M7 wires: 758                  VIA67SQ_C: 1501
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 461796            vias: 504014

Total M1 wire length: 9913.3
Total M2 wire length: 339188.6
Total M3 wire length: 444695.0
Total M4 wire length: 246658.2
Total M5 wire length: 217096.5
Total M6 wire length: 112671.2
Total M7 wire length: 17947.7
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1388170.5

Longest M1 wire length: 100.5
Longest M2 wire length: 282.7
Longest M3 wire length: 466.0
Longest M4 wire length: 326.2
Longest M5 wire length: 452.0
Longest M6 wire length: 394.0
Longest M7 wire length: 400.1
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:45 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:46
[Track Assign: Done] Stage (MB): Used    8  Alloctr    9  Proc    0 
[Track Assign: Done] Total (MB): Used  122  Alloctr  124  Proc 5186 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used  136  Alloctr  137  Proc 5186 
Total number of nets = 51753, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        4
Routed  30/3050 Partitions, Violations =        6
Routed  45/3050 Partitions, Violations =        4
Routed  60/3050 Partitions, Violations =        5
Routed  75/3050 Partitions, Violations =        5
Routed  90/3050 Partitions, Violations =        8
Routed  105/3050 Partitions, Violations =       10
Routed  120/3050 Partitions, Violations =       12
Routed  135/3050 Partitions, Violations =       6
Routed  150/3050 Partitions, Violations =       13
Routed  165/3050 Partitions, Violations =       32
Routed  180/3050 Partitions, Violations =       43
Routed  195/3050 Partitions, Violations =       69
Routed  210/3050 Partitions, Violations =       87
Routed  225/3050 Partitions, Violations =       168
Routed  240/3050 Partitions, Violations =       171
Routed  255/3050 Partitions, Violations =       181
Routed  270/3050 Partitions, Violations =       176
Routed  285/3050 Partitions, Violations =       224
Routed  300/3050 Partitions, Violations =       200
Routed  315/3050 Partitions, Violations =       258
Routed  330/3050 Partitions, Violations =       258
Routed  345/3050 Partitions, Violations =       285
Routed  360/3050 Partitions, Violations =       291
Routed  375/3050 Partitions, Violations =       336
Routed  390/3050 Partitions, Violations =       411
Routed  405/3050 Partitions, Violations =       416
Routed  420/3050 Partitions, Violations =       417
Routed  435/3050 Partitions, Violations =       396
Routed  450/3050 Partitions, Violations =       387
Routed  465/3050 Partitions, Violations =       389
Routed  480/3050 Partitions, Violations =       388
Routed  495/3050 Partitions, Violations =       384
Routed  510/3050 Partitions, Violations =       393
Routed  526/3050 Partitions, Violations =       444
Routed  540/3050 Partitions, Violations =       447
Routed  555/3050 Partitions, Violations =       444
Routed  570/3050 Partitions, Violations =       454
Routed  585/3050 Partitions, Violations =       502
Routed  600/3050 Partitions, Violations =       551
Routed  615/3050 Partitions, Violations =       600
Routed  630/3050 Partitions, Violations =       627
Routed  645/3050 Partitions, Violations =       704
Routed  660/3050 Partitions, Violations =       680
Routed  675/3050 Partitions, Violations =       661
Routed  690/3050 Partitions, Violations =       650
Routed  705/3050 Partitions, Violations =       662
Routed  720/3050 Partitions, Violations =       649
Routed  735/3050 Partitions, Violations =       631
Routed  750/3050 Partitions, Violations =       629
Routed  765/3050 Partitions, Violations =       653
Routed  780/3050 Partitions, Violations =       678
Routed  795/3050 Partitions, Violations =       666
Routed  810/3050 Partitions, Violations =       650
Routed  825/3050 Partitions, Violations =       662
Routed  840/3050 Partitions, Violations =       704
Routed  855/3050 Partitions, Violations =       692
Routed  870/3050 Partitions, Violations =       762
Routed  885/3050 Partitions, Violations =       754
Routed  901/3050 Partitions, Violations =       721
Routed  915/3050 Partitions, Violations =       643
Routed  930/3050 Partitions, Violations =       687
Routed  947/3050 Partitions, Violations =       688
Routed  960/3050 Partitions, Violations =       760
Routed  977/3050 Partitions, Violations =       770
Routed  991/3050 Partitions, Violations =       840
Routed  1005/3050 Partitions, Violations =      803
Routed  1022/3050 Partitions, Violations =      862
Routed  1036/3050 Partitions, Violations =      802
Routed  1050/3050 Partitions, Violations =      796
Routed  1065/3050 Partitions, Violations =      764
Routed  1082/3050 Partitions, Violations =      761
Routed  1095/3050 Partitions, Violations =      723
Routed  1110/3050 Partitions, Violations =      770
Routed  1129/3050 Partitions, Violations =      768
Routed  1140/3050 Partitions, Violations =      815
Routed  1155/3050 Partitions, Violations =      770
Routed  1177/3050 Partitions, Violations =      770
Routed  1185/3050 Partitions, Violations =      782
Routed  1200/3050 Partitions, Violations =      765
Routed  1215/3050 Partitions, Violations =      771
Routed  1230/3050 Partitions, Violations =      771
Routed  1245/3050 Partitions, Violations =      786
Routed  1263/3050 Partitions, Violations =      792
Routed  1276/3050 Partitions, Violations =      794
Routed  1290/3050 Partitions, Violations =      801
Routed  1308/3050 Partitions, Violations =      867
Routed  1326/3050 Partitions, Violations =      866
Routed  1335/3050 Partitions, Violations =      851
Routed  1350/3050 Partitions, Violations =      878
Routed  1365/3050 Partitions, Violations =      882
Routed  1380/3050 Partitions, Violations =      886
Routed  1395/3050 Partitions, Violations =      901
Routed  1410/3050 Partitions, Violations =      933
Routed  1426/3050 Partitions, Violations =      945
Routed  1440/3050 Partitions, Violations =      878
Routed  1461/3050 Partitions, Violations =      918
Routed  1476/3050 Partitions, Violations =      906
Routed  1485/3050 Partitions, Violations =      901
Routed  1500/3050 Partitions, Violations =      954
Routed  1526/3050 Partitions, Violations =      962
Routed  1530/3050 Partitions, Violations =      964
Routed  1545/3050 Partitions, Violations =      954
Routed  1563/3050 Partitions, Violations =      1026
Routed  1576/3050 Partitions, Violations =      1029
Routed  1590/3050 Partitions, Violations =      1007
Routed  1605/3050 Partitions, Violations =      982
Routed  1626/3050 Partitions, Violations =      981
Routed  1635/3050 Partitions, Violations =      980
Routed  1650/3050 Partitions, Violations =      1065
Routed  1665/3050 Partitions, Violations =      1105
Routed  1680/3050 Partitions, Violations =      1105
Routed  1695/3050 Partitions, Violations =      1053
Routed  1726/3050 Partitions, Violations =      1050
Routed  1727/3050 Partitions, Violations =      1050
Routed  1740/3050 Partitions, Violations =      1099
Routed  1755/3050 Partitions, Violations =      1111
Routed  1776/3050 Partitions, Violations =      1120
Routed  1785/3050 Partitions, Violations =      1144
Routed  1800/3050 Partitions, Violations =      1147
Routed  1826/3050 Partitions, Violations =      1173
Routed  1830/3050 Partitions, Violations =      1173
Routed  1845/3050 Partitions, Violations =      1207
Routed  1860/3050 Partitions, Violations =      1194
Routed  1875/3050 Partitions, Violations =      1194
Routed  1890/3050 Partitions, Violations =      1181
Routed  1905/3050 Partitions, Violations =      1189
Routed  1923/3050 Partitions, Violations =      1188
Routed  1935/3050 Partitions, Violations =      1191
Routed  1950/3050 Partitions, Violations =      1173
Routed  1970/3050 Partitions, Violations =      1161
Routed  1980/3050 Partitions, Violations =      1198
Routed  1995/3050 Partitions, Violations =      1252
Routed  2016/3050 Partitions, Violations =      1240
Routed  2025/3050 Partitions, Violations =      1205
Routed  2040/3050 Partitions, Violations =      1143
Routed  2061/3050 Partitions, Violations =      1136
Routed  2070/3050 Partitions, Violations =      1131
Routed  2085/3050 Partitions, Violations =      1181
Routed  2105/3050 Partitions, Violations =      1184
Routed  2115/3050 Partitions, Violations =      1183
Routed  2130/3050 Partitions, Violations =      1208
Routed  2148/3050 Partitions, Violations =      1207
Routed  2160/3050 Partitions, Violations =      1240
Routed  2175/3050 Partitions, Violations =      1223
Routed  2190/3050 Partitions, Violations =      1223
Routed  2205/3050 Partitions, Violations =      1224
Routed  2220/3050 Partitions, Violations =      1245
Routed  2235/3050 Partitions, Violations =      1245
Routed  2250/3050 Partitions, Violations =      1230
Routed  2271/3050 Partitions, Violations =      1229
Routed  2280/3050 Partitions, Violations =      1218
Routed  2295/3050 Partitions, Violations =      1195
Routed  2310/3050 Partitions, Violations =      1195
Routed  2325/3050 Partitions, Violations =      1221
Routed  2348/3050 Partitions, Violations =      1259
Routed  2355/3050 Partitions, Violations =      1264
Routed  2370/3050 Partitions, Violations =      1259
Routed  2386/3050 Partitions, Violations =      1237
Routed  2400/3050 Partitions, Violations =      1229
Routed  2421/3050 Partitions, Violations =      1213
Routed  2430/3050 Partitions, Violations =      1210
Routed  2445/3050 Partitions, Violations =      1185
Routed  2460/3050 Partitions, Violations =      1185
Routed  2475/3050 Partitions, Violations =      1144
Routed  2490/3050 Partitions, Violations =      1144
Routed  2505/3050 Partitions, Violations =      1149
Routed  2523/3050 Partitions, Violations =      1146
Routed  2535/3050 Partitions, Violations =      1144
Routed  2555/3050 Partitions, Violations =      1159
Routed  2565/3050 Partitions, Violations =      1156
Routed  2586/3050 Partitions, Violations =      1163
Routed  2595/3050 Partitions, Violations =      1165
Routed  2616/3050 Partitions, Violations =      1165
Routed  2625/3050 Partitions, Violations =      1168
Routed  2645/3050 Partitions, Violations =      1144
Routed  2655/3050 Partitions, Violations =      1139
Routed  2673/3050 Partitions, Violations =      1140
Routed  2685/3050 Partitions, Violations =      1136
Routed  2700/3050 Partitions, Violations =      1136
Routed  2715/3050 Partitions, Violations =      1158
Routed  2730/3050 Partitions, Violations =      1157
Routed  2751/3050 Partitions, Violations =      1153
Routed  2760/3050 Partitions, Violations =      1152
Routed  2775/3050 Partitions, Violations =      1141
Routed  2798/3050 Partitions, Violations =      1139
Routed  2805/3050 Partitions, Violations =      1138
Routed  2820/3050 Partitions, Violations =      1138
Routed  2841/3050 Partitions, Violations =      1139
Routed  2850/3050 Partitions, Violations =      1139
Routed  2865/3050 Partitions, Violations =      1142
Routed  2880/3050 Partitions, Violations =      1141
Routed  2898/3050 Partitions, Violations =      1138
Routed  2915/3050 Partitions, Violations =      1146
Routed  2931/3050 Partitions, Violations =      1138
Routed  2946/3050 Partitions, Violations =      1138
Routed  2960/3050 Partitions, Violations =      1138
Routed  2973/3050 Partitions, Violations =      1138
Routed  2985/3050 Partitions, Violations =      1138

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1138
        Diff net spacing : 571
        Diff net via-cut spacing : 3
        Less than minimum area : 113
        Less than minimum enclosed area : 1
        Less than minimum width : 1
        Same net spacing : 206
        Short : 243

[Iter 0] Elapsed real time: 0:06:16 
[Iter 0] Elapsed cpu  time: sys=0:00:04 usr=0:06:17 total=0:06:22
[Iter 0] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 0] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/544 Partitions, Violations =  1118
Routed  2/544 Partitions, Violations =  1090
Routed  4/544 Partitions, Violations =  1072
Routed  6/544 Partitions, Violations =  1056
Routed  8/544 Partitions, Violations =  1048
Routed  10/544 Partitions, Violations = 1030
Routed  12/544 Partitions, Violations = 1020
Routed  14/544 Partitions, Violations = 1007
Routed  16/544 Partitions, Violations = 975
Routed  18/544 Partitions, Violations = 959
Routed  20/544 Partitions, Violations = 913
Routed  22/544 Partitions, Violations = 874
Routed  24/544 Partitions, Violations = 860
Routed  26/544 Partitions, Violations = 849
Routed  28/544 Partitions, Violations = 838
Routed  30/544 Partitions, Violations = 832
Routed  32/544 Partitions, Violations = 826
Routed  34/544 Partitions, Violations = 819
Routed  36/544 Partitions, Violations = 810
Routed  38/544 Partitions, Violations = 804
Routed  40/544 Partitions, Violations = 796
Routed  42/544 Partitions, Violations = 788
Routed  44/544 Partitions, Violations = 785
Routed  46/544 Partitions, Violations = 777
Routed  48/544 Partitions, Violations = 766
Routed  50/544 Partitions, Violations = 762
Routed  52/544 Partitions, Violations = 758
Routed  54/544 Partitions, Violations = 754
Routed  56/544 Partitions, Violations = 750
Routed  58/544 Partitions, Violations = 746
Routed  60/544 Partitions, Violations = 741
Routed  62/544 Partitions, Violations = 735
Routed  64/544 Partitions, Violations = 728
Routed  66/544 Partitions, Violations = 724
Routed  68/544 Partitions, Violations = 720
Routed  70/544 Partitions, Violations = 715
Routed  72/544 Partitions, Violations = 711
Routed  74/544 Partitions, Violations = 709
Routed  76/544 Partitions, Violations = 705
Routed  78/544 Partitions, Violations = 701
Routed  80/544 Partitions, Violations = 697
Routed  82/544 Partitions, Violations = 692
Routed  84/544 Partitions, Violations = 688
Routed  86/544 Partitions, Violations = 684
Routed  88/544 Partitions, Violations = 680
Routed  90/544 Partitions, Violations = 676
Routed  92/544 Partitions, Violations = 674
Routed  94/544 Partitions, Violations = 669
Routed  96/544 Partitions, Violations = 657
Routed  98/544 Partitions, Violations = 650
Routed  100/544 Partitions, Violations =        646
Routed  102/544 Partitions, Violations =        642
Routed  104/544 Partitions, Violations =        640
Routed  106/544 Partitions, Violations =        636
Routed  108/544 Partitions, Violations =        636
Routed  110/544 Partitions, Violations =        634
Routed  112/544 Partitions, Violations =        632
Routed  114/544 Partitions, Violations =        630
Routed  116/544 Partitions, Violations =        628
Routed  118/544 Partitions, Violations =        625
Routed  120/544 Partitions, Violations =        622
Routed  122/544 Partitions, Violations =        620
Routed  124/544 Partitions, Violations =        617
Routed  126/544 Partitions, Violations =        613
Routed  128/544 Partitions, Violations =        611
Routed  130/544 Partitions, Violations =        609
Routed  132/544 Partitions, Violations =        607
Routed  134/544 Partitions, Violations =        602
Routed  136/544 Partitions, Violations =        600
Routed  138/544 Partitions, Violations =        598
Routed  140/544 Partitions, Violations =        593
Routed  142/544 Partitions, Violations =        590
Routed  144/544 Partitions, Violations =        586
Routed  146/544 Partitions, Violations =        584
Routed  148/544 Partitions, Violations =        582
Routed  150/544 Partitions, Violations =        580
Routed  152/544 Partitions, Violations =        578
Routed  154/544 Partitions, Violations =        576
Routed  156/544 Partitions, Violations =        574
Routed  158/544 Partitions, Violations =        572
Routed  160/544 Partitions, Violations =        569
Routed  162/544 Partitions, Violations =        566
Routed  164/544 Partitions, Violations =        562
Routed  166/544 Partitions, Violations =        560
Routed  168/544 Partitions, Violations =        557
Routed  170/544 Partitions, Violations =        554
Routed  172/544 Partitions, Violations =        552
Routed  174/544 Partitions, Violations =        550
Routed  176/544 Partitions, Violations =        548
Routed  178/544 Partitions, Violations =        546
Routed  180/544 Partitions, Violations =        545
Routed  182/544 Partitions, Violations =        543
Routed  184/544 Partitions, Violations =        541
Routed  186/544 Partitions, Violations =        537
Routed  188/544 Partitions, Violations =        533
Routed  190/544 Partitions, Violations =        530
Routed  192/544 Partitions, Violations =        528
Routed  194/544 Partitions, Violations =        526
Routed  196/544 Partitions, Violations =        524
Routed  198/544 Partitions, Violations =        520
Routed  200/544 Partitions, Violations =        518
Routed  202/544 Partitions, Violations =        516
Routed  204/544 Partitions, Violations =        514
Routed  206/544 Partitions, Violations =        511
Routed  208/544 Partitions, Violations =        509
Routed  210/544 Partitions, Violations =        505
Routed  212/544 Partitions, Violations =        503
Routed  214/544 Partitions, Violations =        501
Routed  216/544 Partitions, Violations =        499
Routed  218/544 Partitions, Violations =        497
Routed  220/544 Partitions, Violations =        494
Routed  222/544 Partitions, Violations =        492
Routed  224/544 Partitions, Violations =        490
Routed  226/544 Partitions, Violations =        488
Routed  228/544 Partitions, Violations =        484
Routed  230/544 Partitions, Violations =        482
Routed  232/544 Partitions, Violations =        480
Routed  234/544 Partitions, Violations =        479
Routed  236/544 Partitions, Violations =        476
Routed  238/544 Partitions, Violations =        474
Routed  240/544 Partitions, Violations =        472
Routed  242/544 Partitions, Violations =        470
Routed  244/544 Partitions, Violations =        468
Routed  246/544 Partitions, Violations =        466
Routed  248/544 Partitions, Violations =        463
Routed  250/544 Partitions, Violations =        461
Routed  252/544 Partitions, Violations =        458
Routed  254/544 Partitions, Violations =        456
Routed  256/544 Partitions, Violations =        454
Routed  258/544 Partitions, Violations =        452
Routed  260/544 Partitions, Violations =        450
Routed  262/544 Partitions, Violations =        447
Routed  264/544 Partitions, Violations =        445
Routed  266/544 Partitions, Violations =        443
Routed  268/544 Partitions, Violations =        438
Routed  270/544 Partitions, Violations =        436
Routed  272/544 Partitions, Violations =        434
Routed  274/544 Partitions, Violations =        432
Routed  276/544 Partitions, Violations =        429
Routed  278/544 Partitions, Violations =        427
Routed  280/544 Partitions, Violations =        424
Routed  282/544 Partitions, Violations =        421
Routed  284/544 Partitions, Violations =        419
Routed  286/544 Partitions, Violations =        412
Routed  288/544 Partitions, Violations =        407
Routed  290/544 Partitions, Violations =        400
Routed  292/544 Partitions, Violations =        398
Routed  294/544 Partitions, Violations =        394
Routed  296/544 Partitions, Violations =        392
Routed  298/544 Partitions, Violations =        389
Routed  300/544 Partitions, Violations =        387
Routed  302/544 Partitions, Violations =        385
Routed  304/544 Partitions, Violations =        383
Routed  306/544 Partitions, Violations =        379
Routed  308/544 Partitions, Violations =        373
Routed  310/544 Partitions, Violations =        370
Routed  312/544 Partitions, Violations =        368
Routed  314/544 Partitions, Violations =        366
Routed  316/544 Partitions, Violations =        362
Routed  318/544 Partitions, Violations =        360
Routed  320/544 Partitions, Violations =        356
Routed  322/544 Partitions, Violations =        352
Routed  324/544 Partitions, Violations =        349
Routed  326/544 Partitions, Violations =        346
Routed  328/544 Partitions, Violations =        342
Routed  330/544 Partitions, Violations =        340
Routed  332/544 Partitions, Violations =        336
Routed  334/544 Partitions, Violations =        334
Routed  336/544 Partitions, Violations =        332
Routed  338/544 Partitions, Violations =        325
Routed  340/544 Partitions, Violations =        323
Routed  342/544 Partitions, Violations =        321
Routed  344/544 Partitions, Violations =        318
Routed  346/544 Partitions, Violations =        316
Routed  348/544 Partitions, Violations =        314
Routed  350/544 Partitions, Violations =        312
Routed  352/544 Partitions, Violations =        309
Routed  354/544 Partitions, Violations =        307
Routed  356/544 Partitions, Violations =        304
Routed  358/544 Partitions, Violations =        301
Routed  360/544 Partitions, Violations =        299
Routed  362/544 Partitions, Violations =        293
Routed  364/544 Partitions, Violations =        290
Routed  366/544 Partitions, Violations =        288
Routed  368/544 Partitions, Violations =        283
Routed  370/544 Partitions, Violations =        281
Routed  372/544 Partitions, Violations =        279
Routed  374/544 Partitions, Violations =        277
Routed  376/544 Partitions, Violations =        274
Routed  378/544 Partitions, Violations =        271
Routed  380/544 Partitions, Violations =        268
Routed  382/544 Partitions, Violations =        264
Routed  384/544 Partitions, Violations =        262
Routed  386/544 Partitions, Violations =        259
Routed  388/544 Partitions, Violations =        257
Routed  390/544 Partitions, Violations =        255
Routed  392/544 Partitions, Violations =        251
Routed  394/544 Partitions, Violations =        249
Routed  396/544 Partitions, Violations =        247
Routed  398/544 Partitions, Violations =        245
Routed  400/544 Partitions, Violations =        243
Routed  402/544 Partitions, Violations =        242
Routed  404/544 Partitions, Violations =        240
Routed  406/544 Partitions, Violations =        238
Routed  408/544 Partitions, Violations =        234
Routed  410/544 Partitions, Violations =        228
Routed  412/544 Partitions, Violations =        225
Routed  414/544 Partitions, Violations =        220
Routed  416/544 Partitions, Violations =        213
Routed  418/544 Partitions, Violations =        211
Routed  420/544 Partitions, Violations =        209
Routed  422/544 Partitions, Violations =        200
Routed  424/544 Partitions, Violations =        187
Routed  426/544 Partitions, Violations =        179
Routed  428/544 Partitions, Violations =        173
Routed  430/544 Partitions, Violations =        167
Routed  432/544 Partitions, Violations =        162
Routed  434/544 Partitions, Violations =        158
Routed  436/544 Partitions, Violations =        154
Routed  438/544 Partitions, Violations =        150
Routed  440/544 Partitions, Violations =        146
Routed  442/544 Partitions, Violations =        143
Routed  444/544 Partitions, Violations =        139
Routed  446/544 Partitions, Violations =        134
Routed  448/544 Partitions, Violations =        130
Routed  450/544 Partitions, Violations =        126
Routed  452/544 Partitions, Violations =        122
Routed  454/544 Partitions, Violations =        118
Routed  456/544 Partitions, Violations =        112
Routed  458/544 Partitions, Violations =        108
Routed  460/544 Partitions, Violations =        104
Routed  462/544 Partitions, Violations =        100
Routed  464/544 Partitions, Violations =        96
Routed  466/544 Partitions, Violations =        92
Routed  468/544 Partitions, Violations =        89
Routed  470/544 Partitions, Violations =        86
Routed  472/544 Partitions, Violations =        84
Routed  474/544 Partitions, Violations =        82
Routed  476/544 Partitions, Violations =        80
Routed  478/544 Partitions, Violations =        79
Routed  480/544 Partitions, Violations =        78
Routed  482/544 Partitions, Violations =        76
Routed  484/544 Partitions, Violations =        74
Routed  486/544 Partitions, Violations =        72
Routed  488/544 Partitions, Violations =        70
Routed  490/544 Partitions, Violations =        68
Routed  492/544 Partitions, Violations =        66
Routed  494/544 Partitions, Violations =        64
Routed  496/544 Partitions, Violations =        62
Routed  498/544 Partitions, Violations =        60
Routed  500/544 Partitions, Violations =        58
Routed  502/544 Partitions, Violations =        57
Routed  504/544 Partitions, Violations =        55
Routed  506/544 Partitions, Violations =        54
Routed  508/544 Partitions, Violations =        52
Routed  510/544 Partitions, Violations =        51
Routed  512/544 Partitions, Violations =        49
Routed  514/544 Partitions, Violations =        47
Routed  516/544 Partitions, Violations =        46
Routed  518/544 Partitions, Violations =        44
Routed  520/544 Partitions, Violations =        42
Routed  522/544 Partitions, Violations =        41
Routed  524/544 Partitions, Violations =        39
Routed  526/544 Partitions, Violations =        37
Routed  528/544 Partitions, Violations =        35
Routed  530/544 Partitions, Violations =        33
Routed  532/544 Partitions, Violations =        31
Routed  534/544 Partitions, Violations =        30
Routed  536/544 Partitions, Violations =        28
Routed  538/544 Partitions, Violations =        27
Routed  540/544 Partitions, Violations =        26
Routed  542/544 Partitions, Violations =        24
Routed  544/544 Partitions, Violations =        22

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      22
        Diff net spacing : 9
        Less than minimum area : 3
        Same net spacing : 2
        Short : 8

[Iter 1] Elapsed real time: 0:06:35 
[Iter 1] Elapsed cpu  time: sys=0:00:05 usr=0:06:36 total=0:06:41
[Iter 1] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 1] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 1 with 544 parts

Start DR iteration 2: non-uniform partition
Routed  1/13 Partitions, Violations =   23
Routed  2/13 Partitions, Violations =   23
Routed  3/13 Partitions, Violations =   23
Routed  4/13 Partitions, Violations =   23
Routed  5/13 Partitions, Violations =   21
Routed  6/13 Partitions, Violations =   21
Routed  7/13 Partitions, Violations =   21
Routed  8/13 Partitions, Violations =   21
Routed  9/13 Partitions, Violations =   19
Routed  10/13 Partitions, Violations =  17
Routed  11/13 Partitions, Violations =  16
Routed  12/13 Partitions, Violations =  15
Routed  13/13 Partitions, Violations =  14

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      14
        Diff net spacing : 9
        Same net spacing : 1
        Short : 4

[Iter 2] Elapsed real time: 0:06:36 
[Iter 2] Elapsed cpu  time: sys=0:00:05 usr=0:06:37 total=0:06:42
[Iter 2] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 2] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 2 with 13 parts

Start DR iteration 3: non-uniform partition
Routed  1/7 Partitions, Violations =    13
Routed  2/7 Partitions, Violations =    13
Routed  3/7 Partitions, Violations =    13
Routed  4/7 Partitions, Violations =    13
Routed  5/7 Partitions, Violations =    13
Routed  6/7 Partitions, Violations =    12
Routed  7/7 Partitions, Violations =    12

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        Diff net spacing : 8
        Short : 4

[Iter 3] Elapsed real time: 0:06:37 
[Iter 3] Elapsed cpu  time: sys=0:00:05 usr=0:06:37 total=0:06:43
[Iter 3] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 3] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 3 with 7 parts

Start DR iteration 4: non-uniform partition
Routed  1/6 Partitions, Violations =    12
Routed  2/6 Partitions, Violations =    12
Routed  3/6 Partitions, Violations =    12
Routed  4/6 Partitions, Violations =    12
Routed  5/6 Partitions, Violations =    12
Routed  6/6 Partitions, Violations =    12

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        Diff net spacing : 8
        Short : 4

[Iter 4] Elapsed real time: 0:06:38 
[Iter 4] Elapsed cpu  time: sys=0:00:05 usr=0:06:38 total=0:06:44
[Iter 4] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 4] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 4 with 6 parts

Start DR iteration 5: non-uniform partition
Routed  1/6 Partitions, Violations =    9
Routed  2/6 Partitions, Violations =    9
Routed  3/6 Partitions, Violations =    9
Routed  4/6 Partitions, Violations =    9
Routed  5/6 Partitions, Violations =    9
Routed  6/6 Partitions, Violations =    9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 5
        Short : 4

[Iter 5] Elapsed real time: 0:06:39 
[Iter 5] Elapsed cpu  time: sys=0:00:05 usr=0:06:39 total=0:06:44
[Iter 5] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 5] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 5 with 6 parts

Start DR iteration 6: non-uniform partition
Routed  1/5 Partitions, Violations =    9
Routed  2/5 Partitions, Violations =    9
Routed  3/5 Partitions, Violations =    9
Routed  4/5 Partitions, Violations =    20
Routed  5/5 Partitions, Violations =    20

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      20
        Diff net spacing : 6
        Diff net via-cut spacing : 1
        Short : 13

[Iter 6] Elapsed real time: 0:06:40 
[Iter 6] Elapsed cpu  time: sys=0:00:05 usr=0:06:40 total=0:06:45
[Iter 6] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 6] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 6 with 5 parts

Start DR iteration 7: non-uniform partition
Routed  1/5 Partitions, Violations =    18
Routed  2/5 Partitions, Violations =    18
Routed  3/5 Partitions, Violations =    18
Routed  4/5 Partitions, Violations =    18
Routed  5/5 Partitions, Violations =    18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        Diff net spacing : 4
        Diff net via-cut spacing : 1
        Short : 13

[Iter 7] Elapsed real time: 0:06:40 
[Iter 7] Elapsed cpu  time: sys=0:00:05 usr=0:06:41 total=0:06:46
[Iter 7] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 7] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 7 with 5 parts

Start DR iteration 8: non-uniform partition
Routed  1/5 Partitions, Violations =    18
Routed  2/5 Partitions, Violations =    18
Routed  3/5 Partitions, Violations =    18
Routed  4/5 Partitions, Violations =    18
Routed  5/5 Partitions, Violations =    18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        Diff net spacing : 4
        Diff net via-cut spacing : 1
        Short : 13

[Iter 8] Elapsed real time: 0:06:41 
[Iter 8] Elapsed cpu  time: sys=0:00:05 usr=0:06:42 total=0:06:47
[Iter 8] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 8] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 8 with 5 parts

Start DR iteration 9: non-uniform partition
Routed  1/5 Partitions, Violations =    18
Routed  2/5 Partitions, Violations =    18
Routed  3/5 Partitions, Violations =    18
Routed  4/5 Partitions, Violations =    18
Routed  5/5 Partitions, Violations =    18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        Diff net spacing : 9
        Diff net via-cut spacing : 1
        Short : 8

[Iter 9] Elapsed real time: 0:06:42 
[Iter 9] Elapsed cpu  time: sys=0:00:05 usr=0:06:43 total=0:06:48
[Iter 9] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 9] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 9 with 5 parts

Start DR iteration 10: non-uniform partition
Routed  1/5 Partitions, Violations =    15
Routed  2/5 Partitions, Violations =    15
Routed  3/5 Partitions, Violations =    15
Routed  4/5 Partitions, Violations =    6
Routed  5/5 Partitions, Violations =    6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Diff net spacing : 2
        Short : 4

[Iter 10] Elapsed real time: 0:06:43 
[Iter 10] Elapsed cpu  time: sys=0:00:05 usr=0:06:44 total=0:06:49
[Iter 10] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 10] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 10 with 5 parts

Start DR iteration 11: non-uniform partition
Routed  1/4 Partitions, Violations =    6
Routed  2/4 Partitions, Violations =    6
Routed  3/4 Partitions, Violations =    6
Routed  4/4 Partitions, Violations =    6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Diff net spacing : 2
        Short : 4

[Iter 11] Elapsed real time: 0:06:44 
[Iter 11] Elapsed cpu  time: sys=0:00:05 usr=0:06:44 total=0:06:50
[Iter 11] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 11] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 11 with 4 parts

Start DR iteration 12: non-uniform partition
Routed  1/4 Partitions, Violations =    6
Routed  2/4 Partitions, Violations =    6
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 3
        Short : 4

[Iter 12] Elapsed real time: 0:06:45 
[Iter 12] Elapsed cpu  time: sys=0:00:05 usr=0:06:46 total=0:06:51
[Iter 12] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 12] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 12 with 4 parts

Start DR iteration 13: non-uniform partition
Routed  1/4 Partitions, Violations =    7
Routed  2/4 Partitions, Violations =    7
Routed  3/4 Partitions, Violations =    6
Routed  4/4 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 13] Elapsed real time: 0:06:46 
[Iter 13] Elapsed cpu  time: sys=0:00:05 usr=0:06:47 total=0:06:52
[Iter 13] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 13] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 13 with 4 parts

Start DR iteration 14: non-uniform partition
Routed  1/3 Partitions, Violations =    5
Routed  2/3 Partitions, Violations =    5
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 14] Elapsed real time: 0:06:47 
[Iter 14] Elapsed cpu  time: sys=0:00:05 usr=0:06:48 total=0:06:53
[Iter 14] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 14] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 14 with 3 parts

Start DR iteration 15: non-uniform partition
Routed  1/3 Partitions, Violations =    5
Routed  2/3 Partitions, Violations =    5
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 15] Elapsed real time: 0:06:48 
[Iter 15] Elapsed cpu  time: sys=0:00:05 usr=0:06:48 total=0:06:54
[Iter 15] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Iter 15] Total (MB): Used  163  Alloctr  165  Proc 5186 

End DR iteration 15 with 3 parts

Stop DR since not converging

[DR] Elapsed real time: 0:06:48 
[DR] Elapsed cpu  time: sys=0:00:05 usr=0:06:48 total=0:06:54
[DR] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR] Total (MB): Used  131  Alloctr  133  Proc 5186 
[DR: Done] Elapsed real time: 0:06:48 
[DR: Done] Elapsed cpu  time: sys=0:00:05 usr=0:06:48 total=0:06:54
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  131  Alloctr  133  Proc 5186 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 127 aligned/redundant DRCs. (ZRT-305)

DR finished with 4 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 1
        Short : 3



Total Wire Length =                    1448800 micron
Total Number of Contacts =             493999
Total Number of Wires =                480362
Total Number of PtConns =              67768
Total Number of Routed Wires =       480362
Total Routed Wire Length =           1440500 micron
Total Number of Routed Contacts =       493999
        Layer                 M1 :       7964 micron
        Layer                 M2 :     355364 micron
        Layer                 M3 :     467977 micron
        Layer                 M4 :     269562 micron
        Layer                 M5 :     216416 micron
        Layer                 M6 :     113458 micron
        Layer                 M7 :      18060 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1532
        Via   VIA67SQ_C(rot)_1x2 :         15
        Via            VIA56SQ_C :       5786
        Via            VIA45SQ_C :         52
        Via       VIA45SQ_C(rot) :      21782
        Via            VIA34SQ_C :      67534
        Via       VIA34SQ_C(rot) :        301
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :       2166
        Via       VIA23SQ_C(rot) :     209196
        Via            VIA12SQ_C :     165571
        Via       VIA12SQ_C(rot) :      13595
        Via           VIA12BAR_C :       5018
        Via      VIA12BAR_C(rot) :         21
        Via             VIA12BAR :         11
        Via        VIA12BAR(rot) :         59
        Via        VIA12SQ_C_2x1 :       1356
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.28% (1375 / 493999 vias)
 
    Layer VIA1       =  0.73% (1359   / 185634  vias)
        Weight 1     =  0.73% (1359    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.27% (184275  vias)
    Layer VIA2       =  0.00% (0      / 211362  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211362  vias)
    Layer VIA3       =  0.00% (1      / 67836   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67835   vias)
    Layer VIA4       =  0.00% (0      / 21834   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21834   vias)
    Layer VIA5       =  0.00% (0      / 5786    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5786    vias)
    Layer VIA6       =  0.97% (15     / 1547    vias)
        Weight 1     =  0.97% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.03% (1532    vias)
 
  Total double via conversion rate    =  0.28% (1375 / 493999 vias)
 
    Layer VIA1       =  0.73% (1359   / 185634  vias)
    Layer VIA2       =  0.00% (0      / 211362  vias)
    Layer VIA3       =  0.00% (1      / 67836   vias)
    Layer VIA4       =  0.00% (0      / 21834   vias)
    Layer VIA5       =  0.00% (0      / 5786    vias)
    Layer VIA6       =  0.97% (15     / 1547    vias)
 
  The optimized via conversion rate based on total routed via count =  0.28% (1375 / 493999 vias)
 
    Layer VIA1       =  0.73% (1359   / 185634  vias)
        Weight 1     =  0.73% (1359    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.27% (184275  vias)
    Layer VIA2       =  0.00% (0      / 211362  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211362  vias)
    Layer VIA3       =  0.00% (1      / 67836   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67835   vias)
    Layer VIA4       =  0.00% (0      / 21834   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21834   vias)
    Layer VIA5       =  0.00% (0      / 5786    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5786    vias)
    Layer VIA6       =  0.97% (15     / 1547    vias)
        Weight 1     =  0.97% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.03% (1532    vias)
 

Total number of nets = 51753
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 218 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2023-05-23 03:49:31 / Session: 10.50 hr / Command: 0.16 hr / Memory: 3356 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-05-23 03:49:31 / Session: 10.50 hr / Command: 0.00 hr / Memory: 3356 MB (FLW-8100)
Route-opt command begin                   CPU: 37809 s ( 10.50 hr )  ELAPSE: 37819 s ( 10.51 hr )  MEM-PEAK:  3355 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 51723 nets, 0 global routed, 51720 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 51720 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 51720, routed nets = 51720, across physical hierarchy nets = 0, parasitics cached nets = 51720, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 730. (TIM-112)

Route-opt timing update complete          CPU: 38063 s ( 10.57 hr )  ELAPSE: 38073 s ( 10.58 hr )  MEM-PEAK:  3355 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: atspeed_capture
2: atspeed_shift
3: func_worst
4: func_best
5: func_worst_constrained
6: func_best_constrained
7: stuck_at_capture
8: stuck_at_shift
9: test_worst
10: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: SYS_2x_CLK
9: SDRAM_CLK
10: SYS_CLK
11: ate_clk
12: v_PCI_CLK
13: v_SDRAM_CLK
14: group_pclk
15: group_sdram
16: group_sys2x
17: group_sys
18: INPUTS
19: OUTPUTS
20: SD_DDR_CLK
21: SD_DDR_CLKn

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.0000     0.0000   0.0000     0.0000      0
    1   8   0.0000     0.0000   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.0000     0.0000   0.0000     0.0000      0
    1  11   0.0000     0.0000   0.0000     0.0000      0
    1  12   0.0000     0.0000   0.0000     0.0000      0
    1  13   0.0000     0.0000   0.0000     0.0000      0
    1  14   0.0000     0.0000   0.0000     0.0000      0
    1  15   0.0000     0.0000   0.0000     0.0000      0
    1  16   0.2294     0.2651   0.0000     0.0000      0
    1  17   0.0000     0.0000   0.0000     0.0000      0
    1  18   0.0000     0.0000   0.0000     0.0000      0
    1  19   0.0000     0.0000   0.0000     0.0000      0
    2   1   0.0000     0.0000   0.0000     0.0000      0
    2   2   0.0000     0.0000   0.0000     0.0000      0
    2   3   0.0000     0.0000   0.0000     0.0000      0
    2   4   0.0000     0.0000   0.0000     0.0000      0
    2   5   0.0000     0.0000   0.0000     0.0000      0
    2   6   0.0000     0.0000   0.0000     0.0000      0
    2   7   0.0000     0.0000   0.0000     0.0000      0
    2   8   0.0000     0.0000   0.0000     0.0000      0
    2   9   0.0000     0.0000   0.0000     0.0000      0
    2  10   0.0000     0.0000   0.0000     0.0000      0
    2  11   0.0000     0.0000   0.0000     0.0000      0
    2  12   0.0000     0.0000   0.0000     0.0000      0
    2  13   0.0000     0.0000   0.0000     0.0000      0
    2  14   0.0000     0.0000   0.0000     0.0000      0
    2  15   0.0000     0.0000   0.0000     0.0000      0
    2  16   0.0000     0.0000   0.0000     0.0000      0
    2  17   0.0000     0.0000   0.0000     0.0000      0
    2  18   0.0000     0.0000   0.0000     0.0000      0
    2  19   0.0000     0.0000   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.3359     2.5260        -          -      -
    3   8   0.1907     1.0901        -          -      -
    3   9   1.4859    13.9298        -          -      -
    3  10   1.7507   124.2820        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  20   0.0000     0.0000        -          -      -
    3  21   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.1271     6.6802     64
    4   5        -          -   0.0129     0.2325     32
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  20        -          -   0.0000     0.0000      0
    4  21        -          -   0.0000     0.0000      0
    5   1   0.0000     0.0000   0.0000     0.0000      0
    5   2   0.0000     0.0000   0.0000     0.0000      0
    5   3   0.0000     0.0000   0.0000     0.0000      0
    5   4   0.0000     0.0000   0.0000     0.0000      0
    5   5   0.0000     0.0000   0.1427     3.4345     32
    5   6   0.0000     0.0000   0.0000     0.0000      0
    5   7   0.0000     0.0000   0.0000     0.0000      0
    5   8   0.1626     0.1626   0.0000     0.0000      0
    5   9   0.0000     0.0000   0.0000     0.0000      0
    5  10   0.0796     0.1720   0.0000     0.0000      0
    5  12   0.0000     0.0000   0.0000     0.0000      0
    5  13   0.0000     0.0000   0.0000     0.0000      0
    5  20   0.0000     0.0000   0.0000     0.0000      0
    5  21   0.0000     0.0000   0.0000     0.0000      0
    6   1   0.0000     0.0000   0.0000     0.0000      0
    6   2   0.0000     0.0000   0.0000     0.0000      0
    6   3   0.0000     0.0000   0.0000     0.0000      0
    6   4   0.0000     0.0000   0.0000     0.0000      0
    6   5   0.0000     0.0000   0.0129     0.2323     32
    6   6   0.0000     0.0000   0.0000     0.0000      0
    6   7   0.0000     0.0000   0.0000     0.0000      0
    6   8   0.0000     0.0000   0.0000     0.0000      0
    6   9   0.0000     0.0000   0.0000     0.0000      0
    6  10   0.0000     0.0000   0.0000     0.0000      0
    6  12   0.0000     0.0000   0.0000     0.0000      0
    6  13   0.0000     0.0000   0.0000     0.0000      0
    6  20   0.0000     0.0000   0.0000     0.0000      0
    6  21   0.0000     0.0000   0.0000     0.0000      0
    7   1   0.0000     0.0000   0.0000     0.0000      0
    7   2   0.0000     0.0000   0.0000     0.0000      0
    7   3   0.0000     0.0000   0.0000     0.0000      0
    7   4   0.0000     0.0000   0.0000     0.0000      0
    7   5   0.0000     0.0000   0.0000     0.0000      0
    7   6   0.0000     0.0000   0.0000     0.0000      0
    7   7   0.0000     0.0000   0.0000     0.0000      0
    7   8   0.0403     0.0906   0.0000     0.0000      0
    7   9   0.2993     0.6197   0.0803     0.1472      2
    7  10   0.0478     0.0663   0.0000     0.0000      0
    7  11   0.0000     0.0000   0.0000     0.0000      0
    7  12   0.0000     0.0000   0.0000     0.0000      0
    7  13   0.0000     0.0000   0.0000     0.0000      0
    7  14   0.0000     0.0000   0.0000     0.0000      0
    7  15   0.0000     0.0000   0.0000     0.0000      0
    7  16   0.0000     0.0000   0.0000     0.0000      0
    7  17   0.0000     0.0000   0.0000     0.0000      0
    7  18   0.6366    36.2151   0.0000     0.0000      0
    7  19   3.3500   225.6944   0.0000     0.0000      0
    8   1   0.0000     0.0000   0.0000     0.0000      0
    8   2   0.0000     0.0000   0.0000     0.0000      0
    8   3   0.0000     0.0000   0.0000     0.0000      0
    8   4   0.0000     0.0000   0.0000     0.0000      0
    8   5   0.0000     0.0000   0.0000     0.0000      0
    8   6   0.0000     0.0000   0.0000     0.0000      0
    8   7   0.0000     0.0000   0.0000     0.0000      0
    8   8   0.0000     0.0000   0.0000     0.0000      0
    8   9   0.0000     0.0000   0.0000     0.0000      0
    8  10   0.0000     0.0000   0.0103     0.0103      1
    8  11   0.0000     0.0000   0.0000     0.0000      0
    8  12   0.0000     0.0000   0.0000     0.0000      0
    8  13   0.0000     0.0000   0.0000     0.0000      0
    8  14   0.0000     0.0000   0.0000     0.0000      0
    8  15   0.0000     0.0000   0.0000     0.0000      0
    8  16   0.0000     0.0000   0.0000     0.0000      0
    8  17   0.0000     0.0000   0.0000     0.0000      0
    8  18   0.9432    59.5520   0.0000     0.0000      0
    8  19   1.0111    75.6702   0.0000     0.0000      0
    9   1   0.0000     0.0000        -          -      -
    9   2   0.0000     0.0000        -          -      -
    9   3   0.0000     0.0000        -          -      -
    9   4   0.0000     0.0000        -          -      -
    9   5   0.0000     0.0000        -          -      -
    9   6   0.0000     0.0000        -          -      -
    9   7   0.0000     0.0000        -          -      -
    9   8   0.1626     0.1626        -          -      -
    9   9   0.0000     0.0000        -          -      -
    9  10   0.0792     0.1849        -          -      -
    9  11   0.0000     0.0000        -          -      -
    9  12   0.0000     0.0000        -          -      -
    9  13   0.0000     0.0000        -          -      -
    9  20   0.0000     0.0000        -          -      -
    9  21   0.0000     0.0000        -          -      -
   10   1        -          -   0.0000     0.0000      0
   10   2        -          -   0.0000     0.0000      0
   10   3        -          -   0.0000     0.0000      0
   10   4        -          -   0.0000     0.0000      0
   10   5        -          -   0.0129     0.2330     32
   10   6        -          -   0.0000     0.0000      0
   10   7        -          -   0.0000     0.0000      0
   10   8        -          -   0.0000     0.0000      0
   10   9        -          -   0.0000     0.0000      0
   10  10        -          -   0.0000     0.0000      0
   10  11        -          -   0.0000     0.0000      0
   10  12        -          -   0.0000     0.0000      0
   10  13        -          -   0.0000     0.0000      0
   10  20        -          -   0.0000     0.0000      0
   10  21        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2294     0.2651   0.2651      3   0.0000     0.0000      0      114     8.8082      222  423862240
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        3     0.0254      109 273435754496
    3   *   1.7507   141.8278 141.8278    650        -          -      -      116     8.8115      222  395005376
    4   *        -          -        -      -   0.1271     6.9127     96        3     0.0254      109 256656375808
    5   *   0.1626     0.3346   0.3346      5   0.1427     3.4345     32      114     8.8085      222  366962336
    6   *   0.0000     0.0000   0.0000      0   0.0129     0.2323     32        3     0.0254      109 268562251776
    7   *   3.3500   262.6861   0.7766    185   0.0803     0.1472      2      114     8.8085      222  389199808
    8   *   1.0111   135.2223   0.0000    144   0.0103     0.0103      1        3     0.0254      109 276115587072
    9   *   0.1626     0.3475   0.3475      7        -          -      -      114     8.8085      222  377009984
   10   *        -          -        -      -   0.0129     0.2330     32        3     0.0254      109 270910242816
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   3.3500   428.2865 143.0401    842   0.1427    10.2722     99      116     8.8117      225 276115587072    392646.41      48769
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    3.3500   428.2865 143.0401    842   0.1427    10.2722     99      116      225 276115587072    392646.41      48769
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Route-opt initialization complete         CPU: 38219 s ( 10.62 hr )  ELAPSE: 38229 s ( 10.62 hr )  MEM-PEAK:  3355 MB
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 4.3300 seconds to build cellmap data
Total 1.5100 seconds to load 53351 cell instances into cellmap
Moveable cells: 48829; Application fixed cells: 304; Macro cells: 0; User fixed cells: 4218
51412 out of 51445 data nets are detail routed, 308 out of 308 clock nets are detail routed and total 51753 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.9630, cell height 1.6732, cell area 3.2853 for total 49133 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1        608.58      203.24     11.36      2382       0.393  276115587072.00       48769           10.63      3355

Route-opt optimization Phase 3 Iter  1        608.58      203.24     11.36      2382       0.393  275907510272.00       48754           10.63      3355
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Route-opt optimization Phase 3 Iter  2        608.58      203.24     11.36      2382       0.393  275907510272.00       48754           10.64      3355

Route-opt optimization Phase 4 Iter  1        608.58      203.24     11.36      1071       0.393  276139016192.00       48756           10.64      3355
Route-opt optimization Phase 4 Iter  2        608.58      203.24     11.36      1071       0.393  276139016192.00       48756           10.65      3355
Route-opt optimization Phase 4 Iter  3        608.58      203.24     11.36      1071       0.393  276139016192.00       48756           10.65      3355
Route-opt optimization Phase 4 Iter  4        608.58      203.24     11.36      1071       0.393  276139016192.00       48756           10.70      3355
Route-opt optimization Phase 4 Iter  5        608.58      203.24     11.36      1071       0.393  276139016192.00       48756           10.70      3355
Route-opt optimization Phase 4 Iter  6        608.58      203.24     11.36      1071       0.393  276139016192.00       48756           10.70      3355
Route-opt optimization Phase 4 Iter  7        608.58      203.24     11.36      1071       0.393  276139016192.00       48756           10.71      3355

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 5 Iter  1        555.48      150.12     11.36      1071       0.393  284776235008.00       48756           10.73      3355
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 6 Iter  1        503.02      122.93     11.36      1071       0.393  286566645760.00       48756           10.75      3355
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 7 Iter  1        503.02      122.93     11.36      1071       0.393  286099472384.00       48756           10.80      3355

Route-opt optimization Phase 8 Iter  1        503.02      122.93     11.36      1071       0.391  282739933184.00       48756           10.83      3355

Route-opt optimization Phase 9 Iter  1        503.02      122.93     11.36      1071       0.391  280577900544.00       48441           10.88      3355
Route-opt optimization Phase 9 Iter  2        503.02      122.93     11.36      1071       0.391  280577900544.00       48441           10.88      3355
Route-opt optimization Phase 9 Iter  3        503.02      122.93     11.36      1071       0.391  280577900544.00       48441           10.88      3355
Route-opt optimization Phase 9 Iter  4        503.02      122.93     11.36      1071       0.391  280577900544.00       48441           10.88      3355
Route-opt optimization Phase 9 Iter  5        503.02      122.93     11.36      1071       0.391  280577900544.00       48441           10.88      3355

Route-opt optimization Phase 10 Iter  1       503.02      122.93     11.36      1071       0.391  280588746752.00       48441           10.89      3355
Route-opt optimization Phase 10 Iter  2       503.02      122.93     11.36      1071       0.391  280588746752.00       48441           10.89      3355

Route-opt optimization Phase 11 Iter  1       503.02      122.93     11.36      1071       0.391  280662933504.00       48445           10.90      3355
Route-opt optimization Phase 11 Iter  2       503.02      122.93     11.36      1071       0.391  280662933504.00       48445           10.90      3355


Route-opt optimization complete               503.02      122.93     11.35      1071       0.391  280653430784.00       48446           10.91      3355
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 9210
NPLDRC Place Cache: hit rate  68.4%  (9210 / 29120)
NPLDRC Access Cache: unique cache elements 12084
NPLDRC Access Cache: hit rate  58.3%  (12084 / 28969)

Route-opt route preserve complete         CPU: 39282 s ( 10.91 hr )  ELAPSE: 39289 s ( 10.91 hr )  MEM-PEAK:  3355 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/ORCA_TOP_8758_453364328.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 318 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      693741        50996        Yes DEFAULT_VA
      105360         2032        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (272 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (2 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (2 sec)
Legalization complete (1008 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  53028
number of references:               318
number of site rows:                478
number of locations attempted:   776416
number of locations failed:      170087  (21.9%)

Legality of references at locations:
272 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  8582      85510     14117 ( 16.5%)      44240      8719 ( 19.7%)  AO22X1_HVT
  1263      12837      6570 ( 51.2%)       6439      3207 ( 49.8%)  SDFFARX1_RVT
   980       9662      5095 ( 52.7%)       4925      2412 ( 49.0%)  SDFFNARX1_HVT
  2699      27193      4434 ( 16.3%)      15065      2781 ( 18.5%)  OR2X1_HVT
  2272      22653      3659 ( 16.2%)      11763      2112 ( 18.0%)  AND2X1_HVT
  1448      16981      2965 ( 17.5%)       8338      1899 ( 22.8%)  AND2X1_LVT
   596       5967      2807 ( 47.0%)       2785      1369 ( 49.2%)  SDFFARX1_LVT
   880       9283      2698 ( 29.1%)       5030      1451 ( 28.8%)  FADDX1_LVT
  1837      20889      2588 ( 12.4%)       9788      1536 ( 15.7%)  NAND2X0_LVT
   592       5440      2759 ( 50.7%)       2577      1232 ( 47.8%)  SDFFARX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  OA21X2_HVT
     1         16        11 ( 68.8%)          8         8 (100.0%)  OA221X2_HVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI222X2_HVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  IBUFFX4_HVT
     6         48        36 ( 75.0%)         24        14 ( 58.3%)  SDFFNARX1_LVT
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  OA222X2_HVT
     2         32        22 ( 68.8%)         32        20 ( 62.5%)  HADDX1_LVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NOR3X0_HVT
     1         16        10 ( 62.5%)          8         5 ( 62.5%)  IBUFFX8_RVT
     5         80        43 ( 53.8%)         40        27 ( 67.5%)  AO222X2_RVT

Legality of references in rows:
9 references had row failures.
Worst 9 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      478       239 ( 50.0%)  LSUPX4_LVT
      478       239 ( 50.0%)  LSUPX8_LVT
      478       239 ( 50.0%)  LSUPX4_RVT
      478       239 ( 50.0%)  LSUPX2_LVT
      478       239 ( 50.0%)  LSUPX1_RVT
      478       239 ( 50.0%)  LSUPX2_RVT
      478       239 ( 50.0%)  LSUPX8_RVT
      478       239 ( 50.0%)  LSUPX2_HVT
      478       239 ( 50.0%)  LSUPX1_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       48507 (622342 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.055 um ( 0.03 row height)
rms weighted cell displacement:   0.055 um ( 0.03 row height)
max cell displacement:            2.128 um ( 1.27 row height)
avg cell displacement:            0.004 um ( 0.00 row height)
avg weighted cell displacement:   0.004 um ( 0.00 row height)
number of cells moved:              394
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_1/U4602 (AO21X2_LVT)
  Input location: (810.28,324.336)
  Legal location: (808.152,324.336)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_CONTEXT_MEM/sram_fixcell_289 (NBUFFX2_HVT)
  Input location: (923.824,290.896)
  Legal location: (922.912,292.568)
  Displacement:   1.905 um ( 1.14 row height)
Cell: I_BLENDER_0/ctmTdsLR_2_82054 (INVX2_LVT)
  Input location: (586.688,453.08)
  Legal location: (587.448,454.752)
  Displacement:   1.837 um ( 1.10 row height)
Cell: I_BLENDER_0/U2253 (NAND2X2_LVT)
  Input location: (570.12,379.512)
  Legal location: (568.296,379.512)
  Displacement:   1.824 um ( 1.09 row height)
Cell: I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/add_83/U1 (XNOR2X1_HVT)
  Input location: (570.272,13.344)
  Legal location: (568.448,13.344)
  Displacement:   1.824 um ( 1.09 row height)
Cell: I_CLOCKING/occ_int1/U_clk_control_i_0/ropt_h_inst_83414 (NBUFFX2_LVT)
  Input location: (580.76,13.344)
  Legal location: (580.304,11.672)
  Displacement:   1.733 um ( 1.04 row height)
Cell: I_BLENDER_1/ZBUF_628_inst_83367 (NBUFFX8_HVT)
  Input location: (648.704,245.752)
  Legal location: (647.032,245.752)
  Displacement:   1.672 um ( 1.00 row height)
Cell: I_BLENDER_1/HFSINV_12125_3991 (INVX0_HVT)
  Input location: (647.944,245.752)
  Legal location: (646.272,245.752)
  Displacement:   1.672 um ( 1.00 row height)
Cell: I_SDRAM_TOP/ZBUF_28_inst_29983 (NBUFFX2_HVT)
  Input location: (727.896,132.056)
  Legal location: (727.896,130.384)
  Displacement:   1.672 um ( 1.00 row height)
Cell: I_BLENDER_1/U3964 (NAND2X0_RVT)
  Input location: (774.408,230.704)
  Legal location: (774.408,232.376)
  Displacement:   1.672 um ( 1.00 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 235080
NPLDRC Place Cache: hit rate  61.8%  (235080 / 615409)
NPLDRC Access Cache: unique cache elements 272143
NPLDRC Access Cache: hit rate  55.9%  (272143 / 616446)
Legalization succeeded.
Total Legalizer CPU: 1030.402
Total Legalizer Wall Time: 1015.605
----------------------------------------------------------------

Route-opt legalization complete           CPU: 40302 s ( 11.20 hr )  ELAPSE: 40307 s ( 11.20 hr )  MEM-PEAK:  3355 MB
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Tue May 23 04:31:01 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  51063/51067
Power net VDDH                 2033/2036
Ground net VSS                 53061/53068
--------------------------------------------------------------------------------
Information: connections of 14 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
[ECO: DbIn With Extraction] Elapsed real time: 0:00:16 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[ECO: DbIn With Extraction] Stage (MB): Used  116  Alloctr  117  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  119  Alloctr  121  Proc 5190 
Warning: Power net VDDH has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Analysis] Elapsed real time: 0:00:16 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[ECO: Analysis] Stage (MB): Used  116  Alloctr  117  Proc    0 
[ECO: Analysis] Total (MB): Used  119  Alloctr  121  Proc 5190 
Num of eco nets = 51429
Num of open eco nets = 2629
[ECO: Init] Elapsed real time: 0:00:17 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[ECO: Init] Stage (MB): Used  123  Alloctr  124  Proc    0 
[ECO: Init] Total (MB): Used  127  Alloctr  128  Proc 5190 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  131  Alloctr  132  Proc 5190 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1019.86,819.22)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  141  Alloctr  143  Proc 5190 
Net statistics:
Total number of nets     = 51430
Number of nets to route  = 2629
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 125
Number of nets with min-layer-mode soft-cost-medium = 125
Number of nets with max-layer-mode hard = 125
2629 nets are partially connected,
 of which 2629 are detail routed and 101 are global routed.
48771 nets are fully connected,
 of which 48551 are detail routed and 0 are global routed.
125 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   19  Alloctr   19  Proc    0 
[End of Build All Nets] Total (MB): Used  161  Alloctr  162  Proc 5190 
Average gCell capacity  4.85     on layer (1)    M1
Average gCell capacity  6.30     on layer (2)    M2
Average gCell capacity  3.71     on layer (3)    M3
Average gCell capacity  3.77     on layer (4)    M4
Average gCell capacity  1.89     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.48     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.96         on layer (1)    M1
Average number of tracks per gCell 10.98         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 3006120
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:04 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion map] Total (MB): Used  191  Alloctr  193  Proc 5190 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Build Data] Stage (MB): Used   57  Alloctr   58  Proc    0 
[End of Build Data] Total (MB): Used  192  Alloctr  194  Proc 5190 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  368  Alloctr  370  Proc 5190 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  370  Alloctr  372  Proc 5190 
Initial. Routing result:
Initial. Both Dirs: Overflow = 11826 Max = 14 GRCs = 19137 (3.18%)
Initial. H routing: Overflow =  5376 Max =  4 (GRCs =    4) GRCs = 12608 (4.19%)
Initial. V routing: Overflow =  6450 Max = 14 (GRCs =    1) GRCs =  6529 (2.17%)
Initial. M1         Overflow =    69 Max =  2 (GRCs =    2) GRCs =    69 (0.02%)
Initial. M2         Overflow =  5369 Max = 14 (GRCs =    1) GRCs =  3702 (1.23%)
Initial. M3         Overflow =  4644 Max =  4 (GRCs =    4) GRCs =  8149 (2.71%)
Initial. M4         Overflow =   237 Max =  3 (GRCs =    1) GRCs =   552 (0.18%)
Initial. M5         Overflow =   199 Max =  2 (GRCs =   11) GRCs =   686 (0.23%)
Initial. M6         Overflow =   843 Max =  2 (GRCs =    7) GRCs =  2275 (0.76%)
Initial. M7         Overflow =   463 Max =  1 (GRCs = 3704) GRCs =  3704 (1.23%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  1497 Max =  5 GRCs =  6529 (3.77%)
Initial. H routing: Overflow =   600 Max =  3 (GRCs =    2) GRCs =  4103 (4.73%)
Initial. V routing: Overflow =   896 Max =  5 (GRCs =    1) GRCs =  2426 (2.80%)
Initial. M1         Overflow =     2 Max =  1 (GRCs =    4) GRCs =     4 (0.00%)
Initial. M2         Overflow =    20 Max =  5 (GRCs =    1) GRCs =    34 (0.04%)
Initial. M3         Overflow =    91 Max =  3 (GRCs =    2) GRCs =   225 (0.26%)
Initial. M4         Overflow =    36 Max =  2 (GRCs =    6) GRCs =   127 (0.15%)
Initial. M5         Overflow =    43 Max =  2 (GRCs =    8) GRCs =   172 (0.20%)
Initial. M6         Overflow =   840 Max =  2 (GRCs =    7) GRCs =  2265 (2.61%)
Initial. M7         Overflow =   463 Max =  1 (GRCs = 3702) GRCs =  3702 (4.27%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1327.40
Initial. Layer M1 wire length = 262.63
Initial. Layer M2 wire length = 312.59
Initial. Layer M3 wire length = 682.63
Initial. Layer M4 wire length = 59.99
Initial. Layer M5 wire length = 9.56
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2615
Initial. Via VIA12SQ_C count = 1718
Initial. Via VIA23SQ_C count = 837
Initial. Via VIA34SQ_C count = 45
Initial. Via VIA45SQ_C count = 15
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  370  Alloctr  372  Proc 5190 
phase1. Routing result:
phase1. Both Dirs: Overflow = 11787 Max = 14 GRCs = 19102 (3.18%)
phase1. H routing: Overflow =  5342 Max =  4 (GRCs =    4) GRCs = 12575 (4.18%)
phase1. V routing: Overflow =  6445 Max = 14 (GRCs =    1) GRCs =  6527 (2.17%)
phase1. M1         Overflow =    69 Max =  2 (GRCs =    2) GRCs =    69 (0.02%)
phase1. M2         Overflow =  5364 Max = 14 (GRCs =    1) GRCs =  3700 (1.23%)
phase1. M3         Overflow =  4609 Max =  4 (GRCs =    4) GRCs =  8116 (2.70%)
phase1. M4         Overflow =   237 Max =  3 (GRCs =    1) GRCs =   552 (0.18%)
phase1. M5         Overflow =   199 Max =  2 (GRCs =   11) GRCs =   686 (0.23%)
phase1. M6         Overflow =   843 Max =  2 (GRCs =    7) GRCs =  2275 (0.76%)
phase1. M7         Overflow =   463 Max =  1 (GRCs = 3704) GRCs =  3704 (1.23%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =  1497 Max =  5 GRCs =  6529 (3.77%)
phase1. H routing: Overflow =   600 Max =  3 (GRCs =    2) GRCs =  4103 (4.73%)
phase1. V routing: Overflow =   896 Max =  5 (GRCs =    1) GRCs =  2426 (2.80%)
phase1. M1         Overflow =     2 Max =  1 (GRCs =    4) GRCs =     4 (0.00%)
phase1. M2         Overflow =    20 Max =  5 (GRCs =    1) GRCs =    34 (0.04%)
phase1. M3         Overflow =    91 Max =  3 (GRCs =    2) GRCs =   225 (0.26%)
phase1. M4         Overflow =    36 Max =  2 (GRCs =    6) GRCs =   127 (0.15%)
phase1. M5         Overflow =    43 Max =  2 (GRCs =    8) GRCs =   172 (0.20%)
phase1. M6         Overflow =   840 Max =  2 (GRCs =    7) GRCs =  2265 (2.61%)
phase1. M7         Overflow =   463 Max =  1 (GRCs = 3702) GRCs =  3702 (4.27%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1483.33
phase1. Layer M1 wire length = 262.29
phase1. Layer M2 wire length = 406.92
phase1. Layer M3 wire length = 651.99
phase1. Layer M4 wire length = 131.82
phase1. Layer M5 wire length = 30.31
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2668
phase1. Via VIA12SQ_C count = 1716
phase1. Via VIA23SQ_C count = 835
phase1. Via VIA34SQ_C count = 85
phase1. Via VIA45SQ_C count = 32
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  370  Alloctr  372  Proc 5190 
phase2. Routing result:
phase2. Both Dirs: Overflow = 11776 Max = 14 GRCs = 19091 (3.18%)
phase2. H routing: Overflow =  5335 Max =  4 (GRCs =    4) GRCs = 12565 (4.18%)
phase2. V routing: Overflow =  6441 Max = 14 (GRCs =    1) GRCs =  6526 (2.17%)
phase2. M1         Overflow =    69 Max =  2 (GRCs =    2) GRCs =    69 (0.02%)
phase2. M2         Overflow =  5360 Max = 14 (GRCs =    1) GRCs =  3699 (1.23%)
phase2. M3         Overflow =  4603 Max =  4 (GRCs =    4) GRCs =  8106 (2.70%)
phase2. M4         Overflow =   237 Max =  3 (GRCs =    1) GRCs =   552 (0.18%)
phase2. M5         Overflow =   199 Max =  2 (GRCs =   11) GRCs =   686 (0.23%)
phase2. M6         Overflow =   843 Max =  2 (GRCs =    7) GRCs =  2275 (0.76%)
phase2. M7         Overflow =   463 Max =  1 (GRCs = 3704) GRCs =  3704 (1.23%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =  1497 Max =  5 GRCs =  6529 (3.77%)
phase2. H routing: Overflow =   600 Max =  3 (GRCs =    2) GRCs =  4103 (4.73%)
phase2. V routing: Overflow =   896 Max =  5 (GRCs =    1) GRCs =  2426 (2.80%)
phase2. M1         Overflow =     2 Max =  1 (GRCs =    4) GRCs =     4 (0.00%)
phase2. M2         Overflow =    20 Max =  5 (GRCs =    1) GRCs =    34 (0.04%)
phase2. M3         Overflow =    91 Max =  3 (GRCs =    2) GRCs =   225 (0.26%)
phase2. M4         Overflow =    36 Max =  2 (GRCs =    6) GRCs =   127 (0.15%)
phase2. M5         Overflow =    43 Max =  2 (GRCs =    8) GRCs =   172 (0.20%)
phase2. M6         Overflow =   840 Max =  2 (GRCs =    7) GRCs =  2265 (2.61%)
phase2. M7         Overflow =   463 Max =  1 (GRCs = 3702) GRCs =  3702 (4.27%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1545.48
phase2. Layer M1 wire length = 266.01
phase2. Layer M2 wire length = 436.48
phase2. Layer M3 wire length = 647.77
phase2. Layer M4 wire length = 160.22
phase2. Layer M5 wire length = 35.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2682
phase2. Via VIA12SQ_C count = 1716
phase2. Via VIA23SQ_C count = 831
phase2. Via VIA34SQ_C count = 97
phase2. Via VIA45SQ_C count = 38
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Whole Chip Routing] Stage (MB): Used  235  Alloctr  236  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  370  Alloctr  372  Proc 5190 

Congestion utilization per direction:
Average vertical track utilization   = 18.90 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 17.93 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -30  Alloctr  -31  Proc    0 
[GR: Done] Total (MB): Used  344  Alloctr  345  Proc 5190 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:09 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[GR: Done] Stage (MB): Used  213  Alloctr  213  Proc    0 
[GR: Done] Total (MB): Used  344  Alloctr  345  Proc 5190 
Warning: Shape {3719585 2919720 3720930 2920310} on layer M1 is not on min manufacturing grid. Snap it to {3719580 2919720 3720930 2920310}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/HFSNET_2173. (ZRT-543)
Warning: Shape {7497550 2284360 7498895 2284950} on layer M1 is not on min manufacturing grid. Snap it to {7497550 2284360 7498900 2284950}. The shape belongs to Net: I_BLENDER_1/popt_net_20787. (ZRT-543)
Warning: Shape {4940145 4533290 4941490 4533880} on layer M1 is not on min manufacturing grid. Snap it to {4940140 4533290 4941490 4533880}. The shape belongs to Net: I_BLENDER_0/n5664. (ZRT-543)
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  163  Alloctr  164  Proc 5190 
[ECO: GR] Elapsed real time: 0:00:27 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:28
[ECO: GR] Stage (MB): Used  160  Alloctr  161  Proc    0 
[ECO: GR] Total (MB): Used  163  Alloctr  164  Proc 5190 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  133  Alloctr  134  Proc 5190 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 5253 of 10286


[Track Assign: Iteration 0] Elapsed real time: 0:00:05 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  137  Alloctr  139  Proc 5190 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:11 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Track Assign: Iteration 1] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  137  Alloctr  139  Proc 5190 

Number of wires with overlap after iteration 1 = 3914 of 8243


Wire length and via report:
---------------------------
Number of M1 wires: 3101                  : 0
Number of M2 wires: 3199                 VIA12SQ_C: 2763
Number of M3 wires: 1794                 VIA23SQ_C: 2421
Number of M4 wires: 120                  VIA34SQ_C: 189
Number of M5 wires: 29           VIA45SQ_C: 50
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 8243              vias: 5423

Total M1 wire length: 860.7
Total M2 wire length: 1165.0
Total M3 wire length: 1268.7
Total M4 wire length: 192.4
Total M5 wire length: 44.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3531.5

Longest M1 wire length: 3.7
Longest M2 wire length: 8.2
Longest M3 wire length: 4.4
Longest M4 wire length: 15.2
Longest M5 wire length: 6.1
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Warning: Shape {7333875 2616770 7334375 2617370} on layer M1 is not on min manufacturing grid. Snap it to {7333870 2616770 7334380 2617370}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333430 2616770 7334375 2617270} on layer M1 is not on min manufacturing grid. Snap it to {7333430 2616770 7334380 2617270}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333400 2618820 7334405 2619380} on layer M2 is not on min manufacturing grid. Snap it to {7333400 2618820 7334410 2619380}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333400 2618820 7334405 2619380} on layer M2 is not on min manufacturing grid. Snap it to {7333400 2618820 7334410 2619380}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333400 2619880 7334405 2620440} on layer M2 is not on min manufacturing grid. Snap it to {7333400 2619880 7334410 2620440}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333845 2618820 7334405 2620440} on layer M2 is not on min manufacturing grid. Snap it to {7333840 2618820 7334410 2620440}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333400 2618820 7334405 2619380} on layer M2 is not on min manufacturing grid. Snap it to {7333400 2618820 7334410 2619380}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333875 2616770 7334375 2617370} on layer M1 is not on min manufacturing grid. Snap it to {7333870 2616770 7334380 2617370}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7333875 2616770 7334375 2617370} on layer M1 is not on min manufacturing grid. Snap it to {7333870 2616770 7334380 2617370}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7307590 2616870 7334375 2617370} on layer M1 is not on min manufacturing grid. Snap it to {7307590 2616870 7334380 2617370}. The shape belongs to Net: I_BLENDER_1/s2_op1_3. (ZRT-543)
Warning: Shape {7189475 5726690 7189975 5727290} on layer M1 is not on min manufacturing grid. Snap it to {7189470 5726690 7189980 5727290}. The shape belongs to Net: net_pci_sys_read_data[22]. (ZRT-543)
Warning: Shape {7189475 5726690 7192570 5727190} on layer M1 is not on min manufacturing grid. Snap it to {7189470 5726690 7192570 5727190}. The shape belongs to Net: net_pci_sys_read_data[22]. (ZRT-543)
Warning: Shape {7189445 5728740 7192600 5729300} on layer M2 is not on min manufacturing grid. Snap it to {7189440 5728740 7192600 5729300}. The shape belongs to Net: net_pci_sys_read_data[22]. (ZRT-543)
Warning: Shape {7189000 5728740 7190005 5729300} on layer M2 is not on min manufacturing grid. Snap it to {7189000 5728740 7190010 5729300}. The shape belongs to Net: net_pci_sys_read_data[22]. (ZRT-543)
Warning: Shape {7189445 5726760 7192600 5727320} on layer M3 is not on min manufacturing grid. Snap it to {7189440 5726760 7192600 5727320}. The shape belongs to Net: net_pci_sys_read_data[22]. (ZRT-543)
Warning: Shape {7189445 5726760 7190005 5729300} on layer M2 is not on min manufacturing grid. Snap it to {7189440 5726760 7190010 5729300}. The shape belongs to Net: net_pci_sys_read_data[22]. (ZRT-543)
Warning: Shape {7189000 5728740 7190005 5729300} on layer M2 is not on min manufacturing grid. Snap it to {7189000 5728740 7190010 5729300}. The shape belongs to Net: net_pci_sys_read_data[22]. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:12 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  126  Alloctr  128  Proc 5190 
[ECO: CDR] Elapsed real time: 0:00:40 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[ECO: CDR] Stage (MB): Used  123  Alloctr  125  Proc    0 
[ECO: CDR] Total (MB): Used  126  Alloctr  128  Proc 5190 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 51430, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/3050 Partitions, Violations = 0
Routed  15/3050 Partitions, Violations =        0
Routed  30/3050 Partitions, Violations =        0
Routed  45/3050 Partitions, Violations =        0
Routed  60/3050 Partitions, Violations =        0
Routed  75/3050 Partitions, Violations =        0
Routed  90/3050 Partitions, Violations =        0
Routed  105/3050 Partitions, Violations =       0
Routed  120/3050 Partitions, Violations =       0
Routed  135/3050 Partitions, Violations =       0
Routed  150/3050 Partitions, Violations =       4
Routed  165/3050 Partitions, Violations =       0
Routed  180/3050 Partitions, Violations =       0
Routed  195/3050 Partitions, Violations =       0
Routed  210/3050 Partitions, Violations =       0
Routed  225/3050 Partitions, Violations =       2
Routed  240/3050 Partitions, Violations =       17
Routed  255/3050 Partitions, Violations =       20
Routed  270/3050 Partitions, Violations =       5
Routed  285/3050 Partitions, Violations =       2
Routed  300/3050 Partitions, Violations =       2
Routed  315/3050 Partitions, Violations =       2
Routed  330/3050 Partitions, Violations =       2
Routed  345/3050 Partitions, Violations =       2
Routed  360/3050 Partitions, Violations =       4
Routed  375/3050 Partitions, Violations =       4
Routed  390/3050 Partitions, Violations =       4
Routed  405/3050 Partitions, Violations =       4
Routed  420/3050 Partitions, Violations =       4
Routed  435/3050 Partitions, Violations =       4
Routed  450/3050 Partitions, Violations =       4
Routed  465/3050 Partitions, Violations =       9
Routed  480/3050 Partitions, Violations =       12
Routed  495/3050 Partitions, Violations =       7
Routed  510/3050 Partitions, Violations =       8
Routed  526/3050 Partitions, Violations =       8
Routed  540/3050 Partitions, Violations =       23
Routed  555/3050 Partitions, Violations =       23
Routed  570/3050 Partitions, Violations =       9
Routed  585/3050 Partitions, Violations =       9
Routed  600/3050 Partitions, Violations =       15
Routed  615/3050 Partitions, Violations =       15
Routed  630/3050 Partitions, Violations =       15
Routed  645/3050 Partitions, Violations =       13
Routed  660/3050 Partitions, Violations =       13
Routed  675/3050 Partitions, Violations =       15
Routed  690/3050 Partitions, Violations =       12
Routed  705/3050 Partitions, Violations =       12
Routed  720/3050 Partitions, Violations =       12
Routed  735/3050 Partitions, Violations =       12
Routed  750/3050 Partitions, Violations =       12
Routed  765/3050 Partitions, Violations =       10
Routed  780/3050 Partitions, Violations =       18
Routed  795/3050 Partitions, Violations =       18
Routed  810/3050 Partitions, Violations =       10
Routed  825/3050 Partitions, Violations =       10
Routed  840/3050 Partitions, Violations =       11
Routed  855/3050 Partitions, Violations =       11
Routed  870/3050 Partitions, Violations =       11
Routed  885/3050 Partitions, Violations =       11
Routed  901/3050 Partitions, Violations =       11
Routed  915/3050 Partitions, Violations =       11
Routed  930/3050 Partitions, Violations =       16
Routed  947/3050 Partitions, Violations =       16
Routed  960/3050 Partitions, Violations =       16
Routed  977/3050 Partitions, Violations =       11
Routed  991/3050 Partitions, Violations =       11
Routed  1005/3050 Partitions, Violations =      14
Routed  1022/3050 Partitions, Violations =      14
Routed  1036/3050 Partitions, Violations =      14
Routed  1050/3050 Partitions, Violations =      15
Routed  1065/3050 Partitions, Violations =      17
Routed  1082/3050 Partitions, Violations =      17
Routed  1095/3050 Partitions, Violations =      19
Routed  1110/3050 Partitions, Violations =      18
Routed  1129/3050 Partitions, Violations =      18
Routed  1140/3050 Partitions, Violations =      12
Routed  1155/3050 Partitions, Violations =      15
Routed  1177/3050 Partitions, Violations =      15
Routed  1185/3050 Partitions, Violations =      16
Routed  1200/3050 Partitions, Violations =      12
Routed  1215/3050 Partitions, Violations =      12
Routed  1230/3050 Partitions, Violations =      12
Routed  1245/3050 Partitions, Violations =      18
Routed  1263/3050 Partitions, Violations =      20
Routed  1276/3050 Partitions, Violations =      20
Routed  1290/3050 Partitions, Violations =      15
Routed  1308/3050 Partitions, Violations =      13
Routed  1326/3050 Partitions, Violations =      13
Routed  1335/3050 Partitions, Violations =      19
Routed  1350/3050 Partitions, Violations =      19
Routed  1365/3050 Partitions, Violations =      19
Routed  1380/3050 Partitions, Violations =      19
Routed  1395/3050 Partitions, Violations =      14
Routed  1410/3050 Partitions, Violations =      14
Routed  1426/3050 Partitions, Violations =      14
Routed  1440/3050 Partitions, Violations =      11
Routed  1461/3050 Partitions, Violations =      30
Routed  1476/3050 Partitions, Violations =      30
Routed  1485/3050 Partitions, Violations =      30
Routed  1500/3050 Partitions, Violations =      28
Routed  1526/3050 Partitions, Violations =      28
Routed  1530/3050 Partitions, Violations =      28
Routed  1545/3050 Partitions, Violations =      43
Routed  1563/3050 Partitions, Violations =      34
Routed  1576/3050 Partitions, Violations =      34
Routed  1590/3050 Partitions, Violations =      89
Routed  1605/3050 Partitions, Violations =      102
Routed  1626/3050 Partitions, Violations =      102
Routed  1635/3050 Partitions, Violations =      102
Routed  1650/3050 Partitions, Violations =      42
Routed  1665/3050 Partitions, Violations =      43
Routed  1680/3050 Partitions, Violations =      43
Routed  1695/3050 Partitions, Violations =      32
Routed  1726/3050 Partitions, Violations =      44
Routed  1727/3050 Partitions, Violations =      44
Routed  1740/3050 Partitions, Violations =      51
Routed  1755/3050 Partitions, Violations =      39
Routed  1776/3050 Partitions, Violations =      39
Routed  1785/3050 Partitions, Violations =      39
Routed  1800/3050 Partitions, Violations =      34
Routed  1826/3050 Partitions, Violations =      38
Routed  1830/3050 Partitions, Violations =      38
Routed  1845/3050 Partitions, Violations =      63
Routed  1860/3050 Partitions, Violations =      76
Routed  1875/3050 Partitions, Violations =      76
Routed  1890/3050 Partitions, Violations =      68
Routed  1905/3050 Partitions, Violations =      34
Routed  1923/3050 Partitions, Violations =      34
Routed  1935/3050 Partitions, Violations =      28
Routed  1950/3050 Partitions, Violations =      69
Routed  1970/3050 Partitions, Violations =      69
Routed  1980/3050 Partitions, Violations =      69
Routed  1995/3050 Partitions, Violations =      66
Routed  2016/3050 Partitions, Violations =      61
Routed  2025/3050 Partitions, Violations =      61
Routed  2040/3050 Partitions, Violations =      34
Routed  2061/3050 Partitions, Violations =      34
Routed  2070/3050 Partitions, Violations =      41
Routed  2085/3050 Partitions, Violations =      46
Routed  2105/3050 Partitions, Violations =      46
Routed  2115/3050 Partitions, Violations =      39
Routed  2130/3050 Partitions, Violations =      34
Routed  2148/3050 Partitions, Violations =      34
Routed  2160/3050 Partitions, Violations =      30
Routed  2175/3050 Partitions, Violations =      82
Routed  2190/3050 Partitions, Violations =      82
Routed  2205/3050 Partitions, Violations =      82
Routed  2220/3050 Partitions, Violations =      43
Routed  2235/3050 Partitions, Violations =      43
Routed  2250/3050 Partitions, Violations =      47
Routed  2271/3050 Partitions, Violations =      39
Routed  2280/3050 Partitions, Violations =      39
Routed  2295/3050 Partitions, Violations =      33
Routed  2310/3050 Partitions, Violations =      33
Routed  2325/3050 Partitions, Violations =      35
Routed  2348/3050 Partitions, Violations =      43
Routed  2355/3050 Partitions, Violations =      41
Routed  2370/3050 Partitions, Violations =      29
Routed  2386/3050 Partitions, Violations =      29
Routed  2400/3050 Partitions, Violations =      29
Routed  2421/3050 Partitions, Violations =      29
Routed  2430/3050 Partitions, Violations =      29
Routed  2445/3050 Partitions, Violations =      30
Routed  2460/3050 Partitions, Violations =      30
Routed  2475/3050 Partitions, Violations =      32
Routed  2490/3050 Partitions, Violations =      32
Routed  2505/3050 Partitions, Violations =      30
Routed  2523/3050 Partitions, Violations =      30
Routed  2535/3050 Partitions, Violations =      30
Routed  2555/3050 Partitions, Violations =      30
Routed  2565/3050 Partitions, Violations =      30
Routed  2586/3050 Partitions, Violations =      30
Routed  2595/3050 Partitions, Violations =      30
Routed  2616/3050 Partitions, Violations =      30
Routed  2625/3050 Partitions, Violations =      30
Routed  2645/3050 Partitions, Violations =      30
Routed  2655/3050 Partitions, Violations =      30
Routed  2673/3050 Partitions, Violations =      30
Routed  2685/3050 Partitions, Violations =      30
Routed  2700/3050 Partitions, Violations =      30
Routed  2715/3050 Partitions, Violations =      30
Routed  2730/3050 Partitions, Violations =      30
Routed  2751/3050 Partitions, Violations =      30
Routed  2760/3050 Partitions, Violations =      30
Routed  2775/3050 Partitions, Violations =      30
Routed  2798/3050 Partitions, Violations =      30
Routed  2805/3050 Partitions, Violations =      30
Routed  2820/3050 Partitions, Violations =      30
Routed  2841/3050 Partitions, Violations =      30
Routed  2850/3050 Partitions, Violations =      30
Routed  2865/3050 Partitions, Violations =      30
Routed  2880/3050 Partitions, Violations =      30
Routed  2898/3050 Partitions, Violations =      30
Routed  2915/3050 Partitions, Violations =      30
Routed  2931/3050 Partitions, Violations =      30
Routed  2946/3050 Partitions, Violations =      30
Routed  2960/3050 Partitions, Violations =      30
Routed  2973/3050 Partitions, Violations =      30
Routed  2985/3050 Partitions, Violations =      30

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Diff net spacing : 4
        Less than minimum area : 3
        Same net spacing : 1
        Short : 22

[Iter 0] Elapsed real time: 0:02:35 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:02:35 total=0:02:37
[Iter 0] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Iter 0] Total (MB): Used  162  Alloctr  164  Proc 5190 

End DR iteration 0 with 3050 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   26
Routed  2/15 Partitions, Violations =   23
Routed  3/15 Partitions, Violations =   23
Routed  4/15 Partitions, Violations =   23
Routed  5/15 Partitions, Violations =   18
Routed  6/15 Partitions, Violations =   15
Routed  7/15 Partitions, Violations =   13
Routed  8/15 Partitions, Violations =   11
Routed  9/15 Partitions, Violations =   9
Routed  10/15 Partitions, Violations =  9
Routed  11/15 Partitions, Violations =  8
Routed  12/15 Partitions, Violations =  7
Routed  13/15 Partitions, Violations =  6
Routed  14/15 Partitions, Violations =  6
Routed  15/15 Partitions, Violations =  5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 1] Elapsed real time: 0:02:36 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:02:36 total=0:02:38
[Iter 1] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Iter 1] Total (MB): Used  162  Alloctr  164  Proc 5190 

End DR iteration 1 with 15 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    5
Routed  2/3 Partitions, Violations =    5
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 2] Elapsed real time: 0:02:36 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:02:36 total=0:02:38
[Iter 2] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Iter 2] Total (MB): Used  162  Alloctr  164  Proc 5190 

End DR iteration 2 with 3 parts

Start DR iteration 3: non-uniform partition
Routed  1/3 Partitions, Violations =    5
Routed  2/3 Partitions, Violations =    5
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 3] Elapsed real time: 0:02:37 
[Iter 3] Elapsed cpu  time: sys=0:00:02 usr=0:02:36 total=0:02:39
[Iter 3] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Iter 3] Total (MB): Used  162  Alloctr  164  Proc 5190 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed  1/3 Partitions, Violations =    5
Routed  2/3 Partitions, Violations =    5
Routed  3/3 Partitions, Violations =    5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 1
        Short : 4

[Iter 4] Elapsed real time: 0:02:37 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:02:37 total=0:02:39
[Iter 4] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Iter 4] Total (MB): Used  162  Alloctr  164  Proc 5190 

End DR iteration 4 with 3 parts

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = I_BLENDER_1/HFSNET_53
Net 2 = I_SDRAM_TOP/sram_fixnet
Net 3 = I_SDRAM_TOP/sram_fixnet_1
Net 4 = I_SDRAM_TOP/sram_fixnet_3
Net 5 = I_SDRAM_TOP/sram_fixnet_4
Net 6 = I_SDRAM_TOP/sram_fixnet_6
Net 7 = I_SDRAM_TOP/sram_fixnet_8
Net 8 = I_SDRAM_TOP/sram_fixnet_9
Net 9 = I_SDRAM_TOP/sram_fixnet_10
Net 10 = I_SDRAM_TOP/sram_fixnet_12
Net 11 = I_SDRAM_TOP/sram_fixnet_13
Net 12 = I_SDRAM_TOP/sram_fixnet_15
Net 13 = I_SDRAM_TOP/sram_fixnet_16
Net 14 = I_SDRAM_TOP/sram_fixnet_19
Net 15 = I_SDRAM_TOP/sram_fixnet_21
Net 16 = I_SDRAM_TOP/sram_fixnet_23
Net 17 = sys_2x_clk
Net 18 = I_SDRAM_TOP/I_SDRAM_IF/cts0
Net 19 = pad_in[28]
Net 20 = pad_in[22]
Net 21 = pad_in[21]
Net 22 = pad_in[20]
Net 23 = pad_in[16]
Net 24 = aps_rename_63_
Net 25 = pc_be_in[3]
Net 26 = pc_be_in[2]
Net 27 = pc_be_in[1]
Net 28 = pc_be_in[0]
Net 29 = I_CLOCKING/occ_int1/U_clk_control_i_0/copt_net_44861
Net 30 = I_CLOCKING/occ_int1/U_clk_control_i_0/copt_net_44862
Net 31 = occ_int2/U_clk_control_i_0/copt_net_44865
Net 32 = sd_DQ_out[0]
Net 33 = n874
Net 34 = p_abuf544
Net 35 = net_parser_sd_wfifo_push
Net 36 = I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_188
Net 37 = I_PCI_TOP/ZBUF_219_222
Net 38 = I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_189
Net 39 = I_SDRAM_TOP/HFSNET_75
Net 40 = n1106
Net 41 = net_blender_result_1__8_
Net 42 = net_blender_result_1__24_
Net 43 = net_blender_result_1__29_
Net 44 = n445
Net 45 = n443
Net 46 = n1219
Net 47 = n1228
Net 48 = n425
Net 49 = net_blender_result_0__22_
Net 50 = net_blender_result_0__19_
Net 51 = HFSNET_166
Net 52 = n394
Net 53 = n395
Net 54 = n396
Net 55 = n397
Net 56 = n399
Net 57 = n401
Net 58 = n404
Net 59 = n405
Net 60 = n382
Net 61 = n348
Net 62 = n352
Net 63 = n353
Net 64 = n356
Net 65 = n359
Net 66 = n361
Net 67 = n362
Net 68 = n363
Net 69 = n371
Net 70 = n372
Net 71 = n373
Net 72 = n374
Net 73 = n375
Net 74 = n376
Net 75 = n377
Net 76 = n378
Net 77 = net_context_cmd_1
Net 78 = net_parser_fifo_write_push
Net 79 = I_PCI_TOP/ZBUF_2_191
Net 80 = I_PCI_TOP/HFSNET_35
Net 81 = n196
Net 82 = n200
Net 83 = n201
Net 84 = n277
Net 85 = n279
Net 86 = n330
Net 87 = n331
Net 88 = n430
Net 89 = n469
Net 90 = n471
Net 91 = n472
Net 92 = n473
Net 93 = n478
Net 94 = n482
Net 95 = n487
Net 96 = n492
Net 97 = n493
Net 98 = n494
Net 99 = n496
Net 100 = n497
.... and 3407 other nets
Total number of changed nets = 3507 (out of 51430)

[DR: Done] Elapsed real time: 0:02:37 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:02:37 total=0:02:39
[DR: Done] Stage (MB): Used    4  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used  130  Alloctr  132  Proc 5190 
[ECO: DR] Elapsed real time: 0:03:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:03:17 total=0:03:20
[ECO: DR] Stage (MB): Used  127  Alloctr  128  Proc    0 
[ECO: DR] Total (MB): Used  130  Alloctr  132  Proc 5190 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 210 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 3 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Diff net spacing : 1
        Short : 2



Total Wire Length =                    1450302 micron
Total Number of Contacts =             494444
Total Number of Wires =                483382
Total Number of PtConns =              67781
Total Number of Routed Wires =       483382
Total Routed Wire Length =           1441993 micron
Total Number of Routed Contacts =       494444
        Layer                 M1 :       8444 micron
        Layer                 M2 :     355652 micron
        Layer                 M3 :     468570 micron
        Layer                 M4 :     269704 micron
        Layer                 M5 :     216422 micron
        Layer                 M6 :     113445 micron
        Layer                 M7 :      18065 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1534
        Via   VIA67SQ_C(rot)_1x2 :         15
        Via            VIA56SQ_C :       5788
        Via            VIA45SQ_C :         52
        Via       VIA45SQ_C(rot) :      21797
        Via            VIA34SQ_C :      67638
        Via       VIA34SQ_C(rot) :        304
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :       2187
        Via       VIA23SQ_C(rot) :     209767
        Via            VIA12SQ_C :     165063
        Via       VIA12SQ_C(rot) :      13789
        Via           VIA12BAR_C :       5043
        Via      VIA12BAR_C(rot) :         23
        Via             VIA12BAR :         12
        Via        VIA12BAR(rot) :         62
        Via        VIA12SQ_C_2x1 :       1366
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.28% (1385 / 494444 vias)
 
    Layer VIA1       =  0.74% (1369   / 185361  vias)
        Weight 1     =  0.74% (1369    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.26% (183992  vias)
    Layer VIA2       =  0.00% (0      / 211954  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211954  vias)
    Layer VIA3       =  0.00% (1      / 67943   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67942   vias)
    Layer VIA4       =  0.00% (0      / 21849   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21849   vias)
    Layer VIA5       =  0.00% (0      / 5788    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5788    vias)
    Layer VIA6       =  0.97% (15     / 1549    vias)
        Weight 1     =  0.97% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.03% (1534    vias)
 
  Total double via conversion rate    =  0.28% (1385 / 494444 vias)
 
    Layer VIA1       =  0.74% (1369   / 185361  vias)
    Layer VIA2       =  0.00% (0      / 211954  vias)
    Layer VIA3       =  0.00% (1      / 67943   vias)
    Layer VIA4       =  0.00% (0      / 21849   vias)
    Layer VIA5       =  0.00% (0      / 5788    vias)
    Layer VIA6       =  0.97% (15     / 1549    vias)
 
  The optimized via conversion rate based on total routed via count =  0.28% (1385 / 494444 vias)
 
    Layer VIA1       =  0.74% (1369   / 185361  vias)
        Weight 1     =  0.74% (1369    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.26% (183992  vias)
    Layer VIA2       =  0.00% (0      / 211954  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211954  vias)
    Layer VIA3       =  0.00% (1      / 67943   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67942   vias)
    Layer VIA4       =  0.00% (0      / 21849   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21849   vias)
    Layer VIA5       =  0.00% (0      / 5788    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5788    vias)
    Layer VIA6       =  0.97% (15     / 1549    vias)
        Weight 1     =  0.97% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.03% (1534    vias)
 

Total number of nets = 51430
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 218 (ZRT-559)

Total Wire Length =                    1450302 micron
Total Number of Contacts =             494444
Total Number of Wires =                483382
Total Number of PtConns =              67781
Total Number of Routed Wires =       483382
Total Routed Wire Length =           1441993 micron
Total Number of Routed Contacts =       494444
        Layer                 M1 :       8444 micron
        Layer                 M2 :     355652 micron
        Layer                 M3 :     468570 micron
        Layer                 M4 :     269704 micron
        Layer                 M5 :     216422 micron
        Layer                 M6 :     113445 micron
        Layer                 M7 :      18065 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       1534
        Via   VIA67SQ_C(rot)_1x2 :         15
        Via            VIA56SQ_C :       5788
        Via            VIA45SQ_C :         52
        Via       VIA45SQ_C(rot) :      21797
        Via            VIA34SQ_C :      67638
        Via       VIA34SQ_C(rot) :        304
        Via        VIA34SQ_C_2x1 :          1
        Via            VIA23SQ_C :       2187
        Via       VIA23SQ_C(rot) :     209767
        Via            VIA12SQ_C :     165063
        Via       VIA12SQ_C(rot) :      13789
        Via           VIA12BAR_C :       5043
        Via      VIA12BAR_C(rot) :         23
        Via             VIA12BAR :         12
        Via        VIA12BAR(rot) :         62
        Via        VIA12SQ_C_2x1 :       1366
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.28% (1385 / 494444 vias)
 
    Layer VIA1       =  0.74% (1369   / 185361  vias)
        Weight 1     =  0.74% (1369    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.26% (183992  vias)
    Layer VIA2       =  0.00% (0      / 211954  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211954  vias)
    Layer VIA3       =  0.00% (1      / 67943   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67942   vias)
    Layer VIA4       =  0.00% (0      / 21849   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21849   vias)
    Layer VIA5       =  0.00% (0      / 5788    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5788    vias)
    Layer VIA6       =  0.97% (15     / 1549    vias)
        Weight 1     =  0.97% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.03% (1534    vias)
 
  Total double via conversion rate    =  0.28% (1385 / 494444 vias)
 
    Layer VIA1       =  0.74% (1369   / 185361  vias)
    Layer VIA2       =  0.00% (0      / 211954  vias)
    Layer VIA3       =  0.00% (1      / 67943   vias)
    Layer VIA4       =  0.00% (0      / 21849   vias)
    Layer VIA5       =  0.00% (0      / 5788    vias)
    Layer VIA6       =  0.97% (15     / 1549    vias)
 
  The optimized via conversion rate based on total routed via count =  0.28% (1385 / 494444 vias)
 
    Layer VIA1       =  0.74% (1369   / 185361  vias)
        Weight 1     =  0.74% (1369    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.26% (183992  vias)
    Layer VIA2       =  0.00% (0      / 211954  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (211954  vias)
    Layer VIA3       =  0.00% (1      / 67943   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67942   vias)
    Layer VIA4       =  0.00% (0      / 21849   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21849   vias)
    Layer VIA5       =  0.00% (0      / 5788    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5788    vias)
    Layer VIA6       =  0.97% (15     / 1549    vias)
        Weight 1     =  0.97% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.03% (1534    vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 3507 nets
[ECO: End] Elapsed real time: 0:03:21 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:03:21 total=0:03:23
[ECO: End] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[ECO: End] Total (MB): Used    1  Alloctr    1  Proc 5190 

Route-opt ECO routing complete            CPU: 40505 s ( 11.25 hr )  ELAPSE: 40510 s ( 11.25 hr )  MEM-PEAK:  3355 MB
Co-efficient Ratio Summary:
4.193421933446  6.578067428227  2.479649684606  7.744113940401  0.485050013091  3.179565701096  5.567213654587  2.894454687461  6.565921218756  9.017933405874  58657.256706539865  4.324252156693  1.233416752744
2.083411563313  1.156081897236  2.250274136476  6.239584841382  3.702212273557  1.840297110363  4.294065590968  7.527800246613  1.807232725216  5.787954747876  52402.369928111353  0.398863277966  4.103293901484
4.388138739505  6.444079329414  5.316980936395  4.229946122011  6.795077596784  7.396778622430  5.671704023879  7.715011928450  9.589705742266  1.237169512873  13403.278210751218  9.856099779441  8.112148419099
7.333443975829  4.586702799011  2.717393730850  4.966965999976  1.759148734708  7.763210639326  6.767907806332  6.983142028863  0.187880362843  8.323029734353  18716.921054526705  0.489655811490  3.922948031613
9.852544060667  0.210066133658  4.718589678988  0.746653563562  4.878808820782  6.857253678475  9.133418263540  9.027928177260  9.823652815492  6.142540274638  33379.420708387476  0.253122953271  7.960080627570
6.185626444869  4.461065171869  3.121081045015  3.657791186041  8.221079584562  4.697562041727  3.871193921160  8.673383950488  6.823459464337  9.024006968484  57866.061471915490  2.097882448694  5.224876640516
9.190953610151  8.921905706033  1.209157650550  4.354693523084  2.681426900558  8.346071932652  2.482444637945  6.735041907054  5.116827152870  8.871747937185  38549.510745726225  1.714441668389  4.671038365211
6.996953431820  2.994690406703  9.097949001054  8.072648499311  3.139776351007  2.170962525475  1.594741769006  4.932223137110  1.703104343002  1.151979226958  44339.720570834938  3.221609064371  6.912182561214
2.422527992290  6.782139904124  9.141627100283  1.286628702201  9.569284260313  2.585844502480  2.551363135935  9.521356540756  3.451201262059  3.477521126530  28795.993725160313  5.360972587080  0.810213157737
1.884848534297  5.482961675466  0.338670527414  2.254248305316  6.109007627270  1.123308107178  4.525607471109  9.858517743640  4.232764658516  4.349337916938  95062.201943299972  3.034056072400  7.540694401791
9.614214377047  7.813068288594  3.553750689899  4.379024936029  1.367026425459  0.202092084649  9.784714951177  4.674570340473  1.712747296856  8.159210100444  51199.237388004136  2.427409851114  1.013605074527
9.820610570103  2.792487728597  0.725953803934  6.300895633674  0.310378470936  4.151570274113  3.615647669442  4.697668052395  6.592108720689  8.964740838944  29429.025703450930  9.371134436330  7.807651873024
7.963928988852  4.418789814515  8.505009168621  7.956519378455  6.721475462998  9.445439789012  6.592131086390  1.793753587431  0.467080075935  6.343962585160  96189.157335563319  8.370197752686  5.608741469922
5.026083407547  3.950099902648  0.221225061008  4.029645314242  9.406669000045  2.789965687612  0.723293214657  8.793227787635  8.918112291750  5.103608696373  69475.285778548444  8.842815878189  4.407594806053
1.697663619927  2.996247073420  9.507758709714  9.677898243056  7.170402391147  1.500033861399  8.970595911512  3.714704287396  8.927205117170  1.698280951398  44876.170229309974  3.373339400560  8.670831916227
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 51400 nets, 0 global routed, 51397 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 51397 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 51397, routed nets = 51397, across physical hierarchy nets = 0, parasitics cached nets = 51397, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 717. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: atspeed_capture
2: atspeed_shift
3: func_worst
4: func_best
5: func_worst_constrained
6: func_best_constrained
7: stuck_at_capture
8: stuck_at_shift
9: test_worst
10: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: SYS_2x_CLK
9: SDRAM_CLK
10: SYS_CLK
11: ate_clk
12: v_PCI_CLK
13: v_SDRAM_CLK
14: group_pclk
15: group_sdram
16: group_sys2x
17: group_sys
18: INPUTS
19: OUTPUTS
20: SD_DDR_CLK
21: SD_DDR_CLKn

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.0000     0.0000   0.0000     0.0000      0
    1   8   0.0000     0.0000   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.0000     0.0000   0.0000     0.0000      0
    1  11   0.0000     0.0000   0.0000     0.0000      0
    1  12   0.0000     0.0000   0.0000     0.0000      0
    1  13   0.0000     0.0000   0.0000     0.0000      0
    1  14   0.0000     0.0000   0.0000     0.0000      0
    1  15   0.0000     0.0000   0.0000     0.0000      0
    1  16   0.2297     0.2297   0.0000     0.0000      0
    1  17   0.0000     0.0000   0.0000     0.0000      0
    1  18   0.0000     0.0000   0.0000     0.0000      0
    1  19   0.0000     0.0000   0.0000     0.0000      0
    2   1   0.0000     0.0000   0.0000     0.0000      0
    2   2   0.0000     0.0000   0.0000     0.0000      0
    2   3   0.0000     0.0000   0.0000     0.0000      0
    2   4   0.0000     0.0000   0.0000     0.0000      0
    2   5   0.0000     0.0000   0.0000     0.0000      0
    2   6   0.0000     0.0000   0.0000     0.0000      0
    2   7   0.0000     0.0000   0.0000     0.0000      0
    2   8   0.0000     0.0000   0.0000     0.0000      0
    2   9   0.0000     0.0000   0.0000     0.0000      0
    2  10   0.0000     0.0000   0.0000     0.0000      0
    2  11   0.0000     0.0000   0.0000     0.0000      0
    2  12   0.0000     0.0000   0.0000     0.0000      0
    2  13   0.0000     0.0000   0.0000     0.0000      0
    2  14   0.0000     0.0000   0.0000     0.0000      0
    2  15   0.0000     0.0000   0.0000     0.0000      0
    2  16   0.0000     0.0000   0.0000     0.0000      0
    2  17   0.0000     0.0000   0.0000     0.0000      0
    2  18   0.0000     0.0000   0.0000     0.0000      0
    2  19   0.0000     0.0000   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0024     0.0083        -          -      -
    3   8   0.2569     4.7714        -          -      -
    3   9   0.0069     0.0281        -          -      -
    3  10   1.7046    85.8586        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  20   0.0000     0.0000        -          -      -
    3  21   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.1272     6.6861     64
    4   5        -          -   0.0130     0.2323     32
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  20        -          -   0.0000     0.0000      0
    4  21        -          -   0.0000     0.0000      0
    5   1   0.0000     0.0000   0.0000     0.0000      0
    5   2   0.0000     0.0000   0.0000     0.0000      0
    5   3   0.0000     0.0000   0.0000     0.0000      0
    5   4   0.0000     0.0000   0.0000     0.0000      0
    5   5   0.0000     0.0000   0.1428     3.4334     32
    5   6   0.0000     0.0000   0.0000     0.0000      0
    5   7   0.0000     0.0000   0.0000     0.0000      0
    5   8   0.1628     0.1628   0.0000     0.0000      0
    5   9   0.0000     0.0000   0.0000     0.0000      0
    5  10   0.0000     0.0000   0.0000     0.0000      0
    5  12   0.0000     0.0000   0.0000     0.0000      0
    5  13   0.0000     0.0000   0.0000     0.0000      0
    5  20   0.0000     0.0000   0.0000     0.0000      0
    5  21   0.0000     0.0000   0.0000     0.0000      0
    6   1   0.0000     0.0000   0.0000     0.0000      0
    6   2   0.0000     0.0000   0.0000     0.0000      0
    6   3   0.0000     0.0000   0.0000     0.0000      0
    6   4   0.0000     0.0000   0.0000     0.0000      0
    6   5   0.0000     0.0000   0.0130     0.2321     32
    6   6   0.0000     0.0000   0.0000     0.0000      0
    6   7   0.0000     0.0000   0.0000     0.0000      0
    6   8   0.0000     0.0000   0.0000     0.0000      0
    6   9   0.0000     0.0000   0.0000     0.0000      0
    6  10   0.0000     0.0000   0.0000     0.0000      0
    6  12   0.0000     0.0000   0.0000     0.0000      0
    6  13   0.0000     0.0000   0.0000     0.0000      0
    6  20   0.0000     0.0000   0.0000     0.0000      0
    6  21   0.0000     0.0000   0.0000     0.0000      0
    7   1   0.0000     0.0000   0.0000     0.0000      0
    7   2   0.0000     0.0000   0.0000     0.0000      0
    7   3   0.0000     0.0000   0.0000     0.0000      0
    7   4   0.0000     0.0000   0.0000     0.0000      0
    7   5   0.0000     0.0000   0.0000     0.0000      0
    7   6   0.0000     0.0000   0.0000     0.0000      0
    7   7   0.0000     0.0000   0.0000     0.0000      0
    7   8   0.0000     0.0000   0.0000     0.0000      0
    7   9   0.2918     0.6122   0.0803     0.1472      2
    7  10   0.0000     0.0000   0.0000     0.0000      0
    7  11   0.0000     0.0000   0.0000     0.0000      0
    7  12   0.0000     0.0000   0.0000     0.0000      0
    7  13   0.0000     0.0000   0.0000     0.0000      0
    7  14   0.0000     0.0000   0.0000     0.0000      0
    7  15   0.0000     0.0000   0.0000     0.0000      0
    7  16   0.0000     0.0000   0.0000     0.0000      0
    7  17   0.0000     0.0000   0.0000     0.0000      0
    7  18   0.6363    36.1945   0.0000     0.0000      0
    7  19   2.6084   207.8890   0.0000     0.0000      0
    8   1   0.0000     0.0000   0.0000     0.0000      0
    8   2   0.0000     0.0000   0.0000     0.0000      0
    8   3   0.0000     0.0000   0.0000     0.0000      0
    8   4   0.0000     0.0000   0.0000     0.0000      0
    8   5   0.0000     0.0000   0.0000     0.0000      0
    8   6   0.0000     0.0000   0.0000     0.0000      0
    8   7   0.0000     0.0000   0.0000     0.0000      0
    8   8   0.0000     0.0000   0.0000     0.0000      0
    8   9   0.0000     0.0000   0.0000     0.0000      0
    8  10   0.0000     0.0000   0.0000     0.0000      0
    8  11   0.0000     0.0000   0.0000     0.0000      0
    8  12   0.0000     0.0000   0.0000     0.0000      0
    8  13   0.0000     0.0000   0.0000     0.0000      0
    8  14   0.0000     0.0000   0.0000     0.0000      0
    8  15   0.0000     0.0000   0.0000     0.0000      0
    8  16   0.0000     0.0000   0.0000     0.0000      0
    8  17   0.0000     0.0000   0.0000     0.0000      0
    8  18   0.9431    59.5483   0.0000     0.0000      0
    8  19   0.9615    74.4897   0.0000     0.0000      0
    9   1   0.0000     0.0000        -          -      -
    9   2   0.0000     0.0000        -          -      -
    9   3   0.0000     0.0000        -          -      -
    9   4   0.0000     0.0000        -          -      -
    9   5   0.0000     0.0000        -          -      -
    9   6   0.0000     0.0000        -          -      -
    9   7   0.0000     0.0000        -          -      -
    9   8   0.1628     0.1628        -          -      -
    9   9   0.0000     0.0000        -          -      -
    9  10   0.0000     0.0000        -          -      -
    9  11   0.0000     0.0000        -          -      -
    9  12   0.0000     0.0000        -          -      -
    9  13   0.0000     0.0000        -          -      -
    9  20   0.0000     0.0000        -          -      -
    9  21   0.0000     0.0000        -          -      -
   10   1        -          -   0.0000     0.0000      0
   10   2        -          -   0.0000     0.0000      0
   10   3        -          -   0.0000     0.0000      0
   10   4        -          -   0.0000     0.0000      0
   10   5        -          -   0.0130     0.2328     32
   10   6        -          -   0.0000     0.0000      0
   10   7        -          -   0.0000     0.0000      0
   10   8        -          -   0.0000     0.0000      0
   10   9        -          -   0.0000     0.0000      0
   10  10        -          -   0.0000     0.0000      0
   10  11        -          -   0.0000     0.0000      0
   10  12        -          -   0.0000     0.0000      0
   10  13        -          -   0.0000     0.0000      0
   10  20        -          -   0.0000     0.0000      0
   10  21        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2297     0.2297   0.2297      1   0.0000     0.0000      0       32     0.8287      130  428974784
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        2     0.0049       60 277700050944
    3   *   1.7046    90.6665  90.6665    198        -          -      -       33     0.8294      130  399734528
    4   *        -          -        -      -   0.1272     6.9184     96        2     0.0049       60 260360110080
    5   *   0.1628     0.1628   0.1628      1   0.1428     3.4334     32       32     0.8287      130  372923360
    6   *   0.0000     0.0000   0.0000      0   0.0130     0.2321     32        2     0.0049       60 273105108992
    7   *   2.6084   244.6955   0.6122    179   0.0803     0.1472      2       32     0.8287      130  397584416
    8   *   0.9615   134.0381   0.0000    144   0.0000     0.0000      0        2     0.0049       60 280653430784
    9   *   0.1628     0.1628   0.1628      1        -          -      -       32     0.8287      130  383573728
   10   *        -          -        -      -   0.0130     0.2328     32        2     0.0049       60 275505315840
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   2.6084   358.9456  91.5084    378   0.1428    10.2667     98       33     0.8296      137 280653430784    390754.28      48446
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      2.6084   358.9456  91.5084    378   0.1428    10.2667     98       33      137 280653430784    390754.28      48446

Route-opt command complete                CPU: 40793 s ( 11.33 hr )  ELAPSE: 40798 s ( 11.33 hr )  MEM-PEAK:  3355 MB
Route-opt command statistics  CPU=2984 sec (0.83 hr) ELAPSED=2979 sec (0.83 hr) MEM-PEAK=3.276 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-05-23 04:39:11 / Session: 11.33 hr / Command: 0.83 hr / Memory: 3356 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
2D rule auto detection will enable the following rules:
spacing_rule
va_bound
pg_drc
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 32.40% (1327/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 817 shapes (494 on M2); 73959 vias (12754 on M2); 199 under straps (199 on M7); 20652 staples; 0 tall vias; 1470 base straps.
PG scan complete.  Hash key = b1b3e744399ba933
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 61827 sectors on layer M1:
Layer M1: 20612 straps, 41215 other, 0 preroute
Layer M1: 14 secDefs  61827 sectors (0 empty)
Formatting 42738 sectors on layer M2:
Layer M2: 20959 straps, 21779 other, 0 preroute
Layer M2: 103 secDefs  42738 sectors (0 empty)
Formatting 9271 sectors on layer M3:
Layer M3: 0 straps, 9271 other, 0 preroute
Layer M3: 158 secDefs  9271 sectors (0 empty)
Formatting 13060 sectors on layer M4:
Layer M4: 0 straps, 13060 other, 0 preroute
Layer M4: 35 secDefs  13060 sectors (0 empty)
Formatting 9271 sectors on layer M5:
Layer M5: 0 straps, 9271 other, 0 preroute
Layer M5: 91 secDefs  9271 sectors (0 empty)
Formatting 12754 sectors on layer M6:
Layer M6: 0 straps, 12754 other, 0 preroute
Layer M6: 218 secDefs  12754 sectors (0 empty)
Formatting 1728 sectors on layer M7:
Layer M7: 925 straps, 803 other, 0 preroute
Layer M7: 231 secDefs  1728 sectors (0 empty)
Formatting 18949 sectors on layer M8:
Layer M8: 9533 straps, 9416 other, 0 preroute
Layer M8: 156 secDefs  18949 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 169598
Num SecDefs:  1006

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
Regular Filler Insertion Complete
... 7292 of regular filler SHFILL128_RVT inserted
... 1732 of regular filler SHFILL64_RVT inserted
... 157578 of regular filler SHFILL3_RVT inserted
... 13127 of regular filler SHFILL2_RVT inserted
... 13954 of regular filler SHFILL1_RVT inserted
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:route2.design'. (DES-028)
Information: Saving block 'ORCA_TOP_lib:ORCA_TOP.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: Design ORCA_TOP has 51400 nets, 0 global routed, 51397 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz, corner name Cmax 
NEX: write corner ID 1 parasitics to ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz, corner name Cmin 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 5 out of 15 POW-001 messages were not printed due to limit 10  (MSG-3913)
Information: 5 out of 15 POW-006 messages were not printed due to limit 10  (MSG-3913)
Information: 5 out of 15 POW-024 messages were not printed due to limit 10  (MSG-3913)
Information: 23933 out of 23943 POW-035 messages were not printed due to limit 10  (MSG-3913)
Information: 5 out of 15 POW-051 messages were not printed due to limit 10  (MSG-3913)
Information: 5 out of 15 POW-052 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
Terminated.

Stack trace for crashing thread
-------------------------------
SNPSee_72fe6ee5e6adf88ac107a01d196ffb8ed40842348ffb0f8b
SNPSee_9ea8dbbd5e74784445edf9ed12a0bc4777b489dcaefdb88f6aa47f4097fccf5e
SNPSee_9ea8dbbd5e74784484d3cce2fced02c05a3783bc3b9f8fad6989ef886e673ad9
_L_unlock_13
__read_nocancel
SNPSee_82c794b12b96cc6d1a20ff0771a593c6
SNPSee_5171045197d8591319498801ff2ac75b
SNPSee_23a871427c2f73e4
SNPSee_5d373cd896410e630e5be4cb01b4f045
SNPSee_84819e9227b2e0aa9cae34dc8be3b8a5cd8f264d30f37d0c6a8e358e8cb885004984e24a8c4868b7af29ce1919d3f9852683413c29440db5024a1d284b194ff1
SNPSee_81260d5446b04a0b521622ffec18badce443b967c009f82c
SNPSee_e52978fb95288b35702010462a2fb7521b19e6c7de02e749f68bb351c5fdf77d77dcb6d7ca3d86dfab86a645dee82a58b2bd32436fe9252678dfa79a3e0c83bf
SNPSee_b81f4656f0d7d3ca1b0bca755b60caea2cb50375ef5e9df280c2a7ba1e2ca19f7750e3d580600edd04a01dc4363d697fcd6b18c4d0ab558c
SNPSee_b3a63ca9beb66366a2beecdfa325f5f850e37c16b964335ba934f8a7afefeaf1
SNPSee_6188b3f9a7e769c7eb2dc22ab181ff5c0260e7bf3c6e6c5b6dd310362dd3e58b19a33122e2a80c1014bca5a076370ba0686492d474ef148ca36ababef5945158a888f7e536545dec88d039942c447aad829ec3c9a13ccf1352c7f068f1dc0d713b949058f841385ce96831542394be36f2ec7e463409336ff9646fa385cc5a553df93f9156ead7f8
SNPSee_5a24f30b88271223
__libc_start_main
SNPSee_d06eed713327be76

A detailed stack trace has been captured in /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/work/Synopsys_stack_trace_8758.txt.

The tool has just encountered a fatal error:

If you encountered this fatal error when using the most recent
Synopsys release, submit the above stack trace and a test case that
reproduces the problem to the Synopsys Support Center by using
Enter A Call at http://solvnet.synopsys.com/EnterACall.

* For information about the latest software releases, go to the Synopsys
  SolvNet Release Library at http://solvnet.synopsys.com/ReleaseLibrary.

* For information about required Operating System patches, go to
  http://www.synopsys.com/support


Fatal: Internal system error, cannot recover.
Error code=15

Release = 'Q-2019.12-SP4'  Architecture = 'linux64'  Program = 'IC Compiler II'
Exec = '/pkgs/synopsys/2020/icc2/icc2/Q-2019.12-SP4/linux64/nwtn/bin/dgcom_exec'

'573128577 140474009839152 140474009835355 647812798 647813648 647814541 601896488 612881865 193443609 187733226 185965517 600965089 6225056 6237996 140473801561429 23281217'
