// Seed: 3977263513
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input supply0 id_2
);
  wand id_4;
  assign id_0 = id_1 ? id_4 : 1;
  wire id_5;
  wire id_6, id_7;
  static id_8(
      1, id_2 && 1
  );
endmodule
module module_1 (
    output uwire   id_0,
    output uwire   id_1,
    input  supply1 id_2
);
  final $display(id_2 << id_2);
  module_0(
      id_0, id_2, id_2
  );
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15;
  integer id_16, id_17;
  assign id_3 = id_1;
  id_18(
      .id_0(1), .id_1(1 >> 1), .id_2(1), .id_3(id_12), .id_4(), .id_5(1), .id_6(id_9)
  );
  assign id_3 = 1;
  wire id_19;
  wire id_20;
  assign id_12 = 1 ? id_1 : 1'b0;
endmodule
module module_3 (
    output wire id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    output supply0 id_11,
    output wire id_12
    , id_29,
    input uwire id_13,
    input supply0 id_14,
    input wor id_15,
    input supply1 id_16,
    input supply1 id_17,
    input tri1 id_18,
    output uwire id_19,
    output tri id_20,
    input wand id_21,
    output uwire id_22,
    input supply0 id_23,
    input supply0 id_24,
    output supply0 id_25,
    input tri id_26,
    input supply0 id_27
);
  xnor (
      id_0, id_24, id_9, id_27, id_7, id_21, id_26, id_16, id_18, id_29, id_3, id_10, id_8, id_13
  );
  module_2(
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
  wire id_30;
  id_31 :
  assert property (@(posedge 1) id_31)
  else $display(id_1++);
endmodule
