read_verilog ../top.v
proc
synth
abc -lut 5
write_verilog synth.v
