CORE
passing1.sv
--k-induction --bound 10 --liveness-to-safety
^EXIT=0$
^SIGNAL=0$
^\[main\.p0\] always s_eventually main\.my_bit: PROVED$
--
