INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/butchertd/Documents/eaglesat/uart_testing/uart_testing.sim/sim_1/impl/func/xsim/central_interface_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity central_interface
