
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1078.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:23]
	Parameter StringLen bound to: 63 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter DONE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/clock_divider.v:23]
	Parameter divisor bound to: 27'b000101111101011110000100000 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'push_button' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/push_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'd_flipflop' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/d_flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'd_flipflop' (2#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/d_flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'push_button' (3#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/push_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'vending_machine1' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/fresh/testtt/testtt.srcs/sources_1/new/vending_machine1.v:23]
	Parameter s0 bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/fresh/testtt/testtt.srcs/sources_1/new/vending_machine1.v:98]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/fresh/testtt/testtt.srcs/sources_1/new/vending_machine1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'vending_machine1' (4#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/fresh/testtt/testtt.srcs/sources_1/new/vending_machine1.v:23]
WARNING: [Synth 8-567] referenced signal 'change' should be on the sensitivity list [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:70]
WARNING: [Synth 8-567] referenced signal 'outofstock' should be on the sensitivity list [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:159]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:201]
INFO: [Synth 8-6157] synthesizing module 'pmod_keypad' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:23]
	Parameter ONE_MS_TICKS bound to: 10000 - type: integer 
	Parameter SETTLE_TIME bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_n' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/counter_n.v:23]
	Parameter BITS bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n' (5#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/counter_n.v:23]
WARNING: [Synth 8-7071] port 'tick' of module 'counter_n' is unconnected for instance 'counter' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:45]
WARNING: [Synth 8-7023] instance 'counter' of module 'counter_n' has 4 connections declared, but only 3 given [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:54]
INFO: [Synth 8-6155] done synthesizing module 'pmod_keypad' (6#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Downloads/sai_keypad/sai_keypad.srcs/sources_1/new/pmod_keypad.v:23]
INFO: [Synth 8-6157] synthesizing module 'oledControl' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/oledControl.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000010 
	Parameter RESET bound to: 3 - type: integer 
	Parameter CHRG_PUMP bound to: 4 - type: integer 
	Parameter CHRG_PUMP1 bound to: 5 - type: integer 
	Parameter WAIT_SPI bound to: 6 - type: integer 
	Parameter PRE_CHRG bound to: 7 - type: integer 
	Parameter PRE_CHRG1 bound to: 8 - type: integer 
	Parameter VBAT_ON bound to: 9 - type: integer 
	Parameter CONTRAST bound to: 10 - type: integer 
	Parameter CONTRAST1 bound to: 11 - type: integer 
	Parameter SEG_REMAP bound to: 12 - type: integer 
	Parameter SCAN_DIR bound to: 13 - type: integer 
	Parameter COM_PIN bound to: 14 - type: integer 
	Parameter COM_PIN1 bound to: 15 - type: integer 
	Parameter DISPLAY_ON bound to: 16 - type: integer 
	Parameter FULL_DISPLAY bound to: 17 - type: integer 
	Parameter DONE bound to: 18 - type: integer 
	Parameter PAGE_ADDR bound to: 19 - type: integer 
	Parameter PAGE_ADDR1 bound to: 20 - type: integer 
	Parameter PAGE_ADDR2 bound to: 21 - type: integer 
	Parameter COLUMN_ADDR bound to: 22 - type: integer 
	Parameter SEND_DATA bound to: 23 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/oledControl.v:97]
INFO: [Synth 8-6157] synthesizing module 'delayGen' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/delayGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delayGen' (7#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/delayGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'spiControl' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/spiControl.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter DONE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/spiControl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'spiControl' (8#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/spiControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'charROM' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/charROM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'charROM' (9#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/charROM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oledControl' (10#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/project_hh/project_hh.srcs/sources_1/new/oledControl.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'sendData' does not match port width (7) of module 'oledControl' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:256]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (11#1) [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.445 ; gain = 36.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.445 ; gain = 36.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.445 ; gain = 36.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1114.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc]
WARNING: [Vivado 12-584] No ports matched 'money[1]'. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'money[0]'. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'money[0]'. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'money[1]'. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/constrs_1/new/gurudev.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1237.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1237.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1237.629 ; gain = 159.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1237.629 ; gain = 159.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1237.629 ; gain = 159.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spiControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    SEND |                             0010 |                               01
                    DONE |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spiControl'
WARNING: [Synth 8-327] inferring latch for variable 'myString_reg' [C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.srcs/sources_1/imports/BITS/Desktop/testtt/testtt.srcs/sources_1/new/top_module.v:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1237.629 ; gain = 159.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	  15 Input  504 Bit        Muxes := 1     
	  17 Input  504 Bit        Muxes := 1     
	   3 Input  504 Bit        Muxes := 1     
	 129 Input   64 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  24 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  25 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 4     
	  11 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  24 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  24 Input    3 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 9     
	   7 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 11    
	  15 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1237.629 ; gain = 159.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|oledControl | spiData    | 32x1          | LUT            | 
|oledControl | spiData    | 32x1          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.629 ; gain = 159.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1237.629 ; gain = 159.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1249.938 ; gain = 171.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    34|
|3     |LUT1   |    42|
|4     |LUT2   |    33|
|5     |LUT3   |    37|
|6     |LUT4   |    49|
|7     |LUT5   |    78|
|8     |LUT6   |   248|
|9     |MUXF7  |    54|
|10    |MUXF8  |    10|
|11    |FDCE   |    25|
|12    |FDRE   |   210|
|13    |LD     |    46|
|14    |IBUF   |    10|
|15    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1255.730 ; gain = 54.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1255.730 ; gain = 177.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1266.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1266.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  LD => LDCE: 46 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1266.750 ; gain = 188.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bits/Downloads/vending_machine_final_new/vending_machine_final_new/vending_machine_final_new.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 15:56:25 2023...
