Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:28:01 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div5_timing_summary_routed.rpt -pb operator_float_div5_timing_summary_routed.pb -rpx operator_float_div5_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.569        0.000                      0                   65        0.193        0.000                      0                   65        4.600        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.569        0.000                      0                   65        0.193        0.000                      0                   65        4.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.732ns (13.470%)  route 4.702ns (86.530%))
  Logic Levels:           8  (LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.586     3.658    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.711 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, routed)           0.602     4.312    ap_return[8]_INST_0_i_1_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.053     4.365 r  ap_return[5]_INST_0_i_3/O
                         net (fo=6, routed)           0.481     4.846    ap_return[5]_INST_0_i_3_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I1_O)        0.053     4.899 r  ap_return[2]_INST_0_i_1/O
                         net (fo=5, routed)           0.679     5.579    ap_return[2]_INST_0_i_1_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I0_O)        0.053     5.632 r  p_Repl2_s_reg_108[0]_i_2/O
                         net (fo=1, routed)           0.422     6.053    p_Repl2_s_reg_108[0]_i_2_n_0
    SLICE_X18Y116        LUT6 (Prop_lut6_I4_O)        0.053     6.106 r  p_Repl2_s_reg_108[0]_i_1/O
                         net (fo=1, routed)           0.000     6.106    p_Repl2_s_reg_108[0]_i_1_n_0
    SLICE_X18Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X18Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y116        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_108_reg[0]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -6.106    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.732ns (13.805%)  route 4.570ns (86.195%))
  Logic Levels:           8  (LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.586     3.658    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.711 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, routed)           0.602     4.312    ap_return[8]_INST_0_i_1_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.053     4.365 r  ap_return[5]_INST_0_i_3/O
                         net (fo=6, routed)           0.462     4.827    ap_return[5]_INST_0_i_3_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I1_O)        0.053     4.880 r  ap_return[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.574     5.454    ap_return[2]_INST_0_i_2_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I1_O)        0.053     5.507 f  p_Repl2_s_reg_108[1]_i_2/O
                         net (fo=1, routed)           0.414     5.921    p_Repl2_s_reg_108[1]_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I5_O)        0.053     5.974 r  p_Repl2_s_reg_108[1]_i_1/O
                         net (fo=1, routed)           0.000     5.974    p_Repl2_s_reg_108[1]_i_1_n_0
    SLICE_X22Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X22Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X22Y118        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_108_reg[1]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.735ns (14.196%)  route 4.443ns (85.804%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.586     3.658    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.711 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, routed)           0.602     4.312    ap_return[8]_INST_0_i_1_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.053     4.365 r  ap_return[5]_INST_0_i_3/O
                         net (fo=6, routed)           0.462     4.827    ap_return[5]_INST_0_i_3_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I1_O)        0.053     4.880 r  ap_return[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.437     5.317    ap_return[2]_INST_0_i_2_n_0
    SLICE_X20Y115        LUT6 (Prop_lut6_I1_O)        0.053     5.370 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.423     5.794    ap_return[2]
    SLICE_X21Y119        LUT3 (Prop_lut3_I2_O)        0.056     5.850 r  p_Repl2_s_reg_108[2]_i_1/O
                         net (fo=1, routed)           0.000     5.850    p_Repl2_s_reg_108[2]_i_1_n_0
    SLICE_X21Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X21Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y119        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_108_reg[2]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.745ns (14.460%)  route 4.407ns (85.540%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     3.660    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.713 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.478     4.191    ap_return[8]_INST_0_i_3_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I1_O)        0.053     4.244 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.548     4.792    ap_return[5]_INST_0_i_2_n_0
    SLICE_X20Y118        LUT4 (Prop_lut4_I2_O)        0.053     4.845 r  ap_return[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.212     5.057    ap_return[4]_INST_0_i_1_n_0
    SLICE_X20Y118        LUT5 (Prop_lut5_I0_O)        0.053     5.110 r  ap_return[4]_INST_0/O
                         net (fo=1, routed)           0.648     5.758    ap_return[4]
    SLICE_X18Y118        LUT3 (Prop_lut3_I2_O)        0.066     5.824 r  p_Repl2_s_reg_108[4]_i_1/O
                         net (fo=1, routed)           0.000     5.824    p_Repl2_s_reg_108[4]_i_1_n_0
    SLICE_X18Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X18Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[4]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y118        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_108_reg[4]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.691ns (14.910%)  route 3.943ns (85.090%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     3.660    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.713 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.478     4.191    ap_return[8]_INST_0_i_3_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I1_O)        0.053     4.244 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.526     4.770    ap_return[5]_INST_0_i_2_n_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I1_O)        0.053     4.823 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.418     5.241    ap_return[5]
    SLICE_X21Y118        LUT3 (Prop_lut3_I2_O)        0.065     5.306 r  p_Repl2_s_reg_108[5]_i_1/O
                         net (fo=1, routed)           0.000     5.306    p_Repl2_s_reg_108[5]_i_1_n_0
    SLICE_X21Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X21Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y118        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_108_reg[5]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.679ns (15.032%)  route 3.838ns (84.968%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     3.660    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.713 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.316     4.029    ap_return[8]_INST_0_i_3_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I1_O)        0.053     4.082 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     4.670    ap_return[5]_INST_0_i_1_n_0
    SLICE_X20Y116        LUT6 (Prop_lut6_I0_O)        0.053     4.723 r  ap_return[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.413     5.136    ap_return[3]_INST_0_i_1_n_0
    SLICE_X23Y117        LUT6 (Prop_lut6_I0_O)        0.053     5.189 r  p_Repl2_s_reg_108[3]_i_1/O
                         net (fo=1, routed)           0.000     5.189    p_Repl2_s_reg_108[3]_i_1_n_0
    SLICE_X23Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X23Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_108_reg[3]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.682ns (15.383%)  route 3.751ns (84.617%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     3.660    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.713 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     4.295    ap_return[8]_INST_0_i_3_n_0
    SLICE_X22Y117        LUT4 (Prop_lut4_I0_O)        0.053     4.348 r  ap_return[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     4.691    ap_return[7]_INST_0_i_1_n_0
    SLICE_X23Y118        LUT5 (Prop_lut5_I0_O)        0.053     4.744 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.306     5.049    ap_return[7]
    SLICE_X23Y118        LUT3 (Prop_lut3_I2_O)        0.056     5.105 r  p_Repl2_s_reg_108[7]_i_1/O
                         net (fo=1, routed)           0.000     5.105    p_Repl2_s_reg_108[7]_i_1_n_0
    SLICE_X23Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X23Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[7]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X23Y118        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_108_reg[7]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.105    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.629ns (15.121%)  route 3.531ns (84.879%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     3.660    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.713 f  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.695     4.408    ap_return[8]_INST_0_i_3_n_0
    SLICE_X22Y117        LUT6 (Prop_lut6_I3_O)        0.053     4.461 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.315     4.776    ap_return[8]
    SLICE_X22Y117        LUT3 (Prop_lut3_I2_O)        0.056     4.832 r  p_Repl2_s_reg_108[8]_i_1/O
                         net (fo=1, routed)           0.000     4.832    p_Repl2_s_reg_108[8]_i_1_n_0
    SLICE_X22Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X22Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[8]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X22Y117        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_108_reg[8]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.626ns (16.680%)  route 3.127ns (83.320%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.588     3.660    ap_return[11]_INST_0_i_1_n_0
    SLICE_X21Y116        LUT6 (Prop_lut6_I0_O)        0.053     3.713 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.458     4.171    ap_return[8]_INST_0_i_3_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.053     4.224 r  ap_return[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.148     4.372    ap_return[6]_INST_0_i_1_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I0_O)        0.053     4.425 r  p_Repl2_s_reg_108[6]_i_1/O
                         net (fo=1, routed)           0.000     4.425    p_Repl2_s_reg_108[6]_i_1_n_0
    SLICE_X22Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X22Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[6]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X22Y116        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_108_reg[6]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 agg_result_V_i_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.573ns (16.287%)  route 2.945ns (83.713%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X16Y119        FDRE                                         r  agg_result_V_i_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  agg_result_V_i_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.728     1.708    agg_result_V_i_i1_reg_7867
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.053     1.761 r  ap_return[17]_INST_0_i_2/O
                         net (fo=6, routed)           0.569     2.330    ap_return[17]_INST_0_i_2_n_0
    SLICE_X22Y118        LUT6 (Prop_lut6_I1_O)        0.053     2.383 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.636     3.019    ap_return[14]_INST_0_i_3_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.053     3.072 r  ap_return[11]_INST_0_i_1/O
                         net (fo=6, routed)           0.707     3.779    ap_return[11]_INST_0_i_1_n_0
    SLICE_X23Y117        LUT5 (Prop_lut5_I1_O)        0.053     3.832 r  ap_return[10]_INST_0/O
                         net (fo=1, routed)           0.306     4.137    ap_return[10]
    SLICE_X23Y117        LUT3 (Prop_lut3_I2_O)        0.053     4.190 r  p_Repl2_s_reg_108[10]_i_1/O
                         net (fo=1, routed)           0.000     4.190    p_Repl2_s_reg_108[10]_i_1_n_0
    SLICE_X23Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X23Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[10]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_108_reg[10]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -4.190    
  -------------------------------------------------------------------
                         slack                                  6.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y118        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_108_reg[19]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_108[19]
    SLICE_X17Y118        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_108[19]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_108[19]_i_1_n_0
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X17Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y118        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_108_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_108_reg[21]/Q
                         net (fo=2, routed)           0.140     0.523    p_Repl2_s_reg_108[21]
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_108[21]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_108[21]_i_1_n_0
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X17Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[21]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y120        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_108_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y119        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_108_reg[12]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_108[12]
    SLICE_X20Y119        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_108[12]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_108[12]_i_1_n_0
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y119        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_108_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X16Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_108_reg[18]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_108[18]
    SLICE_X16Y118        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_108[18]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_108[18]_i_1_n_0
    SLICE_X16Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X16Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y118        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_108_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X20Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_108_reg[22]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_108[22]
    SLICE_X20Y120        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_108[22]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_108[22]_i_1_n_0
    SLICE_X20Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X20Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y120        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_108_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X22Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_108_reg[6]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_108[6]
    SLICE_X22Y116        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_108[6]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_108[6]_i_1_n_0
    SLICE_X22Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X22Y116        FDRE                                         r  p_Repl2_s_reg_108_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y116        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_108_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tmp_1_reg_7851_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.171ns (53.563%)  route 0.148ns (46.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X18Y120        FDRE                                         r  tmp_1_reg_7851_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y120        FDRE (Prop_fdre_C_Q)         0.107     0.390 r  tmp_1_reg_7851_reg[0]/Q
                         net (fo=29, routed)          0.148     0.539    tmp_1_reg_7851
    SLICE_X20Y120        LUT6 (Prop_lut6_I2_O)        0.064     0.603 r  p_Repl2_s_reg_108[9]_i_1/O
                         net (fo=1, routed)           0.000     0.603    p_Repl2_s_reg_108[9]_i_1_n_0
    SLICE_X20Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X20Y120        FDRE                                         r  p_Repl2_s_reg_108_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y120        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_108_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.506%)  route 0.197ns (57.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y119        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_108_reg[15]/Q
                         net (fo=2, routed)           0.197     0.599    p_Repl2_s_reg_108[15]
    SLICE_X20Y119        LUT6 (Prop_lut6_I3_O)        0.028     0.627 r  p_Repl2_s_reg_108[15]_i_1/O
                         net (fo=1, routed)           0.000     0.627    p_Repl2_s_reg_108[15]_i_1_n_0
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X20Y119        FDRE                                         r  p_Repl2_s_reg_108_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y119        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_108_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.146ns (42.496%)  route 0.198ns (57.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X22Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_108_reg[1]/Q
                         net (fo=2, routed)           0.198     0.599    p_Repl2_s_reg_108[1]
    SLICE_X22Y118        LUT6 (Prop_lut6_I4_O)        0.028     0.627 r  p_Repl2_s_reg_108[1]_i_1/O
                         net (fo=1, routed)           0.000     0.627    p_Repl2_s_reg_108[1]_i_1_n_0
    SLICE_X22Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X22Y118        FDRE                                         r  p_Repl2_s_reg_108_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y118        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_108_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_108_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_108_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.190%)  route 0.190ns (59.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X23Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_108_reg[3]/Q
                         net (fo=2, routed)           0.190     0.574    p_Repl2_s_reg_108[3]
    SLICE_X23Y117        LUT6 (Prop_lut6_I3_O)        0.028     0.602 r  p_Repl2_s_reg_108[3]_i_1/O
                         net (fo=1, routed)           0.000     0.602    p_Repl2_s_reg_108[3]_i_1_n_0
    SLICE_X23Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X23Y117        FDRE                                         r  p_Repl2_s_reg_108_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X23Y117        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_108_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y120  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y123  p_Repl2_1_reg_7855_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y122  p_Repl2_1_reg_7855_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y117  p_Repl2_s_reg_108_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X21Y119  p_Repl2_s_reg_108_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X18Y118  p_Repl2_s_reg_108_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X21Y118  p_Repl2_s_reg_108_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X23Y118  p_Repl2_s_reg_108_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X22Y117  p_Repl2_s_reg_108_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X17Y119  p_Result_1_reg_7860_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y120  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y123  p_Repl2_1_reg_7855_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y122  p_Repl2_1_reg_7855_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X23Y117  p_Repl2_s_reg_108_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y119  p_Repl2_s_reg_108_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X18Y118  p_Repl2_s_reg_108_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X21Y118  p_Repl2_s_reg_108_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X23Y118  p_Repl2_s_reg_108_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X22Y117  p_Repl2_s_reg_108_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y119  p_Result_1_reg_7860_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y119  agg_result_V_i2_i1_reg_7872_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y119  agg_result_V_i4_i1_reg_7877_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y119  agg_result_V_i_i1_reg_7867_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y120  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y120  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y114  p_Repl2_10_reg_7912_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y114  p_Repl2_10_reg_7912_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y114  p_Repl2_10_reg_7912_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y122  p_Repl2_11_reg_7841_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X18Y120  p_Repl2_1_reg_7855_reg[0]/C



