#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Wed Oct 18 17:57:10 2017
# Process ID: 17132
# Current directory: C:/Users/Tayo/Documents/Digital Design/Adder_block
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5988 C:\Users\Tayo\Documents\Digital Design\Adder_block\Adder_block.xpr
# Log file: C:/Users/Tayo/Documents/Digital Design/Adder_block/vivado.log
# Journal file: C:/Users/Tayo/Documents/Digital Design/Adder_block\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 865.891 ; gain = 131.391
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_0
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_1
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_2
Adding cell -- xilinx.com:module_ref:half_adder:1.0 - half_adder_3
Successfully read diagram <design_1> from BD file <C:/Users/Tayo/Documents/Digital Design/Adder_block/Adder_block.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 899.785 ; gain = 33.895
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 18:11:07 2017...
