{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458750608734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458750608737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 00:29:54 2016 " "Processing started: Thu Mar 24 00:29:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458750608737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458750608737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trax -c Trax " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trax -c Trax" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458750608737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458750611283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-Behavioral " "Found design unit 1: TX-Behavioral" {  } { { "src/TX.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/TX.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619076 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "src/TX.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/TX.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458750619076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trax-behavior " "Found design unit 1: Trax-behavior" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trax " "Found entity 1: Trax" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458750619077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "src/pll.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619079 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "src/pll.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458750619079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/move_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/move_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_translator-Behavioral " "Found design unit 1: move_translator-Behavioral" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619081 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_translator " "Found entity 1: move_translator" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458750619081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trax " "Elaborating entity \"Trax\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458750619107 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Rx_data top.vhd(30) " "VHDL Signal Declaration warning at top.vhd(30): used implicit default value for signal \"Rx_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y top.vhd(73) " "VHDL Process Statement warning at top.vhd(73): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "edges top.vhd(73) " "VHDL Process Statement warning at top.vhd(73): inferring latch(es) for signal or variable \"edges\", which holds its previous value in one or more paths through the process" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edges\[0\] top.vhd(73) " "Inferred latch for \"edges\[0\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edges\[1\] top.vhd(73) " "Inferred latch for \"edges\[1\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edges\[2\] top.vhd(73) " "Inferred latch for \"edges\[2\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edges\[3\] top.vhd(73) " "Inferred latch for \"edges\[3\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] top.vhd(73) " "Inferred latch for \"y\[0\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] top.vhd(73) " "Inferred latch for \"y\[1\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] top.vhd(73) " "Inferred latch for \"y\[2\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] top.vhd(73) " "Inferred latch for \"y\[3\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] top.vhd(73) " "Inferred latch for \"y\[4\]\" at top.vhd(73)" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458750619113 "|Trax"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "src/top.vhd" "pll_inst" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "src/pll.vhd" "altpll_component" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "src/pll.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458750619142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619145 ""}  } { { "src/pll.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458750619145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458750619183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458750619183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_translator move_translator:move_translator_inst " "Elaborating entity \"move_translator\" for hierarchy \"move_translator:move_translator_inst\"" {  } { { "src/top.vhd" "move_translator_inst" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619185 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edges move_translator.vhd(79) " "VHDL Process Statement warning at move_translator.vhd(79): signal \"edges\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458750619186 "|Trax|move_translator:move_translator_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x move_translator.vhd(80) " "VHDL Process Statement warning at move_translator.vhd(80): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458750619187 "|Trax|move_translator:move_translator_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y move_translator.vhd(81) " "VHDL Process Statement warning at move_translator.vhd(81): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458750619187 "|Trax|move_translator:move_translator_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x move_translator.vhd(82) " "VHDL Process Statement warning at move_translator.vhd(82): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458750619187 "|Trax|move_translator:move_translator_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y move_translator.vhd(83) " "VHDL Process Statement warning at move_translator.vhd(83): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458750619187 "|Trax|move_translator:move_translator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX move_translator:move_translator_inst\|TX:uut0 " "Elaborating entity \"TX\" for hierarchy \"move_translator:move_translator_inst\|TX:uut0\"" {  } { { "src/move_translator.vhd" "uut0" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458750619201 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 0 " "Ignored assignment(s) for \"Rx_data\[0\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619601 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 1 " "Ignored assignment(s) for \"Rx_data\[1\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619601 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 2 " "Ignored assignment(s) for \"Rx_data\[2\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619601 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 3 " "Ignored assignment(s) for \"Rx_data\[3\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619601 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 4 " "Ignored assignment(s) for \"Rx_data\[4\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619601 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 5 " "Ignored assignment(s) for \"Rx_data\[5\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 6 " "Ignored assignment(s) for \"Rx_data\[6\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 7 " "Ignored assignment(s) for \"Rx_data\[7\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 0 " "Ignored assignment(s) for \"Rx_data\[0\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 1 " "Ignored assignment(s) for \"Rx_data\[1\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 2 " "Ignored assignment(s) for \"Rx_data\[2\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 3 " "Ignored assignment(s) for \"Rx_data\[3\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 4 " "Ignored assignment(s) for \"Rx_data\[4\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 5 " "Ignored assignment(s) for \"Rx_data\[5\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 6 " "Ignored assignment(s) for \"Rx_data\[6\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "Rx_data 7 " "Ignored assignment(s) for \"Rx_data\[7\]\" because \"Rx_data\" is not a bus or array" {  } { { "src/top.vhd" "Rx_data" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1458750619602 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/TX.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/TX.vhd" 31 -1 0 } } { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } } { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1458750619666 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1458750619666 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_temp\[4\] move_translator:move_translator_inst\|x_temp\[4\]~_emulated move_translator:move_translator_inst\|x_temp\[4\]~1 " "Register \"move_translator:move_translator_inst\|x_temp\[4\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_temp\[4\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[4\]~1\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_temp[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_temp\[3\] move_translator:move_translator_inst\|x_temp\[3\]~_emulated move_translator:move_translator_inst\|x_temp\[3\]~5 " "Register \"move_translator:move_translator_inst\|x_temp\[3\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_temp\[3\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[3\]~5\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_temp[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_temp\[2\] move_translator:move_translator_inst\|x_temp\[2\]~_emulated move_translator:move_translator_inst\|x_temp\[2\]~9 " "Register \"move_translator:move_translator_inst\|x_temp\[2\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_temp\[2\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[2\]~9\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_last\[0\] move_translator:move_translator_inst\|x_last\[0\]~_emulated move_translator:move_translator_inst\|x_last\[0\]~1 " "Register \"move_translator:move_translator_inst\|x_last\[0\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_last\[0\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_last\[0\]~1\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_last[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_temp\[1\] move_translator:move_translator_inst\|x_temp\[1\]~_emulated move_translator:move_translator_inst\|x_temp\[1\]~13 " "Register \"move_translator:move_translator_inst\|x_temp\[1\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_temp\[1\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[1\]~13\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_last\[1\] move_translator:move_translator_inst\|x_last\[1\]~_emulated move_translator:move_translator_inst\|x_temp\[1\]~13 " "Register \"move_translator:move_translator_inst\|x_last\[1\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_last\[1\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[1\]~13\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_last[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_last\[2\] move_translator:move_translator_inst\|x_last\[2\]~_emulated move_translator:move_translator_inst\|x_temp\[2\]~9 " "Register \"move_translator:move_translator_inst\|x_last\[2\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_last\[2\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[2\]~9\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_last[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_last\[3\] move_translator:move_translator_inst\|x_last\[3\]~_emulated move_translator:move_translator_inst\|x_temp\[3\]~5 " "Register \"move_translator:move_translator_inst\|x_last\[3\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_last\[3\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[3\]~5\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_last[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "move_translator:move_translator_inst\|x_last\[4\] move_translator:move_translator_inst\|x_last\[4\]~_emulated move_translator:move_translator_inst\|x_temp\[4\]~1 " "Register \"move_translator:move_translator_inst\|x_last\[4\]\" is converted into an equivalent circuit using register \"move_translator:move_translator_inst\|x_last\[4\]~_emulated\" and latch \"move_translator:move_translator_inst\|x_temp\[4\]~1\"" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458750619667 "|Trax|move_translator:move_translator_inst|x_last[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1458750619667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Rx_data GND " "Pin \"Rx_data\" is stuck at GND" {  } { { "src/top.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458750619710 "|Trax|Rx_data"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458750619710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458750619780 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "move_translator:move_translator_inst\|edges_last\[0\] High " "Register move_translator:move_translator_inst\|edges_last\[0\] will power up to High" {  } { { "src/move_translator.vhd" "" { Text "D:/GitHub/Trax/VHDL/BoardRepresentor_V0/src/move_translator.vhd" 78 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1458750619890 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1458750619890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458750620234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458750620234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458750620286 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458750620286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458750620286 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1458750620286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458750620286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458750620308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 00:30:20 2016 " "Processing ended: Thu Mar 24 00:30:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458750620308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458750620308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458750620308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458750620308 ""}
