Analysis & Synthesis report for MC68K
Mon Apr 17 12:08:51 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state
 11. State Machine - |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state
 12. State Machine - |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Current_state
 13. State Machine - |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Current_state
 14. State Machine - |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state
 15. State Machine - |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|CurrentState
 16. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState
 17. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState
 18. State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxState
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (No Restructuring Performed)
 26. Source assignments for OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1
 27. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 28. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 29. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 30. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 31. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 32. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 33. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 34. Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated
 35. Source assignments for VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|altsyncram_io93:altsyncram1
 36. Source assignments for VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated
 37. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated
 38. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated
 39. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated
 40. Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated
 41. Parameter Settings for User Entity Instance: ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i
 42. Parameter Settings for User Entity Instance: Dram:inst2|M68kDramController_Verilog:inst1
 43. Parameter Settings for User Entity Instance: Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
 44. Parameter Settings for User Entity Instance: CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component
 45. Parameter Settings for User Entity Instance: lpm_bustri:inst22
 46. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
 47. Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 49. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 51. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 53. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 55. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 57. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 59. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component
 61. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
 63. Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
 65. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component
 66. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component
 67. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component
 68. Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component
 69. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|i2c_master_top:inst3
 70. Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|lpm_bustri2:inst22|lpm_bustri:lpm_bustri_component
 71. Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR
 72. Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_VCTR
 73. Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRX
 74. Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRY
 75. Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX
 76. Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY
 77. Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|losr:U_LOSR
 78. Parameter Settings for User Entity Instance: VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: VGA_model:inst3|M68kVGAController_Verilog:inst12
 80. Parameter Settings for User Entity Instance: VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: VGA_model:inst3|lpm_bustri2:inst16|lpm_bustri:lpm_bustri_component
 82. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0
 83. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1
 84. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0
 85. Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1
 86. altsyncram Parameter Settings by Entity Instance
 87. Port Connectivity Checks: "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR"
 88. Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst"
 89. In-System Memory Content Editor Settings
 90. Post-Synthesis Netlist Statistics for Top Partition
 91. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 92. Elapsed Time Per Partition
 93. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 17 12:08:51 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; MC68K                                       ;
; Top-level Entity Name           ; MC68K                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1520                                        ;
; Total pins                      ; 238                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,425,920                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; MC68K              ; MC68K              ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Ignore LCELL Buffers                                                            ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; lpm_bustri0.vhd                                                                             ; yes             ; User Wizard-Generated File                   ; C:/M68kV6.0_800by480/lpm_bustri0.vhd                                                     ;             ;
; MC68K.bdf                                                                                   ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/MC68K.bdf                                                           ;             ;
; Latch8Bit.vhd                                                                               ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/Latch8Bit.vhd                                                       ;             ;
; OnChipIO.bdf                                                                                ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/OnChipIO.bdf                                                        ;             ;
; InterruptPriorityEncoder.vhd                                                                ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/InterruptPriorityEncoder.vhd                                        ;             ;
; IODecoder.vhd                                                                               ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/IODecoder.vhd                                                       ;             ;
; LCD_Controller.vhd                                                                          ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/LCD_Controller.vhd                                                  ;             ;
; HexTo7SegmentDisplay.vhd                                                                    ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/HexTo7SegmentDisplay.vhd                                            ;             ;
; Timer.vhd                                                                                   ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/Timer.vhd                                                           ;             ;
; Dram.bdf                                                                                    ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/Dram.bdf                                                            ;             ;
; lpm_bustri2.vhd                                                                             ; yes             ; User Wizard-Generated File                   ; C:/M68kV6.0_800by480/lpm_bustri2.vhd                                                     ;             ;
; TG68.vhd                                                                                    ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/TG68.vhd                                                            ;             ;
; ACIA_6850.vhd                                                                               ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/ACIA_6850.vhd                                                       ;             ;
; ACIA_RX.vhd                                                                                 ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/ACIA_RX.vhd                                                         ;             ;
; ACIA_TX.vhd                                                                                 ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/ACIA_TX.vhd                                                         ;             ;
; M68xxIODecoder.vhd                                                                          ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/M68xxIODecoder.vhd                                                  ;             ;
; Latch3Bit.vhd                                                                               ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/Latch3Bit.vhd                                                       ;             ;
; OnChipM68xxIO.bdf                                                                           ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/OnChipM68xxIO.bdf                                                   ;             ;
; ACIA_BaudRate_Generator.bdf                                                                 ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/ACIA_BaudRate_Generator.bdf                                         ;             ;
; ACIA_Clock.vhd                                                                              ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/ACIA_Clock.vhd                                                      ;             ;
; TG68_fast.vhd                                                                               ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/TG68_fast.vhd                                                       ;             ;
; TraceExceptionGenerator.vhd                                                                 ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/TraceExceptionGenerator.vhd                                         ;             ;
; TraceExceptionControlBit.vhd                                                                ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/TraceExceptionControlBit.vhd                                        ;             ;
; M68000CPU.bdf                                                                               ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/M68000CPU.bdf                                                       ;             ;
; BusRequestLogic.vhd                                                                         ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/BusRequestLogic.vhd                                                 ;             ;
; DMAController.bdf                                                                           ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/DMAController.bdf                                                   ;             ;
; CPU_DMA_Mux.vhd                                                                             ; yes             ; User VHDL File                               ; C:/M68kV6.0_800by480/CPU_DMA_Mux.vhd                                                     ;             ;
; OnChipROM16KWords.bdf                                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/OnChipROM16KWords.bdf                                               ;             ;
; IIC_SPI_Interface.bdf                                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/IIC_SPI_Interface.bdf                                               ;             ;
; CanBus.bdf                                                                                  ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/CanBus.bdf                                                          ;             ;
; OnChipRam256kbyte.bdf                                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/OnChipRam256kbyte.bdf                                               ;             ;
; ClockGen.vhd                                                                                ; yes             ; User Wizard-Generated File                   ; C:/M68kV6.0_800by480/ClockGen.vhd                                                        ; ClockGen    ;
; ClockGen/ClockGen_0002.v                                                                    ; yes             ; User Verilog HDL File                        ; C:/M68kV6.0_800by480/ClockGen/ClockGen_0002.v                                            ; ClockGen    ;
; M68kDramController_Verilog.v                                                                ; yes             ; User Verilog HDL File                        ; C:/M68kV6.0_800by480/M68kDramController_Verilog.v                                        ;             ;
; Ram32kByte.vhd                                                                              ; yes             ; User Wizard-Generated File                   ; C:/M68kV6.0_800by480/Ram32kByte.vhd                                                      ;             ;
; SramBlock_32KWord.bdf                                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/SramBlock_32KWord.bdf                                               ;             ;
; SramBlockDecoder_Verilog.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/M68kV6.0_800by480/SramBlockDecoder_Verilog.v                                          ;             ;
; AddressDecoder_Verilog.v                                                                    ; yes             ; User Verilog HDL File                        ; C:/M68kV6.0_800by480/AddressDecoder_Verilog.v                                            ;             ;
; Dtack_Generator_Verilog.v                                                                   ; yes             ; User Verilog HDL File                        ; C:/M68kV6.0_800by480/Dtack_Generator_Verilog.v                                           ;             ;
; Rumba.v                                                                                     ; yes             ; User Wizard-Generated File                   ; C:/M68kV6.0_800by480/Rumba.v                                                             ;             ;
; textbuffer.vhd                                                                              ; yes             ; User Wizard-Generated File                   ; C:/M68kV6.0_800by480/textbuffer.vhd                                                      ;             ;
; fonts.vhd                                                                                   ; yes             ; User Wizard-Generated File                   ; C:/M68kV6.0_800by480/fonts.vhd                                                           ;             ;
; VGA_model.bdf                                                                               ; yes             ; User Block Diagram/Schematic File            ; C:/M68kV6.0_800by480/VGA_model.bdf                                                       ;             ;
; altera_pll.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                      ;             ;
; lpm_bustri.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf                    ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal181.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                    ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_rbp1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/altsyncram_rbp1.tdf                                              ;             ;
; db/altsyncram_d0r2.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/altsyncram_d0r2.tdf                                              ;             ;
; ../../M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif ; yes             ; Auto-Found Memory Initialization File        ; C:/M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif ;             ;
; db/decode_5la.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/decode_5la.tdf                                                   ;             ;
; db/decode_u0a.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/decode_u0a.tdf                                                   ;             ;
; db/mux_4hb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/mux_4hb.tdf                                                      ;             ;
; sld_mod_ram_rom.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; db/altsyncram_ba04.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/altsyncram_ba04.tdf                                              ;             ;
; db/decode_8la.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/decode_8la.tdf                                                   ;             ;
; db/decode_11a.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/decode_11a.tdf                                                   ;             ;
; db/mux_ofb.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/mux_ofb.tdf                                                      ;             ;
; i2c_master_top.vhd                                                                          ; yes             ; Auto-Found VHDL File                         ; C:/M68kV6.0_800by480/i2c_master_top.vhd                                                  ;             ;
; i2c_master_byte_ctrl.vhd                                                                    ; yes             ; Auto-Found VHDL File                         ; C:/M68kV6.0_800by480/i2c_master_byte_ctrl.vhd                                            ;             ;
; i2c_master_bit_ctrl.vhd                                                                     ; yes             ; Auto-Found VHDL File                         ; C:/M68kV6.0_800by480/i2c_master_bit_ctrl.vhd                                             ;             ;
; spi_bus_decoder.v                                                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/M68kV6.0_800by480/spi_bus_decoder.v                                                   ;             ;
; scl_sda_open_drain_driver.vhd                                                               ; yes             ; Auto-Found VHDL File                         ; C:/M68kV6.0_800by480/scl_sda_open_drain_driver.vhd                                       ;             ;
; vga80x40.vhd                                                                                ; yes             ; Auto-Found VHDL File                         ; C:/M68kV6.0_800by480/vga80x40.vhd                                                        ;             ;
; ctrm.vhd                                                                                    ; yes             ; Auto-Found VHDL File                         ; C:/M68kV6.0_800by480/ctrm.vhd                                                            ;             ;
; losr.vhd                                                                                    ; yes             ; Auto-Found VHDL File                         ; C:/M68kV6.0_800by480/losr.vhd                                                            ;             ;
; db/altsyncram_3894.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/altsyncram_3894.tdf                                              ;             ;
; db/altsyncram_io93.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/altsyncram_io93.tdf                                              ;             ;
; ../../../../final_project_2022_sem2_student_template/vga80x40/lat0-12.mif                   ; yes             ; Auto-Found Memory Initialization File        ; C:/final_project_2022_sem2_student_template/vga80x40/lat0-12.mif                         ;             ;
; m68kvgacontroller_verilog.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v                                         ;             ;
; db/altsyncram_hh34.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/altsyncram_hh34.tdf                                              ;             ;
; ram.mif                                                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/M68kV6.0_800by480/ram.mif                                                             ;             ;
; bit_to_byte_converter.sv                                                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/M68kV6.0_800by480/bit_to_byte_converter.sv                                            ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldbe7d4d23/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/alt_sld_fab.v                                     ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v              ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv       ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv    ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd  ; alt_sld_fab ;
; db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
; db/altsyncram_uvj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/M68kV6.0_800by480/db/altsyncram_uvj1.tdf                                              ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2797                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 4368                                                                              ;
;     -- 7 input functions                    ; 143                                                                               ;
;     -- 6 input functions                    ; 1036                                                                              ;
;     -- 5 input functions                    ; 980                                                                               ;
;     -- 4 input functions                    ; 723                                                                               ;
;     -- <=3 input functions                  ; 1486                                                                              ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 1520                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 238                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 2425920                                                                           ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 3                                                                                 ;
;     -- PLLs                                 ; 3                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1543                                                                              ;
; Total fan-out                               ; 31231                                                                             ;
; Average fan-out                             ; 4.62                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MC68K                                                                                                                                  ; 4368 (3)            ; 1520 (0)                  ; 2425920           ; 0          ; 238  ; 0            ; |MC68K                                                                                                                                                                                                                                                                                                                                            ; MC68K                             ; work         ;
;    |AddressDecoder_Verilog:inst20|                                                                                                      ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|AddressDecoder_Verilog:inst20                                                                                                                                                                                                                                                                                                              ; AddressDecoder_Verilog            ; work         ;
;    |ClockGen:inst7|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:inst7                                                                                                                                                                                                                                                                                                                             ; ClockGen                          ; clockgen     ;
;       |ClockGen_0002:clockgen_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:inst7|ClockGen_0002:clockgen_inst                                                                                                                                                                                                                                                                                                 ; ClockGen_0002                     ; ClockGen     ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |Dram:inst2|                                                                                                                         ; 178 (1)             ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:inst2                                                                                                                                                                                                                                                                                                                                 ; Dram                              ; work         ;
;       |M68kDramController_Verilog:inst1|                                                                                                ; 149 (149)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1                                                                                                                                                                                                                                                                                                ; M68kDramController_Verilog        ; work         ;
;       |lpm_bustri0:inst2|                                                                                                               ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:inst2|lpm_bustri0:inst2                                                                                                                                                                                                                                                                                                               ; lpm_bustri0                       ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                               ; lpm_bustri                        ; work         ;
;    |Dtack_Generator_Verilog:inst21|                                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|Dtack_Generator_Verilog:inst21                                                                                                                                                                                                                                                                                                             ; Dtack_Generator_Verilog           ; work         ;
;    |IIC_SPI_Interface:inst32|                                                                                                           ; 187 (2)             ; 153 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32                                                                                                                                                                                                                                                                                                                   ; IIC_SPI_Interface                 ; work         ;
;       |i2c_master_top:inst3|                                                                                                            ; 185 (68)            ; 153 (53)                  ; 0                 ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3                                                                                                                                                                                                                                                                                              ; i2c_master_top                    ; work         ;
;          |i2c_master_byte_ctrl:byte_ctrl|                                                                                               ; 117 (38)            ; 100 (26)                  ; 0                 ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl                                                                                                                                                                                                                                                               ; i2c_master_byte_ctrl              ; work         ;
;             |i2c_master_bit_ctrl:bit_ctrl|                                                                                              ; 79 (79)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl                                                                                                                                                                                                                                  ; i2c_master_bit_ctrl               ; work         ;
;    |InterruptPriorityEncoder:inst28|                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|InterruptPriorityEncoder:inst28                                                                                                                                                                                                                                                                                                            ; InterruptPriorityEncoder          ; work         ;
;    |M68000CPU:inst17|                                                                                                                   ; 2477 (0)            ; 478 (0)                   ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17                                                                                                                                                                                                                                                                                                                           ; M68000CPU                         ; work         ;
;       |BusRequestLogic:inst1|                                                                                                           ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|BusRequestLogic:inst1                                                                                                                                                                                                                                                                                                     ; BusRequestLogic                   ; work         ;
;       |TG68:inst|                                                                                                                       ; 2474 (23)           ; 475 (14)                  ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst                                                                                                                                                                                                                                                                                                                 ; TG68                              ; work         ;
;          |TG68_fast:TG68_fast_inst|                                                                                                     ; 2451 (2451)         ; 461 (461)                 ; 1088              ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst                                                                                                                                                                                                                                                                                        ; TG68_fast                         ; work         ;
;             |altsyncram:regfile_high_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated                                                                                                                                                                                                                           ; altsyncram_uvj1                   ; work         ;
;             |altsyncram:regfile_high_rtl_1|                                                                                             ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated                                                                                                                                                                                                                           ; altsyncram_uvj1                   ; work         ;
;             |altsyncram:regfile_low_rtl_0|                                                                                              ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated                                                                                                                                                                                                                            ; altsyncram_uvj1                   ; work         ;
;             |altsyncram:regfile_low_rtl_1|                                                                                              ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_uvj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 272               ; 0          ; 0    ; 0            ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated                                                                                                                                                                                                                            ; altsyncram_uvj1                   ; work         ;
;    |OnChipIO:inst8|                                                                                                                     ; 718 (0)             ; 335 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8                                                                                                                                                                                                                                                                                                                             ; OnChipIO                          ; work         ;
;       |HexTo7SegmentDisplay:inst10|                                                                                                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10                                                                                                                                                                                                                                                                                                 ; HexTo7SegmentDisplay              ; work         ;
;       |HexTo7SegmentDisplay:inst11|                                                                                                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11                                                                                                                                                                                                                                                                                                 ; HexTo7SegmentDisplay              ; work         ;
;       |HexTo7SegmentDisplay:inst21|                                                                                                     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21                                                                                                                                                                                                                                                                                                 ; HexTo7SegmentDisplay              ; work         ;
;       |IODecoder:inst1|                                                                                                                 ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|IODecoder:inst1                                                                                                                                                                                                                                                                                                             ; IODecoder                         ; work         ;
;       |LCD_Controller:inst2|                                                                                                            ; 11 (11)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2                                                                                                                                                                                                                                                                                                        ; LCD_Controller                    ; work         ;
;       |Latch8Bit:inst23|                                                                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst23                                                                                                                                                                                                                                                                                                            ; Latch8Bit                         ; work         ;
;       |Latch8Bit:inst3|                                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst3                                                                                                                                                                                                                                                                                                             ; Latch8Bit                         ; work         ;
;       |Latch8Bit:inst4|                                                                                                                 ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst4                                                                                                                                                                                                                                                                                                             ; Latch8Bit                         ; work         ;
;       |Latch8Bit:inst8|                                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst8                                                                                                                                                                                                                                                                                                             ; Latch8Bit                         ; work         ;
;       |Latch8Bit:inst|                                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Latch8Bit:inst                                                                                                                                                                                                                                                                                                              ; Latch8Bit                         ; work         ;
;       |Timer:Timer1|                                                                                                                    ; 129 (129)           ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer1                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |Timer:Timer2|                                                                                                                    ; 67 (67)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer2                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |Timer:Timer3|                                                                                                                    ; 67 (67)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer3                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |Timer:Timer4|                                                                                                                    ; 69 (69)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer4                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |Timer:Timer5|                                                                                                                    ; 69 (69)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer5                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |Timer:Timer6|                                                                                                                    ; 67 (67)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer6                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |Timer:Timer7|                                                                                                                    ; 70 (70)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer7                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |Timer:Timer8|                                                                                                                    ; 71 (71)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|Timer:Timer8                                                                                                                                                                                                                                                                                                                ; Timer                             ; work         ;
;       |TraceExceptionControlBit:inst16|                                                                                                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|TraceExceptionControlBit:inst16                                                                                                                                                                                                                                                                                             ; TraceExceptionControlBit          ; work         ;
;       |lpm_bustri2:inst15|                                                                                                              ; 13 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst15                                                                                                                                                                                                                                                                                                          ; lpm_bustri2                       ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                          ; lpm_bustri                        ; work         ;
;    |OnChipM68xxIO:inst11|                                                                                                               ; 130 (0)             ; 115 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11                                                                                                                                                                                                                                                                                                                       ; OnChipM68xxIO                     ; work         ;
;       |ACIA_6850:inst16|                                                                                                                ; 84 (14)             ; 99 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16                                                                                                                                                                                                                                                                                                      ; ACIA_6850                         ; work         ;
;          |ACIA_RX:RxDev|                                                                                                                ; 35 (35)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev                                                                                                                                                                                                                                                                                        ; ACIA_RX                           ; work         ;
;          |ACIA_TX:TxDev|                                                                                                                ; 35 (35)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev                                                                                                                                                                                                                                                                                        ; ACIA_TX                           ; work         ;
;       |ACIA_BaudRate_Generator:inst1|                                                                                                   ; 44 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1                                                                                                                                                                                                                                                                                         ; ACIA_BaudRate_Generator           ; work         ;
;          |ACIA_Clock:inst20|                                                                                                            ; 44 (44)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20                                                                                                                                                                                                                                                                       ; ACIA_Clock                        ; work         ;
;          |Latch3Bit:inst1|                                                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1                                                                                                                                                                                                                                                                         ; Latch3Bit                         ; work         ;
;       |M68xxIODecoder:inst|                                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst                                                                                                                                                                                                                                                                                                   ; M68xxIODecoder                    ; work         ;
;    |OnChipROM16KWords:inst16|                                                                                                           ; 127 (0)             ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16                                                                                                                                                                                                                                                                                                                   ; OnChipROM16KWords                 ; work         ;
;       |Rumba:inst1|                                                                                                                     ; 111 (0)             ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1                                                                                                                                                                                                                                                                                                       ; Rumba                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 111 (0)             ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;             |altsyncram_rbp1:auto_generated|                                                                                            ; 111 (0)             ; 55 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_rbp1                   ; work         ;
;                |altsyncram_d0r2:altsyncram1|                                                                                            ; 2 (0)               ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1                                                                                                                                                                                                            ; altsyncram_d0r2                   ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1|decode_5la:decode5                                                                                                                                                                                         ; decode_5la                        ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 109 (92)            ; 53 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;       |lpm_bustri0:inst|                                                                                                                ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst                                                                                                                                                                                                                                                                                                  ; lpm_bustri0                       ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                  ; lpm_bustri                        ; work         ;
;    |OnChipRam256kbyte:inst6|                                                                                                            ; 127 (0)             ; 2 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6                                                                                                                                                                                                                                                                                                                    ; OnChipRam256kbyte                 ; work         ;
;       |SramBlock_32KWord:inst3|                                                                                                         ; 32 (5)              ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3                                                                                                                                                                                                                                                                                            ; SramBlock_32KWord                 ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 10 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3                                                                                                                                                                                                                                                                           ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 10 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 10 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                            ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                               ; mux_ofb                           ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 7 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4                                                                                                                                                                                                                                                                           ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 7 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 7 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                            ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                               ; mux_ofb                           ; work         ;
;          |lpm_bustri2:inst1|                                                                                                            ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1                                                                                                                                                                                                                                                                          ; lpm_bustri2                       ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                          ; lpm_bustri                        ; work         ;
;          |lpm_bustri2:inst|                                                                                                             ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst                                                                                                                                                                                                                                                                           ; lpm_bustri2                       ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                           ; lpm_bustri                        ; work         ;
;       |SramBlock_32KWord:inst4|                                                                                                         ; 29 (5)              ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4                                                                                                                                                                                                                                                                                            ; SramBlock_32KWord                 ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3                                                                                                                                                                                                                                                                           ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                            ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                               ; mux_ofb                           ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 9 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4                                                                                                                                                                                                                                                                           ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 9 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 9 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                            ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                               ; mux_ofb                           ; work         ;
;          |lpm_bustri2:inst|                                                                                                             ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst                                                                                                                                                                                                                                                                           ; lpm_bustri2                       ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                           ; lpm_bustri                        ; work         ;
;       |SramBlock_32KWord:inst5|                                                                                                         ; 32 (5)              ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5                                                                                                                                                                                                                                                                                            ; SramBlock_32KWord                 ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 8 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3                                                                                                                                                                                                                                                                           ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 8 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 8 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                            ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                               ; mux_ofb                           ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4                                                                                                                                                                                                                                                                           ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                            ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                         ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                               ; mux_ofb                           ; work         ;
;          |lpm_bustri2:inst1|                                                                                                            ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1                                                                                                                                                                                                                                                                          ; lpm_bustri2                       ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                          ; lpm_bustri                        ; work         ;
;       |SramBlock_32KWord:inst|                                                                                                          ; 34 (5)              ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst                                                                                                                                                                                                                                                                                             ; SramBlock_32KWord                 ; work         ;
;          |Ram32kByte:inst3|                                                                                                             ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3                                                                                                                                                                                                                                                                            ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 12 (0)              ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                             ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                          ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                ; mux_ofb                           ; work         ;
;          |Ram32kByte:inst4|                                                                                                             ; 10 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4                                                                                                                                                                                                                                                                            ; Ram32kByte                        ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 10 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_ba04:auto_generated|                                                                                         ; 10 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated                                                                                                                                                                                                             ; altsyncram_ba04                   ; work         ;
;                   |decode_8la:decode3|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3                                                                                                                                                                                          ; decode_8la                        ; work         ;
;                   |mux_ofb:mux2|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2                                                                                                                                                                                                ; mux_ofb                           ; work         ;
;          |lpm_bustri2:inst1|                                                                                                            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1                                                                                                                                                                                                                                                                           ; lpm_bustri2                       ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                           ; lpm_bustri                        ; work         ;
;          |lpm_bustri2:inst|                                                                                                             ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst                                                                                                                                                                                                                                                                            ; lpm_bustri2                       ; work         ;
;             |lpm_bustri:lpm_bustri_component|                                                                                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                            ; lpm_bustri                        ; work         ;
;    |TraceExceptionGenerator:inst30|                                                                                                     ; 7 (7)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|TraceExceptionGenerator:inst30                                                                                                                                                                                                                                                                                                             ; TraceExceptionGenerator           ; work         ;
;    |VGA_model:inst3|                                                                                                                    ; 245 (1)             ; 139 (0)                   ; 65536             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3                                                                                                                                                                                                                                                                                                                            ; VGA_model                         ; work         ;
;       |M68kVGAController_Verilog:inst12|                                                                                                ; 27 (27)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|M68kVGAController_Verilog:inst12                                                                                                                                                                                                                                                                                           ; M68kVGAController_Verilog         ; work         ;
;       |fonts:inst1|                                                                                                                     ; 63 (0)              ; 41 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|fonts:inst1                                                                                                                                                                                                                                                                                                                ; fonts                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 63 (0)              ; 41 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_3894:auto_generated|                                                                                            ; 63 (0)              ; 41 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_3894                   ; work         ;
;                |altsyncram_io93:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|altsyncram_io93:altsyncram1                                                                                                                                                                                                                     ; altsyncram_io93                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 63 (46)             ; 41 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |lpm_bustri2:inst16|                                                                                                              ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|lpm_bustri2:inst16                                                                                                                                                                                                                                                                                                         ; lpm_bustri2                       ; work         ;
;          |lpm_bustri:lpm_bustri_component|                                                                                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|lpm_bustri2:inst16|lpm_bustri:lpm_bustri_component                                                                                                                                                                                                                                                                         ; lpm_bustri                        ; work         ;
;       |textbuffer:inst7|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|textbuffer:inst7                                                                                                                                                                                                                                                                                                           ; textbuffer                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_hh34:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated                                                                                                                                                                                                                                            ; altsyncram_hh34                   ; work         ;
;       |vga80x40:inst|                                                                                                                   ; 146 (81)            ; 76 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst                                                                                                                                                                                                                                                                                                              ; vga80x40                          ; work         ;
;          |ctrm:\counters:U_CHRX|                                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRX                                                                                                                                                                                                                                                                                        ; ctrm                              ; work         ;
;          |ctrm:\counters:U_CHRY|                                                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRY                                                                                                                                                                                                                                                                                        ; ctrm                              ; work         ;
;          |ctrm:\counters:U_HCTR|                                                                                                        ; 15 (15)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR                                                                                                                                                                                                                                                                                        ; ctrm                              ; work         ;
;          |ctrm:\counters:U_SCRX|                                                                                                        ; 14 (14)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX                                                                                                                                                                                                                                                                                        ; ctrm                              ; work         ;
;          |ctrm:\counters:U_SCRY|                                                                                                        ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY                                                                                                                                                                                                                                                                                        ; ctrm                              ; work         ;
;          |ctrm:\counters:U_VCTR|                                                                                                        ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_VCTR                                                                                                                                                                                                                                                                                        ; ctrm                              ; work         ;
;          |losr:U_LOSR|                                                                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|VGA_model:inst3|vga80x40:inst|losr:U_LOSR                                                                                                                                                                                                                                                                                                  ; losr                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 147 (1)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 146 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 146 (0)             ; 114 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 146 (1)             ; 114 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 144 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 144 (111)           ; 108 (80)                  ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------------------------------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------------------------------+
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                                                                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                                                                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                                                                        ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 17           ; 16           ; 17           ; 16           ; 272    ; None                                                                                        ;
; OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; ../../M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None                                                                                        ;
; VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|altsyncram_io93:altsyncram1|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; ../../../../final_project_2022_sem2_student_template/vga80x40/lat0-12.mif                   ;
; VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated|ALTSYNCRAM                                 ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; ram.mif                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|VGA_model:inst3|fonts:inst1                                                                                                                                                                                                                                         ; fonts.vhd       ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|VGA_model:inst3|textbuffer:inst7                                                                                                                                                                                                                                    ; textbuffer.vhd  ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|VGA_model:inst3|lpm_bustri2:inst16                                                                                                                                                                                                                                  ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|CanBus:inst5|lpm_bustri2:inst21                                                                                                                                                                                                                                     ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst                                                                                                                                                                                                     ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1                                                                                                                                                                                                    ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3                                                                                                                                                                                                     ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4                                                                                                                                                                                                     ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst                                                                                                                                                                                                    ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1                                                                                                                                                                                                   ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3                                                                                                                                                                                                    ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4                                                                                                                                                                                                    ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst                                                                                                                                                                                                    ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1                                                                                                                                                                                                   ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3                                                                                                                                                                                                    ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4                                                                                                                                                                                                    ; Ram32kByte.vhd  ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst                                                                                                                                                                                                    ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1                                                                                                                                                                                                   ; lpm_bustri2.vhd ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3                                                                                                                                                                                                    ; Ram32kByte.vhd  ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4                                                                                                                                                                                                    ; Ram32kByte.vhd  ;
; Altera ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |MC68K|ClockGen:inst7                                                                                                                                                                                                                                                      ; ClockGen.vhd    ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst6                                                                                                                                                                                                                                    ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst7                                                                                                                                                                                                                                    ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst13                                                                                                                                                                                                                                   ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst15                                                                                                                                                                                                                                   ; lpm_bustri2.vhd ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|OnChipIO:inst8|lpm_bustri2:inst17                                                                                                                                                                                                                                   ; lpm_bustri2.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1                                                                                                                                                                                                                                ; Rumba.v         ;
; Altera ; LPM_BUSTRI   ; 9.0     ; N/A          ; N/A          ; |MC68K|IIC_SPI_Interface:inst32|lpm_bustri2:inst22                                                                                                                                                                                                                         ; lpm_bustri2.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|\statemachine:c_state                                                                                                       ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; Name                           ; \statemachine:c_state.st_stop ; \statemachine:c_state.st_ack ; \statemachine:c_state.st_write ; \statemachine:c_state.st_read ; \statemachine:c_state.st_start ; \statemachine:c_state.st_idle ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+
; \statemachine:c_state.st_idle  ; 0                             ; 0                            ; 0                              ; 0                             ; 0                              ; 0                             ;
; \statemachine:c_state.st_start ; 0                             ; 0                            ; 0                              ; 0                             ; 1                              ; 1                             ;
; \statemachine:c_state.st_read  ; 0                             ; 0                            ; 0                              ; 1                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_write ; 0                             ; 0                            ; 1                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_ack   ; 0                             ; 1                            ; 0                              ; 0                             ; 0                              ; 1                             ;
; \statemachine:c_state.st_stop  ; 1                             ; 0                            ; 0                              ; 0                             ; 0                              ; 1                             ;
+--------------------------------+-------------------------------+------------------------------+--------------------------------+-------------------------------+--------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                                                                             ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; Name            ; c_state.wr_d ; c_state.wr_c ; c_state.wr_b ; c_state.wr_a ; c_state.rd_d ; c_state.rd_c ; c_state.rd_b ; c_state.rd_a ; c_state.stop_d ; c_state.stop_c ; c_state.stop_b ; c_state.stop_a ; c_state.start_e ; c_state.start_d ; c_state.start_c ; c_state.start_b ; c_state.start_a ; c_state.idle ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+
; c_state.idle    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 0            ;
; c_state.start_a ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 1               ; 1            ;
; c_state.start_b ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1               ; 0               ; 1            ;
; c_state.start_c ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0               ; 0               ; 1            ;
; c_state.start_d ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0               ; 0               ; 1            ;
; c_state.start_e ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_a  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_b  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_c  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.stop_d  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_a    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_b    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_c    ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.rd_d    ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_a    ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_b    ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_c    ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
; c_state.wr_d    ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0               ; 0               ; 1            ;
+-----------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Current_state                                                                                                                                                                      ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+
; Name                           ; Current_state.RemoveData ; Current_state.RemoveRW ; Current_state.RemoveE ; Current_state.WaitingForETimer ; Current_state.AssertE_Data ; Current_state.Dummy1 ; Current_state.AssertRW ; Current_state.Idle ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+
; Current_state.Idle             ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 0                  ;
; Current_state.AssertRW         ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 1                      ; 1                  ;
; Current_state.Dummy1           ; 0                        ; 0                      ; 0                     ; 0                              ; 0                          ; 1                    ; 0                      ; 1                  ;
; Current_state.AssertE_Data     ; 0                        ; 0                      ; 0                     ; 0                              ; 1                          ; 0                    ; 0                      ; 1                  ;
; Current_state.WaitingForETimer ; 0                        ; 0                      ; 0                     ; 1                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveE          ; 0                        ; 0                      ; 1                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveRW         ; 0                        ; 1                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
; Current_state.RemoveData       ; 1                        ; 0                      ; 0                     ; 0                              ; 0                          ; 0                    ; 0                      ; 1                  ;
+--------------------------------+--------------------------+------------------------+-----------------------+--------------------------------+----------------------------+----------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Current_state                                                                                                                              ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+
; Name                                        ; Current_state.RemoveBusGrant ; Current_state.MasterHasBus ; Current_state.WaitingforBusGrantAcknowledge ; Current_state.GotBusRequest ; Current_state.IDLE ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+
; Current_state.IDLE                          ; 0                            ; 0                          ; 0                                           ; 0                           ; 0                  ;
; Current_state.GotBusRequest                 ; 0                            ; 0                          ; 0                                           ; 1                           ; 1                  ;
; Current_state.WaitingforBusGrantAcknowledge ; 0                            ; 0                          ; 1                                           ; 0                           ; 1                  ;
; Current_state.MasterHasBus                  ; 0                            ; 1                          ; 0                                           ; 0                           ; 1                  ;
; Current_state.RemoveBusGrant                ; 1                            ; 0                          ; 0                                           ; 0                           ; 1                  ;
+---------------------------------------------+------------------------------+----------------------------+---------------------------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; Name                 ; micro_state.div15 ; micro_state.div14 ; micro_state.div13 ; micro_state.div12 ; micro_state.div11 ; micro_state.div10 ; micro_state.div9 ; micro_state.div8 ; micro_state.div7 ; micro_state.div6 ; micro_state.div5 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul15 ; micro_state.mul14 ; micro_state.mul13 ; micro_state.mul12 ; micro_state.mul11 ; micro_state.mul10 ; micro_state.mul9 ; micro_state.mul8 ; micro_state.mul7 ; micro_state.mul6 ; micro_state.mul5 ; micro_state.mul4 ; micro_state.mul3 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.init2 ; micro_state.idle ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.rte ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.link ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.andi ; micro_state.movem ; micro_state.dbcc2 ; micro_state.dbcc1 ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra2 ; micro_state.bra1 ; micro_state.st_AnXn3 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_dAn2 ; micro_state.st_dAn1 ; micro_state.ld_AnXn3 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn2 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.ld_nn ; micro_state.nop ; micro_state.init1 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+
; micro_state.init1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 0                 ;
; micro_state.nop      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 1               ; 1                 ;
; micro_state.ld_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 1                 ; 0               ; 1                 ;
; micro_state.st_nn    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.ld_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn1  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_dAn2  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn1 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn2 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.st_AnXn3 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bra2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.bsr2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.dbcc2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movem    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.andi     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.op_AxAy  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.cmpm     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.link     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.int4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.rte      ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap1    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.trap3    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep1   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep2   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep3   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep4   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.movep5   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.idle     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.init2    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul11    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul12    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul13    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul14    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.mul15    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div1     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div2     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div3     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div4     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div5     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div6     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div7     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div8     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div9     ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div10    ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div11    ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div12    ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div13    ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div14    ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
; micro_state.div15    ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                 ; 0                 ; 0               ; 1                 ;
+----------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+-------------------+-------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|CurrentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------+-------------------------+--------------------------+-------------------------+---------------------+--------------------+-----------------------------+------------------------------+------------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------------+----------------------------+-------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+---------------------------+----------------------------+-------------------------------------+--------------------------------+
; Name                                ; CurrentState.Terminator ; CurrentState.Writei_wait ; CurrentState.Readi_wait ; CurrentState.Writei ; CurrentState.Readi ; CurrentState.RefreshTimeri2 ; CurrentState.Nop_8star_Aryan ; CurrentState.Nop_7star_Aryan ; CurrentState.Nop_6star_Aryan ; CurrentState.OneRefreshi ; CurrentState.Nop_9_Aryan ; CurrentState.Nop_8_Aryan ; CurrentState.Nop_7_Aryan ; CurrentState.Nop_6_Aryan ; CurrentState.Prechargingi2 ; CurrentState.RefreshTimeri ; CurrentState.Mode ; CurrentState.Nop_5_Aryan ; CurrentState.Nop_4_Aryan ; CurrentState.Nop_3_Aryan ; CurrentState.TenRefreshi ; CurrentState.Nop_2_Aryan ; CurrentState.IdleAryan ; CurrentState.Prechargingi ; CurrentState.IssueFirstNOP ; CurrentState.WaitingForPowerUpState ; CurrentState.InitialisingState ;
+-------------------------------------+-------------------------+--------------------------+-------------------------+---------------------+--------------------+-----------------------------+------------------------------+------------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------------+----------------------------+-------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+---------------------------+----------------------------+-------------------------------------+--------------------------------+
; CurrentState.InitialisingState      ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 0                              ;
; CurrentState.WaitingForPowerUpState ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 1                                   ; 1                              ;
; CurrentState.IssueFirstNOP          ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 1                          ; 0                                   ; 1                              ;
; CurrentState.Prechargingi           ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 1                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.IdleAryan              ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_2_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.TenRefreshi            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_3_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_4_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_5_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Mode                   ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 1                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.RefreshTimeri          ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 1                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Prechargingi2          ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_6_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_7_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_8_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_9_Aryan            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.OneRefreshi            ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_6star_Aryan        ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 1                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_7star_Aryan        ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 1                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Nop_8star_Aryan        ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 1                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.RefreshTimeri2         ; 0                       ; 0                        ; 0                       ; 0                   ; 0                  ; 1                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Readi                  ; 0                       ; 0                        ; 0                       ; 0                   ; 1                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Writei                 ; 0                       ; 0                        ; 0                       ; 1                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Readi_wait             ; 0                       ; 0                        ; 1                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Writei_wait            ; 0                       ; 1                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
; CurrentState.Terminator             ; 1                       ; 0                        ; 0                       ; 0                   ; 0                  ; 0                           ; 0                            ; 0                            ; 0                            ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                          ; 0                          ; 0                 ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                      ; 0                         ; 0                          ; 0                                   ; 1                              ;
+-------------------------------------+-------------------------+--------------------------+-------------------------+---------------------+--------------------+-----------------------------+------------------------------+------------------------------+------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+----------------------------+----------------------------+-------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+------------------------+---------------------------+----------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState                                  ;
+--------------------------+--------------------------+------------------------+-------------------------+
; Name                     ; DCDState.DCD_State_Reset ; DCDState.DCD_State_Int ; DCDState.DCD_State_Idle ;
+--------------------------+--------------------------+------------------------+-------------------------+
; DCDState.DCD_State_Idle  ; 0                        ; 0                      ; 0                       ;
; DCDState.DCD_State_Int   ; 0                        ; 1                      ; 1                       ;
; DCDState.DCD_State_Reset ; 1                        ; 0                      ; 1                       ;
+--------------------------+--------------------------+------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxState                                                             ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; Name                   ; TxState.Tx2Stop_State ; TxState.TxParity_State ; TxState.TxData_State ; TxState.TxStart_State ; TxState.Tx1Stop_State ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+
; TxState.Tx1Stop_State  ; 0                     ; 0                      ; 0                    ; 0                     ; 0                     ;
; TxState.TxStart_State  ; 0                     ; 0                      ; 0                    ; 1                     ; 1                     ;
; TxState.TxData_State   ; 0                     ; 0                      ; 1                    ; 0                     ; 1                     ;
; TxState.TxParity_State ; 0                     ; 1                      ; 0                    ; 0                     ; 1                     ;
; TxState.Tx2Stop_State  ; 1                     ; 0                      ; 0                    ; 0                     ; 1                     ;
+------------------------+-----------------------+------------------------+----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxState                                    ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; Name                   ; RxState.RxStop_state ; RxState.RxParity_state ; RxState.RxData_state ; RxState.RxStart_State ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+
; RxState.RxStart_State  ; 0                    ; 0                      ; 0                    ; 0                     ;
; RxState.RxData_state   ; 0                    ; 0                      ; 1                    ; 1                     ;
; RxState.RxParity_state ; 0                    ; 1                      ; 0                    ; 1                     ;
; RxState.RxStop_state   ; 1                    ; 0                      ; 0                    ; 1                     ;
+------------------------+----------------------+------------------------+----------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                           ;
+---------------------------------------------------------+------------------------------------------------------------+------------------------+
; Latch Name                                              ; Latch Enable Signal                                        ; Free of Timing Hazards ;
+---------------------------------------------------------+------------------------------------------------------------+------------------------+
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CTL[7] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CTL[5] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CTL[6] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CTL[4] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRY[0] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRY[1] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRY[2] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRY[3] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRY[4] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRY[5] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0]    ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[1] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0]    ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[2] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0]    ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[3] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0]    ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[4] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0]    ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[5] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0]    ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[6] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|CRX[0]    ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CTL[0] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CTL[1] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CTL[2] ; VGA_model:inst3|M68kVGAController_Verilog:inst12|LessThan1 ; yes                    ;
; Number of user-specified and inferred latches = 20      ;                                                            ;                        ;
+---------------------------------------------------------+------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VGA_model:inst3|M68kVGAController_Verilog:inst12|CurrentState[2..4]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|WEB                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|VGABLANKING_L                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; VGA_model:inst3|M68kVGAController_Verilog:inst12|dataB[0..7]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; M68000CPU:inst17|TG68:inst|rw_e                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[8..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; Dram:inst2|M68kDramController_Verilog:inst1|SDram_CS_L                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDDel                                                                                                        ; Lost fanout                                                                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDEdge                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1]     ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[1] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]    ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0] ;
; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0]     ; Merged with OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|address_reg_a[0] ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[1]                                                                                  ; Merged with M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                                              ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxClkDel                                                                                        ; Merged with OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxClkDel                                                                                    ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDInt                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; OnChipIO:inst8|LCD_Controller:inst2|Current_state.RemoveData                                                                                        ; Lost fanout                                                                                                                                                 ;
; Dram:inst2|M68kDramController_Verilog:inst1|CurrentState~4                                                                                          ; Lost fanout                                                                                                                                                 ;
; Dram:inst2|M68kDramController_Verilog:inst1|CurrentState~5                                                                                          ; Lost fanout                                                                                                                                                 ;
; Dram:inst2|M68kDramController_Verilog:inst1|CurrentState~6                                                                                          ; Lost fanout                                                                                                                                                 ;
; Dram:inst2|M68kDramController_Verilog:inst1|CurrentState~7                                                                                          ; Lost fanout                                                                                                                                                 ;
; Dram:inst2|M68kDramController_Verilog:inst1|CurrentState~8                                                                                          ; Lost fanout                                                                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ReadSR                                                                                                        ; Lost fanout                                                                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Idle                                                                                       ; Lost fanout                                                                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Int                                                                                        ; Lost fanout                                                                                                                                                 ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDState.DCD_State_Reset                                                                                      ; Lost fanout                                                                                                                                                 ;
; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.MasterHasBus                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; M68000CPU:inst17|BusRequestLogic:inst1|Current_state.RemoveBusGrant                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state.movep4                                                                              ; Merged with M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|movepw                                                                                      ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|sda_chk                                   ; Merged with IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state.wr_d                          ;
; VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; Total Number of Removed Registers = 76                                                                                                              ;                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+-----------------------------------------------+---------------------------+--------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register           ;
+-----------------------------------------------+---------------------------+--------------------------------------------------+
; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDEdge ; Stuck at GND              ; OnChipM68xxIO:inst11|ACIA_6850:inst16|DCDInt,    ;
;                                               ; due to stuck port data_in ; OnChipM68xxIO:inst11|ACIA_6850:inst16|StatReg[2] ;
+-----------------------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1520  ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 150   ;
; Number of registers using Asynchronous Clear ; 955   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 905   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------+---------+
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|isda_oen ; 3       ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxDat                                                          ; 1       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[12]                                                     ; 74      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|SVmode                                                         ; 21      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[7]                                                      ; 98      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[14]                                                     ; 128     ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[13]                                                     ; 64      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_interrupt                                                 ; 5       ;
; VGA_model:inst3|vga80x40:inst|hsync_int                                                                            ; 1       ;
; VGA_model:inst3|vga80x40:inst|vsync_int                                                                            ; 1       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|state[0]                                                       ; 68      ;
; M68000CPU:inst17|TG68:inst|uds_s                                                                                   ; 9       ;
; M68000CPU:inst17|TG68:inst|uds_e                                                                                   ; 9       ;
; M68000CPU:inst17|TG68:inst|lds_s                                                                                   ; 5       ;
; M68000CPU:inst17|TG68:inst|lds_e                                                                                   ; 5       ;
; M68000CPU:inst17|TG68:inst|as_s                                                                                    ; 12      ;
; M68000CPU:inst17|TG68:inst|as_e                                                                                    ; 12      ;
; M68000CPU:inst17|TG68:inst|rw_s                                                                                    ; 25      ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|Reset                                                                        ; 98      ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[8]                                                       ; 5       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[13]                                                      ; 7       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[10]                                                      ; 5       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[9]                                                       ; 5       ;
; OnChipIO:inst8|Timer:Timer1|IRQ_Internal                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|IRQ_Internal                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer5|IRQ_Internal                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer8|IRQ_Internal                                                                           ; 5       ;
; OnChipIO:inst8|Timer:Timer2|IRQ_Internal                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer3|IRQ_Internal                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer6|IRQ_Internal                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer7|IRQ_Internal                                                                           ; 3       ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rot_cnt[0]                                                     ; 5       ;
; M68000CPU:inst17|TG68:inst|S_state[1]                                                                              ; 9       ;
; M68000CPU:inst17|TG68:inst|S_state[0]                                                                              ; 8       ;
; OnChipIO:inst8|LCD_Controller:inst2|timer[3]                                                                       ; 6       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[2]                                                                               ; 2       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[1]                                                                               ; 2       ;
; M68000CPU:inst17|TG68:inst|cpuIPL[0]                                                                               ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[7]                                                              ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[15]                                                             ; 2       ;
; OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxEmp                                                          ; 3       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[6]                                                              ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[14]                                                             ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[5]                                                              ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[13]                                                             ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[4]                                                              ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[12]                                                             ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[3]                                                              ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[11]                                                             ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[2]                                                              ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[10]                                                             ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[1]                                                              ; 2       ;
; IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[9]                                                              ; 2       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[6]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[0]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[5]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[4]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[3]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[2]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[1]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[11]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[10]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[9]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[8]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[7]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[18]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[13]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[12]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[23]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[22]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[21]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[20]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[19]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[17]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[16]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[15]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer1|TheTimer[14]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[6]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[0]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[5]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[4]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[3]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[2]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[1]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[11]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[10]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[9]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[8]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[7]                                                                            ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[18]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[13]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[12]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[23]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[22]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[21]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[20]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[19]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[17]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[16]                                                                           ; 3       ;
; OnChipIO:inst8|Timer:Timer4|TheTimer[15]                                                                           ; 3       ;
; Total number of inverted registers = 326*                                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                       ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                           ; Type ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[0..15]  ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0  ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[0..15]  ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1  ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QA[16..31] ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0 ; RAM  ;
; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|reg_QB[16..31] ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1 ; RAM  ;
+--------------------------------------------------------------------+------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[20]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|exec_OR                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[14]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[5]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|cr[7]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|cr[2]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|dcnt[2]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|sr[6]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|cnt[13]                                                                                                                                                                                                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|\bus_status_ctrl:filter_cnt[12]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ReadRR                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|Timer[12]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|Timer[13]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[5]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|RefreshTimer[9]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MC68K|VGA_model:inst3|vga80x40:inst|losr:U_LOSR|data[7]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxBitCount[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev|TxShiftReg[4]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[8]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_reg[19]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|mulu_reg[12]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|TG68_PC[22]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxBitCount[2]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|RxShiftReg[2]                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[3]                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[27]                                                                                                                                                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write_tmp[10]                                                                                                                                                                                                                                                                                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MC68K|OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |MC68K|VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trap_vector[4]                                                                                                                                                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|core_cmd[2]                                                                                                                                                                                                                                                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[12]                                                                                                                                                                                                                                                                                               ;
; 29:1               ; 2 bits    ; 38 LEs        ; 32 LEs               ; 6 LEs                  ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|SDram_BA[0]                                                                                                                                                                                                                                                                                                  ;
; 29:1               ; 10 bits   ; 190 LEs       ; 20 LEs               ; 170 LEs                ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|SDram_Addr[6]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer1|TheTimer[21]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer2|TheTimer[18]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer3|TheTimer[17]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer4|TheTimer[18]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer5|TheTimer[23]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer6|TheTimer[20]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer7|TheTimer[20]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer8|TheTimer[19]                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|prer[7]                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|wb_dat_o[3]                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|wb_dat_o[7]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|opcode[14]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Flags[8]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer1|TheTimer[9]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer2|TheTimer[5]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer3|TheTimer[13]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer4|TheTimer[6]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer5|TheTimer[2]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer6|TheTimer[7]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer7|TheTimer[11]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MC68K|OnChipIO:inst8|Timer:Timer8|TheTimer[4]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|S_state[1]                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MC68K|M68000CPU:inst17|TG68:inst|uds_s                                                                                                                                                                                                                                                                                                                         ;
; 24:1               ; 16 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|SDram_DQ[12]~reg0                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|NextState.WaitingForPowerUpState                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[8]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|bit_number[4]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trapmake                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|address[4]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|core_cmd                                                                                                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[20]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[21]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 45 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|div_quot[26]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[23]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|movem_muxb[1]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|M68xxIODecoder:inst|ACIA1_Port_Enable                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[14]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|OutputPortB_Enable                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|IODecoder:inst1|OutputPortA_Enable                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev|Mux0                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |MC68K|OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2|l2_w1_n0_mux_dataout                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|FULL_CYCLE[0]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|data_write[6]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_b[1]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl|c_state                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|trapmake                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|addsub_a[6]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[7]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_source_addr[2]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[1]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|PC_datab[3]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20|HALF_CYCLE[1]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2|StartETimer                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|BusRequestLogic:inst1|Next_state.RemoveBusGrant                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11|Display2[6]                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst11|Display1[0]                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10|Display2[1]                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst10|Display1[0]                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21|Display2[1]                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |MC68K|OnChipIO:inst8|HexTo7SegmentDisplay:inst21|Display1[0]                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[9]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|rf_dest_addr[1]                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|OnChipIO:inst8|LCD_Controller:inst2|Next_state.RemoveE                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|TimerLoad_H                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[24]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |MC68K|OnChipM68xxIO:inst11|ACIA_6850:inst16|Selector1                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_a[2]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[7]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[0]                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux250                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|Mux254                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 25 bits   ; 125 LEs       ; 100 LEs              ; 25 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[27]                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[4]                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|memaddr_in[3]                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|OP2out[9]                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MC68K|Dram:inst2|M68kDramController_Verilog:inst1|NextState.Mode                                                                                                                                                                                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                          ;
; 30:1               ; 2 bits    ; 40 LEs        ; 26 LEs               ; 14 LEs                 ; No         ; |MC68K|M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|micro_state                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |MC68K|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|altsyncram_io93:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1|altsyncram_uvj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 4                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 30.000000 MHz          ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 50.000000 MHz          ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 50.000000 MHz          ; String                                          ;
; phase_shift3                         ; 10000 ps               ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:inst2|M68kDramController_Verilog:inst1 ;
+------------------------+-------+---------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                    ;
+------------------------+-------+---------------------------------------------------------+
; PoweringUp             ; 00000 ; Unsigned Binary                                         ;
; DeviceDeselect         ; 11111 ; Unsigned Binary                                         ;
; NOP                    ; 10111 ; Unsigned Binary                                         ;
; BurstStop              ; 10110 ; Unsigned Binary                                         ;
; ReadOnly               ; 10101 ; Unsigned Binary                                         ;
; ReadAutoPrecharge      ; 10101 ; Unsigned Binary                                         ;
; WriteOnly              ; 10100 ; Unsigned Binary                                         ;
; WriteAutoPrecharge     ; 10100 ; Unsigned Binary                                         ;
; AutoRefresh            ; 10001 ; Unsigned Binary                                         ;
; BankActivate           ; 10011 ; Unsigned Binary                                         ;
; PrechargeSelectBank    ; 10010 ; Unsigned Binary                                         ;
; PrechargeAllBanks      ; 10010 ; Unsigned Binary                                         ;
; ModeRegisterSet        ; 10000 ; Unsigned Binary                                         ;
; ExtModeRegisterSet     ; 10000 ; Unsigned Binary                                         ;
; InitialisingState      ; 00000 ; Unsigned Binary                                         ;
; WaitingForPowerUpState ; 00001 ; Unsigned Binary                                         ;
; IssueFirstNOP          ; 00010 ; Unsigned Binary                                         ;
; Prechargingi           ; 00011 ; Unsigned Binary                                         ;
; IdleAryan              ; 00100 ; Unsigned Binary                                         ;
; Nop_2_Aryan            ; 00101 ; Unsigned Binary                                         ;
; TenRefreshi            ; 00110 ; Unsigned Binary                                         ;
; Nop_3_Aryan            ; 00111 ; Unsigned Binary                                         ;
; Nop_4_Aryan            ; 01000 ; Unsigned Binary                                         ;
; Nop_5_Aryan            ; 01001 ; Unsigned Binary                                         ;
; Mode                   ; 01010 ; Unsigned Binary                                         ;
; RefreshTimeri          ; 01011 ; Unsigned Binary                                         ;
; Prechargingi2          ; 01100 ; Unsigned Binary                                         ;
; Nop_6_Aryan            ; 01101 ; Unsigned Binary                                         ;
; Nop_7_Aryan            ; 01110 ; Unsigned Binary                                         ;
; Nop_8_Aryan            ; 01111 ; Unsigned Binary                                         ;
; Nop_9_Aryan            ; 10000 ; Unsigned Binary                                         ;
; OneRefreshi            ; 10001 ; Unsigned Binary                                         ;
; Nop_6star_Aryan        ; 10010 ; Unsigned Binary                                         ;
; Nop_7star_Aryan        ; 10011 ; Unsigned Binary                                         ;
; Nop_8star_Aryan        ; 10100 ; Unsigned Binary                                         ;
; RefreshTimeri2         ; 10101 ; Unsigned Binary                                         ;
; Readi                  ; 10110 ; Unsigned Binary                                         ;
; Writei                 ; 10111 ; Unsigned Binary                                         ;
; Readi_wait             ; 11000 ; Unsigned Binary                                         ;
; Writei_wait            ; 11001 ; Unsigned Binary                                         ;
; Terminator             ; 11010 ; Unsigned Binary                                         ;
+------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri:inst22 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; LPM_WIDTH      ; 16    ; Untyped                               ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component                                 ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                         ; Untyped        ;
; WIDTH_A                            ; 16                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 14                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 16384                                                                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; ../../M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rbp1                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst1|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ba04      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst7|lpm_bustri:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst13|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|i2c_master_top:inst3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; arst_lvl       ; '0'   ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IIC_SPI_Interface:inst32|lpm_bustri2:inst22|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; m              ; 794   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_VCTR ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; m              ; 525   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRY ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; m              ; 12    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; m              ; 80    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; m              ; 40    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|vga80x40:inst|losr:U_LOSR ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component                        ;
+------------------------------------+---------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                     ; Type           ;
+------------------------------------+---------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                       ; Untyped        ;
; WIDTH_A                            ; 8                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 12                                                                        ; Signed Integer ;
; NUMWORDS_A                         ; 4096                                                                      ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                                         ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                         ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                         ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                         ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                         ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                         ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                      ; Untyped        ;
; INIT_FILE                          ; ../../../../final_project_2022_sem2_student_template/vga80x40/lat0-12.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                         ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                         ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3894                                                           ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|M68kVGAController_Verilog:inst12 ;
+----------------+--------------+---------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                          ;
+----------------+--------------+---------------------------------------------------------------+
; Initial        ; 00000        ; Unsigned Binary                                               ;
; CTL_update     ; 00001        ; Unsigned Binary                                               ;
; CRX_update     ; 00010        ; Unsigned Binary                                               ;
; CRY_update     ; 00011        ; Unsigned Binary                                               ;
; NOP            ; 001          ; Unsigned Binary                                               ;
; DATA_0         ; 00000000     ; Unsigned Binary                                               ;
; ADDRESS_0      ; 000000000000 ; Unsigned Binary                                               ;
; CRX_Init       ; 00101000     ; Unsigned Binary                                               ;
; CRY_Init       ; 00010100     ; Unsigned Binary                                               ;
; CTL_Init       ; 11110101     ; Unsigned Binary                                               ;
+----------------+--------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; ram.mif              ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_hh34      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_model:inst3|lpm_bustri2:inst16|lpm_bustri:lpm_bustri_component ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 16                   ; Untyped                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 17                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 17                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_uvj1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                               ;
; Entity Instance                           ; OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst4|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst3|Ram32kByte:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; OnChipRam256kbyte:inst6|SramBlock_32KWord:inst|Ram32kByte:inst4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_1                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_high_rtl_1                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                               ;
;     -- NUMWORDS_A                         ; 17                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                               ;
;     -- NUMWORDS_B                         ; 17                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst" ;
+----------+-------+----------+---------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                           ;
+----------+-------+----------+---------------------------------------------------+
; test_ipl ; Input ; Info     ; Stuck at GND                                      ;
+----------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; ROM1        ; 16    ; 16384 ; Read/Write ; OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated ;
; 1              ; font        ; 8     ; 4096  ; Read/Write ; VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1406                        ;
;     CLR               ; 436                         ;
;     CLR SCLR          ; 21                          ;
;     CLR SCLR SLD      ; 14                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 301                         ;
;     ENA CLR           ; 320                         ;
;     ENA CLR SCLR      ; 78                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR SLD      ; 35                          ;
;     ENA SLD           ; 69                          ;
;     SCLR              ; 13                          ;
;     plain             ; 94                          ;
; arriav_io_obuf        ; 34                          ;
; arriav_lcell_comb     ; 4233                        ;
;     arith             ; 691                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 355                         ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 61                          ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 212                         ;
;     extend            ; 142                         ;
;         7 data inputs ; 142                         ;
;     normal            ; 3388                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 410                         ;
;         3 data inputs ; 493                         ;
;         4 data inputs ; 685                         ;
;         5 data inputs ; 739                         ;
;         6 data inputs ; 1006                        ;
;     shared            ; 12                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 4                           ;
; boundary_port         ; 292                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 8.52                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 114                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 22                                       ;
;     ENA CLR           ; 49                                       ;
;     ENA CLR SLD       ; 7                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 24                                       ;
; arriav_lcell_comb     ; 147                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 146                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 23                                       ;
;         3 data inputs ; 45                                       ;
;         4 data inputs ; 14                                       ;
;         5 data inputs ; 29                                       ;
;         6 data inputs ; 30                                       ;
; boundary_port         ; 165                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.45                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:49     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 17 12:07:27 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd
    Info (12022): Found design unit 1: lpm_bustri0-SYN File: C:/M68kV6.0_800by480/lpm_bustri0.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri0 File: C:/M68kV6.0_800by480/lpm_bustri0.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mc68k.bdf
    Info (12023): Found entity 1: MC68K
Info (12021): Found 2 design units, including 1 entities, in source file latch8bit.vhd
    Info (12022): Found design unit 1: Latch8Bit-bhvr File: C:/M68kV6.0_800by480/Latch8Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch8Bit File: C:/M68kV6.0_800by480/Latch8Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipio.bdf
    Info (12023): Found entity 1: OnChipIO
Info (12021): Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd
    Info (12022): Found design unit 1: InterruptPriorityEncoder-bhvr File: C:/M68kV6.0_800by480/InterruptPriorityEncoder.vhd Line: 21
    Info (12023): Found entity 1: InterruptPriorityEncoder File: C:/M68kV6.0_800by480/InterruptPriorityEncoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file iodecoder.vhd
    Info (12022): Found design unit 1: IODecoder-bhvr File: C:/M68kV6.0_800by480/IODecoder.vhd Line: 56
    Info (12023): Found entity 1: IODecoder File: C:/M68kV6.0_800by480/IODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_controller.vhd
    Info (12022): Found design unit 1: LCD_Controller-bhvr File: C:/M68kV6.0_800by480/LCD_Controller.vhd Line: 24
    Info (12023): Found entity 1: LCD_Controller File: C:/M68kV6.0_800by480/LCD_Controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd
    Info (12022): Found design unit 1: HexTo7SegmentDisplay-bhvr File: C:/M68kV6.0_800by480/HexTo7SegmentDisplay.vhd Line: 17
    Info (12023): Found entity 1: HexTo7SegmentDisplay File: C:/M68kV6.0_800by480/HexTo7SegmentDisplay.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: Timer-bhvr File: C:/M68kV6.0_800by480/Timer.vhd Line: 28
    Info (12023): Found entity 1: Timer File: C:/M68kV6.0_800by480/Timer.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dram.bdf
    Info (12023): Found entity 1: Dram
Info (12021): Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd
    Info (12022): Found design unit 1: lpm_bustri2-SYN File: C:/M68kV6.0_800by480/lpm_bustri2.vhd Line: 52
    Info (12023): Found entity 1: lpm_bustri2 File: C:/M68kV6.0_800by480/lpm_bustri2.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file tg68.vhd
    Info (12022): Found design unit 1: TG68-logic File: C:/M68kV6.0_800by480/TG68.vhd Line: 66
    Info (12023): Found entity 1: TG68 File: C:/M68kV6.0_800by480/TG68.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file datamapper68k.vhd
    Info (12022): Found design unit 1: DataMapper68k-a File: C:/M68kV6.0_800by480/DataMapper68k.vhd Line: 15
    Info (12023): Found entity 1: DataMapper68k File: C:/M68kV6.0_800by480/DataMapper68k.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file acia_6850.vhd
    Info (12022): Found design unit 1: ACIA_6850-rtl File: C:/M68kV6.0_800by480/ACIA_6850.vhd Line: 87
    Info (12023): Found entity 1: ACIA_6850 File: C:/M68kV6.0_800by480/ACIA_6850.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file acia_rx.vhd
    Info (12022): Found design unit 1: ACIA_RX-rtl File: C:/M68kV6.0_800by480/ACIA_RX.vhd Line: 76
    Info (12023): Found entity 1: ACIA_RX File: C:/M68kV6.0_800by480/ACIA_RX.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file acia_tx.vhd
    Info (12022): Found design unit 1: ACIA_TX-rtl File: C:/M68kV6.0_800by480/ACIA_TX.vhd Line: 65
    Info (12023): Found entity 1: ACIA_TX File: C:/M68kV6.0_800by480/ACIA_TX.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd
    Info (12022): Found design unit 1: M68xxIODecoder-bhvr File: C:/M68kV6.0_800by480/M68xxIODecoder.vhd Line: 19
    Info (12023): Found entity 1: M68xxIODecoder File: C:/M68kV6.0_800by480/M68xxIODecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file latch3bit.vhd
    Info (12022): Found design unit 1: Latch3Bit-bhvr File: C:/M68kV6.0_800by480/Latch3Bit.vhd Line: 18
    Info (12023): Found entity 1: Latch3Bit File: C:/M68kV6.0_800by480/Latch3Bit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf
    Info (12023): Found entity 1: OnChipM68xxIO
Info (12021): Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf
    Info (12023): Found entity 1: ACIA_BaudRate_Generator
Info (12021): Found 4 design units, including 1 entities, in source file acia_clock.vhd
    Info (12022): Found design unit 1: bit_funcs File: C:/M68kV6.0_800by480/ACIA_Clock.vhd Line: 12
    Info (12022): Found design unit 2: bit_funcs-body File: C:/M68kV6.0_800by480/ACIA_Clock.vhd Line: 21
    Info (12022): Found design unit 3: ACIA_Clock-rtl File: C:/M68kV6.0_800by480/ACIA_Clock.vhd Line: 58
    Info (12023): Found entity 1: ACIA_Clock File: C:/M68kV6.0_800by480/ACIA_Clock.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file tg68_fast.vhd
    Info (12022): Found design unit 1: TG68_fast-logic File: C:/M68kV6.0_800by480/TG68_fast.vhd Line: 87
    Info (12023): Found entity 1: TG68_fast File: C:/M68kV6.0_800by480/TG68_fast.vhd Line: 71
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd
    Info (12022): Found design unit 1: TraceExceptionGenerator-bhvr File: C:/M68kV6.0_800by480/TraceExceptionGenerator.vhd Line: 20
    Info (12023): Found entity 1: TraceExceptionGenerator File: C:/M68kV6.0_800by480/TraceExceptionGenerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd
    Info (12022): Found design unit 1: TraceExceptionControlBit-bhvr File: C:/M68kV6.0_800by480/TraceExceptionControlBit.vhd Line: 18
    Info (12023): Found entity 1: TraceExceptionControlBit File: C:/M68kV6.0_800by480/TraceExceptionControlBit.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file m68000cpu.bdf
    Info (12023): Found entity 1: M68000CPU
Info (12021): Found 2 design units, including 1 entities, in source file busrequestlogic.vhd
    Info (12022): Found design unit 1: BusRequestLogic-fsm File: C:/M68kV6.0_800by480/BusRequestLogic.vhd Line: 16
    Info (12023): Found entity 1: BusRequestLogic File: C:/M68kV6.0_800by480/BusRequestLogic.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file singlebittristate.vhd
    Info (12022): Found design unit 1: singlebittristate-SYN File: C:/M68kV6.0_800by480/SingleBitTriState.vhd Line: 52
    Info (12023): Found entity 1: SingleBitTriState File: C:/M68kV6.0_800by480/SingleBitTriState.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dmacontroller.bdf
    Info (12023): Found entity 1: DMAController
Info (12021): Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd
    Info (12022): Found design unit 1: CPU_DMA_Mux-bhvr File: C:/M68kV6.0_800by480/CPU_DMA_Mux.vhd Line: 37
    Info (12023): Found entity 1: CPU_DMA_Mux File: C:/M68kV6.0_800by480/CPU_DMA_Mux.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf
    Info (12023): Found entity 1: OnChipROM16KWords
Info (12021): Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf
    Info (12023): Found entity 1: GraphicsFrameBufferMemory
Info (12021): Found 1 design units, including 1 entities, in source file iic_spi_interface.bdf
    Info (12023): Found entity 1: IIC_SPI_Interface
Info (12021): Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd
    Info (12022): Found design unit 1: colourpallette_2portram-SYN File: C:/M68kV6.0_800by480/ColourPallette_2PortRam.vhd Line: 57
    Info (12023): Found entity 1: ColourPallette_2PortRam File: C:/M68kV6.0_800by480/ColourPallette_2PortRam.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file canbus.bdf
    Info (12023): Found entity 1: CanBus
Info (12021): Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf
    Info (12023): Found entity 1: OnChipRam256kbyte
Info (12021): Found 1 design units, including 1 entities, in source file video_controller800x480.bdf
    Info (12023): Found entity 1: Video_Controller800x480
Info (12021): Found 2 design units, including 1 entities, in source file clockgen.vhd
    Info (12022): Found design unit 1: ClockGen-rtl File: C:/M68kV6.0_800by480/ClockGen.vhd Line: 23
    Info (12023): Found entity 1: ClockGen File: C:/M68kV6.0_800by480/ClockGen.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v
    Info (12023): Found entity 1: ClockGen_0002 File: C:/M68kV6.0_800by480/ClockGen/ClockGen_0002.v Line: 2
Warning (12019): Can't analyze file -- file OnChip32KWord.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file m68kdramcontroller_verilog.v
    Info (12023): Found entity 1: M68kDramController_Verilog File: C:/M68kV6.0_800by480/M68kDramController_Verilog.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v
    Info (12023): Found entity 1: GraphicsLCD_Controller_Verilog File: C:/M68kV6.0_800by480/GraphicsLCD_Controller_verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v
    Info (12023): Found entity 1: RamAddressMapper_Verilog File: C:/M68kV6.0_800by480/RamAddressMapper_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v
    Info (12023): Found entity 1: GraphicsController_Verilog File: C:/M68kV6.0_800by480/GraphicsController_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v
    Info (12023): Found entity 1: VGADataMux_Verilog File: C:/M68kV6.0_800by480/VGADataMux_Verilog.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ram32kbyte.vhd
    Info (12022): Found design unit 1: ram32kbyte-SYN File: C:/M68kV6.0_800by480/Ram32kByte.vhd Line: 55
    Info (12023): Found entity 1: Ram32kByte File: C:/M68kV6.0_800by480/Ram32kByte.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf
    Info (12023): Found entity 1: SramBlock_32KWord
Info (12021): Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v
    Info (12023): Found entity 1: SramBlockDecoder_Verilog File: C:/M68kV6.0_800by480/SramBlockDecoder_Verilog.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v
    Info (12023): Found entity 1: AddressDecoder_Verilog File: C:/M68kV6.0_800by480/AddressDecoder_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v
    Info (12023): Found entity 1: Dtack_Generator_Verilog File: C:/M68kV6.0_800by480/Dtack_Generator_Verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file onchiprom16kword.v
    Info (12023): Found entity 1: OnChipRom16KWord File: C:/M68kV6.0_800by480/OnChipRom16KWord.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file romblock.vhd
    Info (12022): Found design unit 1: romblock-SYN File: C:/M68kV6.0_800by480/ROMBLOCK.vhd Line: 52
    Info (12023): Found entity 1: ROMBLOCK File: C:/M68kV6.0_800by480/ROMBLOCK.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file rumba.v
    Info (12023): Found entity 1: Rumba File: C:/M68kV6.0_800by480/Rumba.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file textbuffer.vhd
    Info (12022): Found design unit 1: textbuffer-SYN File: C:/M68kV6.0_800by480/textbuffer.vhd Line: 59
    Info (12023): Found entity 1: textbuffer File: C:/M68kV6.0_800by480/textbuffer.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fonts.vhd
    Info (12022): Found design unit 1: fonts-SYN File: C:/M68kV6.0_800by480/fonts.vhd Line: 52
    Info (12023): Found entity 1: fonts File: C:/M68kV6.0_800by480/fonts.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga_model.bdf
    Info (12023): Found entity 1: VGA_model
Info (12127): Elaborating entity "MC68K" for the top level hierarchy
Info (12128): Elaborating entity "OnChipM68xxIO" for hierarchy "OnChipM68xxIO:inst11"
Info (12128): Elaborating entity "ACIA_6850" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16"
Info (12128): Elaborating entity "ACIA_RX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_RX:RxDev" File: C:/M68kV6.0_800by480/ACIA_6850.vhd Line: 226
Info (12128): Elaborating entity "ACIA_TX" for hierarchy "OnChipM68xxIO:inst11|ACIA_6850:inst16|ACIA_TX:TxDev" File: C:/M68kV6.0_800by480/ACIA_6850.vhd Line: 242
Info (12128): Elaborating entity "M68xxIODecoder" for hierarchy "OnChipM68xxIO:inst11|M68xxIODecoder:inst"
Info (12128): Elaborating entity "ACIA_BaudRate_Generator" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1"
Info (12128): Elaborating entity "ACIA_Clock" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|ACIA_Clock:inst20"
Info (12128): Elaborating entity "Latch3Bit" for hierarchy "OnChipM68xxIO:inst11|ACIA_BaudRate_Generator:inst1|Latch3Bit:inst1"
Info (12128): Elaborating entity "ClockGen" for hierarchy "ClockGen:inst7"
Info (12128): Elaborating entity "ClockGen_0002" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst" File: C:/M68kV6.0_800by480/ClockGen.vhd Line: 38
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/M68kV6.0_800by480/ClockGen/ClockGen_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" File: C:/M68kV6.0_800by480/ClockGen/ClockGen_0002.v Line: 94
Info (12133): Instantiated megafunction "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/M68kV6.0_800by480/ClockGen/ClockGen_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "30.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "10000 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "AddressDecoder_Verilog" for hierarchy "AddressDecoder_Verilog:inst20"
Info (12128): Elaborating entity "CPU_DMA_Mux" for hierarchy "CPU_DMA_Mux:inst14"
Info (12128): Elaborating entity "DMAController" for hierarchy "DMAController:inst12"
Warning (275043): Pin "DMA_UDS_L" is missing source
Warning (275043): Pin "DMA_LDS_L" is missing source
Warning (275043): Pin "DMA_RW" is missing source
Warning (275043): Pin "DMA_AS_L" is missing source
Warning (275043): Pin "DMA_Address[31..0]" is missing source
Warning (275043): Pin "DMA_DataOut[15..0]" is missing source
Warning (275009): Pin "Clock" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "CS_L" not connected
Warning (275009): Pin "UDS_IN_L" not connected
Warning (275009): Pin "LDS_IN_L" not connected
Warning (275009): Pin "RW_IN" not connected
Warning (275009): Pin "BG_L" not connected
Warning (275009): Pin "Dtack_IN_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "AddressIn" not connected
Warning (275009): Pin "DataInFromCPU" not connected
Warning (275009): Pin "DataInFromMemory" not connected
Info (12128): Elaborating entity "Dtack_Generator_Verilog" for hierarchy "Dtack_Generator_Verilog:inst21"
Info (12128): Elaborating entity "Dram" for hierarchy "Dram:inst2"
Info (12128): Elaborating entity "M68kDramController_Verilog" for hierarchy "Dram:inst2|M68kDramController_Verilog:inst1"
Info (12128): Elaborating entity "lpm_bustri0" for hierarchy "Dram:inst2|lpm_bustri0:inst2"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component" File: C:/M68kV6.0_800by480/lpm_bustri0.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component" File: C:/M68kV6.0_800by480/lpm_bustri0.vhd Line: 71
Info (12133): Instantiated megafunction "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/M68kV6.0_800by480/lpm_bustri0.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "16"
Info (12128): Elaborating entity "CanBus" for hierarchy "CanBus:inst5"
Warning (275043): Pin "CanBusDtack_L" is missing source
Warning (275043): Pin "Can0_TX" is missing source
Warning (275043): Pin "Can0_bus_off_on" is missing source
Warning (275043): Pin "Can0_IRQ" is missing source
Warning (275043): Pin "Can1_bus_off_on2" is missing source
Warning (275043): Pin "Can1_IRQ3" is missing source
Warning (275043): Pin "Can1_TX" is missing source
Warning (275009): Pin "Clk" not connected
Warning (275009): Pin "Reset_L" not connected
Warning (275009): Pin "WE_L" not connected
Warning (275009): Pin "AS_L" not connected
Warning (275009): Pin "CanBusSelect_H" not connected
Warning (275009): Pin "Can0_RX" not connected
Warning (275009): Pin "Can1_RX" not connected
Warning (275009): Pin "Address" not connected
Warning (275009): Pin "DataIn" not connected
Info (12128): Elaborating entity "lpm_bustri2" for hierarchy "CanBus:inst5|lpm_bustri2:inst21"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component" File: C:/M68kV6.0_800by480/lpm_bustri2.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component" File: C:/M68kV6.0_800by480/lpm_bustri2.vhd Line: 71
Info (12133): Instantiated megafunction "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component" with the following parameter: File: C:/M68kV6.0_800by480/lpm_bustri2.vhd Line: 71
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "8"
Info (12128): Elaborating entity "M68000CPU" for hierarchy "M68000CPU:inst17"
Info (12128): Elaborating entity "TG68" for hierarchy "M68000CPU:inst17|TG68:inst"
Info (12128): Elaborating entity "TG68_fast" for hierarchy "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst" File: C:/M68kV6.0_800by480/TG68.vhd Line: 111
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(335): object "illegal_write_mode" assigned a value but never read File: C:/M68kV6.0_800by480/TG68_fast.vhd Line: 335
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(336): object "illegal_read_mode" assigned a value but never read File: C:/M68kV6.0_800by480/TG68_fast.vhd Line: 336
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(337): object "illegal_byteaddr" assigned a value but never read File: C:/M68kV6.0_800by480/TG68_fast.vhd Line: 337
Warning (10036): Verilog HDL or VHDL warning at TG68_fast.vhd(345): object "trap_chk" assigned a value but never read File: C:/M68kV6.0_800by480/TG68_fast.vhd Line: 345
Info (12128): Elaborating entity "BusRequestLogic" for hierarchy "M68000CPU:inst17|BusRequestLogic:inst1"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri:inst22"
Info (12130): Elaborated megafunction instantiation "lpm_bustri:inst22"
Info (12133): Instantiated megafunction "lpm_bustri:inst22" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "OnChipROM16KWords" for hierarchy "OnChipROM16KWords:inst16"
Info (12128): Elaborating entity "Rumba" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/Rumba.v Line: 81
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/Rumba.v Line: 81
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/M68kV6.0_800by480/Rumba.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rbp1.tdf
    Info (12023): Found entity 1: altsyncram_rbp1 File: C:/M68kV6.0_800by480/db/altsyncram_rbp1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rbp1" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0r2.tdf
    Info (12023): Found entity 1: altsyncram_d0r2 File: C:/M68kV6.0_800by480/db/altsyncram_d0r2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_d0r2" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1" File: C:/M68kV6.0_800by480/db/altsyncram_rbp1.tdf Line: 34
Warning (113028): 6679 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: C:/M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif Line: 1
    Warning (113027): Addresses ranging from 96 to 511 are not initialized File: C:/M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif Line: 1
    Warning (113027): Addresses ranging from 10121 to 16383 are not initialized File: C:/M68kV6.0_800by480/final_project_2022_sem2_student_template/software/final_project.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/M68kV6.0_800by480/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1|decode_5la:decode4" File: C:/M68kV6.0_800by480/db/altsyncram_d0r2.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/M68kV6.0_800by480/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1|decode_u0a:rden_decode_a" File: C:/M68kV6.0_800by480/db/altsyncram_d0r2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/M68kV6.0_800by480/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|altsyncram_d0r2:altsyncram1|mux_4hb:mux6" File: C:/M68kV6.0_800by480/db/altsyncram_d0r2.tdf Line: 51
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/M68kV6.0_800by480/db/altsyncram_rbp1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/M68kV6.0_800by480/db/altsyncram_rbp1.tdf Line: 35
Info (12133): Instantiated megafunction "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/M68kV6.0_800by480/db/altsyncram_rbp1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928817"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "OnChipROM16KWords:inst16|Rumba:inst1|altsyncram:altsyncram_component|altsyncram_rbp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "OnChipRam256kbyte" for hierarchy "OnChipRam256kbyte:inst6"
Info (12128): Elaborating entity "SramBlock_32KWord" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5"
Info (12128): Elaborating entity "Ram32kByte" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/Ram32kByte.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/Ram32kByte.vhd Line: 62
Info (12133): Instantiated megafunction "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/M68kV6.0_800by480/Ram32kByte.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ba04.tdf
    Info (12023): Found entity 1: altsyncram_ba04 File: C:/M68kV6.0_800by480/db/altsyncram_ba04.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ba04" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/M68kV6.0_800by480/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_8la:decode3" File: C:/M68kV6.0_800by480/db/altsyncram_ba04.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/M68kV6.0_800by480/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|decode_11a:rden_decode" File: C:/M68kV6.0_800by480/db/altsyncram_ba04.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/M68kV6.0_800by480/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "OnChipRam256kbyte:inst6|SramBlock_32KWord:inst5|Ram32kByte:inst3|altsyncram:altsyncram_component|altsyncram_ba04:auto_generated|mux_ofb:mux2" File: C:/M68kV6.0_800by480/db/altsyncram_ba04.tdf Line: 45
Info (12128): Elaborating entity "SramBlockDecoder_Verilog" for hierarchy "OnChipRam256kbyte:inst6|SramBlockDecoder_Verilog:inst1"
Info (12128): Elaborating entity "OnChipIO" for hierarchy "OnChipIO:inst8"
Info (12128): Elaborating entity "Timer" for hierarchy "OnChipIO:inst8|Timer:Timer1"
Info (12128): Elaborating entity "IODecoder" for hierarchy "OnChipIO:inst8|IODecoder:inst1"
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "OnChipIO:inst8|LCD_Controller:inst2"
Info (12128): Elaborating entity "TraceExceptionControlBit" for hierarchy "OnChipIO:inst8|TraceExceptionControlBit:inst16"
Info (12128): Elaborating entity "HexTo7SegmentDisplay" for hierarchy "OnChipIO:inst8|HexTo7SegmentDisplay:inst11"
Info (12128): Elaborating entity "Latch8Bit" for hierarchy "OnChipIO:inst8|Latch8Bit:inst3"
Info (12128): Elaborating entity "IIC_SPI_Interface" for hierarchy "IIC_SPI_Interface:inst32"
Warning (275043): Pin "sck_o" is missing source
Warning (275043): Pin "mosi_o" is missing source
Warning (275043): Pin "SPI_IRQ" is missing source
Warning (275043): Pin "SSN_O[7..0]" is missing source
Warning (275009): Pin "miso_i" not connected
Warning (12125): Using design file i2c_master_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: i2c_master_top-structural File: C:/M68kV6.0_800by480/i2c_master_top.vhd Line: 102
    Info (12023): Found entity 1: i2c_master_top File: C:/M68kV6.0_800by480/i2c_master_top.vhd Line: 74
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "IIC_SPI_Interface:inst32|i2c_master_top:inst3"
Warning (12125): Using design file i2c_master_byte_ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural File: C:/M68kV6.0_800by480/i2c_master_byte_ctrl.vhd Line: 112
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: C:/M68kV6.0_800by480/i2c_master_byte_ctrl.vhd Line: 78
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl" File: C:/M68kV6.0_800by480/i2c_master_top.vhd Line: 279
Warning (12125): Using design file i2c_master_bit_ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural File: C:/M68kV6.0_800by480/i2c_master_bit_ctrl.vhd Line: 174
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: C:/M68kV6.0_800by480/i2c_master_bit_ctrl.vhd Line: 147
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "IIC_SPI_Interface:inst32|i2c_master_top:inst3|i2c_master_byte_ctrl:byte_ctrl|i2c_master_bit_ctrl:bit_ctrl" File: C:/M68kV6.0_800by480/i2c_master_byte_ctrl.vhd Line: 163
Warning (12125): Using design file spi_bus_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SPI_BUS_Decoder File: C:/M68kV6.0_800by480/spi_bus_decoder.v Line: 3
Info (12128): Elaborating entity "SPI_BUS_Decoder" for hierarchy "IIC_SPI_Interface:inst32|SPI_BUS_Decoder:inst4"
Warning (12125): Using design file scl_sda_open_drain_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SCL_SDA_OPEN_DRAIN_DRIVER-structural File: C:/M68kV6.0_800by480/scl_sda_open_drain_driver.vhd Line: 20
    Info (12023): Found entity 1: SCL_SDA_OPEN_DRAIN_DRIVER File: C:/M68kV6.0_800by480/scl_sda_open_drain_driver.vhd Line: 5
Info (12128): Elaborating entity "SCL_SDA_OPEN_DRAIN_DRIVER" for hierarchy "IIC_SPI_Interface:inst32|SCL_SDA_OPEN_DRAIN_DRIVER:inst15"
Info (12128): Elaborating entity "VGA_model" for hierarchy "VGA_model:inst3"
Warning (275011): Block or symbol "bit_to_byte_converter" of instance "inst3" overlaps another block or symbol
Warning (12125): Using design file vga80x40.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga80x40-rtl File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 53
    Info (12023): Found entity 1: vga80x40 File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 30
Info (12128): Elaborating entity "vga80x40" for hierarchy "VGA_model:inst3|vga80x40:inst"
Warning (10036): Verilog HDL or VHDL warning at vga80x40.vhd(205): object "scrx_079" assigned a value but never read File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 205
Warning (12125): Using design file ctrm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ctrm-arch File: C:/M68kV6.0_800by480/ctrm.vhd Line: 42
    Info (12023): Found entity 1: ctrm File: C:/M68kV6.0_800by480/ctrm.vhd Line: 28
Info (12128): Elaborating entity "ctrm" for hierarchy "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR" File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 213
Info (12128): Elaborating entity "ctrm" for hierarchy "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_VCTR" File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 216
Info (12128): Elaborating entity "ctrm" for hierarchy "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRX" File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 223
Info (12128): Elaborating entity "ctrm" for hierarchy "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRY" File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 224
Info (12128): Elaborating entity "ctrm" for hierarchy "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX" File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 225
Info (12128): Elaborating entity "ctrm" for hierarchy "VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY" File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 226
Warning (12125): Using design file losr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: losr-arch File: C:/M68kV6.0_800by480/losr.vhd Line: 44
    Info (12023): Found entity 1: losr File: C:/M68kV6.0_800by480/losr.vhd Line: 31
Info (12128): Elaborating entity "losr" for hierarchy "VGA_model:inst3|vga80x40:inst|losr:U_LOSR" File: C:/M68kV6.0_800by480/vga80x40.vhd Line: 261
Info (12128): Elaborating entity "fonts" for hierarchy "VGA_model:inst3|fonts:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/fonts.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/fonts.vhd Line: 59
Info (12133): Instantiated megafunction "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/M68kV6.0_800by480/fonts.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../final_project_2022_sem2_student_template/vga80x40/lat0-12.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=font"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3894.tdf
    Info (12023): Found entity 1: altsyncram_3894 File: C:/M68kV6.0_800by480/db/altsyncram_3894.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3894" for hierarchy "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_io93.tdf
    Info (12023): Found entity 1: altsyncram_io93 File: C:/M68kV6.0_800by480/db/altsyncram_io93.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_io93" for hierarchy "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|altsyncram_io93:altsyncram1" File: C:/M68kV6.0_800by480/db/altsyncram_3894.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/M68kV6.0_800by480/db/altsyncram_3894.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/M68kV6.0_800by480/db/altsyncram_3894.tdf Line: 35
Info (12133): Instantiated megafunction "VGA_model:inst3|fonts:inst1|altsyncram:altsyncram_component|altsyncram_3894:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/M68kV6.0_800by480/db/altsyncram_3894.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1718578804"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Warning (12125): Using design file m68kvgacontroller_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: M68kVGAController_Verilog File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 1
Info (12128): Elaborating entity "M68kVGAController_Verilog" for hierarchy "VGA_model:inst3|M68kVGAController_Verilog:inst12"
Warning (10240): Verilog HDL Always Construct warning at m68kvgacontroller_verilog.v(56): inferring latch(es) for variable "CRX", which holds its previous value in one or more paths through the always construct File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Warning (10240): Verilog HDL Always Construct warning at m68kvgacontroller_verilog.v(56): inferring latch(es) for variable "CRY", which holds its previous value in one or more paths through the always construct File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Warning (10240): Verilog HDL Always Construct warning at m68kvgacontroller_verilog.v(56): inferring latch(es) for variable "CTL", which holds its previous value in one or more paths through the always construct File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[0]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[1]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[2]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[3]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[4]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[5]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[6]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CTL[7]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[0]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[1]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[2]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[3]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[4]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[5]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[6]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRY[7]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[0]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[1]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[2]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[3]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[4]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[5]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[6]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (10041): Inferred latch for "CRX[7]" at m68kvgacontroller_verilog.v(56) File: C:/M68kV6.0_800by480/m68kvgacontroller_verilog.v Line: 56
Info (12128): Elaborating entity "textbuffer" for hierarchy "VGA_model:inst3|textbuffer:inst7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/textbuffer.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component" File: C:/M68kV6.0_800by480/textbuffer.vhd Line: 68
Info (12133): Instantiated megafunction "VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component" with the following parameter: File: C:/M68kV6.0_800by480/textbuffer.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hh34.tdf
    Info (12023): Found entity 1: altsyncram_hh34 File: C:/M68kV6.0_800by480/db/altsyncram_hh34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hh34" for hierarchy "VGA_model:inst3|textbuffer:inst7|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/M68kV6.0_800by480/ram.mif" contains "don't care" values -- overwriting them with 0s File: C:/M68kV6.0_800by480/textbuffer.vhd Line: 68
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/M68kV6.0_800by480/ram.mif" contains "don't care" values -- overwriting them with 0s File: C:/M68kV6.0_800by480/textbuffer.vhd Line: 68
Warning (12125): Using design file bit_to_byte_converter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bit_to_byte_converter File: C:/M68kV6.0_800by480/bit_to_byte_converter.sv Line: 1
Info (12128): Elaborating entity "bit_to_byte_converter" for hierarchy "VGA_model:inst3|bit_to_byte_converter:inst4"
Info (12128): Elaborating entity "InterruptPriorityEncoder" for hierarchy "InterruptPriorityEncoder:inst28"
Info (12128): Elaborating entity "TraceExceptionGenerator" for hierarchy "TraceExceptionGenerator:inst30"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.17.12:07:49 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/M68kV6.0_800by480/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ClockGen:inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_low_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|regfile_high_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 17
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 17
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0"
Info (12133): Instantiated megafunction "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|altsyncram:regfile_low_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "17"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "17"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uvj1.tdf
    Info (12023): Found entity 1: altsyncram_uvj1 File: C:/M68kV6.0_800by480/db/altsyncram_uvj1.tdf Line: 27
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[15]" to the node "DataBusIn[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[14]" to the node "DataBusIn[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[13]" to the node "DataBusIn[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[12]" to the node "DataBusIn[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[11]" to the node "DataBusIn[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[10]" to the node "DataBusIn[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[9]" to the node "DataBusIn[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[8]" to the node "DataBusIn[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[7]" to the node "DataBusIn[7]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[6]" to the node "DataBusIn[6]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[5]" to the node "DataBusIn[5]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[4]" to the node "DataBusIn[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[3]" to the node "DataBusIn[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[2]" to the node "DataBusIn[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[1]" to the node "DataBusIn[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri:inst22|din[0]" to the node "DataBusIn[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 46
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[7]" to the node "DataBusIn[15]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[6]" to the node "DataBusIn[14]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[5]" to the node "DataBusIn[13]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[4]" to the node "DataBusIn[12]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[3]" to the node "DataBusIn[11]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[2]" to the node "DataBusIn[10]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[1]" to the node "DataBusIn[9]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "CanBus:inst5|lpm_bustri2:inst21|lpm_bustri:lpm_bustri_component|dout[0]" to the node "DataBusIn[8]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[7]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[15]" into an OR gate File: C:/M68kV6.0_800by480/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[6]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[14]" into an OR gate File: C:/M68kV6.0_800by480/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[5]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[13]" into an OR gate File: C:/M68kV6.0_800by480/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[4]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[12]" into an OR gate File: C:/M68kV6.0_800by480/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[3]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[11]" into an OR gate File: C:/M68kV6.0_800by480/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[2]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[10]" into an OR gate File: C:/M68kV6.0_800by480/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|Timer:Timer1|DataOut[1]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[9]" into an OR gate File: C:/M68kV6.0_800by480/Timer.vhd Line: 16
    Warning (13047): Converted the fan-out from the tri-state buffer "OnChipIO:inst8|lpm_bustri2:inst15|lpm_bustri:lpm_bustri_component|dout[0]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|ea_data[8]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[7]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[6]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[5]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[4]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[3]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[2]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[1]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "Dram:inst2|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]" to the node "M68000CPU:inst17|TG68:inst|TG68_fast:TG68_fast_inst|last_data_read[0]" into an OR gate File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "sck_o" is stuck at GND
    Warning (13410): Pin "mosi_o" is stuck at GND
    Warning (13410): Pin "Can0_TX" is stuck at GND
    Warning (13410): Pin "Can1_TX" is stuck at GND
    Warning (13410): Pin "CanBusSelect_H" is stuck at GND
    Warning (13410): Pin "LCD_Contrast_DE1" is stuck at GND
    Warning (13410): Pin "SSN_O[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR|c[9] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR|c[8] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR|c[4] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR|c[3] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_HCTR|c[0] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_VCTR|c[3] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_VCTR|c[9] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_VCTR|c[2] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register OnChipIO:inst8|LCD_Controller:inst2|timer[3] will power up to High File: C:/M68kV6.0_800by480/LCD_Controller.vhd Line: 54
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY|c[0] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY|c[1] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY|c[2] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRY|c[5] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX|c[0] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX|c[1] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX|c[2] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX|c[3] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_SCRX|c[6] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRY|c[3] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRY|c[1] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRY|c[0] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRX|c[2] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRX|c[1] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
    Critical Warning (18010): Register VGA_model:inst3|vga80x40:inst|ctrm:\counters:U_CHRX|c[0] will power up to Low File: C:/M68kV6.0_800by480/ctrm.vhd Line: 50
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Can0_RX"
    Warning (15610): No output dependent on input pin "Can1_RX"
    Warning (15610): No output dependent on input pin "miso_i"
Info (21057): Implemented 5418 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 202 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 4804 logic cells
    Info (21064): Implemented 368 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 5050 megabytes
    Info: Processing ended: Mon Apr 17 12:08:51 2023
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:01:07


