#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Feb 26 14:57:58 2019
# Process ID: 2188
# Current directory: D:/programming/vhdl_projects/Music_box
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16484 D:\programming\vhdl_projects\Music_box\Music_box.xpr
# Log file: D:/programming/vhdl_projects/Music_box/vivado.log
# Journal file: D:/programming/vhdl_projects/Music_box\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/programming/vhdl_projects/Music_box/Music_box.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 740.496 ; gain = 119.371
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_block_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_behav xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.mod_m_counter [\mod_m_counter(n=9,m=326)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture str_arch of entity xil_defaultlib.uart [uart_default]
Compiling architecture arch of entity xil_defaultlib.duration_cntr [\duration_cntr(n=26,m=50000000)\]
Compiling architecture arch of entity xil_defaultlib.addr_cntr [\addr_cntr(n=8)\]
Compiling architecture arch of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture arch of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture arch of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture arch of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture arch of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_block_tb_behav -key {Behavioral:sim_1:Functional:top_block_tb} -tclbatch {top_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_block_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 801.000 ; gain = 26.898
run 10 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sources_1/new/top_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_block_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_behav xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.mod_m_counter [\mod_m_counter(n=9,m=326)\]
Compiling architecture arch of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture str_arch of entity xil_defaultlib.uart [uart_default]
Compiling architecture arch of entity xil_defaultlib.duration_cntr [\duration_cntr(n=26,m=50000000)\]
Compiling architecture arch of entity xil_defaultlib.addr_cntr [\addr_cntr(n=8)\]
Compiling architecture arch of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture arch of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture arch of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture arch of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture arch of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 803.914 ; gain = 0.000
run 10 ms
launch_runs synth_1 -jobs 4
[Tue Feb 26 15:19:42 2019] Launched synth_1...
Run output will be captured here: D:/programming/vhdl_projects/Music_box/Music_box.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/programming/vhdl_projects/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
Finished Parsing XDC File [D:/programming/vhdl_projects/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1092.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.020 ; gain = 391.219
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_block_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1627.539 ; gain = 407.301
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_block_tb_func_synth -key {Post-Synthesis:sim_1:Functional:top_block_tb} -tclbatch {top_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_block_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1663.219 ; gain = 851.418
run 10 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 1663.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1664.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1664.996 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1664.996 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 1665.371 ; gain = 0.375
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1665.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1665.371 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1665.371 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1665.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Feb 26 15:25:16 2019] Launched synth_1...
Run output will be captured here: D:/programming/vhdl_projects/Music_box/Music_box.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/programming/vhdl_projects/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
Finished Parsing XDC File [D:/programming/vhdl_projects/Music_box/Music_box.srcs/constrs_1/new/music_box_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_block_tb_func_synth -key {Post-Synthesis:sim_1:Functional:top_block_tb} -tclbatch {top_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_block_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1719.945 ; gain = 28.578
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1720.805 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1723.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1723.402 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1723.402 ; gain = 0.000
run 10 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 1723.402 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_bp {D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd} 44
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1724.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1724.484 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.484 ; gain = 0.000
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 14282
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 14766
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 14767
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 13629
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 13631
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 13630
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 12862
step
Stopped at time : 0 fs : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 12862
step
Stopped at time : 5 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 49
add_bp {D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd} 70
step
Stopped at time : 5 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 51
run all
Stopped at time : 5 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 10 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 15 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 20 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 25 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 30 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 35 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 40 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 45 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 50 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 55 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 60 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 65 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run all
Stopped at time : 70 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run 900 ns
Stopped at time : 75 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
run 900 ns
Stopped at time : 80 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
remove_bps -all
run 900 ns
add_bp {D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd} 44
run all
Stopped at time : 985 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 990 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 995 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 1 us : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 1005 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 1010 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 1010100 ps : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 13629
step
Stopped at time : 1015 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 1020 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
step
Stopped at time : 1020100 ps : File "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" Line 13629
step
Stopped at time : 1025 ns : File "D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd" Line 44
remove_bps -file {D:/programming/vhdl_projects/Music_box/Music_box.srcs/sim_1/new/top_block_tb.vhd} -line 44
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 900 ns
run 10 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 1728.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.094 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1728.094 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 1728.094 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_block_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_block_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim/top_block_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ASCII_decoder'
INFO: [VRFC 10-3107] analyzing entity 'addr_cntr'
INFO: [VRFC 10-3107] analyzing entity 'approve_ASCII'
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-3107] analyzing entity 'duration_cntr'
INFO: [VRFC 10-3107] analyzing entity 'mod_m_counter'
INFO: [VRFC 10-3107] analyzing entity 'ram_async'
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-3107] analyzing entity 'top_block'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/programming/vhdl_projects/Music_box/Music_box.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 356fedc3e4a64a3f8eb00039806da82b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_block_tb_func_synth xil_defaultlib.top_block_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101010011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001010000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011011110110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture structure of entity xil_defaultlib.ASCII_decoder [ascii_decoder_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.addr_cntr [addr_cntr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000111010")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.approve_ASCII [approve_ascii_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.clk_divider [clk_divider_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.duration_cntr [duration_cntr_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111110101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111110111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000101010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture ram256x1s_v of entity unisim.RAM256X1S [\RAM256X1S(init="111111111111111...]
Compiling architecture structure of entity xil_defaultlib.ram_async [ram_async_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000010100010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture structure of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011010000110100001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110101010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111000011110000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010001010100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100011111001...]
Compiling architecture structure of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture structure of entity xil_defaultlib.uart [uart_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.top_block [top_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_block_tb
Built simulation snapshot top_block_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.094 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1728.094 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 1728.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 26 16:36:00 2019...
