//
// Copyright (c) 2015 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPB_MISC_H_INC_
#define ___ARAPB_MISC_H_INC_

// Register APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0                       _MK_ADDR_CONST(0x428)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SECURE                        0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SCR                   0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_WORD_COUNT                    0x1
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SHIFT)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_RANGE                      0:0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SHIFT                       _MK_SHIFT_CONST(1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SHIFT)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_RANGE                       1:1
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_WOFFSET                     0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 2048 [0x800]

// Register APB_MISC_GP_HIDREV_0
#define APB_MISC_GP_HIDREV_0                    _MK_ADDR_CONST(0x804)
#define APB_MISC_GP_HIDREV_0_SECURE                     0x0
#define APB_MISC_GP_HIDREV_0_SCR                        0
#define APB_MISC_GP_HIDREV_0_WORD_COUNT                         0x1
#define APB_MISC_GP_HIDREV_0_RESET_VAL                  _MK_MASK_CONST(0x21817)
#define APB_MISC_GP_HIDREV_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_FIELD                       _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT)
#define APB_MISC_GP_HIDREV_0_HIDFAM_RANGE                       3:0
#define APB_MISC_GP_HIDREV_0_HIDFAM_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT                     _MK_MASK_CONST(0x7)
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_GPU                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_HIDREV_0_HIDFAM_BR_CHIPS                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CRUSH                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_HIDREV_0_HIDFAM_MCP                 _MK_ENUM_CONST(4)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CK                  _MK_ENUM_CONST(5)
#define APB_MISC_GP_HIDREV_0_HIDFAM_VAIO                        _MK_ENUM_CONST(6)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD_SOC                        _MK_ENUM_CONST(7)

#define APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT                     _MK_SHIFT_CONST(4)
#define APB_MISC_GP_HIDREV_0_MAJORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MAJORREV_RANGE                     7:4
#define APB_MISC_GP_HIDREV_0_MAJORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_EMULATION                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_A01                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_HIDREV_0_CHIPID_SHIFT                       _MK_SHIFT_CONST(8)
#define APB_MISC_GP_HIDREV_0_CHIPID_FIELD                       _MK_FIELD_CONST(0xff, APB_MISC_GP_HIDREV_0_CHIPID_SHIFT)
#define APB_MISC_GP_HIDREV_0_CHIPID_RANGE                       15:8
#define APB_MISC_GP_HIDREV_0_CHIPID_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT                     _MK_MASK_CONST(0x18)
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_HIDREV_0_MINORREV_SHIFT                     _MK_SHIFT_CONST(16)
#define APB_MISC_GP_HIDREV_0_MINORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MINORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MINORREV_RANGE                     19:16
#define APB_MISC_GP_HIDREV_0_MINORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT                   _MK_MASK_CONST(0x2)
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2056 [0x808]

// Reserved address 2060 [0x80c]

// Register APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP_ASDBGREG_0                  _MK_ADDR_CONST(0x810)
#define APB_MISC_GP_ASDBGREG_0_SECURE                   0x0
#define APB_MISC_GP_ASDBGREG_0_SCR                      0
#define APB_MISC_GP_ASDBGREG_0_WORD_COUNT                       0x1
#define APB_MISC_GP_ASDBGREG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_RESET_MASK                       _MK_MASK_CONST(0x3ff000c6)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_READ_MASK                        _MK_MASK_CONST(0x3ff000c6)
#define APB_MISC_GP_ASDBGREG_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff000c6)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_RANGE                  1:1
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_WOFFSET                        0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT                        _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_RANGE                        2:2
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT                        _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_RANGE                        7:6
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_RANGE                   21:20
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT                        _MK_SHIFT_CONST(22)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_RANGE                        23:22
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT                       _MK_SHIFT_CONST(24)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_RANGE                       25:24
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT                       _MK_SHIFT_CONST(26)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_RANGE                       27:26
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT                        _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_RANGE                        29:28
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 2068 [0x814]

// Reserved address 2072 [0x818]

// Reserved address 2076 [0x81c]

// Reserved address 2080 [0x820]

// Reserved address 2084 [0x824]

// Reserved address 2088 [0x828]

// Reserved address 2092 [0x82c]

// Reserved address 2096 [0x830]

// Reserved address 2100 [0x834]

// Reserved address 2104 [0x838]

// Reserved address 2108 [0x83c]

// Reserved address 2112 [0x840]

// Reserved address 2116 [0x844]

// Reserved address 2120 [0x848]

// Reserved address 2124 [0x84c]

// Reserved address 2128 [0x850]

// Reserved address 2132 [0x854]

// Reserved address 2136 [0x858]

// Reserved address 2140 [0x85c]

// Register APB_MISC_GP_EMU_REVID_0
#define APB_MISC_GP_EMU_REVID_0                 _MK_ADDR_CONST(0x860)
#define APB_MISC_GP_EMU_REVID_0_SECURE                  0x0
#define APB_MISC_GP_EMU_REVID_0_SCR                     0
#define APB_MISC_GP_EMU_REVID_0_WORD_COUNT                      0x1
#define APB_MISC_GP_EMU_REVID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_EMU_REVID_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_FIELD                   _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_RANGE                   7:0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_WOFFSET                 0x0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMU_REVID_0_PATCH_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_PATCH_RANGE                     15:8
#define APB_MISC_GP_EMU_REVID_0_PATCH_WOFFSET                   0x0
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_CORE_SHIFT                      _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMU_REVID_0_CORE_FIELD                      _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_CORE_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_CORE_RANGE                      23:16
#define APB_MISC_GP_EMU_REVID_0_CORE_WOFFSET                    0x0
#define APB_MISC_GP_EMU_REVID_0_CORE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_BOARD_SHIFT                     _MK_SHIFT_CONST(24)
#define APB_MISC_GP_EMU_REVID_0_BOARD_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_BOARD_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_BOARD_RANGE                     31:24
#define APB_MISC_GP_EMU_REVID_0_BOARD_WOFFSET                   0x0
#define APB_MISC_GP_EMU_REVID_0_BOARD_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0                        _MK_ADDR_CONST(0x864)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SECURE                         0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SCR                    0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WORD_COUNT                     0x1
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_PADCTL_DFT_0
#define APB_MISC_GP_PADCTL_DFT_0                        _MK_ADDR_CONST(0x868)
#define APB_MISC_GP_PADCTL_DFT_0_SECURE                         0x0
#define APB_MISC_GP_PADCTL_DFT_0_SCR                    0
#define APB_MISC_GP_PADCTL_DFT_0_WORD_COUNT                     0x1
#define APB_MISC_GP_PADCTL_DFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_RANGE                      0:0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_WOFFSET                    0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_RANGE                     1:1
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_WOFFSET                   0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0                    _MK_ADDR_CONST(0x880)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SECURE                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SCR                        0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WORD_COUNT                         0x1
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x884)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SCR                       0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x888)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SCR                       0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x88c)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SCR                       0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x890)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SCR                       0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2196 [0x894]

// Reserved address 2200 [0x898]

// Reserved address 2204 [0x89c]

// Reserved address 2208 [0x8a0]

// Reserved address 2212 [0x8a4]

// Reserved address 2216 [0x8a8]

// Reserved address 2220 [0x8ac]

// Reserved address 2224 [0x8b0]

// Reserved address 2228 [0x8b4]

// Reserved address 2232 [0x8b8]

// Reserved address 2236 [0x8bc]

// Reserved address 2240 [0x8c0]

// Reserved address 2244 [0x8c4]

// Reserved address 2248 [0x8c8]

// Reserved address 2252 [0x8cc]

// Register APB_MISC_GP_ECO_SCRATCH0_0
#define APB_MISC_GP_ECO_SCRATCH0_0                      _MK_ADDR_CONST(0x8d0)
#define APB_MISC_GP_ECO_SCRATCH0_0_SECURE                       0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_SCR                  0
#define APB_MISC_GP_ECO_SCRATCH0_0_WORD_COUNT                   0x1
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_RANGE                       31:0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_WOFFSET                     0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_INIT_ENUM                   -65536


// Register APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0                   _MK_ADDR_CONST(0x8d4)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SECURE                    0x0
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SCR                       0
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_SHIFT)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_RANGE                       0:0
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_WOFFSET                     0x0
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0_SDMMC1_CLK_PAD_E_LPBK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0                   _MK_ADDR_CONST(0x8d8)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SECURE                    0x0
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SCR                       0
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_SHIFT)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_RANGE                       0:0
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_WOFFSET                     0x0
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0_SDMMC3_CLK_PAD_E_LPBK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0                     _MK_ADDR_CONST(0x8dc)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_SECURE                      0x0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_SCR                         0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_RANGE                     15:8
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_WOFFSET                   0x0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DEFAULT                   _MK_MASK_CONST(0xff)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_RANGE                 5:5
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_SHIFT                        _MK_SHIFT_CONST(4)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_RANGE                        4:4
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_CLKB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_RANGE                 2:2
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_SHIFT                        _MK_SHIFT_CONST(1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_RANGE                        1:1
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_INPUT_DQSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_RANGE                     0:0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_WOFFSET                   0x0
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0_EMMC2_PAD_E_DEEP_LPBK_CLK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0                     _MK_ADDR_CONST(0x8e0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_SECURE                      0x0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_SCR                         0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0xff37)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_RANGE                     15:8
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_WOFFSET                   0x0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DEFAULT                   _MK_MASK_CONST(0xff)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_RANGE                 5:5
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_SHIFT                        _MK_SHIFT_CONST(4)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_RANGE                        4:4
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_CLKB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_RANGE                 2:2
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_SHIFT                        _MK_SHIFT_CONST(1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_RANGE                        1:1
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_INPUT_DQSB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_RANGE                     0:0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_WOFFSET                   0x0
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0_EMMC4_PAD_E_DEEP_LPBK_CLK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2276 [0x8e4]

// Reserved address 2280 [0x8e8]

// Reserved address 2284 [0x8ec]

// Reserved address 2288 [0x8f0]

// Reserved address 2292 [0x8f4]

// Reserved address 2296 [0x8f8]

// Reserved address 2300 [0x8fc]

// Reserved address 2304 [0x900]

// Reserved address 2308 [0x904]

// Reserved address 2312 [0x908]

// Reserved address 2316 [0x90c]

// Reserved address 2320 [0x910]

// Reserved address 2324 [0x914]

// Reserved address 2328 [0x918]

// Reserved address 2332 [0x91c]

// Reserved address 2336 [0x920]

// Reserved address 2340 [0x924]

// Reserved address 2344 [0x928]

// Reserved address 2348 [0x92c]

// Reserved address 2352 [0x930]

// Reserved address 2356 [0x934]

// Reserved address 2360 [0x938]

// Reserved address 2364 [0x93c]

// Reserved address 2368 [0x940]

// Reserved address 2372 [0x944]

// Reserved address 2376 [0x948]

// Reserved address 2380 [0x94c]

// Reserved address 2384 [0x950]

// Reserved address 2388 [0x954]

// Reserved address 2392 [0x958]

// Reserved address 2396 [0x95c]

// Reserved address 2400 [0x960]

// Reserved address 2404 [0x964]

// Reserved address 2408 [0x968]

// Reserved address 2412 [0x96c]

// Reserved address 2416 [0x970]

// Reserved address 2420 [0x974]

// Reserved address 2424 [0x978]

// Reserved address 2428 [0x97c]

// Reserved address 2432 [0x980]

// Reserved address 2436 [0x984]

// Reserved address 2440 [0x988]

// Reserved address 2444 [0x98c]

// Reserved address 2448 [0x990]

// Reserved address 2452 [0x994]

// Reserved address 2456 [0x998]

// Reserved address 2460 [0x99c]

// Reserved address 2464 [0x9a0]

// Reserved address 2468 [0x9a4]

// Reserved address 2472 [0x9a8]

// Reserved address 2476 [0x9ac]

// Reserved address 2480 [0x9b0]

// Reserved address 2484 [0x9b4]

// Reserved address 2488 [0x9b8]

// Reserved address 2492 [0x9bc]

// Reserved address 2496 [0x9c0]

// Reserved address 2500 [0x9c4]

// Reserved address 2504 [0x9c8]

// Reserved address 2508 [0x9cc]

// Reserved address 2512 [0x9d0]

// Reserved address 2516 [0x9d4]

// Reserved address 2520 [0x9d8]

// Reserved address 2524 [0x9dc]

// Reserved address 2528 [0x9e0]

// Reserved address 2532 [0x9e4]

// Reserved address 2536 [0x9e8]

// Reserved address 2540 [0x9ec]

// Reserved address 2544 [0x9f0]

// Reserved address 2548 [0x9f4]

// Reserved address 2552 [0x9f8]

// Reserved address 2556 [0x9fc]

// Reserved address 2560 [0xa00]

// Reserved address 2564 [0xa04]

// Reserved address 2568 [0xa08]

// Reserved address 2572 [0xa0c]

// Reserved address 2576 [0xa10]

// Reserved address 2580 [0xa14]

// Reserved address 2584 [0xa18]

// Reserved address 2588 [0xa1c]

// Reserved address 2592 [0xa20]

// Reserved address 2596 [0xa24]

// Reserved address 2600 [0xa28]

// Reserved address 2604 [0xa2c]

// Reserved address 2608 [0xa30]

// Reserved address 2612 [0xa34]

// Reserved address 2616 [0xa38]

// Reserved address 2620 [0xa3c]

// Reserved address 2624 [0xa40]

// Reserved address 2628 [0xa44]

// Reserved address 2632 [0xa48]

// Reserved address 2636 [0xa4c]

// Reserved address 2640 [0xa50]

// Reserved address 2644 [0xa54]

// Reserved address 2648 [0xa58]

// Reserved address 2652 [0xa5c]

// Reserved address 2656 [0xa60]

// Reserved address 2660 [0xa64]

// Reserved address 2664 [0xa68]

// Reserved address 2668 [0xa6c]

// Reserved address 2672 [0xa70]

// Reserved address 2676 [0xa74]

// Register APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0                      _MK_ADDR_CONST(0xa78)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_SECURE                       0x0
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_SCR                  0
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_WORD_COUNT                   0x1
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x808000)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_RESET_MASK                   _MK_MASK_CONST(0x7f7f000)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_READ_MASK                    _MK_MASK_CONST(0x7f7f000)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x7f7f000)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_SHIFT                        _MK_SHIFT_CONST(12)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_FIELD                        _MK_FIELD_CONST(0x7f, APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_RANGE                        18:12
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_WOFFSET                      0x0
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_DEFAULT                      _MK_MASK_CONST(0x8)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVDN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_SHIFT                        _MK_SHIFT_CONST(20)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_FIELD                        _MK_FIELD_CONST(0x7f, APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_RANGE                        26:20
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_WOFFSET                      0x0
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_DEFAULT                      _MK_MASK_CONST(0x8)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0_CFG2TMC_QSPI_COMP_CFG_CAL_DRVUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 2684 [0xa7c]

// Reserved address 2688 [0xa80]

// Reserved address 2692 [0xa84]

// Reserved address 2696 [0xa88]

// Reserved address 2700 [0xa8c]

// Register APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0                       _MK_ADDR_CONST(0xa90)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_SECURE                        0x0
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_SCR                   0
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_WORD_COUNT                    0x1
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_RESET_VAL                     _MK_MASK_CONST(0x50000000)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_RESET_MASK                    _MK_MASK_CONST(0xf0000000)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_READ_MASK                     _MK_MASK_CONST(0xf0000000)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xf0000000)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0_CFG2TMC_QSPI_SCK_CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2708 [0xa94]

// Register APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0                     _MK_ADDR_CONST(0xa98)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_SCR                         0
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x808000)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f000)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f000)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f000)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x8)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x8)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_PAD_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC1_CLK_CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0                      _MK_ADDR_CONST(0xa9c)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_SECURE                       0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_SCR                  0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_WORD_COUNT                   0x1
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x7ffc310)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xf7ffffff)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_READ_MASK                    _MK_MASK_CONST(0xf7ffffff)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7ffffff)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_SHIFT                        _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_RANGE                        0:0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_SCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_RANGE                     1:1
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_WOFFSET                   0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_E_PREEMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_SHIFT                   _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_FIELD                   _MK_FIELD_CONST(0x3f, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_RANGE                   7:2
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_DEFAULT                 _MK_MASK_CONST(0x4)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_SHIFT                   _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_FIELD                   _MK_FIELD_CONST(0x3f, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_RANGE                   13:8
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_SHIFT                        _MK_SHIFT_CONST(14)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_RANGE                        14:14
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLK_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_SHIFT                       _MK_SHIFT_CONST(15)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_RANGE                       15:15
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CLKB_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_SHIFT                        _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_RANGE                        16:16
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQS_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_SHIFT                       _MK_SHIFT_CONST(17)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_RANGE                       17:17
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DQSB_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_SHIFT                        _MK_SHIFT_CONST(18)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_RANGE                        18:18
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_CMD_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_SHIFT                       _MK_SHIFT_CONST(19)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_RANGE                       19:19
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_SHIFT                       _MK_SHIFT_CONST(20)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_RANGE                       20:20
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT1_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_SHIFT                       _MK_SHIFT_CONST(21)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_RANGE                       21:21
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT2_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_SHIFT                       _MK_SHIFT_CONST(22)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_RANGE                       22:22
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT3_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_SHIFT                       _MK_SHIFT_CONST(23)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_RANGE                       23:23
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT4_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_SHIFT                       _MK_SHIFT_CONST(24)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_RANGE                       24:24
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT5_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_SHIFT                       _MK_SHIFT_CONST(25)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_RANGE                       25:25
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT6_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_SHIFT                       _MK_SHIFT_CONST(26)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_RANGE                       26:26
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_MISC2PMC_EMMC2_DAT7_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_SHIFT                   _MK_SHIFT_CONST(28)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_RANGE                   29:28
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVDN_SLWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_SHIFT                   _MK_SHIFT_CONST(30)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_RANGE                   31:30
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DRVUP_SLWF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0                     _MK_ADDR_CONST(0xaa0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_SCR                         0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x155555)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_SHIFT                        _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_RANGE                        1:0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_DRV_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_SHIFT                        _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_RANGE                        3:2
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_WOFFSET                      0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_DRV_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_RANGE                       5:4
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(6)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_RANGE                 7:6
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_RANGE                 9:8
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(10)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_RANGE                 11:10
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(12)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_RANGE                 13:12
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(14)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_RANGE                 15:14
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_RANGE                 17:16
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(18)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_RANGE                 19:18
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_RANGE                 21:20
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0                 _MK_ADDR_CONST(0xaa4)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_SECURE                  0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_SCR                     0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_WORD_COUNT                      0x1
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_RESET_VAL                       _MK_MASK_CONST(0x26aaaa6)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_READ_MASK                       _MK_MASK_CONST(0x3ffffff)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_RANGE                  0:0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_WOFFSET                        0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_RANGE                  1:1
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_WOFFSET                        0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CMD_PUPD_PULLU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_SHIFT                  _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_RANGE                  2:2
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_WOFFSET                        0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_SHIFT                  _MK_SHIFT_CONST(3)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_RANGE                  3:3
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_WOFFSET                        0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLK_PUPD_PULLU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_RANGE                 4:4
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_RANGE                 5:5
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_CLKB_PUPD_PULLU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(6)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_RANGE                   6:6
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(7)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_RANGE                   7:7
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D0_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_RANGE                   8:8
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(9)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_RANGE                   9:9
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D1_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(10)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_RANGE                   10:10
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(11)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_RANGE                   11:11
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D2_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(12)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_RANGE                   12:12
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(13)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_RANGE                   13:13
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D3_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(14)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_RANGE                   14:14
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(15)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_RANGE                   15:15
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D4_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_RANGE                   16:16
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(17)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_RANGE                   17:17
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D5_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(18)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_RANGE                   18:18
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(19)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_RANGE                   19:19
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D6_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_RANGE                   20:20
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(21)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_RANGE                   21:21
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_D7_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_SHIFT                  _MK_SHIFT_CONST(22)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_RANGE                  22:22
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_WOFFSET                        0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_SHIFT                  _MK_SHIFT_CONST(23)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_RANGE                  23:23
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_WOFFSET                        0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQS_PUPD_PULLU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_RANGE                 24:24
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_SHIFT                 _MK_SHIFT_CONST(25)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_RANGE                 25:25
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_WOFFSET                       0x0
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC2_PAD_DQSB_PUPD_PULLU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2728 [0xaa8]

// Reserved address 2732 [0xaac]

// Register APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0                     _MK_ADDR_CONST(0xab0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_SCR                         0
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x808000)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf7f7f000)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf7f7f000)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf7f7f000)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x8)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x8)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_PAD_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0_CFG2TMC_SDMMC3_CLK_CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0                      _MK_ADDR_CONST(0xab4)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_SECURE                       0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_SCR                  0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_WORD_COUNT                   0x1
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x7ffc310)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xf7ffffff)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_READ_MASK                    _MK_MASK_CONST(0xf7ffffff)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xf7ffffff)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_SHIFT                        _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_RANGE                        0:0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_SCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_RANGE                     1:1
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_WOFFSET                   0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_E_PREEMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_SHIFT                   _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_FIELD                   _MK_FIELD_CONST(0x3f, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_RANGE                   7:2
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_DEFAULT                 _MK_MASK_CONST(0x4)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_SHIFT                   _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_FIELD                   _MK_FIELD_CONST(0x3f, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_RANGE                   13:8
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_SHIFT                        _MK_SHIFT_CONST(14)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_RANGE                        14:14
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLK_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_SHIFT                       _MK_SHIFT_CONST(15)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_RANGE                       15:15
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CLKB_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_SHIFT                        _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_RANGE                        16:16
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQS_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_SHIFT                       _MK_SHIFT_CONST(17)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_RANGE                       17:17
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DQSB_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_SHIFT                        _MK_SHIFT_CONST(18)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_RANGE                        18:18
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_CMD_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_SHIFT                       _MK_SHIFT_CONST(19)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_RANGE                       19:19
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_SHIFT                       _MK_SHIFT_CONST(20)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_RANGE                       20:20
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT1_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_SHIFT                       _MK_SHIFT_CONST(21)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_RANGE                       21:21
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT2_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_SHIFT                       _MK_SHIFT_CONST(22)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_RANGE                       22:22
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT3_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_SHIFT                       _MK_SHIFT_CONST(23)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_RANGE                       23:23
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT4_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_SHIFT                       _MK_SHIFT_CONST(24)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_RANGE                       24:24
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT5_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_SHIFT                       _MK_SHIFT_CONST(25)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_RANGE                       25:25
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT6_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_SHIFT                       _MK_SHIFT_CONST(26)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_RANGE                       26:26
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_MISC2PMC_EMMC4_DAT7_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_SHIFT                   _MK_SHIFT_CONST(28)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_RANGE                   29:28
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVDN_SLWR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_SHIFT                   _MK_SHIFT_CONST(30)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_RANGE                   31:30
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DRVUP_SLWF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0                     _MK_ADDR_CONST(0xab8)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_SCR                         0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x155555)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3fffff)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0x3fffff)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffff)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_SHIFT                        _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_RANGE                        1:0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_DRV_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_SHIFT                        _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_RANGE                        3:2
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_WOFFSET                      0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_DRV_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_RANGE                       5:4
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(6)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_RANGE                 7:6
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_RANGE                 9:8
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(10)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_RANGE                 11:10
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(12)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_RANGE                 13:12
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(14)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_RANGE                 15:14
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_RANGE                 17:16
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(18)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_RANGE                 19:18
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_RANGE                 21:20
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0                 _MK_ADDR_CONST(0xabc)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_SECURE                  0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_SCR                     0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_WORD_COUNT                      0x1
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_RESET_VAL                       _MK_MASK_CONST(0x26aaaa6)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_READ_MASK                       _MK_MASK_CONST(0x3ffffff)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffffff)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_RANGE                  0:0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_WOFFSET                        0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_RANGE                  1:1
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_WOFFSET                        0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CMD_PUPD_PULLU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_SHIFT                  _MK_SHIFT_CONST(2)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_RANGE                  2:2
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_WOFFSET                        0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_SHIFT                  _MK_SHIFT_CONST(3)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_RANGE                  3:3
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_WOFFSET                        0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLK_PUPD_PULLU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_RANGE                 4:4
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_SHIFT                 _MK_SHIFT_CONST(5)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_RANGE                 5:5
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_CLKB_PUPD_PULLU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(6)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_RANGE                   6:6
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(7)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_RANGE                   7:7
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D0_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_RANGE                   8:8
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(9)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_RANGE                   9:9
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D1_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(10)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_RANGE                   10:10
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(11)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_RANGE                   11:11
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D2_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(12)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_RANGE                   12:12
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(13)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_RANGE                   13:13
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D3_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(14)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_RANGE                   14:14
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(15)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_RANGE                   15:15
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D4_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_RANGE                   16:16
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(17)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_RANGE                   17:17
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D5_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(18)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_RANGE                   18:18
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(19)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_RANGE                   19:19
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D6_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_RANGE                   20:20
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_SHIFT                   _MK_SHIFT_CONST(21)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_RANGE                   21:21
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_WOFFSET                 0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_D7_PUPD_PULLU_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_SHIFT                  _MK_SHIFT_CONST(22)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_RANGE                  22:22
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_WOFFSET                        0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_SHIFT                  _MK_SHIFT_CONST(23)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_RANGE                  23:23
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_WOFFSET                        0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQS_PUPD_PULLU_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_RANGE                 24:24
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_SHIFT                 _MK_SHIFT_CONST(25)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_SHIFT)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_RANGE                 25:25
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_WOFFSET                       0x0
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0_CFG2TMC_EMMC4_PAD_DQSB_PUPD_PULLU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2752 [0xac0]

// Reserved address 2756 [0xac4]

// Reserved address 2760 [0xac8]

// Reserved address 2764 [0xacc]

// Reserved address 2768 [0xad0]

// Reserved address 2772 [0xad4]

// Reserved address 2776 [0xad8]

// Reserved address 2780 [0xadc]

// Reserved address 2784 [0xae0]

// Reserved address 2788 [0xae4]

// Reserved address 2792 [0xae8]

// Reserved address 2796 [0xaec]

// Reserved address 2800 [0xaf0]

// Reserved address 2804 [0xaf4]

// Reserved address 2808 [0xaf8]

// Reserved address 2812 [0xafc]

// Reserved address 2816 [0xb00]

// Reserved address 2820 [0xb04]

// Reserved address 2824 [0xb08]

// Reserved address 2828 [0xb0c]

// Reserved address 2832 [0xb10]

// Reserved address 2836 [0xb14]

// Reserved address 2840 [0xb18]

// Reserved address 2844 [0xb1c]

// Reserved address 2848 [0xb20]

// Reserved address 2852 [0xb24]

// Reserved address 2856 [0xb28]

// Reserved address 2860 [0xb2c]

// Reserved address 2864 [0xb30]

// Reserved address 2868 [0xb34]

// Reserved address 2872 [0xb38]

// Reserved address 2876 [0xb3c]

// Reserved address 2880 [0xb40]

// Reserved address 2884 [0xb44]

// Reserved address 2888 [0xb48]

// Reserved address 2892 [0xb4c]

// Reserved address 2896 [0xb50]

// Reserved address 2900 [0xb54]

// Reserved address 2904 [0xb58]

// Reserved address 2908 [0xb5c]

// Reserved address 2912 [0xb60]

// Reserved address 2916 [0xb64]

// Reserved address 2920 [0xb68]

// Reserved address 2924 [0xb6c]

// Reserved address 2928 [0xb70]

// Reserved address 2932 [0xb74]

// Register APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0                     _MK_ADDR_CONST(0xb78)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_SECURE                      0x0
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_SCR                         0
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_SHIFT)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_RANGE                   0:0
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_WOFFSET                 0x0
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0_QSPI_SCK_PAD_E_LPBK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0                      _MK_ADDR_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SECURE                       0x0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SCR                  0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_WORD_COUNT                   0x1
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_FIELD                  _MK_FIELD_CONST(0xffffffff, SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_RANGE                  31:0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_DEFAULT                        _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0_SPARE_INIT_ENUM                      -65536


// Register SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0                      _MK_ADDR_CONST(0x4)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SECURE                       0x0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SCR                  0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_WORD_COUNT                   0x1
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SHIFT                  _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_FIELD                  _MK_FIELD_CONST(0xffffffff, SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_RANGE                  31:0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_DEFAULT                        _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0_SPARE_INIT_ENUM                      -65536


// Register SATA_AUX_MISC_CNTL_1_0
#define SATA_AUX_MISC_CNTL_1_0                  _MK_ADDR_CONST(0x8)
#define SATA_AUX_MISC_CNTL_1_0_SECURE                   0x0
#define SATA_AUX_MISC_CNTL_1_0_SCR                      0
#define SATA_AUX_MISC_CNTL_1_0_WORD_COUNT                       0x1
#define SATA_AUX_MISC_CNTL_1_0_RESET_VAL                        _MK_MASK_CONST(0x16000)
#define SATA_AUX_MISC_CNTL_1_0_RESET_MASK                       _MK_MASK_CONST(0x7ffff)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_READ_MASK                        _MK_MASK_CONST(0x7ffff)
#define SATA_AUX_MISC_CNTL_1_0_WRITE_MASK                       _MK_MASK_CONST(0x7f19f)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_RANGE                   0:0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_ENABLE                  _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DISABLE                 _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT                      _MK_SHIFT_CONST(1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_RANGE                      1:1
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_WOFFSET                    0x0
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DISABLE                    _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_ENABLE                     _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_RANGE                   2:2
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_SATA                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_APB_MISC                   _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT                   _MK_SHIFT_CONST(3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_RANGE                   4:3
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT                   _MK_SHIFT_CONST(5)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_RANGE                   6:5
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT                        _MK_SHIFT_CONST(7)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_RANGE                        7:7
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_NO                   _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_YES                  _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_RANGE                    8:8
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_NO                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_YES                      _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT                       _MK_SHIFT_CONST(9)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_FIELD                       _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_RANGE                       10:9
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SHIFT                   _MK_SHIFT_CONST(11)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_RANGE                   11:11
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_DEVSLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SHIFT                  _MK_SHIFT_CONST(12)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_RANGE                  12:12
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_WOFFSET                        0x0
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RX_STAT_IDLE_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SHIFT                        _MK_SHIFT_CONST(13)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_RANGE                        13:13
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SDS_SUPPORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SHIFT                       _MK_SHIFT_CONST(14)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_RANGE                       14:14
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SADM_SUPPORT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SHIFT                       _MK_SHIFT_CONST(15)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_RANGE                       15:15
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DESO_SUPPORT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SHIFT                        _MK_SHIFT_CONST(16)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_RANGE                        16:16
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DSP_SUPPORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(17)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_RANGE                    17:17
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVSLP_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SHIFT                    _MK_SHIFT_CONST(18)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_RANGE                    18:18
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_AUX_RX_IDLE_STATUS_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_INT_0
#define SATA_AUX_RX_STAT_INT_0                  _MK_ADDR_CONST(0xc)
#define SATA_AUX_RX_STAT_INT_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_INT_0_SCR                      0
#define SATA_AUX_RX_STAT_INT_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_INT_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define SATA_AUX_RX_STAT_INT_0_RESET_MASK                       _MK_MASK_CONST(0x1ef)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define SATA_AUX_RX_STAT_INT_0_WRITE_MASK                       _MK_MASK_CONST(0x124)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_RANGE                    0:0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_WOFFSET                  0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_NONE                     _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_PENDING                  _MK_ENUM_CONST(1)

#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_RANGE                       1:1
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_NO                  _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_YES                 _MK_ENUM_CONST(1)

#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_RANGE                   2:2
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_WOFFSET                 0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_DISABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SHIFT                  _MK_SHIFT_CONST(3)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_RANGE                  3:3
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_WOFFSET                        0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SHIFT                      _MK_SHIFT_CONST(4)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_RANGE                      4:4
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_WOFFSET                    0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVICE_ATTENTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SHIFT                 _MK_SHIFT_CONST(5)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_FIELD                 _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_RANGE                 5:5
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_WOFFSET                       0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEV_ATTEN_INT_DISABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SHIFT                     _MK_SHIFT_CONST(6)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_RANGE                     6:6
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_STATUS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SHIFT                        _MK_SHIFT_CONST(7)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_RANGE                        7:7
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_RANGE                    8:8
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_WOFFSET                  0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_DEVSLP_INT_DISABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_SET_0
#define SATA_AUX_RX_STAT_SET_0                  _MK_ADDR_CONST(0x10)
#define SATA_AUX_RX_STAT_SET_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_SET_0_SCR                      0
#define SATA_AUX_RX_STAT_SET_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_RANGE                       0:0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_RANGE                     1:1
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEV_ATTEN_INT_SET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_RANGE                        2:2
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_DEVSLP_INT_SET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_CLR_0
#define SATA_AUX_RX_STAT_CLR_0                  _MK_ADDR_CONST(0x14)
#define SATA_AUX_RX_STAT_CLR_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_CLR_0_SCR                      0
#define SATA_AUX_RX_STAT_CLR_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_RANGE                       0:0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_RANGE                     1:1
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_WOFFSET                   0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEV_ATTEN_INT_CLR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SHIFT                        _MK_SHIFT_CONST(2)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_RANGE                        2:2
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_WOFFSET                      0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_DEVSLP_INT_CLR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SATA_AUX_SPARE_CFG0_0
#define SATA_AUX_SPARE_CFG0_0                   _MK_ADDR_CONST(0x18)
#define SATA_AUX_SPARE_CFG0_0_SECURE                    0x0
#define SATA_AUX_SPARE_CFG0_0_SCR                       0
#define SATA_AUX_SPARE_CFG0_0_WORD_COUNT                        0x1
#define SATA_AUX_SPARE_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x7f3f)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x7f3f)
#define SATA_AUX_SPARE_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x7f00)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_FIELD                        _MK_FIELD_CONST(0x3f, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_RANGE                        5:0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_WOFFSET                      0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_BEFORE_PG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SHIFT                 _MK_SHIFT_CONST(8)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_FIELD                 _MK_FIELD_CONST(0x3f, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_RANGE                 13:8
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_WOFFSET                       0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SHIFT                   _MK_SHIFT_CONST(14)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_RANGE                   14:14
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_WOFFSET                 0x0
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_MDAT_TIMER_AFTER_PG_VALID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_SPARE_CFG1_0
#define SATA_AUX_SPARE_CFG1_0                   _MK_ADDR_CONST(0x1c)
#define SATA_AUX_SPARE_CFG1_0_SECURE                    0x0
#define SATA_AUX_SPARE_CFG1_0_SCR                       0
#define SATA_AUX_SPARE_CFG1_0_WORD_COUNT                        0x1
#define SATA_AUX_SPARE_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, SATA_AUX_SPARE_CFG1_0_SPARE_SHIFT)
#define SATA_AUX_SPARE_CFG1_0_SPARE_RANGE                       31:0
#define SATA_AUX_SPARE_CFG1_0_SPARE_WOFFSET                     0x0
#define SATA_AUX_SPARE_CFG1_0_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG1_0_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG1_0_SPARE_INIT_ENUM                   -65536


// Register SATA_AUX_PAD_PLL_CTRL_0_0
#define SATA_AUX_PAD_PLL_CTRL_0_0                       _MK_ADDR_CONST(0x20)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_0_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_0_0_RESET_VAL                     _MK_MASK_CONST(0x30310000)
#define SATA_AUX_PAD_PLL_CTRL_0_0_RESET_MASK                    _MK_MASK_CONST(0x3939fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_READ_MASK                     _MK_MASK_CONST(0x3939fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_WRITE_MASK                    _MK_MASK_CONST(0x3131fbff)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_RANGE                     0:0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_LOW                       _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_0_HIGH                      _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_RANGE                     1:1
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SHIFT                      _MK_SHIFT_CONST(2)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_RANGE                      2:2
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_ASSERT                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_EMULATION_RSTN_DEASSERT                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SHIFT                     _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_RANGE                     3:3
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_SPARE_BIT_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SHIFT                  _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_RANGE                  4:4
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SHIFT                  _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_RANGE                  5:5
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_TL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SHIFT                  _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_RANGE                  6:6
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SHIFT                  _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_RANGE                  7:7
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_BL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_RANGE                   8:8
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_M_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SHIFT                        _MK_SHIFT_CONST(9)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_RANGE                        9:9
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL_CKBUFPD_OVRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SHIFT                  _MK_SHIFT_CONST(11)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_RANGE                  11:11
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_WOFFSET                        0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_TERM100_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SHIFT                      _MK_SHIFT_CONST(12)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_FIELD                      _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_RANGE                      15:12
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_INT_CML                    _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_INT_CMOS                   _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_REFCLK_SEL_EXT                        _MK_ENUM_CONST(2)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SHIFT                       _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_RANGE                       16:16
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SHIFT                    _MK_SHIFT_CONST(19)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_RANGE                    19:19
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_NOT_LOCKED                       _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_LOCKDET_LOCKED                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SHIFT                        _MK_SHIFT_CONST(20)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_FIELD                        _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_RANGE                        21:20
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_DEFAULT                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL0_REFCLK_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_RANGE                       24:24
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SHIFT                    _MK_SHIFT_CONST(27)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_RANGE                    27:27
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_LOCKDET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SHIFT                        _MK_SHIFT_CONST(28)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_FIELD                        _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_RANGE                        29:28
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_DEFAULT                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_0_0_PLL1_REFCLK_NDIV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_PLL_CTRL_1_0
#define SATA_AUX_PAD_PLL_CTRL_1_0                       _MK_ADDR_CONST(0x24)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_1_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_1_0_RESET_VAL                     _MK_MASK_CONST(0x441020)
#define SATA_AUX_PAD_PLL_CTRL_1_0_RESET_MASK                    _MK_MASK_CONST(0xffffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_READ_MASK                     _MK_MASK_CONST(0xffffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffbfff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SHIFT                     _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_FIELD                     _MK_FIELD_CONST(0x7, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_RANGE                     2:0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SHIFT                      _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_RANGE                      3:3
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SHIFT                    _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_RANGE                    4:4
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SHIFT                     _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_RANGE                     5:5
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TXCLKREF_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SHIFT                    _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_RANGE                    6:6
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_REFCLKBUF_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SHIFT                   _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_RANGE                   7:7
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_XDIGCLK4P5_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_FIELD                     _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_RANGE                     11:8
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SHIFT                      _MK_SHIFT_CONST(12)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_RANGE                      12:12
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_TCLKOUT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SHIFT                        _MK_SHIFT_CONST(13)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_RANGE                        13:13
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_EMULATION_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SHIFT                   _MK_SHIFT_CONST(15)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_RANGE                   15:15
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_BYPASS_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SHIFT                    _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_FIELD                    _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_RANGE                    19:16
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_DEFAULT                  _MK_MASK_CONST(0x4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL0_CP_CNTL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SHIFT                    _MK_SHIFT_CONST(20)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_FIELD                    _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_RANGE                    23:20
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_DEFAULT                  _MK_MASK_CONST(0x4)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL1_CP_CNTL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SHIFT                    _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_FIELD                    _MK_FIELD_CONST(0xff, SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_RANGE                    31:24
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_1_0_PLL_MISC_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_PLL_CTRL_2_0
#define SATA_AUX_PAD_PLL_CTRL_2_0                       _MK_ADDR_CONST(0x28)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_2_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_2_0_RESET_VAL                     _MK_MASK_CONST(0x8080)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RESET_MASK                    _MK_MASK_CONST(0xf0ffdf9f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_READ_MASK                     _MK_MASK_CONST(0xf0ffdf9f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_WRITE_MASK                    _MK_MASK_CONST(0xf0ff409f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_FIELD                       _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_RANGE                       4:0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SHIFT                     _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_RANGE                     7:7
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SHIFT                        _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_FIELD                        _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_RANGE                        12:8
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SHIFT                      _MK_SHIFT_CONST(14)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_RANGE                      14:14
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SHIFT                       _MK_SHIFT_CONST(15)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_RANGE                       15:15
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_RCAL_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_RANGE                   17:16
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BGAP_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SHIFT                     _MK_SHIFT_CONST(18)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_FIELD                     _MK_FIELD_CONST(0x3f, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_RANGE                     23:18
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_BW_CNTL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SHIFT                   _MK_SHIFT_CONST(28)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_FIELD                   _MK_FIELD_CONST(0xf, SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_RANGE                   31:28
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_2_0_PLL_TEMP_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_PLL_CTRL_3_0
#define SATA_AUX_PAD_PLL_CTRL_3_0                       _MK_ADDR_CONST(0x2c)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CTRL_3_0_SCR                   0
#define SATA_AUX_PAD_PLL_CTRL_3_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CTRL_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_FIELD                   _MK_FIELD_CONST(0xfff, SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_RANGE                   11:0
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CTRL_3_0_PLL_MISC_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_PAD_L0_AUX_CTRL_0_0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0                    _MK_ADDR_CONST(0x30)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SECURE                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SCR                        0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_WORD_COUNT                         0x1
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_RESET_VAL                  _MK_MASK_CONST(0x208)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_RESET_MASK                         _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_WRITE_MASK                         _MK_MASK_CONST(0x8ff)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_RANGE                       0:0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_TERM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_RANGE                       1:1
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_RANGE                       2:2
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_RANGE                       3:3
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_WOFFSET                     0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SHIFT                     _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_FIELD                     _MK_FIELD_CONST(0x3, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_RANGE                     5:4
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_WOFFSET                   0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SHIFT                  _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_FIELD                  _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_RANGE                  6:6
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_WOFFSET                        0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_HOLD_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SHIFT                     _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_RANGE                     7:7
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_WOFFSET                   0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_TERM_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SHIFT                   _MK_SHIFT_CONST(8)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_RANGE                   8:8
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SHIFT                   _MK_SHIFT_CONST(9)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_RANGE                   10:9
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_DEFAULT                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_RX_IDLE_STATUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SHIFT                   _MK_SHIFT_CONST(11)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SHIFT)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_RANGE                   11:11
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_L0_AUX_CTRL_0_0_AUX_TX_RDET_CLK_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register SATA_AUX_SATA_AUX_CTRL_0_0
#define SATA_AUX_SATA_AUX_CTRL_0_0                      _MK_ADDR_CONST(0x34)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SECURE                       0x1
#define SATA_AUX_SATA_AUX_CTRL_0_0_SCR                  0
#define SATA_AUX_SATA_AUX_CTRL_0_0_WORD_COUNT                   0x1
#define SATA_AUX_SATA_AUX_CTRL_0_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_0_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SHIFT                        _MK_SHIFT_CONST(0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_RANGE                        0:0
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_WOFFSET                      0x0
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_DEFAULT                      _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_AXPROT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SHIFT                     _MK_SHIFT_CONST(1)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_FIELD                     _MK_FIELD_CONST(0x7fffffff, SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_RANGE                     31:1
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_WOFFSET                   0x0
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_DEFAULT_MASK                      _MK_MASK_CONST(0x7fffffff)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_0_0_SATA_AXI_RESERVED0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register SATA_AUX_SATA_AUX_CTRL_1_0
#define SATA_AUX_SATA_AUX_CTRL_1_0                      _MK_ADDR_CONST(0x38)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SECURE                       0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SCR                  0
#define SATA_AUX_SATA_AUX_CTRL_1_0_WORD_COUNT                   0x1
#define SATA_AUX_SATA_AUX_CTRL_1_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define SATA_AUX_SATA_AUX_CTRL_1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_FIELD                       _MK_FIELD_CONST(0xf, SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_RANGE                       3:0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_WOFFSET                     0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_DEFAULT                     _MK_MASK_CONST(0x3)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_ARCACHE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SHIFT                       _MK_SHIFT_CONST(4)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_FIELD                       _MK_FIELD_CONST(0xf, SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_RANGE                       7:4
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_WOFFSET                     0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_AWCACHE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SHIFT                     _MK_SHIFT_CONST(8)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_FIELD                     _MK_FIELD_CONST(0xffffff, SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SHIFT)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_RANGE                     31:8
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_WOFFSET                   0x0
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_DEFAULT_MASK                      _MK_MASK_CONST(0xffffff)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_SATA_AUX_CTRL_1_0_SATA_AXI_RESERVED1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register PINMUX_AUX_SDMMC1_CLK_0
#define PINMUX_AUX_SDMMC1_CLK_0                 _MK_ADDR_CONST(0x90103000)
#define PINMUX_AUX_SDMMC1_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CLK_0_SCR                     0
#define PINMUX_AUX_SDMMC1_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_READ_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_INIT_ENUM                    SDMMC1
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_INIT_ENUM                      PASSTHROUGH
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_INIT_ENUM                  NONE
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_PARK_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_RANGE                      5:5
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_INIT_ENUM                  PARKED
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PARK_PARKED                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_RANGE                   6:6
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_RANGE                     9:9
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_RANGE                   12:12
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_RANGE                  14:13
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_INIT_ENUM                      DRIVE_4X
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_DRIVE_1X                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_DRIVE_2X                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_DRIVE_3X                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_DRV_TYPE_DRIVE_4X                       _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC1_CMD_0
#define PINMUX_AUX_SDMMC1_CMD_0                 _MK_ADDR_CONST(0x90103004)
#define PINMUX_AUX_SDMMC1_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CMD_0_SCR                     0
#define PINMUX_AUX_SDMMC1_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_READ_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_INIT_ENUM                    SDMMC1
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_INIT_ENUM                      PASSTHROUGH
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_INIT_ENUM                  NONE
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_PARK_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_RANGE                      5:5
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_INIT_ENUM                  PARKED
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PARK_PARKED                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_RANGE                   6:6
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_RANGE                     9:9
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_RANGE                   12:12
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_RANGE                  14:13
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_INIT_ENUM                      DRIVE_4X
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_DRIVE_1X                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_DRIVE_2X                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_DRIVE_3X                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_DRV_TYPE_DRIVE_4X                       _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC1_DAT3_0
#define PINMUX_AUX_SDMMC1_DAT3_0                        _MK_ADDR_CONST(0x90103008)
#define PINMUX_AUX_SDMMC1_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_SCR                    0
#define PINMUX_AUX_SDMMC1_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC1_DAT2_0
#define PINMUX_AUX_SDMMC1_DAT2_0                        _MK_ADDR_CONST(0x9010300c)
#define PINMUX_AUX_SDMMC1_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_SCR                    0
#define PINMUX_AUX_SDMMC1_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC1_DAT1_0
#define PINMUX_AUX_SDMMC1_DAT1_0                        _MK_ADDR_CONST(0x90103010)
#define PINMUX_AUX_SDMMC1_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_SCR                    0
#define PINMUX_AUX_SDMMC1_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC1_DAT0_0
#define PINMUX_AUX_SDMMC1_DAT0_0                        _MK_ADDR_CONST(0x90103014)
#define PINMUX_AUX_SDMMC1_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_SCR                    0
#define PINMUX_AUX_SDMMC1_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Reserved address -1877987304 [0x90103018]

// Register PINMUX_AUX_SDMMC3_CLK_0
#define PINMUX_AUX_SDMMC3_CLK_0                 _MK_ADDR_CONST(0x9010301c)
#define PINMUX_AUX_SDMMC3_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CLK_0_SCR                     0
#define PINMUX_AUX_SDMMC3_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_READ_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SDMMC3                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_INIT_ENUM                      PASSTHROUGH
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_INIT_ENUM                  NONE
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_PARK_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_RANGE                      5:5
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_INIT_ENUM                  PARKED
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PARK_PARKED                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_RANGE                   6:6
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_RANGE                     9:9
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_RANGE                   12:12
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_RANGE                  14:13
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_INIT_ENUM                      DRIVE_4X
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_DRIVE_1X                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_DRIVE_2X                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_DRIVE_3X                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_DRV_TYPE_DRIVE_4X                       _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC3_CMD_0
#define PINMUX_AUX_SDMMC3_CMD_0                 _MK_ADDR_CONST(0x90103020)
#define PINMUX_AUX_SDMMC3_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CMD_0_SCR                     0
#define PINMUX_AUX_SDMMC3_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_READ_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SDMMC3                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_INIT_ENUM                      PASSTHROUGH
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_INIT_ENUM                  NONE
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_PARK_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_RANGE                      5:5
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_INIT_ENUM                  PARKED
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PARK_PARKED                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_RANGE                   6:6
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_SHIFT                     _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_RANGE                     9:9
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_HSM_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_RANGE                   12:12
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_SHIFT                  _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_RANGE                  14:13
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_DEFAULT                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_INIT_ENUM                      DRIVE_4X
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_DRIVE_1X                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_DRIVE_2X                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_DRIVE_3X                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_DRV_TYPE_DRIVE_4X                       _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC3_DAT0_0
#define PINMUX_AUX_SDMMC3_DAT0_0                        _MK_ADDR_CONST(0x90103024)
#define PINMUX_AUX_SDMMC3_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_SCR                    0
#define PINMUX_AUX_SDMMC3_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC3_DAT1_0
#define PINMUX_AUX_SDMMC3_DAT1_0                        _MK_ADDR_CONST(0x90103028)
#define PINMUX_AUX_SDMMC3_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_SCR                    0
#define PINMUX_AUX_SDMMC3_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC3_DAT2_0
#define PINMUX_AUX_SDMMC3_DAT2_0                        _MK_ADDR_CONST(0x9010302c)
#define PINMUX_AUX_SDMMC3_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_SCR                    0
#define PINMUX_AUX_SDMMC3_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_SDMMC3_DAT3_0
#define PINMUX_AUX_SDMMC3_DAT3_0                        _MK_ADDR_CONST(0x90103030)
#define PINMUX_AUX_SDMMC3_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_SCR                    0
#define PINMUX_AUX_SDMMC3_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_PARK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_RANGE                     5:5
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Reserved address -1877987276 [0x90103034]

// Register PINMUX_AUX_PEX_L0_RST_N_0
#define PINMUX_AUX_PEX_L0_RST_N_0                       _MK_ADDR_CONST(0x90103038)
#define PINMUX_AUX_PEX_L0_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_SCR                   0
#define PINMUX_AUX_PEX_L0_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L0_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PEX_L0_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L0_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L0_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_INIT_ENUM                  PE0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_PE0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_PARK_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_RANGE                    5:5
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_E_OD_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L0_CLKREQ_N_0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0                    _MK_ADDR_CONST(0x9010303c)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SCR                        0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_INIT_ENUM                       PE0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_PE0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_RANGE                 5:5
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_SHIFT                      _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_RANGE                      10:10
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_IO_HV_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_WAKE_N_0
#define PINMUX_AUX_PEX_WAKE_N_0                 _MK_ADDR_CONST(0x90103040)
#define PINMUX_AUX_PEX_WAKE_N_0_SECURE                  0x0
#define PINMUX_AUX_PEX_WAKE_N_0_SCR                     0
#define PINMUX_AUX_PEX_WAKE_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_PEX_WAKE_N_0_RESET_VAL                       _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PEX_WAKE_N_0_RESET_MASK                      _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_WAKE_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_READ_MASK                       _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_WAKE_N_0_WRITE_MASK                      _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_WAKE_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_PEX_WAKE_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_PEX_WAKE_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_INIT_ENUM                    PE
#define PINMUX_AUX_PEX_WAKE_N_0_PM_PE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_INIT_ENUM                      PASSTHROUGH
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_WAKE_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_INIT_ENUM                  NONE
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_PARK_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_PARK_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_RANGE                      5:5
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_INIT_ENUM                  PARKED
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PARK_PARKED                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_SHIFT                      _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_E_OD_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_RANGE                      11:11
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_INIT_ENUM                  DISABLE
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_RANGE                   6:6
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_SHIFT                    _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_RANGE                    8:8
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_WOFFSET                  0x0
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_LPDR_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_SHIFT                   _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_RANGE                   10:10
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_WOFFSET                 0x0
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_INIT_ENUM                       ENABLE
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_IO_HV_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_RANGE                   12:12
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_WOFFSET                 0x0
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L1_RST_N_0
#define PINMUX_AUX_PEX_L1_RST_N_0                       _MK_ADDR_CONST(0x90103044)
#define PINMUX_AUX_PEX_L1_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_SCR                   0
#define PINMUX_AUX_PEX_L1_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L1_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PEX_L1_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L1_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L1_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_INIT_ENUM                  PE1
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_PE1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_PARK_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_RANGE                    5:5
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_E_OD_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L1_CLKREQ_N_0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0                    _MK_ADDR_CONST(0x90103048)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SCR                        0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_INIT_ENUM                       PE1
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_PE1                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_RANGE                 5:5
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_SHIFT                      _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_RANGE                      10:10
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_IO_HV_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L2_RST_N_0
#define PINMUX_AUX_PEX_L2_RST_N_0                       _MK_ADDR_CONST(0x9010304c)
#define PINMUX_AUX_PEX_L2_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_SCR                   0
#define PINMUX_AUX_PEX_L2_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L2_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PEX_L2_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L2_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L2_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_INIT_ENUM                  PE2
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_PE2                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_GP                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_SATA                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_PARK_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_RANGE                    5:5
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_E_OD_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address -1877987248 [0x90103050]

// Reserved address -1877987244 [0x90103054]

// Reserved address -1877987240 [0x90103058]

// Reserved address -1877987236 [0x9010305c]

// Reserved address -1877987232 [0x90103060]

// Register PINMUX_AUX_CAN_GPIO2_0
#define PINMUX_AUX_CAN_GPIO2_0                  _MK_ADDR_CONST(0x90103064)
#define PINMUX_AUX_CAN_GPIO2_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO2_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO2_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO2_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO2_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO2_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO2_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO2_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO2_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO2_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO2_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO2_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN_GPIO3_0
#define PINMUX_AUX_CAN_GPIO3_0                  _MK_ADDR_CONST(0x90103068)
#define PINMUX_AUX_CAN_GPIO3_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO3_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO3_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO3_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO3_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO3_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO3_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO3_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO3_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO3_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO3_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO3_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO3_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN_GPIO4_0
#define PINMUX_AUX_CAN_GPIO4_0                  _MK_ADDR_CONST(0x9010306c)
#define PINMUX_AUX_CAN_GPIO4_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO4_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO4_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO4_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO4_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO4_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO4_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO4_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO4_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO4_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO4_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO4_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO4_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO4_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO4_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO4_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO4_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO4_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO4_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN_GPIO5_0
#define PINMUX_AUX_CAN_GPIO5_0                  _MK_ADDR_CONST(0x90103070)
#define PINMUX_AUX_CAN_GPIO5_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO5_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO5_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO5_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO5_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO5_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO5_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO5_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO5_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO5_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO5_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO5_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO5_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO5_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO5_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO5_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO5_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO5_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO5_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Reserved address -1877987212 [0x90103074]

// Reserved address -1877987208 [0x90103078]

// Reserved address -1877987204 [0x9010307c]

// Reserved address -1877987200 [0x90103080]

// Reserved address -1877987196 [0x90103084]

// Register PINMUX_AUX_QSPI_SCK_0
#define PINMUX_AUX_QSPI_SCK_0                   _MK_ADDR_CONST(0x90103088)
#define PINMUX_AUX_QSPI_SCK_0_SECURE                    0x0
#define PINMUX_AUX_QSPI_SCK_0_SCR                       0
#define PINMUX_AUX_QSPI_SCK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_QSPI_SCK_0_RESET_VAL                         _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_QSPI_SCK_0_RESET_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_SCK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_READ_MASK                         _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_SCK_0_WRITE_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_SCK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_SCK_0_PM_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_PM_RANGE                  1:0
#define PINMUX_AUX_QSPI_SCK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_QSPI_SCK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_SCK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PM_INIT_ENUM                      QSPI
#define PINMUX_AUX_QSPI_SCK_0_PM_QSPI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_SCK_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_SCK_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_SCK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_SCK_0_PUPD_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_QSPI_SCK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_SCK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_QSPI_SCK_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_SCK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_SCK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_QSPI_SCK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_LOCK_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_QSPI_SCK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_SCK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_QSPI_SCK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_SCK_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_QSPI_SCK_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_PARK_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_PARK_RANGE                        5:5
#define PINMUX_AUX_QSPI_SCK_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_SCK_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_QSPI_SCK_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_SCK_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_E_HSM_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_SCK_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_RANGE                    15:15
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_SCK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_RANGE                    15:15
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_SCK_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_QSPI_CS_N_0
#define PINMUX_AUX_QSPI_CS_N_0                  _MK_ADDR_CONST(0x9010308c)
#define PINMUX_AUX_QSPI_CS_N_0_SECURE                   0x0
#define PINMUX_AUX_QSPI_CS_N_0_SCR                      0
#define PINMUX_AUX_QSPI_CS_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_QSPI_CS_N_0_RESET_VAL                        _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_QSPI_CS_N_0_RESET_MASK                       _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_CS_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_READ_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_CS_N_0_WRITE_MASK                       _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_CS_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_CS_N_0_PM_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_QSPI_CS_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_QSPI_CS_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_CS_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PM_INIT_ENUM                     QSPI
#define PINMUX_AUX_QSPI_CS_N_0_PM_QSPI                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_CS_N_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_CS_N_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_CS_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_CS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_CS_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_CS_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_CS_N_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_QSPI_CS_N_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_PARK_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_PARK_RANGE                       5:5
#define PINMUX_AUX_QSPI_CS_N_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_CS_N_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_QSPI_CS_N_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_E_HSM_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_CS_N_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_SHIFT                   _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_RANGE                   15:15
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_WOFFSET                 0x0
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_INIT_ENUM                       DISABLE
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_E_PREEMP_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_SHIFT                   _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_CS_N_0_IO_RESET_SHIFT)
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_RANGE                   15:15
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_WOFFSET                 0x0
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_INIT_ENUM                       IORESET
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_CS_N_0_IO_RESET_IORESET                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_QSPI_IO0_0
#define PINMUX_AUX_QSPI_IO0_0                   _MK_ADDR_CONST(0x90103090)
#define PINMUX_AUX_QSPI_IO0_0_SECURE                    0x0
#define PINMUX_AUX_QSPI_IO0_0_SCR                       0
#define PINMUX_AUX_QSPI_IO0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_QSPI_IO0_0_RESET_VAL                         _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_QSPI_IO0_0_RESET_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_READ_MASK                         _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO0_0_WRITE_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO0_0_PM_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_PM_RANGE                  1:0
#define PINMUX_AUX_QSPI_IO0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_QSPI_IO0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PM_INIT_ENUM                      QSPI
#define PINMUX_AUX_QSPI_IO0_0_PM_QSPI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO0_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO0_0_PUPD_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_QSPI_IO0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_QSPI_IO0_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_QSPI_IO0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_LOCK_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_QSPI_IO0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_QSPI_IO0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO0_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_QSPI_IO0_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_PARK_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_PARK_RANGE                        5:5
#define PINMUX_AUX_QSPI_IO0_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO0_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_QSPI_IO0_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO0_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_E_HSM_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO0_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO0_0_IO_RESET_SHIFT)
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO0_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_QSPI_IO1_0
#define PINMUX_AUX_QSPI_IO1_0                   _MK_ADDR_CONST(0x90103094)
#define PINMUX_AUX_QSPI_IO1_0_SECURE                    0x0
#define PINMUX_AUX_QSPI_IO1_0_SCR                       0
#define PINMUX_AUX_QSPI_IO1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_QSPI_IO1_0_RESET_VAL                         _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_QSPI_IO1_0_RESET_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_READ_MASK                         _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO1_0_WRITE_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO1_0_PM_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_PM_RANGE                  1:0
#define PINMUX_AUX_QSPI_IO1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_QSPI_IO1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PM_INIT_ENUM                      QSPI
#define PINMUX_AUX_QSPI_IO1_0_PM_QSPI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO1_0_PUPD_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_QSPI_IO1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_QSPI_IO1_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_QSPI_IO1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_LOCK_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_QSPI_IO1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_QSPI_IO1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO1_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_QSPI_IO1_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_PARK_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_PARK_RANGE                        5:5
#define PINMUX_AUX_QSPI_IO1_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO1_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_QSPI_IO1_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO1_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_E_HSM_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO1_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO1_0_IO_RESET_SHIFT)
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO1_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_QSPI_IO2_0
#define PINMUX_AUX_QSPI_IO2_0                   _MK_ADDR_CONST(0x90103098)
#define PINMUX_AUX_QSPI_IO2_0_SECURE                    0x0
#define PINMUX_AUX_QSPI_IO2_0_SCR                       0
#define PINMUX_AUX_QSPI_IO2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_QSPI_IO2_0_RESET_VAL                         _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_QSPI_IO2_0_RESET_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_READ_MASK                         _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO2_0_WRITE_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO2_0_PM_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_PM_RANGE                  1:0
#define PINMUX_AUX_QSPI_IO2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_QSPI_IO2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PM_INIT_ENUM                      QSPI
#define PINMUX_AUX_QSPI_IO2_0_PM_QSPI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO2_0_PUPD_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_QSPI_IO2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_QSPI_IO2_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_QSPI_IO2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_LOCK_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_QSPI_IO2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_QSPI_IO2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO2_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_QSPI_IO2_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_PARK_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_PARK_RANGE                        5:5
#define PINMUX_AUX_QSPI_IO2_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO2_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_QSPI_IO2_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO2_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_E_HSM_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO2_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO2_0_IO_RESET_SHIFT)
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO2_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_QSPI_IO3_0
#define PINMUX_AUX_QSPI_IO3_0                   _MK_ADDR_CONST(0x9010309c)
#define PINMUX_AUX_QSPI_IO3_0_SECURE                    0x0
#define PINMUX_AUX_QSPI_IO3_0_SCR                       0
#define PINMUX_AUX_QSPI_IO3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_QSPI_IO3_0_RESET_VAL                         _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_QSPI_IO3_0_RESET_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_READ_MASK                         _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO3_0_WRITE_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_QSPI_IO3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO3_0_PM_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_PM_RANGE                  1:0
#define PINMUX_AUX_QSPI_IO3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_QSPI_IO3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PM_INIT_ENUM                      QSPI
#define PINMUX_AUX_QSPI_IO3_0_PM_QSPI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO3_0_PUPD_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_QSPI_IO3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_QSPI_IO3_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_QSPI_IO3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_LOCK_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_QSPI_IO3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_QSPI_IO3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO3_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_QSPI_IO3_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_PARK_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_PARK_RANGE                        5:5
#define PINMUX_AUX_QSPI_IO3_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_QSPI_IO3_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_QSPI_IO3_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO3_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_E_HSM_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_QSPI_IO3_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_QSPI_IO3_0_IO_RESET_SHIFT)
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_RANGE                    15:15
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_QSPI_IO3_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Reserved address -1877987168 [0x901030a0]

// Register PINMUX_AUX_DMIC1_CLK_0
#define PINMUX_AUX_DMIC1_CLK_0                  _MK_ADDR_CONST(0x901030a4)
#define PINMUX_AUX_DMIC1_CLK_0_SECURE                   0x0
#define PINMUX_AUX_DMIC1_CLK_0_SCR                      0
#define PINMUX_AUX_DMIC1_CLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC1_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DMIC1_CLK_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC1_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC1_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC1_CLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC1_CLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC1_CLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_CLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_INIT_ENUM                     DMIC1
#define PINMUX_AUX_DMIC1_CLK_0_PM_DMIC1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_I2S3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_CLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_CLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_CLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC1_CLK_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DMIC1_CLK_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_CLK_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DMIC1_CLK_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_CLK_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_DMIC1_DAT_0
#define PINMUX_AUX_DMIC1_DAT_0                  _MK_ADDR_CONST(0x901030a8)
#define PINMUX_AUX_DMIC1_DAT_0_SECURE                   0x0
#define PINMUX_AUX_DMIC1_DAT_0_SCR                      0
#define PINMUX_AUX_DMIC1_DAT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC1_DAT_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DMIC1_DAT_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC1_DAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC1_DAT_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC1_DAT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_DAT_0_PM_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC1_DAT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC1_DAT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_DAT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PM_INIT_ENUM                     DMIC1
#define PINMUX_AUX_DMIC1_DAT_0_PM_DMIC1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_PM_I2S3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_DAT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_DAT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DAT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DAT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_DAT_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_DAT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_DAT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DAT_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DAT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC1_DAT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DAT_0_PARK_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DMIC1_DAT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_DAT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DMIC1_DAT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DAT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DAT_0_E_HSM_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_DAT_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_DMIC2_CLK_0
#define PINMUX_AUX_DMIC2_CLK_0                  _MK_ADDR_CONST(0x901030ac)
#define PINMUX_AUX_DMIC2_CLK_0_SECURE                   0x0
#define PINMUX_AUX_DMIC2_CLK_0_SCR                      0
#define PINMUX_AUX_DMIC2_CLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC2_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DMIC2_CLK_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC2_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC2_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC2_CLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC2_CLK_0_PM_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC2_CLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC2_CLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_CLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PM_INIT_ENUM                     DMIC2
#define PINMUX_AUX_DMIC2_CLK_0_PM_DMIC2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_PM_I2S3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC2_CLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC2_CLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_CLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC2_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC2_CLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC2_CLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_CLK_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC2_CLK_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DMIC2_CLK_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC2_CLK_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DMIC2_CLK_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_CLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC2_CLK_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_DMIC2_DAT_0
#define PINMUX_AUX_DMIC2_DAT_0                  _MK_ADDR_CONST(0x901030b0)
#define PINMUX_AUX_DMIC2_DAT_0_SECURE                   0x0
#define PINMUX_AUX_DMIC2_DAT_0_SCR                      0
#define PINMUX_AUX_DMIC2_DAT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC2_DAT_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DMIC2_DAT_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC2_DAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC2_DAT_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC2_DAT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC2_DAT_0_PM_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC2_DAT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC2_DAT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_DAT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PM_INIT_ENUM                     DMIC2
#define PINMUX_AUX_DMIC2_DAT_0_PM_DMIC2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_PM_I2S3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC2_DAT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC2_DAT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_DAT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_DAT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC2_DAT_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC2_DAT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC2_DAT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_DAT_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_DAT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC2_DAT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_DAT_0_PARK_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DMIC2_DAT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC2_DAT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DMIC2_DAT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_DAT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_DAT_0_E_HSM_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC2_DAT_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN_GPIO0_0
#define PINMUX_AUX_CAN_GPIO0_0                  _MK_ADDR_CONST(0x901030b4)
#define PINMUX_AUX_CAN_GPIO0_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO0_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO0_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO0_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO0_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO0_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO0_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO0_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO0_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO0_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO0_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO0_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_PM_DMIC3                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO0_0_PM_DMIC5                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO0_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO0_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO0_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO0_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO0_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO0_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO0_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO0_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO0_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO0_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO0_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO0_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO0_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO0_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN_GPIO1_0
#define PINMUX_AUX_CAN_GPIO1_0                  _MK_ADDR_CONST(0x901030b8)
#define PINMUX_AUX_CAN_GPIO1_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO1_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO1_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO1_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO1_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO1_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO1_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_PM_DMIC3                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO1_0_PM_DMIC5                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO1_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO1_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO1_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO1_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO1_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GEN1_I2C_SCL_0
#define PINMUX_AUX_GEN1_I2C_SCL_0                       _MK_ADDR_CONST(0x901030bc)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_SCR                   0
#define PINMUX_AUX_GEN1_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN1_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN1_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_INIT_ENUM                  I2C1
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_I2C1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_PARK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN1_I2C_SDA_0
#define PINMUX_AUX_GEN1_I2C_SDA_0                       _MK_ADDR_CONST(0x901030c0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_SCR                   0
#define PINMUX_AUX_GEN1_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN1_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN1_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_INIT_ENUM                  I2C1
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_I2C1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_PARK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAN_GPIO6_0
#define PINMUX_AUX_CAN_GPIO6_0                  _MK_ADDR_CONST(0x901030c4)
#define PINMUX_AUX_CAN_GPIO6_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO6_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO6_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO6_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO6_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO6_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO6_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO6_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO6_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO6_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO6_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO6_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO6_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO6_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO6_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO6_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO6_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO6_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO6_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO6_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO6_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO6_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO6_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO6_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO6_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO6_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO6_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN_GPIO7_0
#define PINMUX_AUX_CAN_GPIO7_0                  _MK_ADDR_CONST(0x901030c8)
#define PINMUX_AUX_CAN_GPIO7_0_SECURE                   0x0
#define PINMUX_AUX_CAN_GPIO7_0_SCR                      0
#define PINMUX_AUX_CAN_GPIO7_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN_GPIO7_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN_GPIO7_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO7_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN_GPIO7_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO7_0_PM_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN_GPIO7_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN_GPIO7_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO7_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_CAN_GPIO7_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_PM_WDT                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO7_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO7_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO7_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO7_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO7_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN_GPIO7_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO7_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO7_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN_GPIO7_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO7_0_PARK_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN_GPIO7_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN_GPIO7_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN_GPIO7_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO7_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN_GPIO7_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GEN7_I2C_SCL_0
#define PINMUX_AUX_GEN7_I2C_SCL_0                       _MK_ADDR_CONST(0x901030cc)
#define PINMUX_AUX_GEN7_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_SCR                   0
#define PINMUX_AUX_GEN7_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN7_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN7_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN7_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN7_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN7_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_INIT_ENUM                  I2C7
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_I2C7                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_I2S5                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_PARK_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SCL_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN7_I2C_SDA_0
#define PINMUX_AUX_GEN7_I2C_SDA_0                       _MK_ADDR_CONST(0x901030d0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_SCR                   0
#define PINMUX_AUX_GEN7_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN7_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN7_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN7_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN7_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN7_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_INIT_ENUM                  I2C7
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_I2C7                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_I2S5                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_PARK_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN7_I2C_SDA_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_I2C_SCL_0
#define PINMUX_AUX_CAM_I2C_SCL_0                        _MK_ADDR_CONST(0x901030d4)
#define PINMUX_AUX_CAM_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_SCR                    0
#define PINMUX_AUX_CAM_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x460)
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_CAM_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_INIT_ENUM                   I2C3
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_I2C3                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_PARK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_RANGE                     5:5
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_RANGE                     11:11
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_RANGE                   8:8
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_WOFFSET                 0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_INIT_ENUM                       DISABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_SHIFT                  _MK_SHIFT_CONST(10)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_RANGE                  10:10
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_IO_HV_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_I2C_SDA_0
#define PINMUX_AUX_CAM_I2C_SDA_0                        _MK_ADDR_CONST(0x901030d8)
#define PINMUX_AUX_CAM_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_SCR                    0
#define PINMUX_AUX_CAM_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x460)
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_CAM_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_INIT_ENUM                   I2C3
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_I2C3                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_PARK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_RANGE                     5:5
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_RANGE                     11:11
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_RANGE                   8:8
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_WOFFSET                 0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_INIT_ENUM                       DISABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_SHIFT                  _MK_SHIFT_CONST(10)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_RANGE                  10:10
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_IO_HV_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SCL_0
#define PINMUX_AUX_PWR_I2C_SCL_0                        _MK_ADDR_CONST(0x901030dc)
#define PINMUX_AUX_PWR_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_SCR                    0
#define PINMUX_AUX_PWR_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PWR_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_INIT_ENUM                   I2C5
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_I2C5                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_PARK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_RANGE                     5:5
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_RANGE                     11:11
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_RANGE                   8:8
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_WOFFSET                 0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_INIT_ENUM                       DISABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_SHIFT                  _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_RANGE                  10:10
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_IO_HV_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SDA_0
#define PINMUX_AUX_PWR_I2C_SDA_0                        _MK_ADDR_CONST(0x901030e0)
#define PINMUX_AUX_PWR_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_SCR                    0
#define PINMUX_AUX_PWR_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PWR_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_INIT_ENUM                   I2C5
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_I2C5                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_PARK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_RANGE                     5:5
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_RANGE                     11:11
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_RANGE                   8:8
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_WOFFSET                 0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_INIT_ENUM                       DISABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_SHIFT                  _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_RANGE                  10:10
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_IO_HV_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_TX_0
#define PINMUX_AUX_UART1_TX_0                   _MK_ADDR_CONST(0x901030e4)
#define PINMUX_AUX_UART1_TX_0_SECURE                    0x0
#define PINMUX_AUX_UART1_TX_0_SCR                       0
#define PINMUX_AUX_UART1_TX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART1_TX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART1_TX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_TX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_TX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_TX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_TX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_TX_0_PM_SHIFT)
#define PINMUX_AUX_UART1_TX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART1_TX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART1_TX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_TX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PM_INIT_ENUM                      UARTA
#define PINMUX_AUX_UART1_TX_0_PM_UARTA                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_TX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_TX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_TX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_TX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_TX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART1_TX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART1_TX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART1_TX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_TX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_TX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_TX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART1_TX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART1_TX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_TX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART1_TX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_TX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_TX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_TX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_TX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_TX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART1_TX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART1_TX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART1_TX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_TX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TX_0_PARK_SHIFT)
#define PINMUX_AUX_UART1_TX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART1_TX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART1_TX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART1_TX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART1_TX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART1_TX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART1_TX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART1_TX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART1_TX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART1_TX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_TX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART1_TX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART1_TX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART1_TX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART1_TX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART1_TX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART1_TX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART1_TX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART1_TX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_RX_0
#define PINMUX_AUX_UART1_RX_0                   _MK_ADDR_CONST(0x901030e8)
#define PINMUX_AUX_UART1_RX_0_SECURE                    0x0
#define PINMUX_AUX_UART1_RX_0_SCR                       0
#define PINMUX_AUX_UART1_RX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART1_RX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART1_RX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_RX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_RX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_RX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_RX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RX_0_PM_SHIFT)
#define PINMUX_AUX_UART1_RX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART1_RX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART1_RX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PM_INIT_ENUM                      UARTA
#define PINMUX_AUX_UART1_RX_0_PM_UARTA                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_RX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_RX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART1_RX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART1_RX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART1_RX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_RX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_RX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART1_RX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART1_RX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART1_RX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_RX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_RX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART1_RX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART1_RX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART1_RX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_RX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RX_0_PARK_SHIFT)
#define PINMUX_AUX_UART1_RX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART1_RX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART1_RX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART1_RX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART1_RX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART1_RX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART1_RX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART1_RX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART1_RX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART1_RX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_RX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART1_RX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART1_RX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART1_RX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART1_RX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART1_RX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART1_RX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART1_RX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART1_RX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_RTS_0
#define PINMUX_AUX_UART1_RTS_0                  _MK_ADDR_CONST(0x901030ec)
#define PINMUX_AUX_UART1_RTS_0_SECURE                   0x0
#define PINMUX_AUX_UART1_RTS_0_SCR                      0
#define PINMUX_AUX_UART1_RTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART1_RTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART1_RTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_RTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_RTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_RTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RTS_0_PM_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART1_RTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART1_RTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PM_INIT_ENUM                     UARTA
#define PINMUX_AUX_UART1_RTS_0_PM_UARTA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_RTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART1_RTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART1_RTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART1_RTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_RTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART1_RTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART1_RTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART1_RTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_RTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART1_RTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART1_RTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART1_RTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART1_RTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART1_RTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART1_RTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART1_RTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_CTS_0
#define PINMUX_AUX_UART1_CTS_0                  _MK_ADDR_CONST(0x901030f0)
#define PINMUX_AUX_UART1_CTS_0_SECURE                   0x0
#define PINMUX_AUX_UART1_CTS_0_SCR                      0
#define PINMUX_AUX_UART1_CTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART1_CTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART1_CTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_CTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_CTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART1_CTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_CTS_0_PM_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART1_CTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART1_CTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_CTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PM_INIT_ENUM                     UARTA
#define PINMUX_AUX_UART1_CTS_0_PM_UARTA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_CTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_CTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_CTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_CTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_CTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART1_CTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART1_CTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_CTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART1_CTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_CTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_CTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_CTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_CTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART1_CTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART1_CTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART1_CTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_CTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART1_CTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART1_CTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART1_CTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART1_CTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART1_CTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART1_CTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART1_CTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_TX_0
#define PINMUX_AUX_UART2_TX_0                   _MK_ADDR_CONST(0x901030f4)
#define PINMUX_AUX_UART2_TX_0_SECURE                    0x0
#define PINMUX_AUX_UART2_TX_0_SCR                       0
#define PINMUX_AUX_UART2_TX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART2_TX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART2_TX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_TX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_TX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_TX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_TX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TX_0_PM_SHIFT)
#define PINMUX_AUX_UART2_TX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART2_TX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART2_TX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PM_INIT_ENUM                      UARTB
#define PINMUX_AUX_UART2_TX_0_PM_UARTB                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_TX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_TX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART2_TX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART2_TX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART2_TX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_TX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_TX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART2_TX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART2_TX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART2_TX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_TX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_TX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART2_TX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART2_TX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART2_TX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_TX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TX_0_PARK_SHIFT)
#define PINMUX_AUX_UART2_TX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART2_TX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART2_TX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART2_TX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART2_TX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART2_TX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART2_TX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART2_TX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART2_TX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART2_TX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_TX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART2_TX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART2_TX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART2_TX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART2_TX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART2_TX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART2_TX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART2_TX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART2_TX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_RX_0
#define PINMUX_AUX_UART2_RX_0                   _MK_ADDR_CONST(0x901030f8)
#define PINMUX_AUX_UART2_RX_0_SECURE                    0x0
#define PINMUX_AUX_UART2_RX_0_SCR                       0
#define PINMUX_AUX_UART2_RX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART2_RX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART2_RX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_RX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_RX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_RX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RX_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART2_RX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART2_RX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PM_INIT_ENUM                      UARTB
#define PINMUX_AUX_UART2_RX_0_PM_UARTB                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART2_RX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART2_RX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART2_RX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART2_RX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART2_RX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART2_RX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART2_RX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART2_RX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART2_RX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RX_0_PARK_SHIFT)
#define PINMUX_AUX_UART2_RX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART2_RX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART2_RX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART2_RX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART2_RX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART2_RX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART2_RX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART2_RX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART2_RX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART2_RX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART2_RX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART2_RX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART2_RX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART2_RX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART2_RX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART2_RX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART2_RX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_RTS_0
#define PINMUX_AUX_UART2_RTS_0                  _MK_ADDR_CONST(0x901030fc)
#define PINMUX_AUX_UART2_RTS_0_SECURE                   0x0
#define PINMUX_AUX_UART2_RTS_0_SCR                      0
#define PINMUX_AUX_UART2_RTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_RTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART2_RTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_RTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_RTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_RTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_RTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_RTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PM_INIT_ENUM                     UARTB
#define PINMUX_AUX_UART2_RTS_0_PM_UARTB                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_RTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART2_RTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_RTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_RTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART2_RTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART2_RTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART2_RTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART2_RTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_RTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_CTS_0
#define PINMUX_AUX_UART2_CTS_0                  _MK_ADDR_CONST(0x90103100)
#define PINMUX_AUX_UART2_CTS_0_SECURE                   0x0
#define PINMUX_AUX_UART2_CTS_0_SCR                      0
#define PINMUX_AUX_UART2_CTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_CTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART2_CTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_CTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_CTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART2_CTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_0_PM_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_CTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_CTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PM_INIT_ENUM                     UARTB
#define PINMUX_AUX_UART2_CTS_0_PM_UARTB                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_CTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_CTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_CTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART2_CTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_CTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_CTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_CTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_CTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_CTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART2_CTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_CTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART2_CTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART2_CTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART2_CTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_CTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_CTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_TX_0
#define PINMUX_AUX_UART3_TX_0                   _MK_ADDR_CONST(0x90103104)
#define PINMUX_AUX_UART3_TX_0_SECURE                    0x0
#define PINMUX_AUX_UART3_TX_0_SCR                       0
#define PINMUX_AUX_UART3_TX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART3_TX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART3_TX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_TX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_TX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_TX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_TX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TX_0_PM_SHIFT)
#define PINMUX_AUX_UART3_TX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART3_TX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART3_TX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PM_INIT_ENUM                      UARTC
#define PINMUX_AUX_UART3_TX_0_PM_UARTC                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_TX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_TX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART3_TX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART3_TX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART3_TX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_TX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_TX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART3_TX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART3_TX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART3_TX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_TX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_TX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART3_TX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART3_TX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART3_TX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_TX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TX_0_PARK_SHIFT)
#define PINMUX_AUX_UART3_TX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART3_TX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART3_TX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART3_TX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART3_TX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART3_TX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART3_TX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART3_TX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART3_TX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART3_TX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_TX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART3_TX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART3_TX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART3_TX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART3_TX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART3_TX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART3_TX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART3_TX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART3_TX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RX_0
#define PINMUX_AUX_UART3_RX_0                   _MK_ADDR_CONST(0x90103108)
#define PINMUX_AUX_UART3_RX_0_SECURE                    0x0
#define PINMUX_AUX_UART3_RX_0_SCR                       0
#define PINMUX_AUX_UART3_RX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART3_RX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART3_RX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_RX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_RX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_RX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RX_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART3_RX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART3_RX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PM_INIT_ENUM                      UARTC
#define PINMUX_AUX_UART3_RX_0_PM_UARTC                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART3_RX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART3_RX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART3_RX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART3_RX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART3_RX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART3_RX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART3_RX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART3_RX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART3_RX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RX_0_PARK_SHIFT)
#define PINMUX_AUX_UART3_RX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART3_RX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART3_RX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART3_RX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART3_RX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART3_RX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART3_RX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART3_RX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART3_RX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART3_RX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART3_RX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART3_RX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART3_RX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART3_RX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART3_RX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART3_RX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART3_RX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RTS_0
#define PINMUX_AUX_UART3_RTS_0                  _MK_ADDR_CONST(0x9010310c)
#define PINMUX_AUX_UART3_RTS_0_SECURE                   0x0
#define PINMUX_AUX_UART3_RTS_0_SCR                      0
#define PINMUX_AUX_UART3_RTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_RTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART3_RTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_RTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_RTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_RTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_RTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_RTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PM_INIT_ENUM                     UARTC
#define PINMUX_AUX_UART3_RTS_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_RTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART3_RTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_RTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_RTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART3_RTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART3_RTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART3_RTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART3_RTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_RTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_CTS_0
#define PINMUX_AUX_UART3_CTS_0                  _MK_ADDR_CONST(0x90103110)
#define PINMUX_AUX_UART3_CTS_0_SECURE                   0x0
#define PINMUX_AUX_UART3_CTS_0_SCR                      0
#define PINMUX_AUX_UART3_CTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_CTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART3_CTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_CTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_CTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART3_CTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_0_PM_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_CTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_CTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PM_INIT_ENUM                     UARTC
#define PINMUX_AUX_UART3_CTS_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_CTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_CTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_CTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART3_CTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_CTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_CTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_CTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_CTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_CTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART3_CTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_CTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART3_CTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART3_CTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART3_CTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_CTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_CTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART4_TX_0
#define PINMUX_AUX_UART4_TX_0                   _MK_ADDR_CONST(0x90103114)
#define PINMUX_AUX_UART4_TX_0_SECURE                    0x0
#define PINMUX_AUX_UART4_TX_0_SCR                       0
#define PINMUX_AUX_UART4_TX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART4_TX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART4_TX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_TX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_TX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_TX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART4_TX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_TX_0_PM_SHIFT)
#define PINMUX_AUX_UART4_TX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART4_TX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART4_TX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_TX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PM_INIT_ENUM                      UARTD
#define PINMUX_AUX_UART4_TX_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_TX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_TX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_TX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART4_TX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_TX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART4_TX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART4_TX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART4_TX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART4_TX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_TX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART4_TX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_TX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART4_TX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART4_TX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART4_TX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_TX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART4_TX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_TX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_TX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_TX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART4_TX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_TX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART4_TX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART4_TX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART4_TX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART4_TX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_TX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART4_TX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_TX_0_PARK_SHIFT)
#define PINMUX_AUX_UART4_TX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART4_TX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART4_TX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART4_TX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_TX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART4_TX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_TX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART4_TX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART4_TX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART4_TX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART4_TX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_TX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART4_TX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_TX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART4_TX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART4_TX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART4_TX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART4_TX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_TX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART4_TX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_TX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART4_TX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART4_TX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART4_TX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART4_TX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_TX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_TX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_TX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART4_RX_0
#define PINMUX_AUX_UART4_RX_0                   _MK_ADDR_CONST(0x90103118)
#define PINMUX_AUX_UART4_RX_0_SECURE                    0x0
#define PINMUX_AUX_UART4_RX_0_SCR                       0
#define PINMUX_AUX_UART4_RX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART4_RX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART4_RX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_RX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_RX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_RX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART4_RX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_RX_0_PM_SHIFT)
#define PINMUX_AUX_UART4_RX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART4_RX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART4_RX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_RX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PM_INIT_ENUM                      UARTD
#define PINMUX_AUX_UART4_RX_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_RX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_RX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_RX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART4_RX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART4_RX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART4_RX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART4_RX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART4_RX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART4_RX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_RX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART4_RX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART4_RX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART4_RX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_RX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART4_RX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_RX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_RX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_RX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART4_RX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART4_RX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART4_RX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART4_RX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART4_RX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART4_RX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RX_0_PARK_SHIFT)
#define PINMUX_AUX_UART4_RX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART4_RX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART4_RX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART4_RX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART4_RX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART4_RX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART4_RX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART4_RX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART4_RX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART4_RX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART4_RX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART4_RX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART4_RX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART4_RX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART4_RX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART4_RX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART4_RX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART4_RX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART4_RX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART4_RTS_0
#define PINMUX_AUX_UART4_RTS_0                  _MK_ADDR_CONST(0x9010311c)
#define PINMUX_AUX_UART4_RTS_0_SECURE                   0x0
#define PINMUX_AUX_UART4_RTS_0_SCR                      0
#define PINMUX_AUX_UART4_RTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART4_RTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART4_RTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_RTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_RTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_RTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_RTS_0_PM_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART4_RTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART4_RTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_RTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PM_INIT_ENUM                     UARTD
#define PINMUX_AUX_UART4_RTS_0_PM_UARTD                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_RTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_RTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_RTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART4_RTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_RTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART4_RTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART4_RTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_RTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART4_RTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_RTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_RTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_RTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART4_RTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART4_RTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART4_RTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART4_RTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART4_RTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART4_RTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART4_RTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART4_RTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART4_RTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART4_RTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART4_RTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART4_RTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_RTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_RTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART4_CTS_0
#define PINMUX_AUX_UART4_CTS_0                  _MK_ADDR_CONST(0x90103120)
#define PINMUX_AUX_UART4_CTS_0_SECURE                   0x0
#define PINMUX_AUX_UART4_CTS_0_SCR                      0
#define PINMUX_AUX_UART4_CTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART4_CTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART4_CTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_CTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_CTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART4_CTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_CTS_0_PM_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART4_CTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART4_CTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_CTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PM_INIT_ENUM                     UARTD
#define PINMUX_AUX_UART4_CTS_0_PM_UARTD                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_CTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_CTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_CTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_CTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_CTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART4_CTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART4_CTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART4_CTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART4_CTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART4_CTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART4_CTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART4_CTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART4_CTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART4_CTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART4_CTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_CTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART4_CTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART4_CTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART4_CTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_CTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART4_CTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_CTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART4_CTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART4_CTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART4_CTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_CTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART4_CTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_CTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART4_CTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART4_CTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART4_CTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_CTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_CTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_CTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_CTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART4_CTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART4_CTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART7_TX_0
#define PINMUX_AUX_UART7_TX_0                   _MK_ADDR_CONST(0x90103124)
#define PINMUX_AUX_UART7_TX_0_SECURE                    0x0
#define PINMUX_AUX_UART7_TX_0_SCR                       0
#define PINMUX_AUX_UART7_TX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART7_TX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART7_TX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART7_TX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART7_TX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART7_TX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART7_TX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART7_TX_0_PM_SHIFT)
#define PINMUX_AUX_UART7_TX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART7_TX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART7_TX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART7_TX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PM_INIT_ENUM                      UARTG
#define PINMUX_AUX_UART7_TX_0_PM_UARTG                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART7_TX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART7_TX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART7_TX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART7_TX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_TX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART7_TX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART7_TX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART7_TX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART7_TX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_TX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART7_TX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART7_TX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART7_TX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART7_TX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART7_TX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART7_TX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART7_TX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART7_TX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART7_TX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART7_TX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART7_TX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_TX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART7_TX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART7_TX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART7_TX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART7_TX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_TX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART7_TX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_TX_0_PARK_SHIFT)
#define PINMUX_AUX_UART7_TX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART7_TX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART7_TX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART7_TX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_TX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART7_TX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_TX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART7_TX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART7_TX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART7_TX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART7_TX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_TX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART7_TX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_TX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART7_TX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART7_TX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART7_TX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART7_TX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_TX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART7_TX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_TX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART7_TX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART7_TX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART7_TX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART7_TX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_TX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_TX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_TX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART7_RX_0
#define PINMUX_AUX_UART7_RX_0                   _MK_ADDR_CONST(0x90103128)
#define PINMUX_AUX_UART7_RX_0_SECURE                    0x0
#define PINMUX_AUX_UART7_RX_0_SCR                       0
#define PINMUX_AUX_UART7_RX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART7_RX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART7_RX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART7_RX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART7_RX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART7_RX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART7_RX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART7_RX_0_PM_SHIFT)
#define PINMUX_AUX_UART7_RX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART7_RX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART7_RX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART7_RX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PM_INIT_ENUM                      UARTG
#define PINMUX_AUX_UART7_RX_0_PM_UARTG                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART7_RX_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART7_RX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART7_RX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART7_RX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_RX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART7_RX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART7_RX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART7_RX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART7_RX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_RX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART7_RX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART7_RX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART7_RX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART7_RX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART7_RX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART7_RX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART7_RX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART7_RX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART7_RX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART7_RX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART7_RX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_RX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART7_RX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART7_RX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART7_RX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART7_RX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_RX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART7_RX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_RX_0_PARK_SHIFT)
#define PINMUX_AUX_UART7_RX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART7_RX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART7_RX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART7_RX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_RX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART7_RX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_RX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART7_RX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART7_RX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART7_RX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART7_RX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_RX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART7_RX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_RX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART7_RX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART7_RX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART7_RX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART7_RX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_RX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART7_RX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_RX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART7_RX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART7_RX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART7_RX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART7_RX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART7_RX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART7_RX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART7_RX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_FS_0
#define PINMUX_AUX_DAP1_FS_0                    _MK_ADDR_CONST(0x9010312c)
#define PINMUX_AUX_DAP1_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP1_FS_0_SCR                        0
#define PINMUX_AUX_DAP1_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP1_FS_0_RESET_VAL                  _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP1_FS_0_RESET_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_READ_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_FS_0_WRITE_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP1_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_INIT_ENUM                       I2S1
#define PINMUX_AUX_DAP1_FS_0_PM_I2S1                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP1_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_DAP1_FS_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP1_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP1_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_FS_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_PARK_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PARK_RANGE                 5:5
#define PINMUX_AUX_DAP1_FS_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_DAP1_FS_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP1_FS_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_DAP1_FS_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP1_FS_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DIN_0
#define PINMUX_AUX_DAP1_DIN_0                   _MK_ADDR_CONST(0x90103130)
#define PINMUX_AUX_DAP1_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP1_DIN_0_SCR                       0
#define PINMUX_AUX_DAP1_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP1_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP1_DIN_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP1_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_INIT_ENUM                      I2S1
#define PINMUX_AUX_DAP1_DIN_0_PM_I2S1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP1_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_DAP1_DIN_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP1_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DIN_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_PARK_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PARK_RANGE                        5:5
#define PINMUX_AUX_DAP1_DIN_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_DAP1_DIN_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP1_DIN_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_DAP1_DIN_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP1_DIN_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DOUT_0
#define PINMUX_AUX_DAP1_DOUT_0                  _MK_ADDR_CONST(0x90103134)
#define PINMUX_AUX_DAP1_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_DOUT_0_SCR                      0
#define PINMUX_AUX_DAP1_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP1_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_INIT_ENUM                     I2S1
#define PINMUX_AUX_DAP1_DOUT_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DOUT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_PARK_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DAP1_DOUT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DAP1_DOUT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_SCLK_0
#define PINMUX_AUX_DAP1_SCLK_0                  _MK_ADDR_CONST(0x90103138)
#define PINMUX_AUX_DAP1_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_SCLK_0_SCR                      0
#define PINMUX_AUX_DAP1_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP1_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_INIT_ENUM                     I2S1
#define PINMUX_AUX_DAP1_SCLK_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_SCLK_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_PARK_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DAP1_SCLK_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DAP1_SCLK_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_FS_0
#define PINMUX_AUX_DAP2_FS_0                    _MK_ADDR_CONST(0x9010313c)
#define PINMUX_AUX_DAP2_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP2_FS_0_SCR                        0
#define PINMUX_AUX_DAP2_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP2_FS_0_RESET_VAL                  _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP2_FS_0_RESET_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_READ_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_FS_0_WRITE_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP2_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_INIT_ENUM                       I2S2
#define PINMUX_AUX_DAP2_FS_0_PM_I2S2                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP2_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_DAP2_FS_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP2_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP2_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_FS_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_PARK_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PARK_RANGE                 5:5
#define PINMUX_AUX_DAP2_FS_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_DAP2_FS_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP2_FS_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_DAP2_FS_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP2_FS_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DIN_0
#define PINMUX_AUX_DAP2_DIN_0                   _MK_ADDR_CONST(0x90103140)
#define PINMUX_AUX_DAP2_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP2_DIN_0_SCR                       0
#define PINMUX_AUX_DAP2_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP2_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP2_DIN_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP2_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_INIT_ENUM                      I2S2
#define PINMUX_AUX_DAP2_DIN_0_PM_I2S2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP2_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_DAP2_DIN_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP2_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DIN_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_PARK_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PARK_RANGE                        5:5
#define PINMUX_AUX_DAP2_DIN_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_DAP2_DIN_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP2_DIN_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_DAP2_DIN_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP2_DIN_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DOUT_0
#define PINMUX_AUX_DAP2_DOUT_0                  _MK_ADDR_CONST(0x90103144)
#define PINMUX_AUX_DAP2_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_DOUT_0_SCR                      0
#define PINMUX_AUX_DAP2_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP2_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_INIT_ENUM                     I2S2
#define PINMUX_AUX_DAP2_DOUT_0_PM_I2S2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DOUT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_PARK_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DAP2_DOUT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DAP2_DOUT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_SCLK_0
#define PINMUX_AUX_DAP2_SCLK_0                  _MK_ADDR_CONST(0x90103148)
#define PINMUX_AUX_DAP2_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_SCLK_0_SCR                      0
#define PINMUX_AUX_DAP2_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_DAP2_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_INIT_ENUM                     I2S2
#define PINMUX_AUX_DAP2_SCLK_0_PM_I2S2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_SCLK_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_PARK_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DAP2_SCLK_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DAP2_SCLK_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_E_OD_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_FS_0
#define PINMUX_AUX_DAP4_FS_0                    _MK_ADDR_CONST(0x9010314c)
#define PINMUX_AUX_DAP4_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP4_FS_0_SCR                        0
#define PINMUX_AUX_DAP4_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP4_FS_0_RESET_VAL                  _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DAP4_FS_0_RESET_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_READ_MASK                  _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_FS_0_WRITE_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP4_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_INIT_ENUM                       I2S4
#define PINMUX_AUX_DAP4_FS_0_PM_I2S4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_FS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP4_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_DAP4_FS_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP4_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP4_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_FS_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_PARK_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_PARK_RANGE                 5:5
#define PINMUX_AUX_DAP4_FS_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_FS_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_DAP4_FS_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_E_HSM_SHIFT                        _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DAP4_FS_0_E_HSM_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_E_HSM_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_E_HSM_RANGE                        9:9
#define PINMUX_AUX_DAP4_FS_0_E_HSM_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_FS_0_E_HSM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_HSM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_HSM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_HSM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_HSM_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP4_FS_0_E_HSM_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_E_HSM_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_SHIFT                     _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_FS_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_RANGE                     14:13
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_DEFAULT                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_INIT_ENUM                 DRIVE_4X
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_DRIVE_3X                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_DRV_TYPE_DRIVE_4X                  _MK_ENUM_CONST(3)


// Register PINMUX_AUX_DAP4_DIN_0
#define PINMUX_AUX_DAP4_DIN_0                   _MK_ADDR_CONST(0x90103150)
#define PINMUX_AUX_DAP4_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP4_DIN_0_SCR                       0
#define PINMUX_AUX_DAP4_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP4_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DAP4_DIN_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP4_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP4_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_INIT_ENUM                      I2S4
#define PINMUX_AUX_DAP4_DIN_0_PM_I2S4                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP4_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_DAP4_DIN_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP4_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_DIN_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_PARK_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_PARK_RANGE                        5:5
#define PINMUX_AUX_DAP4_DIN_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_DIN_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_DAP4_DIN_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_E_HSM_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_DAP4_DOUT_0
#define PINMUX_AUX_DAP4_DOUT_0                  _MK_ADDR_CONST(0x90103154)
#define PINMUX_AUX_DAP4_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP4_DOUT_0_SCR                      0
#define PINMUX_AUX_DAP4_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP4_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DAP4_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP4_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_DAP4_DOUT_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_DOUT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_PARK_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DAP4_DOUT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DOUT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DAP4_DOUT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_E_HSM_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_DAP4_SCLK_0
#define PINMUX_AUX_DAP4_SCLK_0                  _MK_ADDR_CONST(0x90103158)
#define PINMUX_AUX_DAP4_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP4_SCLK_0_SCR                      0
#define PINMUX_AUX_DAP4_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP4_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DAP4_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP4_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_DAP4_SCLK_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_SCLK_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_PARK_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DAP4_SCLK_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_SCLK_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DAP4_SCLK_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EXTPERIPH1_CLK_0
#define PINMUX_AUX_EXTPERIPH1_CLK_0                     _MK_ADDR_CONST(0x9010315c)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_SECURE                      0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_SCR                         0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_WORD_COUNT                  0x1
#define PINMUX_AUX_EXTPERIPH1_CLK_0_RESET_VAL                   _MK_MASK_CONST(0x60)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_RESET_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_READ_MASK                   _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_WRITE_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EXTPERIPH1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_RANGE                    1:0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_INIT_ENUM                        EXTPERIPH1
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_EXTPERIPH1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_RANGE                  5:5
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_SHIFT                  _MK_SHIFT_CONST(11)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_RANGE                  11:11
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_INIT_ENUM                      DISABLE
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_SHIFT                        _MK_SHIFT_CONST(8)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_RANGE                        8:8
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_WOFFSET                      0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_LPDR_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH1_CLK_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_EXTPERIPH2_CLK_0
#define PINMUX_AUX_EXTPERIPH2_CLK_0                     _MK_ADDR_CONST(0x90103160)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_SECURE                      0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_SCR                         0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_WORD_COUNT                  0x1
#define PINMUX_AUX_EXTPERIPH2_CLK_0_RESET_VAL                   _MK_MASK_CONST(0x60)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_RESET_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_READ_MASK                   _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_WRITE_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EXTPERIPH2_CLK_0_PM_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_RANGE                    1:0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_INIT_ENUM                        EXTPERIPH2
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_EXTPERIPH2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_RANGE                  5:5
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_SHIFT                  _MK_SHIFT_CONST(11)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_RANGE                  11:11
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_WOFFSET                        0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_INIT_ENUM                      DISABLE
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_SHIFT                        _MK_SHIFT_CONST(8)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_RANGE                        8:8
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_WOFFSET                      0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_LPDR_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EXTPERIPH2_CLK_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address -1877986972 [0x90103164]

// Register PINMUX_AUX_CLK_32K_IN_0
#define PINMUX_AUX_CLK_32K_IN_0                 _MK_ADDR_CONST(0x90103168)
#define PINMUX_AUX_CLK_32K_IN_0_SECURE                  0x0
#define PINMUX_AUX_CLK_32K_IN_0_SCR                     0
#define PINMUX_AUX_CLK_32K_IN_0_WORD_COUNT                      0x1
#define PINMUX_AUX_CLK_32K_IN_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_RESET_MASK                      _MK_MASK_CONST(0x118c)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_READ_MASK                       _MK_MASK_CONST(0x118c)
#define PINMUX_AUX_CLK_32K_IN_0_WRITE_MASK                      _MK_MASK_CONST(0x118c)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_INIT_ENUM                  NONE
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_SHIFT                    _MK_SHIFT_CONST(8)
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_E_LPDR_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_RANGE                    8:8
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_WOFFSET                  0x0
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_E_LPDR_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_RANGE                   12:12
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_WOFFSET                 0x0
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address -1877986964 [0x9010316c]

// Register PINMUX_AUX_BATT_OC_0
#define PINMUX_AUX_BATT_OC_0                    _MK_ADDR_CONST(0x90103170)
#define PINMUX_AUX_BATT_OC_0_SECURE                     0x0
#define PINMUX_AUX_BATT_OC_0_SCR                        0
#define PINMUX_AUX_BATT_OC_0_WORD_COUNT                         0x1
#define PINMUX_AUX_BATT_OC_0_RESET_VAL                  _MK_MASK_CONST(0x60)
#define PINMUX_AUX_BATT_OC_0_RESET_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_BATT_OC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_READ_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_BATT_OC_0_WRITE_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_BATT_OC_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_BATT_OC_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_BATT_OC_0_PM_SHIFT)
#define PINMUX_AUX_BATT_OC_0_PM_RANGE                   1:0
#define PINMUX_AUX_BATT_OC_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_BATT_OC_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BATT_OC_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PM_INIT_ENUM                       SOC
#define PINMUX_AUX_BATT_OC_0_PM_SOC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_BATT_OC_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_BATT_OC_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_BATT_OC_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_BATT_OC_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_BATT_OC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_BATT_OC_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_BATT_OC_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_BATT_OC_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_BATT_OC_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_BATT_OC_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_BATT_OC_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_BATT_OC_0_PUPD_SHIFT)
#define PINMUX_AUX_BATT_OC_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_BATT_OC_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_BATT_OC_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BATT_OC_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_BATT_OC_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_BATT_OC_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_BATT_OC_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_BATT_OC_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_BATT_OC_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_BATT_OC_0_LOCK_SHIFT)
#define PINMUX_AUX_BATT_OC_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_BATT_OC_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_BATT_OC_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_BATT_OC_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_BATT_OC_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_BATT_OC_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_BATT_OC_0_PARK_SHIFT)
#define PINMUX_AUX_BATT_OC_0_PARK_RANGE                 5:5
#define PINMUX_AUX_BATT_OC_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_BATT_OC_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_BATT_OC_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_BATT_OC_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_BATT_OC_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_BATT_OC_0_E_OD_SHIFT)
#define PINMUX_AUX_BATT_OC_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_BATT_OC_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_BATT_OC_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_BATT_OC_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_BATT_OC_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_BATT_OC_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_BATT_OC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_BATT_OC_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_BATT_OC_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_BATT_OC_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_BATT_OC_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_BATT_OC_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_BATT_OC_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_BATT_OC_0_E_LPDR_SHIFT)
#define PINMUX_AUX_BATT_OC_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_BATT_OC_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_BATT_OC_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_BATT_OC_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_BATT_OC_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_BATT_OC_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_BATT_OC_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address -1877986956 [0x90103174]

// Reserved address -1877986952 [0x90103178]

// Reserved address -1877986948 [0x9010317c]

// Register PINMUX_AUX_SHUTDOWN_0
#define PINMUX_AUX_SHUTDOWN_0                   _MK_ADDR_CONST(0x90103180)
#define PINMUX_AUX_SHUTDOWN_0_SECURE                    0x0
#define PINMUX_AUX_SHUTDOWN_0_SCR                       0
#define PINMUX_AUX_SHUTDOWN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SHUTDOWN_0_RESET_VAL                         _MK_MASK_CONST(0x40)
#define PINMUX_AUX_SHUTDOWN_0_RESET_MASK                        _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_SHUTDOWN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_READ_MASK                         _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_SHUTDOWN_0_WRITE_MASK                        _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SHUTDOWN_0_PUPD_SHIFT)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SHUTDOWN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SHUTDOWN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_SHUTDOWN_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SHUTDOWN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SHUTDOWN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SHUTDOWN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SHUTDOWN_0_LOCK_SHIFT)
#define PINMUX_AUX_SHUTDOWN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SHUTDOWN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SHUTDOWN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SHUTDOWN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SHUTDOWN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SHUTDOWN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SHUTDOWN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SHUTDOWN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SHUTDOWN_0_E_LPDR_SHIFT)
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SHUTDOWN_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SHUTDOWN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SHUTDOWN_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address -1877986940 [0x90103184]

// Register PINMUX_AUX_AUD_MCLK_0
#define PINMUX_AUX_AUD_MCLK_0                   _MK_ADDR_CONST(0x90103188)
#define PINMUX_AUX_AUD_MCLK_0_SECURE                    0x0
#define PINMUX_AUX_AUD_MCLK_0_SCR                       0
#define PINMUX_AUX_AUD_MCLK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_AUD_MCLK_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_AUD_MCLK_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_AUD_MCLK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_AUD_MCLK_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_AUD_MCLK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_AUD_MCLK_0_PM_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_PM_RANGE                  1:0
#define PINMUX_AUX_AUD_MCLK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_AUD_MCLK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AUD_MCLK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PM_INIT_ENUM                      AUD
#define PINMUX_AUX_AUD_MCLK_0_PM_AUD                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_AUD_MCLK_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_AUD_MCLK_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_AUD_MCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_AUD_MCLK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_AUD_MCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_AUD_MCLK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_AUD_MCLK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_AUD_MCLK_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_AUD_MCLK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_AUD_MCLK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_AUD_MCLK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_AUD_MCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_AUD_MCLK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_AUD_MCLK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_AUD_MCLK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_AUD_MCLK_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_AUD_MCLK_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_AUD_MCLK_0_PARK_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_PARK_RANGE                        5:5
#define PINMUX_AUX_AUD_MCLK_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_AUD_MCLK_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_AUD_MCLK_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_AUD_MCLK_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_AUD_MCLK_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_AUD_MCLK_0_E_OD_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_AUD_MCLK_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_AUD_MCLK_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_AUD_MCLK_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_AUD_MCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_AUD_MCLK_0_E_LPDR_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_AUD_MCLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_AUD_MCLK_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address -1877986932 [0x9010318c]

// Reserved address -1877986928 [0x90103190]

// Reserved address -1877986924 [0x90103194]

// Reserved address -1877986920 [0x90103198]

// Reserved address -1877986916 [0x9010319c]

// Register PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX_HDMI_CEC_0                   _MK_ADDR_CONST(0x901031a0)
#define PINMUX_AUX_HDMI_CEC_0_SECURE                    0x0
#define PINMUX_AUX_HDMI_CEC_0_SCR                       0
#define PINMUX_AUX_HDMI_CEC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_HDMI_CEC_0_RESET_VAL                         _MK_MASK_CONST(0x460)
#define PINMUX_AUX_HDMI_CEC_0_RESET_MASK                        _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_READ_MASK                         _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_HDMI_CEC_0_WRITE_MASK                        _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_HDMI_CEC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PM_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PM_RANGE                  1:0
#define PINMUX_AUX_HDMI_CEC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_INIT_ENUM                      HDMI
#define PINMUX_AUX_HDMI_CEC_0_PM_HDMI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_HDMI_CEC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_HDMI_CEC_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_HDMI_CEC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_HDMI_CEC_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_PARK_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PARK_RANGE                        5:5
#define PINMUX_AUX_HDMI_CEC_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_HDMI_CEC_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_HDMI_CEC_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_OD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_HDMI_CEC_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_HDMI_CEC_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_LPDR_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_SHIFT                     _MK_SHIFT_CONST(10)
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_RANGE                     10:10
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_INIT_ENUM                 ENABLE
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_IO_HV_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address -1877986908 [0x901031a4]

// Reserved address -1877986904 [0x901031a8]

// Register PINMUX_AUX_USB_VBUS_EN0_0
#define PINMUX_AUX_USB_VBUS_EN0_0                       _MK_ADDR_CONST(0x901031ac)
#define PINMUX_AUX_USB_VBUS_EN0_0_SECURE                        0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_SCR                   0
#define PINMUX_AUX_USB_VBUS_EN0_0_WORD_COUNT                    0x1
#define PINMUX_AUX_USB_VBUS_EN0_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_USB_VBUS_EN0_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_USB_VBUS_EN0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_USB_VBUS_EN0_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN0_0_PM_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RANGE                      1:0
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_INIT_ENUM                  USB
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_USB                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN0_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN0_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_PARK_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_RANGE                    5:5
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_E_OD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN0_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_USB_VBUS_EN1_0
#define PINMUX_AUX_USB_VBUS_EN1_0                       _MK_ADDR_CONST(0x901031b0)
#define PINMUX_AUX_USB_VBUS_EN1_0_SECURE                        0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_SCR                   0
#define PINMUX_AUX_USB_VBUS_EN1_0_WORD_COUNT                    0x1
#define PINMUX_AUX_USB_VBUS_EN1_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_USB_VBUS_EN1_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_USB_VBUS_EN1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_USB_VBUS_EN1_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN1_0_PM_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RANGE                      1:0
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_INIT_ENUM                  USB
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_USB                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN1_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_USB_VBUS_EN1_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_PARK_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_RANGE                    5:5
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_E_OD_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_USB_VBUS_EN1_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DP_AUX_CH0_HPD_0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0                     _MK_ADDR_CONST(0x901031b4)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_SECURE                      0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_SCR                         0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_RESET_VAL                   _MK_MASK_CONST(0x460)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_RESET_MASK                  _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_READ_MASK                   _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_WRITE_MASK                  _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_RANGE                    1:0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_INIT_ENUM                        RSVD0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_RSVD0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_RANGE                  5:5
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_SHIFT                  _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_RANGE                  11:11
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_SHIFT                        _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_RANGE                        8:8
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_WOFFSET                      0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_LPDR_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_SHIFT                       _MK_SHIFT_CONST(10)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_RANGE                       10:10
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_WOFFSET                     0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_IO_HV_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH0_HPD_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DP_AUX_CH1_HPD_0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0                     _MK_ADDR_CONST(0x901031b8)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_SECURE                      0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_SCR                         0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_RESET_VAL                   _MK_MASK_CONST(0x460)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_RESET_MASK                  _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_READ_MASK                   _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_WRITE_MASK                  _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_RANGE                    1:0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_INIT_ENUM                        RSVD0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_RSVD0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_RANGE                  5:5
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_SHIFT                  _MK_SHIFT_CONST(11)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_RANGE                  11:11
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_WOFFSET                        0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_SHIFT                        _MK_SHIFT_CONST(8)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_RANGE                        8:8
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_WOFFSET                      0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_LPDR_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_SHIFT                       _MK_SHIFT_CONST(10)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_RANGE                       10:10
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_WOFFSET                     0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_IO_HV_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DP_AUX_CH1_HPD_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address -1877986884 [0x901031bc]

// Reserved address -1877986880 [0x901031c0]

// Reserved address -1877986876 [0x901031c4]

// Reserved address -1877986872 [0x901031c8]

// Reserved address -1877986868 [0x901031cc]

// Reserved address -1877986864 [0x901031d0]

// Reserved address -1877986860 [0x901031d4]

// Reserved address -1877986856 [0x901031d8]

// Reserved address -1877986852 [0x901031dc]

// Reserved address -1877986848 [0x901031e0]

// Reserved address -1877986844 [0x901031e4]

// Reserved address -1877986840 [0x901031e8]

// Reserved address -1877986836 [0x901031ec]

// Reserved address -1877986832 [0x901031f0]

// Reserved address -1877986828 [0x901031f4]

// Reserved address -1877986824 [0x901031f8]

// Reserved address -1877986820 [0x901031fc]

// Reserved address -1877986816 [0x90103200]

// Reserved address -1877986812 [0x90103204]

// Reserved address -1877986808 [0x90103208]

// Reserved address -1877986804 [0x9010320c]

// Reserved address -1877986800 [0x90103210]

// Reserved address -1877986796 [0x90103214]

// Reserved address -1877986792 [0x90103218]

// Reserved address -1877986788 [0x9010321c]

// Register PINMUX_AUX_TOUCH_CLK_0
#define PINMUX_AUX_TOUCH_CLK_0                  _MK_ADDR_CONST(0x90103220)
#define PINMUX_AUX_TOUCH_CLK_0_SECURE                   0x0
#define PINMUX_AUX_TOUCH_CLK_0_SCR                      0
#define PINMUX_AUX_TOUCH_CLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_TOUCH_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_TOUCH_CLK_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_TOUCH_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_TOUCH_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_TOUCH_CLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_TOUCH_CLK_0_PM_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_TOUCH_CLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_TOUCH_CLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_TOUCH_CLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PM_INIT_ENUM                     TOUCH
#define PINMUX_AUX_TOUCH_CLK_0_PM_TOUCH                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_TOUCH_CLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_TOUCH_CLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_CLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_TOUCH_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_TOUCH_CLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_TOUCH_CLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_CLK_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_TOUCH_CLK_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_PARK_RANGE                       5:5
#define PINMUX_AUX_TOUCH_CLK_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_TOUCH_CLK_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_TOUCH_CLK_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_CLK_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_CLK_0_E_OD_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_CLK_0_E_LPDR_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_CLK_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Reserved address -1877986780 [0x90103224]

// Reserved address -1877986776 [0x90103228]

// Reserved address -1877986772 [0x9010322c]

// Reserved address -1877986768 [0x90103230]

// Reserved address -1877986764 [0x90103234]

// Reserved address -1877986760 [0x90103238]

// Reserved address -1877986756 [0x9010323c]

// Reserved address -1877986752 [0x90103240]

// Reserved address -1877986748 [0x90103244]

// Reserved address -1877986744 [0x90103248]

// Register PINMUX_AUX_PEX_L2_CLKREQ_N_0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0                    _MK_ADDR_CONST(0x9010324c)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_SCR                        0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x460)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_INIT_ENUM                       PE2
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_PE2                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SOC                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SATA                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_RANGE                 5:5
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_SHIFT                      _MK_SHIFT_CONST(10)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_RANGE                      10:10
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_IO_HV_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address -1877986736 [0x90103250]

// Reserved address -1877986732 [0x90103254]

// Reserved address -1877986728 [0x90103258]

// Reserved address -1877986724 [0x9010325c]

// Reserved address -1877986720 [0x90103260]

// Reserved address -1877986716 [0x90103264]

// Reserved address -1877986712 [0x90103268]

// Reserved address -1877986708 [0x9010326c]

// Reserved address -1877986704 [0x90103270]

// Reserved address -1877986700 [0x90103274]

// Reserved address -1877986696 [0x90103278]

// Reserved address -1877986692 [0x9010327c]

// Reserved address -1877986688 [0x90103280]

// Reserved address -1877986684 [0x90103284]

// Reserved address -1877986680 [0x90103288]

// Reserved address -1877986676 [0x9010328c]

// Reserved address -1877986672 [0x90103290]

// Reserved address -1877986668 [0x90103294]

// Reserved address -1877986664 [0x90103298]

// Reserved address -1877986660 [0x9010329c]

// Register PINMUX_AUX_GPIO_WAN1_0
#define PINMUX_AUX_GPIO_WAN1_0                  _MK_ADDR_CONST(0x901032a0)
#define PINMUX_AUX_GPIO_WAN1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN1_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN1_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN1_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN1_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN1_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN1_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_WAN2_0
#define PINMUX_AUX_GPIO_WAN2_0                  _MK_ADDR_CONST(0x901032a4)
#define PINMUX_AUX_GPIO_WAN2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN2_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN2_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN2_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN2_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN2_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN2_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_WAN3_0
#define PINMUX_AUX_GPIO_WAN3_0                  _MK_ADDR_CONST(0x901032a8)
#define PINMUX_AUX_GPIO_WAN3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN3_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN3_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN3_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN3_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN3_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN3_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN3_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_WAN4_0
#define PINMUX_AUX_GPIO_WAN4_0                  _MK_ADDR_CONST(0x901032ac)
#define PINMUX_AUX_GPIO_WAN4_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN4_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN4_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN4_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN4_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN4_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN4_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN4_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN4_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN4_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN4_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN4_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN4_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN4_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN4_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN4_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN4_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN4_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_WAN5_0
#define PINMUX_AUX_GPIO_WAN5_0                  _MK_ADDR_CONST(0x901032b0)
#define PINMUX_AUX_GPIO_WAN5_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN5_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN5_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN5_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN5_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN5_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN5_0_PM_SPI1                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN5_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN5_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN5_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN5_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN5_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN5_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN5_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN5_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN5_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN5_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN5_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_WAN6_0
#define PINMUX_AUX_GPIO_WAN6_0                  _MK_ADDR_CONST(0x901032b4)
#define PINMUX_AUX_GPIO_WAN6_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN6_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN6_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN6_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN6_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN6_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN6_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN6_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN6_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN6_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN6_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN6_0_PM_SPI1                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN6_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN6_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN6_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN6_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN6_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN6_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN6_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN6_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN6_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN6_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN6_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN6_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN6_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN6_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_WAN7_0
#define PINMUX_AUX_GPIO_WAN7_0                  _MK_ADDR_CONST(0x901032b8)
#define PINMUX_AUX_GPIO_WAN7_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN7_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN7_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN7_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN7_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN7_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN7_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN7_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN7_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN7_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN7_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN7_0_PM_SPI1                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN7_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN7_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN7_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN7_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN7_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN7_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN7_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN7_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN7_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN7_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN7_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN7_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN7_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN7_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_WAN8_0
#define PINMUX_AUX_GPIO_WAN8_0                  _MK_ADDR_CONST(0x901032bc)
#define PINMUX_AUX_GPIO_WAN8_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_WAN8_0_SCR                      0
#define PINMUX_AUX_GPIO_WAN8_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_WAN8_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_WAN8_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN8_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_WAN8_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN8_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_WAN8_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_WAN8_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN8_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_WAN8_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN8_0_PM_SPI1                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN8_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN8_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN8_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_WAN8_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_WAN8_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_WAN8_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN8_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN8_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_WAN8_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN8_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_WAN8_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN8_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_WAN8_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN8_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN8_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN8_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN8_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_WAN8_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Reserved address -1877986624 [0x901032c0]

// Reserved address -1877986620 [0x901032c4]

// Reserved address -1877986616 [0x901032c8]

// Register PINMUX_AUX_GPIO_PQ0_0
#define PINMUX_AUX_GPIO_PQ0_0                   _MK_ADDR_CONST(0x901032cc)
#define PINMUX_AUX_GPIO_PQ0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ0_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ0_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ0_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ0_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ0_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_PM_IQC0                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ0_0_PM_I2S6                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ0_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ0_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ0_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ0_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ0_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ0_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ0_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ0_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GPIO_PQ1_0
#define PINMUX_AUX_GPIO_PQ1_0                   _MK_ADDR_CONST(0x901032d0)
#define PINMUX_AUX_GPIO_PQ1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ1_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ1_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ1_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ1_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ1_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_PM_IQC0                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ1_0_PM_I2S6                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ1_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ1_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ1_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ1_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ1_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ1_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ1_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GPIO_PQ2_0
#define PINMUX_AUX_GPIO_PQ2_0                   _MK_ADDR_CONST(0x901032d4)
#define PINMUX_AUX_GPIO_PQ2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ2_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ2_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ2_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ2_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ2_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_PM_IQC0                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ2_0_PM_I2S6                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ2_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ2_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ2_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ2_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ2_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ2_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ2_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GPIO_PQ3_0
#define PINMUX_AUX_GPIO_PQ3_0                   _MK_ADDR_CONST(0x901032d8)
#define PINMUX_AUX_GPIO_PQ3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ3_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ3_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ3_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ3_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ3_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_PM_IQC0                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ3_0_PM_I2S6                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ3_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ3_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ3_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ3_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ3_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ3_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ3_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GPIO_PQ4_0
#define PINMUX_AUX_GPIO_PQ4_0                   _MK_ADDR_CONST(0x901032dc)
#define PINMUX_AUX_GPIO_PQ4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ4_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ4_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ4_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ4_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ4_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ4_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_PM_IQC1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ4_0_PM_DTV                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ4_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ4_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ4_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ4_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ4_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ4_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ4_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ4_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ4_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GPIO_PQ5_0
#define PINMUX_AUX_GPIO_PQ5_0                   _MK_ADDR_CONST(0x901032e0)
#define PINMUX_AUX_GPIO_PQ5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ5_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ5_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ5_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ5_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ5_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ5_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_PM_IQC1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ5_0_PM_DTV                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ5_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ5_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ5_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ5_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ5_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ5_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ5_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ5_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ5_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GPIO_PQ6_0
#define PINMUX_AUX_GPIO_PQ6_0                   _MK_ADDR_CONST(0x901032e4)
#define PINMUX_AUX_GPIO_PQ6_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ6_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ6_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ6_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ6_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ6_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ6_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ6_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ6_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ6_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ6_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_PM_IQC1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ6_0_PM_DTV                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ6_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ6_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ6_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ6_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ6_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ6_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ6_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ6_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ6_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ6_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ6_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ6_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_GPIO_PQ7_0
#define PINMUX_AUX_GPIO_PQ7_0                   _MK_ADDR_CONST(0x901032e8)
#define PINMUX_AUX_GPIO_PQ7_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PQ7_0_SCR                       0
#define PINMUX_AUX_GPIO_PQ7_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PQ7_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_GPIO_PQ7_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ7_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_GPIO_PQ7_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PQ7_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PQ7_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ7_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_PQ7_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_PM_IQC1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ7_0_PM_DTV                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ7_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ7_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ7_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PQ7_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ7_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PQ7_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ7_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_PQ7_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PQ7_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_PQ7_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ7_0_E_HSM_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PQ7_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Reserved address -1877986580 [0x901032ec]

// Reserved address -1877986576 [0x901032f0]

// Reserved address -1877986572 [0x901032f4]

// Reserved address -1877986568 [0x901032f8]

// Reserved address -1877986564 [0x901032fc]

// Reserved address -1877986560 [0x90103300]

// Reserved address -1877986556 [0x90103304]

// Reserved address -1877986552 [0x90103308]

// Register PINMUX_AUX_GPIO_AUD0_0
#define PINMUX_AUX_GPIO_AUD0_0                  _MK_ADDR_CONST(0x9010330c)
#define PINMUX_AUX_GPIO_AUD0_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_AUD0_0_SCR                      0
#define PINMUX_AUX_GPIO_AUD0_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_AUD0_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_AUD0_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD0_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD0_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_AUD0_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_AUD0_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD0_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_AUD0_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD0_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD0_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD0_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD0_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD0_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD0_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_AUD0_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD0_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_AUD0_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD0_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_AUD0_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD0_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD0_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD0_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD0_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_AUD1_0
#define PINMUX_AUX_GPIO_AUD1_0                  _MK_ADDR_CONST(0x90103310)
#define PINMUX_AUX_GPIO_AUD1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_AUD1_0_SCR                      0
#define PINMUX_AUX_GPIO_AUD1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_AUD1_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_AUD1_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD1_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_AUD1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_AUD1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_AUD1_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_AUD1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_AUD1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_AUD1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD1_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_AUD2_0
#define PINMUX_AUX_GPIO_AUD2_0                  _MK_ADDR_CONST(0x90103314)
#define PINMUX_AUX_GPIO_AUD2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_AUD2_0_SCR                      0
#define PINMUX_AUX_GPIO_AUD2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_AUD2_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_AUD2_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD2_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_AUD2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_AUD2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_AUD2_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_PM_DSPK1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD2_0_PM_SPDIF                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_AUD2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_AUD2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_AUD2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD2_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_AUD3_0
#define PINMUX_AUX_GPIO_AUD3_0                  _MK_ADDR_CONST(0x90103318)
#define PINMUX_AUX_GPIO_AUD3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_AUD3_0_SCR                      0
#define PINMUX_AUX_GPIO_AUD3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_AUD3_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_AUD3_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD3_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_AUD3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_AUD3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_AUD3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_AUD3_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_PM_DSPK1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD3_0_PM_SPDIF                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_AUD3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_AUD3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_AUD3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_AUD3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_AUD3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_AUD3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD3_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_AUD3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_EDP0_0
#define PINMUX_AUX_GPIO_EDP0_0                  _MK_ADDR_CONST(0x9010331c)
#define PINMUX_AUX_GPIO_EDP0_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_EDP0_0_SCR                      0
#define PINMUX_AUX_GPIO_EDP0_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_EDP0_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_EDP0_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP0_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP0_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_EDP0_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_EDP0_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP0_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_EDP0_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_PM_UARTF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP0_0_PM_SDMMC3                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP0_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP0_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP0_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP0_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP0_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_EDP0_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP0_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_EDP0_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP0_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_EDP0_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP0_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP0_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP0_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP0_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_EDP1_0
#define PINMUX_AUX_GPIO_EDP1_0                  _MK_ADDR_CONST(0x90103320)
#define PINMUX_AUX_GPIO_EDP1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_EDP1_0_SCR                      0
#define PINMUX_AUX_GPIO_EDP1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_EDP1_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_EDP1_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP1_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_EDP1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_EDP1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_EDP1_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_PM_UARTF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP1_0_PM_SDMMC1                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_EDP1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_EDP1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_EDP1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP1_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_EDP2_0
#define PINMUX_AUX_GPIO_EDP2_0                  _MK_ADDR_CONST(0x90103324)
#define PINMUX_AUX_GPIO_EDP2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_EDP2_0_SCR                      0
#define PINMUX_AUX_GPIO_EDP2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_EDP2_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_EDP2_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP2_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_EDP2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_EDP2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_EDP2_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_PM_UARTF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP2_0_PM_SDMMC3                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_EDP2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_EDP2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_EDP2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP2_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_EDP3_0
#define PINMUX_AUX_GPIO_EDP3_0                  _MK_ADDR_CONST(0x90103328)
#define PINMUX_AUX_GPIO_EDP3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_EDP3_0_SCR                      0
#define PINMUX_AUX_GPIO_EDP3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_EDP3_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_EDP3_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP3_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_EDP3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_EDP3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_EDP3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_EDP3_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_PM_UARTF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP3_0_PM_SDMMC1                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_EDP3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_EDP3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_EDP3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_EDP3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_EDP3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_EDP3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP3_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_EDP3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SW1_0
#define PINMUX_AUX_GPIO_SW1_0                   _MK_ADDR_CONST(0x9010332c)
#define PINMUX_AUX_GPIO_SW1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_SW1_0_SCR                       0
#define PINMUX_AUX_GPIO_SW1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_SW1_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SW1_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW1_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_SW1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_SW1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_SW1_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_SW1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_SW1_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SW1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_SW1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW1_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SW1_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_SW1_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW1_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_SW1_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW1_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SW1_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_GPIO_SW1_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW1_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW1_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW1_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SW2_0
#define PINMUX_AUX_GPIO_SW2_0                   _MK_ADDR_CONST(0x90103330)
#define PINMUX_AUX_GPIO_SW2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_SW2_0_SCR                       0
#define PINMUX_AUX_GPIO_SW2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_SW2_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SW2_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW2_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_SW2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_SW2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_SW2_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_SW2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_SW2_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SW2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_SW2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW2_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SW2_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_SW2_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW2_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_SW2_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW2_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SW2_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_GPIO_SW2_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW2_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW2_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW2_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SW3_0
#define PINMUX_AUX_GPIO_SW3_0                   _MK_ADDR_CONST(0x90103334)
#define PINMUX_AUX_GPIO_SW3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_SW3_0_SCR                       0
#define PINMUX_AUX_GPIO_SW3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_SW3_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SW3_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW3_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_SW3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_SW3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PM_INIT_ENUM                      CLK
#define PINMUX_AUX_GPIO_SW3_0_PM_CLK                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_SW3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_SW3_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SW3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_SW3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW3_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SW3_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_SW3_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW3_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_SW3_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW3_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SW3_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_GPIO_SW3_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW3_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW3_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW3_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SW4_0
#define PINMUX_AUX_GPIO_SW4_0                   _MK_ADDR_CONST(0x90103338)
#define PINMUX_AUX_GPIO_SW4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_SW4_0_SCR                       0
#define PINMUX_AUX_GPIO_SW4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_SW4_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SW4_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW4_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SW4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_SW4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_SW4_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_GPIO_SW4_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW4_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW4_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SW4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_SW4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_GPIO_SW4_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SW4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SW4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SW4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_SW4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW4_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SW4_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW4_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_PARK_RANGE                        5:5
#define PINMUX_AUX_GPIO_SW4_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW4_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_GPIO_SW4_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW4_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SW4_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW4_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_GPIO_SW4_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_SW4_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_SW4_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW4_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SW4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SW4_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_DIS0_0
#define PINMUX_AUX_GPIO_DIS0_0                  _MK_ADDR_CONST(0x9010333c)
#define PINMUX_AUX_GPIO_DIS0_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_DIS0_0_SCR                      0
#define PINMUX_AUX_GPIO_DIS0_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_DIS0_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_DIS0_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS0_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS0_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_DIS0_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_DIS0_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS0_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_DIS0_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_PM_GP                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS0_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS0_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS0_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS0_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS0_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS0_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_DIS0_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS0_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_DIS0_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS0_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_DIS0_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS0_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS0_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS0_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS0_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_DIS1_0
#define PINMUX_AUX_GPIO_DIS1_0                  _MK_ADDR_CONST(0x90103340)
#define PINMUX_AUX_GPIO_DIS1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_DIS1_0_SCR                      0
#define PINMUX_AUX_GPIO_DIS1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_DIS1_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_DIS1_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS1_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_DIS1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_DIS1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_DIS1_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS1_0_PM_DISPLAYA                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_DIS1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_DIS1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_DIS1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS1_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_DIS2_0
#define PINMUX_AUX_GPIO_DIS2_0                  _MK_ADDR_CONST(0x90103344)
#define PINMUX_AUX_GPIO_DIS2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_DIS2_0_SCR                      0
#define PINMUX_AUX_GPIO_DIS2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_DIS2_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_DIS2_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS2_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_DIS2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_DIS2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_DIS2_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_PM_GP                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_DIS2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_DIS2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_DIS2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS2_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_DIS3_0
#define PINMUX_AUX_GPIO_DIS3_0                  _MK_ADDR_CONST(0x90103348)
#define PINMUX_AUX_GPIO_DIS3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_DIS3_0_SCR                      0
#define PINMUX_AUX_GPIO_DIS3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_DIS3_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_DIS3_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS3_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_DIS3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_DIS3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_DIS3_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS3_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_DIS3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_DIS3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_DIS3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS3_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_DIS4_0
#define PINMUX_AUX_GPIO_DIS4_0                  _MK_ADDR_CONST(0x9010334c)
#define PINMUX_AUX_GPIO_DIS4_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_DIS4_0_SCR                      0
#define PINMUX_AUX_GPIO_DIS4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_DIS4_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_DIS4_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS4_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_DIS4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_DIS4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_DIS4_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_PM_SOC                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS4_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS4_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS4_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_DIS4_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS4_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_DIS4_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS4_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_DIS4_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS4_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS4_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS4_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS4_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_DIS5_0
#define PINMUX_AUX_GPIO_DIS5_0                  _MK_ADDR_CONST(0x90103350)
#define PINMUX_AUX_GPIO_DIS5_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_DIS5_0_SCR                      0
#define PINMUX_AUX_GPIO_DIS5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_DIS5_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_DIS5_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS5_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_DIS5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_DIS5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_DIS5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PM_INIT_ENUM                     SCE
#define PINMUX_AUX_GPIO_DIS5_0_PM_SCE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_PM_GP                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS5_0_PM_DCC                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS5_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_DIS5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_DIS5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_DIS5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS5_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_DIS5_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS5_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_DIS5_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS5_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_DIS5_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS5_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS5_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS5_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_DIS5_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN0_0
#define PINMUX_AUX_GPIO_SEN0_0                  _MK_ADDR_CONST(0x90103354)
#define PINMUX_AUX_GPIO_SEN0_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN0_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN0_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN0_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN0_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN0_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN0_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN0_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN0_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN0_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_SEN0_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN0_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN0_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN0_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN0_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN0_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN0_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN0_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN0_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN0_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN0_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN0_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN0_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN0_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN0_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN0_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN1_0
#define PINMUX_AUX_GPIO_SEN1_0                  _MK_ADDR_CONST(0x90103358)
#define PINMUX_AUX_GPIO_SEN1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN1_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN1_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN1_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN1_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PM_INIT_ENUM                     SPI2
#define PINMUX_AUX_GPIO_SEN1_0_PM_SPI2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN1_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN2_0
#define PINMUX_AUX_GPIO_SEN2_0                  _MK_ADDR_CONST(0x9010335c)
#define PINMUX_AUX_GPIO_SEN2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN2_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN2_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN2_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN2_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PM_INIT_ENUM                     SPI2
#define PINMUX_AUX_GPIO_SEN2_0_PM_SPI2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN2_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN3_0
#define PINMUX_AUX_GPIO_SEN3_0                  _MK_ADDR_CONST(0x90103360)
#define PINMUX_AUX_GPIO_SEN3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN3_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN3_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN3_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN3_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PM_INIT_ENUM                     SPI2
#define PINMUX_AUX_GPIO_SEN3_0_PM_SPI2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN3_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN3_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN4_0
#define PINMUX_AUX_GPIO_SEN4_0                  _MK_ADDR_CONST(0x90103364)
#define PINMUX_AUX_GPIO_SEN4_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN4_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN4_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN4_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN4_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PM_INIT_ENUM                     SPI2
#define PINMUX_AUX_GPIO_SEN4_0_PM_SPI2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN4_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN4_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN4_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN4_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN4_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN4_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN4_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN4_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN4_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN4_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN4_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN4_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN5_0
#define PINMUX_AUX_GPIO_SEN5_0                  _MK_ADDR_CONST(0x90103368)
#define PINMUX_AUX_GPIO_SEN5_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN5_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN5_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN5_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN5_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_SEN5_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN5_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN5_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN5_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN5_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN5_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN5_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN5_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN5_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN5_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN5_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN5_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN5_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN6_0
#define PINMUX_AUX_GPIO_SEN6_0                  _MK_ADDR_CONST(0x9010336c)
#define PINMUX_AUX_GPIO_SEN6_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN6_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN6_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN6_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN6_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN6_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN6_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN6_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN6_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN6_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_SEN6_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_PM_GP                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN6_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN6_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN6_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN6_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN6_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN6_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN6_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN6_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN6_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN6_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN6_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN6_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN6_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN6_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN6_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN7_0
#define PINMUX_AUX_GPIO_SEN7_0                  _MK_ADDR_CONST(0x90103370)
#define PINMUX_AUX_GPIO_SEN7_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN7_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN7_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN7_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN7_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN7_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN7_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN7_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN7_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN7_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_SEN7_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_PM_WDT                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN7_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN7_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN7_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN7_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN7_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN7_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN7_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN7_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN7_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN7_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN7_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN7_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN7_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN7_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN7_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN8_0
#define PINMUX_AUX_GPIO_SEN8_0                  _MK_ADDR_CONST(0x90103374)
#define PINMUX_AUX_GPIO_SEN8_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN8_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN8_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN8_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN8_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN8_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN8_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN8_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN8_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN8_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN8_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_SEN8_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_PM_I2C2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN8_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN8_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN8_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN8_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN8_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN8_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN8_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN8_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN8_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN8_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN8_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN8_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN8_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN8_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN8_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN8_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN8_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN8_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN8_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_SEN9_0
#define PINMUX_AUX_GPIO_SEN9_0                  _MK_ADDR_CONST(0x90103378)
#define PINMUX_AUX_GPIO_SEN9_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_SEN9_0_SCR                      0
#define PINMUX_AUX_GPIO_SEN9_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_SEN9_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_SEN9_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN9_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_SEN9_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN9_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_SEN9_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_SEN9_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN9_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_SEN9_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_PM_I2C2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN9_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN9_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN9_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN9_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_SEN9_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_SEN9_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_SEN9_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN9_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN9_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_SEN9_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN9_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_SEN9_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN9_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_SEN9_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN9_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN9_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN9_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN9_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_SEN9_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_CAM1_0
#define PINMUX_AUX_GPIO_CAM1_0                  _MK_ADDR_CONST(0x9010337c)
#define PINMUX_AUX_GPIO_CAM1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_CAM1_0_SCR                      0
#define PINMUX_AUX_GPIO_CAM1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_CAM1_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_CAM1_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM1_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_CAM1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_CAM1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PM_INIT_ENUM                     VGP1
#define PINMUX_AUX_GPIO_CAM1_0_PM_VGP1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_CAM1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_CAM1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_CAM1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM1_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_CAM2_0
#define PINMUX_AUX_GPIO_CAM2_0                  _MK_ADDR_CONST(0x90103380)
#define PINMUX_AUX_GPIO_CAM2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_CAM2_0_SCR                      0
#define PINMUX_AUX_GPIO_CAM2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_CAM2_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_CAM2_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM2_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_CAM2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_CAM2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PM_INIT_ENUM                     VGP2
#define PINMUX_AUX_GPIO_CAM2_0_PM_VGP2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_PM_EXTPERIPH3                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_CAM2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_CAM2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_CAM2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM2_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_CAM3_0
#define PINMUX_AUX_GPIO_CAM3_0                  _MK_ADDR_CONST(0x90103384)
#define PINMUX_AUX_GPIO_CAM3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_CAM3_0_SCR                      0
#define PINMUX_AUX_GPIO_CAM3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_CAM3_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_CAM3_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM3_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_CAM3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_CAM3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PM_INIT_ENUM                     VGP3
#define PINMUX_AUX_GPIO_CAM3_0_PM_VGP3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_PM_EXTPERIPH4                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM3_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_CAM3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_CAM3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_CAM3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM3_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_CAM4_0
#define PINMUX_AUX_GPIO_CAM4_0                  _MK_ADDR_CONST(0x90103388)
#define PINMUX_AUX_GPIO_CAM4_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_CAM4_0_SCR                      0
#define PINMUX_AUX_GPIO_CAM4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_CAM4_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_CAM4_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM4_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_CAM4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_CAM4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PM_INIT_ENUM                     VGP4
#define PINMUX_AUX_GPIO_CAM4_0_PM_VGP4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_PM_SPI4                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM4_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM4_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM4_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_CAM4_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM4_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_CAM4_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM4_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_CAM4_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM4_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM4_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM4_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM4_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_CAM5_0
#define PINMUX_AUX_GPIO_CAM5_0                  _MK_ADDR_CONST(0x9010338c)
#define PINMUX_AUX_GPIO_CAM5_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_CAM5_0_SCR                      0
#define PINMUX_AUX_GPIO_CAM5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_CAM5_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_CAM5_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM5_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_CAM5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_CAM5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PM_INIT_ENUM                     VGP5
#define PINMUX_AUX_GPIO_CAM5_0_PM_VGP5                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_PM_SPI4                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM5_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM5_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM5_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_CAM5_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM5_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_CAM5_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM5_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_CAM5_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM5_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM5_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM5_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM5_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_CAM6_0
#define PINMUX_AUX_GPIO_CAM6_0                  _MK_ADDR_CONST(0x90103390)
#define PINMUX_AUX_GPIO_CAM6_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_CAM6_0_SCR                      0
#define PINMUX_AUX_GPIO_CAM6_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_CAM6_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_CAM6_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM6_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM6_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_CAM6_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_CAM6_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM6_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PM_INIT_ENUM                     VGP6
#define PINMUX_AUX_GPIO_CAM6_0_PM_VGP6                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_PM_SPI4                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM6_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM6_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM6_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM6_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM6_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM6_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_CAM6_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM6_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_CAM6_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM6_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_CAM6_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM6_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM6_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM6_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM6_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_CAM7_0
#define PINMUX_AUX_GPIO_CAM7_0                  _MK_ADDR_CONST(0x90103394)
#define PINMUX_AUX_GPIO_CAM7_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_CAM7_0_SCR                      0
#define PINMUX_AUX_GPIO_CAM7_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_CAM7_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_CAM7_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM7_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_CAM7_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_CAM7_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_CAM7_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM7_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_CAM7_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_PM_SPI4                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM7_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM7_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM7_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_CAM7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_CAM7_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_CAM7_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM7_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_CAM7_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM7_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_CAM7_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM7_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_CAM7_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM7_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM7_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM7_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_CAM7_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_MDM1_0
#define PINMUX_AUX_GPIO_MDM1_0                  _MK_ADDR_CONST(0x90103398)
#define PINMUX_AUX_GPIO_MDM1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_MDM1_0_SCR                      0
#define PINMUX_AUX_GPIO_MDM1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_MDM1_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_MDM1_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM1_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_MDM1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_MDM1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_MDM1_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM1_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM1_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_MDM1_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM1_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_MDM1_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM1_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_MDM1_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM1_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM1_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM1_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM1_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_MDM2_0
#define PINMUX_AUX_GPIO_MDM2_0                  _MK_ADDR_CONST(0x9010339c)
#define PINMUX_AUX_GPIO_MDM2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_MDM2_0_SCR                      0
#define PINMUX_AUX_GPIO_MDM2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_MDM2_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_MDM2_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM2_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_MDM2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_MDM2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_MDM2_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM2_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM2_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_MDM2_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM2_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_MDM2_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM2_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_MDM2_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM2_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM2_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM2_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM2_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_MDM3_0
#define PINMUX_AUX_GPIO_MDM3_0                  _MK_ADDR_CONST(0x901033a0)
#define PINMUX_AUX_GPIO_MDM3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_MDM3_0_SCR                      0
#define PINMUX_AUX_GPIO_MDM3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_MDM3_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_MDM3_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM3_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_MDM3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_MDM3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_MDM3_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM3_0_PM_BLINK                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM3_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM3_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_MDM3_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM3_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_MDM3_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM3_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_MDM3_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM3_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM3_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM3_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM3_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_MDM4_0
#define PINMUX_AUX_GPIO_MDM4_0                  _MK_ADDR_CONST(0x901033a4)
#define PINMUX_AUX_GPIO_MDM4_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_MDM4_0_SCR                      0
#define PINMUX_AUX_GPIO_MDM4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_MDM4_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_MDM4_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM4_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_MDM4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_MDM4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_MDM4_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_PM_SPI1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM4_0_PM_CCLA                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM4_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM4_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_MDM4_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM4_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_MDM4_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM4_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_MDM4_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM4_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM4_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM4_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM4_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_MDM5_0
#define PINMUX_AUX_GPIO_MDM5_0                  _MK_ADDR_CONST(0x901033a8)
#define PINMUX_AUX_GPIO_MDM5_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_MDM5_0_SCR                      0
#define PINMUX_AUX_GPIO_MDM5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_MDM5_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_MDM5_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM5_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_MDM5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_MDM5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_MDM5_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_PM_SPI1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM5_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM5_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM5_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_MDM5_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM5_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_MDM5_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM5_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_MDM5_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM5_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM5_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM5_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM5_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_MDM6_0
#define PINMUX_AUX_GPIO_MDM6_0                  _MK_ADDR_CONST(0x901033ac)
#define PINMUX_AUX_GPIO_MDM6_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_MDM6_0_SCR                      0
#define PINMUX_AUX_GPIO_MDM6_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_MDM6_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_MDM6_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM6_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM6_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_MDM6_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_MDM6_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM6_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PM_INIT_ENUM                     SOC
#define PINMUX_AUX_GPIO_MDM6_0_PM_SOC                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM6_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM6_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM6_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM6_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM6_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM6_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_MDM6_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM6_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_MDM6_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM6_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_MDM6_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM6_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM6_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM6_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM6_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_MDM7_0
#define PINMUX_AUX_GPIO_MDM7_0                  _MK_ADDR_CONST(0x901033b0)
#define PINMUX_AUX_GPIO_MDM7_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_MDM7_0_SCR                      0
#define PINMUX_AUX_GPIO_MDM7_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_MDM7_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPIO_MDM7_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM7_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPIO_MDM7_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_MDM7_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_MDM7_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM7_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_GPIO_MDM7_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM7_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM7_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM7_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_MDM7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_MDM7_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_MDM7_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM7_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_MDM7_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM7_0_PARK_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_PARK_RANGE                       5:5
#define PINMUX_AUX_GPIO_MDM7_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM7_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_GPIO_MDM7_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM7_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM7_0_E_OD_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM7_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_MDM7_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART5_TX_0
#define PINMUX_AUX_UART5_TX_0                   _MK_ADDR_CONST(0x901033b4)
#define PINMUX_AUX_UART5_TX_0_SECURE                    0x0
#define PINMUX_AUX_UART5_TX_0_SCR                       0
#define PINMUX_AUX_UART5_TX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART5_TX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART5_TX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_TX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_TX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_TX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART5_TX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_TX_0_PM_SHIFT)
#define PINMUX_AUX_UART5_TX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART5_TX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART5_TX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_TX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PM_INIT_ENUM                      UARTE
#define PINMUX_AUX_UART5_TX_0_PM_UARTE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_PM_SPI3                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_TX_0_PM_NV                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_TX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_TX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART5_TX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_TX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART5_TX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART5_TX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART5_TX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART5_TX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_TX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART5_TX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_TX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART5_TX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART5_TX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART5_TX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_TX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART5_TX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_TX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_TX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_TX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART5_TX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_TX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART5_TX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART5_TX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART5_TX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART5_TX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_TX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART5_TX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_TX_0_PARK_SHIFT)
#define PINMUX_AUX_UART5_TX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART5_TX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART5_TX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART5_TX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_TX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART5_TX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_TX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART5_TX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART5_TX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART5_TX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART5_TX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_TX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART5_TX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_TX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART5_TX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART5_TX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART5_TX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART5_TX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_TX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART5_TX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_TX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART5_TX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART5_TX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART5_TX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART5_TX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_TX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_TX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_TX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART5_RX_0
#define PINMUX_AUX_UART5_RX_0                   _MK_ADDR_CONST(0x901033b8)
#define PINMUX_AUX_UART5_RX_0_SECURE                    0x0
#define PINMUX_AUX_UART5_RX_0_SCR                       0
#define PINMUX_AUX_UART5_RX_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UART5_RX_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART5_RX_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_RX_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_RX_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_RX_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART5_RX_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_RX_0_PM_SHIFT)
#define PINMUX_AUX_UART5_RX_0_PM_RANGE                  1:0
#define PINMUX_AUX_UART5_RX_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UART5_RX_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_RX_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PM_INIT_ENUM                      UARTE
#define PINMUX_AUX_UART5_RX_0_PM_UARTE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_PM_SPI3                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_RX_0_PM_GP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_RX_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_RX_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART5_RX_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RX_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART5_RX_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UART5_RX_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UART5_RX_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UART5_RX_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RX_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART5_RX_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_RX_0_PUPD_SHIFT)
#define PINMUX_AUX_UART5_RX_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UART5_RX_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UART5_RX_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_RX_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UART5_RX_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_RX_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_RX_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_RX_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART5_RX_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RX_0_LOCK_SHIFT)
#define PINMUX_AUX_UART5_RX_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UART5_RX_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UART5_RX_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART5_RX_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RX_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART5_RX_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RX_0_PARK_SHIFT)
#define PINMUX_AUX_UART5_RX_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UART5_RX_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UART5_RX_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UART5_RX_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RX_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART5_RX_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RX_0_E_OD_SHIFT)
#define PINMUX_AUX_UART5_RX_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_UART5_RX_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_UART5_RX_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UART5_RX_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RX_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART5_RX_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RX_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART5_RX_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UART5_RX_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UART5_RX_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UART5_RX_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RX_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART5_RX_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RX_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART5_RX_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_UART5_RX_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_UART5_RX_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_UART5_RX_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RX_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RX_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RX_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART5_RTS_0
#define PINMUX_AUX_UART5_RTS_0                  _MK_ADDR_CONST(0x901033bc)
#define PINMUX_AUX_UART5_RTS_0_SECURE                   0x0
#define PINMUX_AUX_UART5_RTS_0_SCR                      0
#define PINMUX_AUX_UART5_RTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART5_RTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART5_RTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_RTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_RTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_RTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_RTS_0_PM_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART5_RTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART5_RTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_RTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PM_INIT_ENUM                     UARTE
#define PINMUX_AUX_UART5_RTS_0_PM_UARTE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_PM_SPI3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_RTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_RTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_RTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART5_RTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_RTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART5_RTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART5_RTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_RTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART5_RTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_RTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_RTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_RTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART5_RTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART5_RTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART5_RTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART5_RTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART5_RTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART5_RTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART5_RTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART5_RTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART5_RTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART5_RTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART5_RTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART5_RTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_RTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_RTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART5_CTS_0
#define PINMUX_AUX_UART5_CTS_0                  _MK_ADDR_CONST(0x901033c0)
#define PINMUX_AUX_UART5_CTS_0_SECURE                   0x0
#define PINMUX_AUX_UART5_CTS_0_SCR                      0
#define PINMUX_AUX_UART5_CTS_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART5_CTS_0_RESET_VAL                        _MK_MASK_CONST(0x60)
#define PINMUX_AUX_UART5_CTS_0_RESET_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_CTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_READ_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_CTS_0_WRITE_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_UART5_CTS_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_CTS_0_PM_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART5_CTS_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART5_CTS_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_CTS_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PM_INIT_ENUM                     UARTE
#define PINMUX_AUX_UART5_CTS_0_PM_UARTE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_PM_SPI3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_CTS_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_CTS_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_CTS_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_CTS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_CTS_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART5_CTS_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART5_CTS_0_PUPD_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART5_CTS_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART5_CTS_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART5_CTS_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_UART5_CTS_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART5_CTS_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART5_CTS_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART5_CTS_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART5_CTS_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_CTS_0_LOCK_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART5_CTS_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART5_CTS_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART5_CTS_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_CTS_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART5_CTS_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_CTS_0_PARK_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_PARK_RANGE                       5:5
#define PINMUX_AUX_UART5_CTS_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_UART5_CTS_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_UART5_CTS_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_CTS_0_E_OD_SHIFT                       _MK_SHIFT_CONST(11)
#define PINMUX_AUX_UART5_CTS_0_E_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_CTS_0_E_OD_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_E_OD_RANGE                       11:11
#define PINMUX_AUX_UART5_CTS_0_E_OD_WOFFSET                     0x0
#define PINMUX_AUX_UART5_CTS_0_E_OD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_E_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_OD_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART5_CTS_0_E_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_E_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_CTS_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_CTS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_CTS_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_CTS_0_E_LPDR_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART5_CTS_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART5_CTS_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DMIC4_DAT_0
#define PINMUX_AUX_DMIC4_DAT_0                  _MK_ADDR_CONST(0x901033c4)
#define PINMUX_AUX_DMIC4_DAT_0_SECURE                   0x0
#define PINMUX_AUX_DMIC4_DAT_0_SCR                      0
#define PINMUX_AUX_DMIC4_DAT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC4_DAT_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DMIC4_DAT_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC4_DAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC4_DAT_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC4_DAT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC4_DAT_0_PM_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC4_DAT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC4_DAT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_DAT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PM_INIT_ENUM                     DMIC4
#define PINMUX_AUX_DMIC4_DAT_0_PM_DMIC4                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_PM_DSPK0                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC4_DAT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC4_DAT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_DAT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_DAT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC4_DAT_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC4_DAT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC4_DAT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_DAT_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_DAT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC4_DAT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_DAT_0_PARK_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DMIC4_DAT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC4_DAT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DMIC4_DAT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_DAT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_DAT_0_E_HSM_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC4_DAT_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_DMIC4_CLK_0
#define PINMUX_AUX_DMIC4_CLK_0                  _MK_ADDR_CONST(0x901033c8)
#define PINMUX_AUX_DMIC4_CLK_0_SECURE                   0x0
#define PINMUX_AUX_DMIC4_CLK_0_SCR                      0
#define PINMUX_AUX_DMIC4_CLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC4_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_DMIC4_CLK_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC4_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC4_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_DMIC4_CLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC4_CLK_0_PM_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC4_CLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC4_CLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_CLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PM_INIT_ENUM                     DMIC4
#define PINMUX_AUX_DMIC4_CLK_0_PM_DMIC4                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_PM_DSPK0                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC4_CLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC4_CLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_CLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC4_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC4_CLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC4_CLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_CLK_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC4_CLK_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_PARK_RANGE                       5:5
#define PINMUX_AUX_DMIC4_CLK_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC4_CLK_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_DMIC4_CLK_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_CLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC4_CLK_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN0_DIN_0
#define PINMUX_AUX_CAN0_DIN_0                   _MK_ADDR_CONST(0x901033cc)
#define PINMUX_AUX_CAN0_DIN_0_SECURE                    0x0
#define PINMUX_AUX_CAN0_DIN_0_SCR                       0
#define PINMUX_AUX_CAN0_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CAN0_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN0_DIN_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN0_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN0_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN0_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN0_DIN_0_PM_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_CAN0_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CAN0_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PM_INIT_ENUM                      CAN0
#define PINMUX_AUX_CAN0_DIN_0_PM_CAN0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN0_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN0_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN0_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CAN0_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CAN0_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_CAN0_DIN_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN0_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN0_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN0_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CAN0_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CAN0_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CAN0_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DIN_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN0_DIN_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DIN_0_PARK_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_PARK_RANGE                        5:5
#define PINMUX_AUX_CAN0_DIN_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_CAN0_DIN_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_CAN0_DIN_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DIN_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DIN_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DIN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN0_DIN_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN0_DOUT_0
#define PINMUX_AUX_CAN0_DOUT_0                  _MK_ADDR_CONST(0x901033d0)
#define PINMUX_AUX_CAN0_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_CAN0_DOUT_0_SCR                      0
#define PINMUX_AUX_CAN0_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN0_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN0_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN0_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN0_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN0_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN0_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN0_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN0_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PM_INIT_ENUM                     CAN0
#define PINMUX_AUX_CAN0_DOUT_0_PM_CAN0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN0_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN0_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN0_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN0_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN0_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DOUT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN0_DOUT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DOUT_0_PARK_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN0_DOUT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN0_DOUT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN0_DOUT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DOUT_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN0_DOUT_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Reserved address -1877986348 [0x901033d4]

// Register PINMUX_AUX_CAN1_DIN_0
#define PINMUX_AUX_CAN1_DIN_0                   _MK_ADDR_CONST(0x901033d8)
#define PINMUX_AUX_CAN1_DIN_0_SECURE                    0x0
#define PINMUX_AUX_CAN1_DIN_0_SCR                       0
#define PINMUX_AUX_CAN1_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CAN1_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN1_DIN_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN1_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN1_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN1_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN1_DIN_0_PM_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_CAN1_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CAN1_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PM_INIT_ENUM                      CAN1
#define PINMUX_AUX_CAN1_DIN_0_PM_CAN1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN1_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN1_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN1_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CAN1_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CAN1_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_CAN1_DIN_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN1_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN1_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN1_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CAN1_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CAN1_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CAN1_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DIN_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN1_DIN_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DIN_0_PARK_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_PARK_RANGE                        5:5
#define PINMUX_AUX_CAN1_DIN_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_CAN1_DIN_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_CAN1_DIN_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DIN_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DIN_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DIN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN1_DIN_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_CAN1_DOUT_0
#define PINMUX_AUX_CAN1_DOUT_0                  _MK_ADDR_CONST(0x901033dc)
#define PINMUX_AUX_CAN1_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_CAN1_DOUT_0_SCR                      0
#define PINMUX_AUX_CAN1_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAN1_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_CAN1_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN1_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN1_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_CAN1_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN1_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAN1_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAN1_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PM_INIT_ENUM                     CAN1
#define PINMUX_AUX_CAN1_DOUT_0_PM_CAN1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN1_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN1_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN1_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN1_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAN1_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DOUT_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAN1_DOUT_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DOUT_0_PARK_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_PARK_RANGE                       5:5
#define PINMUX_AUX_CAN1_DOUT_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_CAN1_DOUT_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_CAN1_DOUT_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DOUT_0_E_HSM_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAN1_DOUT_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Reserved address -1877986336 [0x901033e0]

// Reserved address -1877986332 [0x901033e4]

// Reserved address -1877986328 [0x901033e8]

// Reserved address -1877986324 [0x901033ec]

// Reserved address -1877986320 [0x901033f0]

// Reserved address -1877986316 [0x901033f4]

// Reserved address -1877986312 [0x901033f8]

// Reserved address -1877986308 [0x901033fc]

// Reserved address -1877986304 [0x90103400]

// Register PINMUX_AUX_GEN9_I2C_SCL_0
#define PINMUX_AUX_GEN9_I2C_SCL_0                       _MK_ADDR_CONST(0x90103404)
#define PINMUX_AUX_GEN9_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_SCR                   0
#define PINMUX_AUX_GEN9_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN9_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN9_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN9_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN9_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN9_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_INIT_ENUM                  I2C9
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_I2C9                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_I2S5                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_PARK_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SCL_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN9_I2C_SDA_0
#define PINMUX_AUX_GEN9_I2C_SDA_0                       _MK_ADDR_CONST(0x90103408)
#define PINMUX_AUX_GEN9_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_SCR                   0
#define PINMUX_AUX_GEN9_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN9_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN9_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN9_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN9_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN9_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_INIT_ENUM                  I2C9
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_I2C9                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_I2S5                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_PARK_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN9_I2C_SDA_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN8_I2C_SCL_0
#define PINMUX_AUX_GEN8_I2C_SCL_0                       _MK_ADDR_CONST(0x9010340c)
#define PINMUX_AUX_GEN8_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_SCR                   0
#define PINMUX_AUX_GEN8_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN8_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN8_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN8_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN8_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN8_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_INIT_ENUM                  I2C8
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_I2C8                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_PARK_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SCL_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN8_I2C_SDA_0
#define PINMUX_AUX_GEN8_I2C_SDA_0                       _MK_ADDR_CONST(0x90103410)
#define PINMUX_AUX_GEN8_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_SCR                   0
#define PINMUX_AUX_GEN8_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN8_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x460)
#define PINMUX_AUX_GEN8_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN8_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN8_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0x1dff)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN8_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_INIT_ENUM                  I2C8
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_I2C8                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_PARK_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_RANGE                    5:5
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_SHIFT                 _MK_SHIFT_CONST(10)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_RANGE                 10:10
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_WOFFSET                       0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_IO_HV_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN8_I2C_SDA_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address -1877986284 [0x90103414]

// Reserved address -1877986280 [0x90103418]

// Reserved address -1877986276 [0x9010341c]

// Reserved address -1877986272 [0x90103420]

// Reserved address -1877986268 [0x90103424]

// Reserved address -1877986264 [0x90103428]

// Register PINMUX_AUX_SAFE_STATE_0
#define PINMUX_AUX_SAFE_STATE_0                 _MK_ADDR_CONST(0x9010342c)
#define PINMUX_AUX_SAFE_STATE_0_SECURE                  0x0
#define PINMUX_AUX_SAFE_STATE_0_SCR                     0
#define PINMUX_AUX_SAFE_STATE_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SAFE_STATE_0_RESET_VAL                       _MK_MASK_CONST(0x60)
#define PINMUX_AUX_SAFE_STATE_0_RESET_MASK                      _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_SAFE_STATE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_READ_MASK                       _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_SAFE_STATE_0_WRITE_MASK                      _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_SAFE_STATE_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SAFE_STATE_0_PM_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_PM_RANGE                        1:0
#define PINMUX_AUX_SAFE_STATE_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SAFE_STATE_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SAFE_STATE_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PM_INIT_ENUM                    SCE
#define PINMUX_AUX_SAFE_STATE_0_PM_SCE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_PM_CHG                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SAFE_STATE_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SAFE_STATE_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SAFE_STATE_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_INIT_ENUM                      PASSTHROUGH
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SAFE_STATE_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SAFE_STATE_0_PUPD_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SAFE_STATE_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SAFE_STATE_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_INIT_ENUM                  NONE
#define PINMUX_AUX_SAFE_STATE_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SAFE_STATE_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SAFE_STATE_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SAFE_STATE_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SAFE_STATE_0_LOCK_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SAFE_STATE_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SAFE_STATE_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SAFE_STATE_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SAFE_STATE_0_PARK_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SAFE_STATE_0_PARK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SAFE_STATE_0_PARK_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_PARK_RANGE                      5:5
#define PINMUX_AUX_SAFE_STATE_0_PARK_WOFFSET                    0x0
#define PINMUX_AUX_SAFE_STATE_0_PARK_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_PARK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_PARK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PARK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_PARK_INIT_ENUM                  PARKED
#define PINMUX_AUX_SAFE_STATE_0_PARK_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_PARK_PARKED                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SAFE_STATE_0_E_OD_SHIFT                      _MK_SHIFT_CONST(11)
#define PINMUX_AUX_SAFE_STATE_0_E_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SAFE_STATE_0_E_OD_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_E_OD_RANGE                      11:11
#define PINMUX_AUX_SAFE_STATE_0_E_OD_WOFFSET                    0x0
#define PINMUX_AUX_SAFE_STATE_0_E_OD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_E_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_OD_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SAFE_STATE_0_E_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_E_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SAFE_STATE_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_RANGE                   6:6
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_SHIFT                    _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SAFE_STATE_0_E_LPDR_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_RANGE                    8:8
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_WOFFSET                  0x0
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_E_LPDR_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SAFE_STATE_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_RANGE                   12:12
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_WOFFSET                 0x0
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SAFE_STATE_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PMU_INT_N_0
#define PINMUX_AUX_PMU_INT_N_0                  _MK_ADDR_CONST(0x90103430)
#define PINMUX_AUX_PMU_INT_N_0_SECURE                   0x0
#define PINMUX_AUX_PMU_INT_N_0_SCR                      0
#define PINMUX_AUX_PMU_INT_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_PMU_INT_N_0_RESET_VAL                        _MK_MASK_CONST(0x40)
#define PINMUX_AUX_PMU_INT_N_0_RESET_MASK                       _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_PMU_INT_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_READ_MASK                        _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_PMU_INT_N_0_WRITE_MASK                       _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PMU_INT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_PMU_INT_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_PMU_INT_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_PMU_INT_N_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_PMU_INT_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_PMU_INT_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PMU_INT_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PMU_INT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PMU_INT_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_PMU_INT_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_PMU_INT_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PMU_INT_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_PMU_INT_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PMU_INT_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PMU_INT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PMU_INT_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PMU_INT_N_0_E_LPDR_SHIFT)
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_RANGE                     8:8
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_WOFFSET                   0x0
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PMU_INT_N_0_E_LPDR_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PMU_INT_N_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PMU_INT_N_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_POWER_ON_0
#define PINMUX_AUX_POWER_ON_0                   _MK_ADDR_CONST(0x90103434)
#define PINMUX_AUX_POWER_ON_0_SECURE                    0x0
#define PINMUX_AUX_POWER_ON_0_SCR                       0
#define PINMUX_AUX_POWER_ON_0_WORD_COUNT                        0x1
#define PINMUX_AUX_POWER_ON_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_POWER_ON_0_RESET_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_POWER_ON_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_READ_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_POWER_ON_0_WRITE_MASK                        _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_POWER_ON_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_POWER_ON_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_POWER_ON_0_PM_SHIFT)
#define PINMUX_AUX_POWER_ON_0_PM_RANGE                  1:0
#define PINMUX_AUX_POWER_ON_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_POWER_ON_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_POWER_ON_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_POWER_ON_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_POWER_ON_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_POWER_ON_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_POWER_ON_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_POWER_ON_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_POWER_ON_0_TRISTATE_SHIFT)
#define PINMUX_AUX_POWER_ON_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_POWER_ON_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_POWER_ON_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_POWER_ON_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_POWER_ON_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_POWER_ON_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_POWER_ON_0_PUPD_SHIFT)
#define PINMUX_AUX_POWER_ON_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_POWER_ON_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_POWER_ON_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_POWER_ON_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_POWER_ON_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_POWER_ON_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_POWER_ON_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_POWER_ON_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_POWER_ON_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_POWER_ON_0_LOCK_SHIFT)
#define PINMUX_AUX_POWER_ON_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_POWER_ON_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_POWER_ON_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_POWER_ON_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_POWER_ON_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_POWER_ON_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_POWER_ON_0_PARK_SHIFT)
#define PINMUX_AUX_POWER_ON_0_PARK_RANGE                        5:5
#define PINMUX_AUX_POWER_ON_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_POWER_ON_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_POWER_ON_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_POWER_ON_0_E_OD_SHIFT                        _MK_SHIFT_CONST(11)
#define PINMUX_AUX_POWER_ON_0_E_OD_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_POWER_ON_0_E_OD_SHIFT)
#define PINMUX_AUX_POWER_ON_0_E_OD_RANGE                        11:11
#define PINMUX_AUX_POWER_ON_0_E_OD_WOFFSET                      0x0
#define PINMUX_AUX_POWER_ON_0_E_OD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_OD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_E_OD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_OD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_OD_INIT_ENUM                    DISABLE
#define PINMUX_AUX_POWER_ON_0_E_OD_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_E_OD_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_POWER_ON_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_POWER_ON_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_POWER_ON_0_E_INPUT_SHIFT)
#define PINMUX_AUX_POWER_ON_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_POWER_ON_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_POWER_ON_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_POWER_ON_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_POWER_ON_0_E_LPDR_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_POWER_ON_0_E_LPDR_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_POWER_ON_0_E_LPDR_SHIFT)
#define PINMUX_AUX_POWER_ON_0_E_LPDR_RANGE                      8:8
#define PINMUX_AUX_POWER_ON_0_E_LPDR_WOFFSET                    0x0
#define PINMUX_AUX_POWER_ON_0_E_LPDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_LPDR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_E_LPDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_LPDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_LPDR_INIT_ENUM                  DISABLE
#define PINMUX_AUX_POWER_ON_0_E_LPDR_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_E_LPDR_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_POWER_ON_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_POWER_ON_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_POWER_ON_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SOC_PWR_REQ_0
#define PINMUX_AUX_SOC_PWR_REQ_0                        _MK_ADDR_CONST(0x90103438)
#define PINMUX_AUX_SOC_PWR_REQ_0_SECURE                         0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_SCR                    0
#define PINMUX_AUX_SOC_PWR_REQ_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SOC_PWR_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define PINMUX_AUX_SOC_PWR_REQ_0_RESET_MASK                     _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_SOC_PWR_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_READ_MASK                      _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_SOC_PWR_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0x11cc)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_RANGE                   8:8
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_WOFFSET                 0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_INIT_ENUM                       DISABLE
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPU_PWR_REQ_0
#define PINMUX_AUX_GPU_PWR_REQ_0                        _MK_ADDR_CONST(0x9010343c)
#define PINMUX_AUX_GPU_PWR_REQ_0_SECURE                         0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_SCR                    0
#define PINMUX_AUX_GPU_PWR_REQ_0_WORD_COUNT                     0x1
#define PINMUX_AUX_GPU_PWR_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GPU_PWR_REQ_0_RESET_MASK                     _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPU_PWR_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_READ_MASK                      _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPU_PWR_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPU_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_RANGE                       1:0
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_INIT_ENUM                   RSVD0
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPU_PWR_REQ_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_GPU_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPU_PWR_REQ_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPU_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPU_PWR_REQ_0_PARK_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_RANGE                     5:5
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPU_PWR_REQ_0_E_OD_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_RANGE                     11:11
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_WOFFSET                   0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_INIT_ENUM                 DISABLE
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_RANGE                   8:8
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_WOFFSET                 0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_INIT_ENUM                       DISABLE
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPU_PWR_REQ_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCPU_PWR_REQ_0
#define PINMUX_AUX_LCPU_PWR_REQ_0                       _MK_ADDR_CONST(0x90103440)
#define PINMUX_AUX_LCPU_PWR_REQ_0_SECURE                        0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_SCR                   0
#define PINMUX_AUX_LCPU_PWR_REQ_0_WORD_COUNT                    0x1
#define PINMUX_AUX_LCPU_PWR_REQ_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define PINMUX_AUX_LCPU_PWR_REQ_0_RESET_MASK                    _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_LCPU_PWR_REQ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_READ_MASK                     _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_LCPU_PWR_REQ_0_WRITE_MASK                    _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_LCPU_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_RANGE                      1:0
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_INIT_ENUM                  RSVD0
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_RSVD0                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCPU_PWR_REQ_0_PARK_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_RANGE                    5:5
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCPU_PWR_REQ_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_BCPU_PWR_REQ_0
#define PINMUX_AUX_BCPU_PWR_REQ_0                       _MK_ADDR_CONST(0x90103444)
#define PINMUX_AUX_BCPU_PWR_REQ_0_SECURE                        0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_SCR                   0
#define PINMUX_AUX_BCPU_PWR_REQ_0_WORD_COUNT                    0x1
#define PINMUX_AUX_BCPU_PWR_REQ_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define PINMUX_AUX_BCPU_PWR_REQ_0_RESET_MASK                    _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_BCPU_PWR_REQ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_READ_MASK                     _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_BCPU_PWR_REQ_0_WRITE_MASK                    _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_BCPU_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_RANGE                      1:0
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_INIT_ENUM                  RSVD0
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_RSVD0                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_BCPU_PWR_REQ_0_PARK_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_RANGE                    5:5
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_SHIFT                    _MK_SHIFT_CONST(11)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_RANGE                    11:11
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_WOFFSET                  0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_INIT_ENUM                        DISABLE
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_OD_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_RANGE                  8:8
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_WOFFSET                        0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_INIT_ENUM                      DISABLE
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_LPDR_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCPU_PWR_REQ_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DIRECTDC1_IN_0
#define PINMUX_AUX_DIRECTDC1_IN_0                       _MK_ADDR_CONST(0x90103448)
#define PINMUX_AUX_DIRECTDC1_IN_0_SECURE                        0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_SCR                   0
#define PINMUX_AUX_DIRECTDC1_IN_0_WORD_COUNT                    0x1
#define PINMUX_AUX_DIRECTDC1_IN_0_RESET_VAL                     _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_DIRECTDC1_IN_0_RESET_MASK                    _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_IN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_READ_MASK                     _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_IN_0_WRITE_MASK                    _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_IN_0_PM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_RANGE                      1:0
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_INIT_ENUM                  DIRECTDC1
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_DIRECTDC1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_IN_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_IN_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_PARK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_RANGE                    5:5
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_SHIFT                   _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_RANGE                   9:9
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_WOFFSET                 0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_INIT_ENUM                       DISABLE
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_HSM_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_SHIFT                        _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_RANGE                        14:13
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_WOFFSET                      0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_DEFAULT                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_INIT_ENUM                    DRIVE_4X
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_1X                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_2X                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_3X                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_4X                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_SHIFT                        _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_RANGE                        15:15
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_WOFFSET                      0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_E_PREEMP_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_SHIFT                        _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_SHIFT)
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_RANGE                        15:15
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_WOFFSET                      0x0
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_INIT_ENUM                    IORESET
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_IN_0_IO_RESET_IORESET                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DIRECTDC1_CLK_0
#define PINMUX_AUX_DIRECTDC1_CLK_0                      _MK_ADDR_CONST(0x9010344c)
#define PINMUX_AUX_DIRECTDC1_CLK_0_SECURE                       0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_SCR                  0
#define PINMUX_AUX_DIRECTDC1_CLK_0_WORD_COUNT                   0x1
#define PINMUX_AUX_DIRECTDC1_CLK_0_RESET_VAL                    _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_DIRECTDC1_CLK_0_RESET_MASK                   _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_CLK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_READ_MASK                    _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_CLK_0_WRITE_MASK                   _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_RANGE                     1:0
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_INIT_ENUM                 DIRECTDC1
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_DIRECTDC1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_RSVD1                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_RSVD2                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PM_RSVD3                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_INIT_ENUM                   PASSTHROUGH
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_PASSTHROUGH                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_INIT_ENUM                       NONE
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_NONE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_RANGE                   5:5
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_WOFFSET                 0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_INIT_ENUM                       PARKED
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_PARK_PARKED                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_RANGE                        6:6
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_SHIFT                  _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_RANGE                  9:9
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_HSM_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_SHIFT                        _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_RANGE                        12:12
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_WOFFSET                      0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_SCHMT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_RANGE                       14:13
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_INIT_ENUM                   DRIVE_4X
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_1X                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_2X                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_3X                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_4X                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_SHIFT                       _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_RANGE                       15:15
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_E_PREEMP_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_RANGE                       15:15
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_CLK_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DIRECTDC1_OUT0_0
#define PINMUX_AUX_DIRECTDC1_OUT0_0                     _MK_ADDR_CONST(0x90103450)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_SECURE                      0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_SCR                         0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DIRECTDC1_OUT0_0_RESET_VAL                   _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_RESET_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_READ_MASK                   _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_WRITE_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT0_0_PM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_RANGE                    1:0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_INIT_ENUM                        DIRECTDC1
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_DIRECTDC1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_RANGE                  5:5
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_SHIFT                 _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_RANGE                 9:9
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_WOFFSET                       0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_HSM_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_SHIFT                      _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_RANGE                      14:13
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_DEFAULT                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_INIT_ENUM                  DRIVE_4X
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_1X                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_2X                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_3X                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_4X                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_E_PREEMP_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_INIT_ENUM                  IORESET
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT0_0_IO_RESET_IORESET                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DIRECTDC1_OUT1_0
#define PINMUX_AUX_DIRECTDC1_OUT1_0                     _MK_ADDR_CONST(0x90103454)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_SECURE                      0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_SCR                         0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DIRECTDC1_OUT1_0_RESET_VAL                   _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_RESET_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_READ_MASK                   _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_WRITE_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT1_0_PM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_RANGE                    1:0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_INIT_ENUM                        DIRECTDC1
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_DIRECTDC1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_RANGE                  5:5
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_SHIFT                 _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_RANGE                 9:9
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_WOFFSET                       0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_HSM_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_SHIFT                      _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_RANGE                      14:13
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_DEFAULT                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_INIT_ENUM                  DRIVE_4X
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_1X                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_2X                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_3X                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_4X                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_E_PREEMP_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_INIT_ENUM                  IORESET
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT1_0_IO_RESET_IORESET                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DIRECTDC1_OUT2_0
#define PINMUX_AUX_DIRECTDC1_OUT2_0                     _MK_ADDR_CONST(0x90103458)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_SECURE                      0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_SCR                         0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DIRECTDC1_OUT2_0_RESET_VAL                   _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_RESET_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_READ_MASK                   _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_WRITE_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT2_0_PM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_RANGE                    1:0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_INIT_ENUM                        DIRECTDC1
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_DIRECTDC1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_RANGE                  5:5
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_SHIFT                 _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_RANGE                 9:9
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_WOFFSET                       0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_HSM_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_SHIFT                      _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_RANGE                      14:13
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_DEFAULT                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_INIT_ENUM                  DRIVE_4X
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_1X                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_2X                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_3X                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_4X                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_E_PREEMP_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_INIT_ENUM                  IORESET
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT2_0_IO_RESET_IORESET                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DIRECTDC1_OUT3_0
#define PINMUX_AUX_DIRECTDC1_OUT3_0                     _MK_ADDR_CONST(0x9010345c)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_SECURE                      0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_SCR                         0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DIRECTDC1_OUT3_0_RESET_VAL                   _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_RESET_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_READ_MASK                   _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_WRITE_MASK                  _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT3_0_PM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_RANGE                    1:0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_INIT_ENUM                        DIRECTDC1
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_DIRECTDC1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_INIT_ENUM                  PASSTHROUGH
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_INIT_ENUM                      NONE
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_RANGE                  5:5
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_WOFFSET                        0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_INIT_ENUM                      PARKED
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_PARK_PARKED                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_RANGE                       6:6
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_SHIFT                 _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_RANGE                 9:9
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_WOFFSET                       0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_HSM_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_RANGE                       12:12
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_WOFFSET                     0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_SHIFT                      _MK_SHIFT_CONST(13)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_RANGE                      14:13
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_DEFAULT                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_INIT_ENUM                  DRIVE_4X
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_1X                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_2X                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_3X                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_4X                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_E_PREEMP_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_SHIFT                      _MK_SHIFT_CONST(15)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_SHIFT)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_RANGE                      15:15
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_WOFFSET                    0x0
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_INIT_ENUM                  IORESET
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DIRECTDC1_OUT3_0_IO_RESET_IORESET                    _MK_ENUM_CONST(1)


// Reserved address -1877986208 [0x90103460]

// Reserved address -1877986204 [0x90103464]

// Reserved address -1877986200 [0x90103468]

// Reserved address -1877986196 [0x9010346c]

// Reserved address -1877986192 [0x90103470]

// Reserved address -1877986188 [0x90103474]

// Reserved address -1877986184 [0x90103478]

// Reserved address -1877986180 [0x9010347c]

// Reserved address -1877986176 [0x90103480]

// Reserved address -1877986172 [0x90103484]

// Reserved address -1877986168 [0x90103488]

// Reserved address -1877986164 [0x9010348c]

// Register PINMUX_AUX_EQOS_TXC_0
#define PINMUX_AUX_EQOS_TXC_0                   _MK_ADDR_CONST(0x90103490)
#define PINMUX_AUX_EQOS_TXC_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_TXC_0_SCR                       0
#define PINMUX_AUX_EQOS_TXC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_TXC_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_TXC_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TXC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TXC_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TXC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TXC_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_TXC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_TXC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TXC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_TXC_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TXC_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TXC_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TXC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TXC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TXC_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_TXC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TXC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_TXC_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TXC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TXC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_TXC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TXC_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_TXC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TXC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_TXC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TXC_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_TXC_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TXC_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_TXC_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TXC_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_TXC_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TXC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TXC_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TXC_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TXC_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TXC_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_TD0_0
#define PINMUX_AUX_EQOS_TD0_0                   _MK_ADDR_CONST(0x90103494)
#define PINMUX_AUX_EQOS_TD0_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_TD0_0_SCR                       0
#define PINMUX_AUX_EQOS_TD0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_TD0_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_TD0_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD0_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD0_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_TD0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_TD0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_TD0_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD0_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD0_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_TD0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_TD0_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_TD0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD0_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_TD0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_TD0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD0_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_TD0_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD0_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_TD0_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD0_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_TD0_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD0_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD0_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD0_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_TD1_0
#define PINMUX_AUX_EQOS_TD1_0                   _MK_ADDR_CONST(0x90103498)
#define PINMUX_AUX_EQOS_TD1_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_TD1_0_SCR                       0
#define PINMUX_AUX_EQOS_TD1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_TD1_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_TD1_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD1_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD1_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_TD1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_TD1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_TD1_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD1_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_TD1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_TD1_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_TD1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD1_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_TD1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_TD1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD1_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_TD1_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD1_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_TD1_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD1_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_TD1_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD1_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD1_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD1_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_TD2_0
#define PINMUX_AUX_EQOS_TD2_0                   _MK_ADDR_CONST(0x9010349c)
#define PINMUX_AUX_EQOS_TD2_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_TD2_0_SCR                       0
#define PINMUX_AUX_EQOS_TD2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_TD2_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_TD2_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD2_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD2_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_TD2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_TD2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_TD2_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD2_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_TD2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_TD2_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_TD2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD2_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_TD2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_TD2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD2_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_TD2_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD2_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_TD2_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD2_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_TD2_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD2_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD2_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD2_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_TD3_0
#define PINMUX_AUX_EQOS_TD3_0                   _MK_ADDR_CONST(0x901034a0)
#define PINMUX_AUX_EQOS_TD3_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_TD3_0_SCR                       0
#define PINMUX_AUX_EQOS_TD3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_TD3_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_TD3_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD3_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TD3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD3_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_TD3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_TD3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_TD3_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD3_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_TD3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_TD3_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TD3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_TD3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD3_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_TD3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_TD3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD3_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_TD3_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD3_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_TD3_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_TD3_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_TD3_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD3_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD3_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TD3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TD3_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_TX_CTL_0
#define PINMUX_AUX_EQOS_TX_CTL_0                        _MK_ADDR_CONST(0x901034a4)
#define PINMUX_AUX_EQOS_TX_CTL_0_SECURE                         0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_SCR                    0
#define PINMUX_AUX_EQOS_TX_CTL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_EQOS_TX_CTL_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_TX_CTL_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TX_CTL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TX_CTL_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TX_CTL_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_RANGE                       1:0
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_INIT_ENUM                   EQOS
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_EQOS                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_SDMMC2                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TX_CTL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TX_CTL_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TX_CTL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TX_CTL_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TX_CTL_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_RANGE                     5:5
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_TX_CTL_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_RD0_0
#define PINMUX_AUX_EQOS_RD0_0                   _MK_ADDR_CONST(0x901034a8)
#define PINMUX_AUX_EQOS_RD0_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_RD0_0_SCR                       0
#define PINMUX_AUX_EQOS_RD0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_RD0_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_RD0_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD0_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD0_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_RD0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_RD0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_RD0_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD0_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD0_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_RD0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_RD0_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_RD0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD0_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_RD0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_RD0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD0_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_RD0_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD0_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_RD0_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD0_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_RD0_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD0_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD0_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD0_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD0_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_RD1_0
#define PINMUX_AUX_EQOS_RD1_0                   _MK_ADDR_CONST(0x901034ac)
#define PINMUX_AUX_EQOS_RD1_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_RD1_0_SCR                       0
#define PINMUX_AUX_EQOS_RD1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_RD1_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_RD1_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD1_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD1_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_RD1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_RD1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_RD1_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD1_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_RD1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_RD1_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_RD1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD1_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_RD1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_RD1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD1_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_RD1_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD1_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_RD1_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD1_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_RD1_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD1_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD1_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD1_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD1_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_RD2_0
#define PINMUX_AUX_EQOS_RD2_0                   _MK_ADDR_CONST(0x901034b0)
#define PINMUX_AUX_EQOS_RD2_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_RD2_0_SCR                       0
#define PINMUX_AUX_EQOS_RD2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_RD2_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_RD2_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD2_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD2_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_RD2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_RD2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_RD2_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD2_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_RD2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_RD2_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_RD2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD2_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_RD2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_RD2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD2_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_RD2_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD2_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_RD2_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD2_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_RD2_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD2_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD2_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD2_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD2_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_RD3_0
#define PINMUX_AUX_EQOS_RD3_0                   _MK_ADDR_CONST(0x901034b4)
#define PINMUX_AUX_EQOS_RD3_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_RD3_0_SCR                       0
#define PINMUX_AUX_EQOS_RD3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_RD3_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_RD3_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD3_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RD3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD3_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_RD3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_RD3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_RD3_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD3_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_RD3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_RD3_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RD3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_RD3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD3_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_RD3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_RD3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD3_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_RD3_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD3_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_RD3_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RD3_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_RD3_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD3_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD3_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RD3_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RD3_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_RX_CTL_0
#define PINMUX_AUX_EQOS_RX_CTL_0                        _MK_ADDR_CONST(0x901034b8)
#define PINMUX_AUX_EQOS_RX_CTL_0_SECURE                         0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_SCR                    0
#define PINMUX_AUX_EQOS_RX_CTL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_EQOS_RX_CTL_0_RESET_VAL                      _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_RX_CTL_0_RESET_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RX_CTL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_READ_MASK                      _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RX_CTL_0_WRITE_MASK                     _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RX_CTL_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_RANGE                       1:0
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_INIT_ENUM                   EQOS
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_EQOS                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_SDMMC2                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RX_CTL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RX_CTL_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RX_CTL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RX_CTL_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RX_CTL_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_RANGE                     5:5
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_SHIFT                    _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_RANGE                    9:9
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_INIT_ENUM                        DISABLE
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_HSM_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_SHIFT                 _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_RANGE                 14:13
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_WOFFSET                       0x0
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_DEFAULT                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_INIT_ENUM                     DRIVE_4X
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_DRIVE_1X                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_DRIVE_2X                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_DRIVE_3X                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RX_CTL_0_DRV_TYPE_DRIVE_4X                      _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_RXC_0
#define PINMUX_AUX_EQOS_RXC_0                   _MK_ADDR_CONST(0x901034bc)
#define PINMUX_AUX_EQOS_RXC_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_RXC_0_SCR                       0
#define PINMUX_AUX_EQOS_RXC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_RXC_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_RXC_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RXC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RXC_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_RXC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RXC_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_RXC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_RXC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RXC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_RXC_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_PM_SDMMC2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RXC_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RXC_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RXC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RXC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RXC_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_RXC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RXC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_RXC_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RXC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_RXC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_RXC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RXC_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_RXC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RXC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_RXC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RXC_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_RXC_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RXC_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_RXC_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_RXC_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_RXC_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RXC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RXC_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RXC_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_RXC_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_RXC_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_MDIO_0
#define PINMUX_AUX_EQOS_MDIO_0                  _MK_ADDR_CONST(0x901034c0)
#define PINMUX_AUX_EQOS_MDIO_0_SECURE                   0x0
#define PINMUX_AUX_EQOS_MDIO_0_SCR                      0
#define PINMUX_AUX_EQOS_MDIO_0_WORD_COUNT                       0x1
#define PINMUX_AUX_EQOS_MDIO_0_RESET_VAL                        _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_MDIO_0_RESET_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_MDIO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_READ_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_MDIO_0_WRITE_MASK                       _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_MDIO_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_MDIO_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_PM_RANGE                 1:0
#define PINMUX_AUX_EQOS_MDIO_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_EQOS_MDIO_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDIO_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PM_INIT_ENUM                     EQOS
#define PINMUX_AUX_EQOS_MDIO_0_PM_EQOS                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_PM_SOC                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_MDIO_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_MDIO_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDIO_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_INIT_ENUM                       PASSTHROUGH
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_PASSTHROUGH                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDIO_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_MDIO_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_INIT_ENUM                   NONE
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_NONE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_MDIO_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_MDIO_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDIO_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDIO_0_PARK_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_MDIO_0_PARK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDIO_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_PARK_RANGE                       5:5
#define PINMUX_AUX_EQOS_MDIO_0_PARK_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_MDIO_0_PARK_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_PARK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_PARK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PARK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_PARK_INIT_ENUM                   PARKED
#define PINMUX_AUX_EQOS_MDIO_0_PARK_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_PARK_PARKED                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDIO_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_RANGE                    6:6
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDIO_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_RANGE                      9:9
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_WOFFSET                    0x0
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_INIT_ENUM                  DISABLE
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_E_HSM_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_SHIFT                    _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_RANGE                    12:12
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_E_SCHMT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_SHIFT                   _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_RANGE                   14:13
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_WOFFSET                 0x0
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_DEFAULT                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_INIT_ENUM                       DRIVE_4X
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_DRIVE_1X                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_DRIVE_2X                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_DRIVE_3X                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_MDIO_0_DRV_TYPE_DRIVE_4X                        _MK_ENUM_CONST(3)


// Register PINMUX_AUX_EQOS_MDC_0
#define PINMUX_AUX_EQOS_MDC_0                   _MK_ADDR_CONST(0x901034c4)
#define PINMUX_AUX_EQOS_MDC_0_SECURE                    0x0
#define PINMUX_AUX_EQOS_MDC_0_SCR                       0
#define PINMUX_AUX_EQOS_MDC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_EQOS_MDC_0_RESET_VAL                         _MK_MASK_CONST(0x6060)
#define PINMUX_AUX_EQOS_MDC_0_RESET_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_MDC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_READ_MASK                         _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_MDC_0_WRITE_MASK                        _MK_MASK_CONST(0x72ff)
#define PINMUX_AUX_EQOS_MDC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_MDC_0_PM_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_PM_RANGE                  1:0
#define PINMUX_AUX_EQOS_MDC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_EQOS_MDC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PM_INIT_ENUM                      EQOS
#define PINMUX_AUX_EQOS_MDC_0_PM_EQOS                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_MDC_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_MDC_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_MDC_0_PUPD_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_EQOS_MDC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_MDC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_EQOS_MDC_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_MDC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_EQOS_MDC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_EQOS_MDC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDC_0_LOCK_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_EQOS_MDC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_MDC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_EQOS_MDC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDC_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_EQOS_MDC_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDC_0_PARK_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_PARK_RANGE                        5:5
#define PINMUX_AUX_EQOS_MDC_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_EQOS_MDC_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_EQOS_MDC_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDC_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDC_0_E_HSM_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_EQOS_MDC_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_EQOS_MDC_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)


// Reserved address -1877986104 [0x901034c8]

// Register PINMUX_AUX_VCOMP_ALERT_0
#define PINMUX_AUX_VCOMP_ALERT_0                        _MK_ADDR_CONST(0x901034cc)
#define PINMUX_AUX_VCOMP_ALERT_0_SECURE                         0x0
#define PINMUX_AUX_VCOMP_ALERT_0_SCR                    0
#define PINMUX_AUX_VCOMP_ALERT_0_WORD_COUNT                     0x1
#define PINMUX_AUX_VCOMP_ALERT_0_RESET_VAL                      _MK_MASK_CONST(0x60)
#define PINMUX_AUX_VCOMP_ALERT_0_RESET_MASK                     _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_VCOMP_ALERT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_READ_MASK                      _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_VCOMP_ALERT_0_WRITE_MASK                     _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_VCOMP_ALERT_0_PM_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_RANGE                       1:0
#define PINMUX_AUX_VCOMP_ALERT_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_VCOMP_ALERT_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_INIT_ENUM                   SOC
#define PINMUX_AUX_VCOMP_ALERT_0_PM_SOC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_VCOMP_ALERT_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_INIT_ENUM                     PASSTHROUGH
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VCOMP_ALERT_0_PUPD_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_INIT_ENUM                 NONE
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_VCOMP_ALERT_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VCOMP_ALERT_0_LOCK_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VCOMP_ALERT_0_PARK_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VCOMP_ALERT_0_PARK_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_RANGE                     5:5
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_WOFFSET                   0x0
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_INIT_ENUM                 PARKED
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_PARK_PARKED                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VCOMP_ALERT_0_E_OD_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_RANGE                     11:11
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_WOFFSET                   0x0
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_INIT_ENUM                 DISABLE
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_RANGE                  6:6
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_RANGE                   8:8
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_WOFFSET                 0x0
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_RANGE                  12:12
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_WOFFSET                        0x0
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_VCOMP_ALERT_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UFS0_RST_0
#define PINMUX_AUX_UFS0_RST_0                   _MK_ADDR_CONST(0x901034d0)
#define PINMUX_AUX_UFS0_RST_0_SECURE                    0x0
#define PINMUX_AUX_UFS0_RST_0_SCR                       0
#define PINMUX_AUX_UFS0_RST_0_WORD_COUNT                        0x1
#define PINMUX_AUX_UFS0_RST_0_RESET_VAL                         _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_UFS0_RST_0_RESET_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_UFS0_RST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_READ_MASK                         _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_UFS0_RST_0_WRITE_MASK                        _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_UFS0_RST_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_UFS0_RST_0_PM_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_PM_RANGE                  1:0
#define PINMUX_AUX_UFS0_RST_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_UFS0_RST_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_RST_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PM_INIT_ENUM                      UFS0
#define PINMUX_AUX_UFS0_RST_0_PM_UFS0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UFS0_RST_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UFS0_RST_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UFS0_RST_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_INIT_ENUM                        PASSTHROUGH
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_RST_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UFS0_RST_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UFS0_RST_0_PUPD_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_UFS0_RST_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_UFS0_RST_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_RST_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PUPD_INIT_ENUM                    NONE
#define PINMUX_AUX_UFS0_RST_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_UFS0_RST_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UFS0_RST_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UFS0_RST_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UFS0_RST_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_LOCK_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_UFS0_RST_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_UFS0_RST_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UFS0_RST_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_RST_0_PARK_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UFS0_RST_0_PARK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_PARK_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_PARK_RANGE                        5:5
#define PINMUX_AUX_UFS0_RST_0_PARK_WOFFSET                      0x0
#define PINMUX_AUX_UFS0_RST_0_PARK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_PARK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_PARK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PARK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_PARK_INIT_ENUM                    PARKED
#define PINMUX_AUX_UFS0_RST_0_PARK_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_PARK_PARKED                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_RST_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_RANGE                     6:6
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_RST_0_E_HSM_SHIFT                       _MK_SHIFT_CONST(9)
#define PINMUX_AUX_UFS0_RST_0_E_HSM_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_E_HSM_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_E_HSM_RANGE                       9:9
#define PINMUX_AUX_UFS0_RST_0_E_HSM_WOFFSET                     0x0
#define PINMUX_AUX_UFS0_RST_0_E_HSM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_HSM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_E_HSM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_HSM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_HSM_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UFS0_RST_0_E_HSM_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_E_HSM_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_RANGE                     12:12
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_WOFFSET                   0x0
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_UFS0_RST_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_RANGE                    14:13
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_WOFFSET                  0x0
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_INIT_ENUM                        DRIVE_4X
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UFS0_RST_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_RANGE                    15:15
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_WOFFSET                  0x0
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_RST_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(15)
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_RST_0_IO_RESET_SHIFT)
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_RANGE                    15:15
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_RST_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UFS0_REF_CLK_0
#define PINMUX_AUX_UFS0_REF_CLK_0                       _MK_ADDR_CONST(0x901034d4)
#define PINMUX_AUX_UFS0_REF_CLK_0_SECURE                        0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_SCR                   0
#define PINMUX_AUX_UFS0_REF_CLK_0_WORD_COUNT                    0x1
#define PINMUX_AUX_UFS0_REF_CLK_0_RESET_VAL                     _MK_MASK_CONST(0xe060)
#define PINMUX_AUX_UFS0_REF_CLK_0_RESET_MASK                    _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_UFS0_REF_CLK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_READ_MASK                     _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_UFS0_REF_CLK_0_WRITE_MASK                    _MK_MASK_CONST(0xf2ff)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_UFS0_REF_CLK_0_PM_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_RANGE                      1:0
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_INIT_ENUM                  UFS0
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_UFS0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_UFS0_REF_CLK_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_INIT_ENUM                    PASSTHROUGH
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_PASSTHROUGH                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_UFS0_REF_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_INIT_ENUM                        NONE
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_NONE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_UFS0_REF_CLK_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_PARK_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_RANGE                    5:5
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_WOFFSET                  0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_INIT_ENUM                        PARKED
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_PARK_PARKED                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(6)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_RANGE                 6:6
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_SHIFT                   _MK_SHIFT_CONST(9)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_RANGE                   9:9
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_WOFFSET                 0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_INIT_ENUM                       DISABLE
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_HSM_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_SHIFT                 _MK_SHIFT_CONST(12)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_RANGE                 12:12
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_WOFFSET                       0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_INIT_ENUM                     DISABLE
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_SCHMT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_SHIFT                        _MK_SHIFT_CONST(13)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_RANGE                        14:13
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_WOFFSET                      0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_DEFAULT                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_INIT_ENUM                    DRIVE_4X
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_DRIVE_1X                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_DRIVE_2X                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_DRIVE_3X                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UFS0_REF_CLK_0_DRV_TYPE_DRIVE_4X                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_SHIFT                        _MK_SHIFT_CONST(15)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_RANGE                        15:15
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_WOFFSET                      0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_INIT_ENUM                    DISABLE
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_E_PREEMP_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_SHIFT                        _MK_SHIFT_CONST(15)
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_RANGE                        15:15
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_WOFFSET                      0x0
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_INIT_ENUM                    IORESET
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UFS0_REF_CLK_0_IO_RESET_IORESET                      _MK_ENUM_CONST(1)


// Reserved address -1877986088 [0x901034d8]

// Reserved address -1877986084 [0x901034dc]

// Reserved address -1877986080 [0x901034e0]

// Register PINMUX_AUX_GP_PWM6_0
#define PINMUX_AUX_GP_PWM6_0                    _MK_ADDR_CONST(0x901034e4)
#define PINMUX_AUX_GP_PWM6_0_SECURE                     0x0
#define PINMUX_AUX_GP_PWM6_0_SCR                        0
#define PINMUX_AUX_GP_PWM6_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GP_PWM6_0_RESET_VAL                  _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GP_PWM6_0_RESET_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GP_PWM6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_READ_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GP_PWM6_0_WRITE_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GP_PWM6_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GP_PWM6_0_PM_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_PM_RANGE                   1:0
#define PINMUX_AUX_GP_PWM6_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GP_PWM6_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GP_PWM6_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PM_INIT_ENUM                       GP
#define PINMUX_AUX_GP_PWM6_0_PM_GP                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_PM_CLDVFS                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GP_PWM6_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GP_PWM6_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GP_PWM6_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM6_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GP_PWM6_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GP_PWM6_0_PUPD_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GP_PWM6_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM6_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GP_PWM6_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_GP_PWM6_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GP_PWM6_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GP_PWM6_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GP_PWM6_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GP_PWM6_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM6_0_LOCK_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GP_PWM6_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM6_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GP_PWM6_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM6_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GP_PWM6_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM6_0_PARK_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_PARK_RANGE                 5:5
#define PINMUX_AUX_GP_PWM6_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM6_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_GP_PWM6_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM6_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GP_PWM6_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM6_0_E_OD_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_GP_PWM6_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM6_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GP_PWM6_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM6_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM6_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM6_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM6_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM6_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GP_PWM7_0
#define PINMUX_AUX_GP_PWM7_0                    _MK_ADDR_CONST(0x901034e8)
#define PINMUX_AUX_GP_PWM7_0_SECURE                     0x0
#define PINMUX_AUX_GP_PWM7_0_SCR                        0
#define PINMUX_AUX_GP_PWM7_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GP_PWM7_0_RESET_VAL                  _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GP_PWM7_0_RESET_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GP_PWM7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_READ_MASK                  _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GP_PWM7_0_WRITE_MASK                         _MK_MASK_CONST(0x19ff)
#define PINMUX_AUX_GP_PWM7_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GP_PWM7_0_PM_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_PM_RANGE                   1:0
#define PINMUX_AUX_GP_PWM7_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GP_PWM7_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GP_PWM7_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PM_INIT_ENUM                       GP
#define PINMUX_AUX_GP_PWM7_0_PM_GP                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_PM_CLDVFS                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GP_PWM7_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GP_PWM7_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GP_PWM7_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM7_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GP_PWM7_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GP_PWM7_0_PUPD_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GP_PWM7_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM7_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GP_PWM7_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PUPD_INIT_ENUM                     NONE
#define PINMUX_AUX_GP_PWM7_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GP_PWM7_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GP_PWM7_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GP_PWM7_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GP_PWM7_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM7_0_LOCK_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GP_PWM7_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM7_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GP_PWM7_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM7_0_PARK_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GP_PWM7_0_PARK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM7_0_PARK_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_PARK_RANGE                 5:5
#define PINMUX_AUX_GP_PWM7_0_PARK_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM7_0_PARK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_PARK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_PARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_PARK_INIT_ENUM                     PARKED
#define PINMUX_AUX_GP_PWM7_0_PARK_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_PARK_PARKED                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM7_0_E_OD_SHIFT                 _MK_SHIFT_CONST(11)
#define PINMUX_AUX_GP_PWM7_0_E_OD_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM7_0_E_OD_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_E_OD_RANGE                 11:11
#define PINMUX_AUX_GP_PWM7_0_E_OD_WOFFSET                       0x0
#define PINMUX_AUX_GP_PWM7_0_E_OD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_OD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_E_OD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_OD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_OD_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GP_PWM7_0_E_OD_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_E_OD_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM7_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_RANGE                      6:6
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM7_0_E_LPDR_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM7_0_E_LPDR_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_RANGE                       8:8
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_WOFFSET                     0x0
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_E_LPDR_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GP_PWM7_0_E_SCHMT_SHIFT)
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_RANGE                      12:12
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_WOFFSET                    0x0
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GP_PWM7_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARAPB_MISC_REGS(_op_) \
_op_(APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0) \
_op_(APB_MISC_GP_HIDREV_0) \
_op_(APB_MISC_GP_ASDBGREG_0) \
_op_(APB_MISC_GP_EMU_REVID_0) \
_op_(APB_MISC_GP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_PADCTL_DFT_0) \
_op_(APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_ECO_SCRATCH0_0) \
_op_(APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0) \
_op_(APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0) \
_op_(APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0) \
_op_(APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0) \
_op_(APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0) \
_op_(APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0) \
_op_(APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0) \
_op_(APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0) \
_op_(APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0) \
_op_(APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0) \
_op_(APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0) \
_op_(APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0) \
_op_(APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0) \
_op_(APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0) \
_op_(APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0) \
_op_(SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0) \
_op_(SATA_AUX_PAD_PLL_CNTL_2_RESERVED_0) \
_op_(SATA_AUX_MISC_CNTL_1_0) \
_op_(SATA_AUX_RX_STAT_INT_0) \
_op_(SATA_AUX_RX_STAT_SET_0) \
_op_(SATA_AUX_RX_STAT_CLR_0) \
_op_(SATA_AUX_SPARE_CFG0_0) \
_op_(SATA_AUX_SPARE_CFG1_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_0_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_1_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_2_0) \
_op_(SATA_AUX_PAD_PLL_CTRL_3_0) \
_op_(SATA_AUX_PAD_L0_AUX_CTRL_0_0) \
_op_(SATA_AUX_SATA_AUX_CTRL_0_0) \
_op_(SATA_AUX_SATA_AUX_CTRL_1_0) \
_op_(PINMUX_AUX_SDMMC1_CLK_0) \
_op_(PINMUX_AUX_SDMMC1_CMD_0) \
_op_(PINMUX_AUX_SDMMC1_DAT3_0) \
_op_(PINMUX_AUX_SDMMC1_DAT2_0) \
_op_(PINMUX_AUX_SDMMC1_DAT1_0) \
_op_(PINMUX_AUX_SDMMC1_DAT0_0) \
_op_(PINMUX_AUX_SDMMC3_CLK_0) \
_op_(PINMUX_AUX_SDMMC3_CMD_0) \
_op_(PINMUX_AUX_SDMMC3_DAT0_0) \
_op_(PINMUX_AUX_SDMMC3_DAT1_0) \
_op_(PINMUX_AUX_SDMMC3_DAT2_0) \
_op_(PINMUX_AUX_SDMMC3_DAT3_0) \
_op_(PINMUX_AUX_PEX_L0_RST_N_0) \
_op_(PINMUX_AUX_PEX_L0_CLKREQ_N_0) \
_op_(PINMUX_AUX_PEX_WAKE_N_0) \
_op_(PINMUX_AUX_PEX_L1_RST_N_0) \
_op_(PINMUX_AUX_PEX_L1_CLKREQ_N_0) \
_op_(PINMUX_AUX_PEX_L2_RST_N_0) \
_op_(PINMUX_AUX_CAN_GPIO2_0) \
_op_(PINMUX_AUX_CAN_GPIO3_0) \
_op_(PINMUX_AUX_CAN_GPIO4_0) \
_op_(PINMUX_AUX_CAN_GPIO5_0) \
_op_(PINMUX_AUX_QSPI_SCK_0) \
_op_(PINMUX_AUX_QSPI_CS_N_0) \
_op_(PINMUX_AUX_QSPI_IO0_0) \
_op_(PINMUX_AUX_QSPI_IO1_0) \
_op_(PINMUX_AUX_QSPI_IO2_0) \
_op_(PINMUX_AUX_QSPI_IO3_0) \
_op_(PINMUX_AUX_DMIC1_CLK_0) \
_op_(PINMUX_AUX_DMIC1_DAT_0) \
_op_(PINMUX_AUX_DMIC2_CLK_0) \
_op_(PINMUX_AUX_DMIC2_DAT_0) \
_op_(PINMUX_AUX_CAN_GPIO0_0) \
_op_(PINMUX_AUX_CAN_GPIO1_0) \
_op_(PINMUX_AUX_GEN1_I2C_SCL_0) \
_op_(PINMUX_AUX_GEN1_I2C_SDA_0) \
_op_(PINMUX_AUX_CAN_GPIO6_0) \
_op_(PINMUX_AUX_CAN_GPIO7_0) \
_op_(PINMUX_AUX_GEN7_I2C_SCL_0) \
_op_(PINMUX_AUX_GEN7_I2C_SDA_0) \
_op_(PINMUX_AUX_CAM_I2C_SCL_0) \
_op_(PINMUX_AUX_CAM_I2C_SDA_0) \
_op_(PINMUX_AUX_PWR_I2C_SCL_0) \
_op_(PINMUX_AUX_PWR_I2C_SDA_0) \
_op_(PINMUX_AUX_UART1_TX_0) \
_op_(PINMUX_AUX_UART1_RX_0) \
_op_(PINMUX_AUX_UART1_RTS_0) \
_op_(PINMUX_AUX_UART1_CTS_0) \
_op_(PINMUX_AUX_UART2_TX_0) \
_op_(PINMUX_AUX_UART2_RX_0) \
_op_(PINMUX_AUX_UART2_RTS_0) \
_op_(PINMUX_AUX_UART2_CTS_0) \
_op_(PINMUX_AUX_UART3_TX_0) \
_op_(PINMUX_AUX_UART3_RX_0) \
_op_(PINMUX_AUX_UART3_RTS_0) \
_op_(PINMUX_AUX_UART3_CTS_0) \
_op_(PINMUX_AUX_UART4_TX_0) \
_op_(PINMUX_AUX_UART4_RX_0) \
_op_(PINMUX_AUX_UART4_RTS_0) \
_op_(PINMUX_AUX_UART4_CTS_0) \
_op_(PINMUX_AUX_UART7_TX_0) \
_op_(PINMUX_AUX_UART7_RX_0) \
_op_(PINMUX_AUX_DAP1_FS_0) \
_op_(PINMUX_AUX_DAP1_DIN_0) \
_op_(PINMUX_AUX_DAP1_DOUT_0) \
_op_(PINMUX_AUX_DAP1_SCLK_0) \
_op_(PINMUX_AUX_DAP2_FS_0) \
_op_(PINMUX_AUX_DAP2_DIN_0) \
_op_(PINMUX_AUX_DAP2_DOUT_0) \
_op_(PINMUX_AUX_DAP2_SCLK_0) \
_op_(PINMUX_AUX_DAP4_FS_0) \
_op_(PINMUX_AUX_DAP4_DIN_0) \
_op_(PINMUX_AUX_DAP4_DOUT_0) \
_op_(PINMUX_AUX_DAP4_SCLK_0) \
_op_(PINMUX_AUX_EXTPERIPH1_CLK_0) \
_op_(PINMUX_AUX_EXTPERIPH2_CLK_0) \
_op_(PINMUX_AUX_CLK_32K_IN_0) \
_op_(PINMUX_AUX_BATT_OC_0) \
_op_(PINMUX_AUX_SHUTDOWN_0) \
_op_(PINMUX_AUX_AUD_MCLK_0) \
_op_(PINMUX_AUX_HDMI_CEC_0) \
_op_(PINMUX_AUX_USB_VBUS_EN0_0) \
_op_(PINMUX_AUX_USB_VBUS_EN1_0) \
_op_(PINMUX_AUX_DP_AUX_CH0_HPD_0) \
_op_(PINMUX_AUX_DP_AUX_CH1_HPD_0) \
_op_(PINMUX_AUX_TOUCH_CLK_0) \
_op_(PINMUX_AUX_PEX_L2_CLKREQ_N_0) \
_op_(PINMUX_AUX_GPIO_WAN1_0) \
_op_(PINMUX_AUX_GPIO_WAN2_0) \
_op_(PINMUX_AUX_GPIO_WAN3_0) \
_op_(PINMUX_AUX_GPIO_WAN4_0) \
_op_(PINMUX_AUX_GPIO_WAN5_0) \
_op_(PINMUX_AUX_GPIO_WAN6_0) \
_op_(PINMUX_AUX_GPIO_WAN7_0) \
_op_(PINMUX_AUX_GPIO_WAN8_0) \
_op_(PINMUX_AUX_GPIO_PQ0_0) \
_op_(PINMUX_AUX_GPIO_PQ1_0) \
_op_(PINMUX_AUX_GPIO_PQ2_0) \
_op_(PINMUX_AUX_GPIO_PQ3_0) \
_op_(PINMUX_AUX_GPIO_PQ4_0) \
_op_(PINMUX_AUX_GPIO_PQ5_0) \
_op_(PINMUX_AUX_GPIO_PQ6_0) \
_op_(PINMUX_AUX_GPIO_PQ7_0) \
_op_(PINMUX_AUX_GPIO_AUD0_0) \
_op_(PINMUX_AUX_GPIO_AUD1_0) \
_op_(PINMUX_AUX_GPIO_AUD2_0) \
_op_(PINMUX_AUX_GPIO_AUD3_0) \
_op_(PINMUX_AUX_GPIO_EDP0_0) \
_op_(PINMUX_AUX_GPIO_EDP1_0) \
_op_(PINMUX_AUX_GPIO_EDP2_0) \
_op_(PINMUX_AUX_GPIO_EDP3_0) \
_op_(PINMUX_AUX_GPIO_SW1_0) \
_op_(PINMUX_AUX_GPIO_SW2_0) \
_op_(PINMUX_AUX_GPIO_SW3_0) \
_op_(PINMUX_AUX_GPIO_SW4_0) \
_op_(PINMUX_AUX_GPIO_DIS0_0) \
_op_(PINMUX_AUX_GPIO_DIS1_0) \
_op_(PINMUX_AUX_GPIO_DIS2_0) \
_op_(PINMUX_AUX_GPIO_DIS3_0) \
_op_(PINMUX_AUX_GPIO_DIS4_0) \
_op_(PINMUX_AUX_GPIO_DIS5_0) \
_op_(PINMUX_AUX_GPIO_SEN0_0) \
_op_(PINMUX_AUX_GPIO_SEN1_0) \
_op_(PINMUX_AUX_GPIO_SEN2_0) \
_op_(PINMUX_AUX_GPIO_SEN3_0) \
_op_(PINMUX_AUX_GPIO_SEN4_0) \
_op_(PINMUX_AUX_GPIO_SEN5_0) \
_op_(PINMUX_AUX_GPIO_SEN6_0) \
_op_(PINMUX_AUX_GPIO_SEN7_0) \
_op_(PINMUX_AUX_GPIO_SEN8_0) \
_op_(PINMUX_AUX_GPIO_SEN9_0) \
_op_(PINMUX_AUX_GPIO_CAM1_0) \
_op_(PINMUX_AUX_GPIO_CAM2_0) \
_op_(PINMUX_AUX_GPIO_CAM3_0) \
_op_(PINMUX_AUX_GPIO_CAM4_0) \
_op_(PINMUX_AUX_GPIO_CAM5_0) \
_op_(PINMUX_AUX_GPIO_CAM6_0) \
_op_(PINMUX_AUX_GPIO_CAM7_0) \
_op_(PINMUX_AUX_GPIO_MDM1_0) \
_op_(PINMUX_AUX_GPIO_MDM2_0) \
_op_(PINMUX_AUX_GPIO_MDM3_0) \
_op_(PINMUX_AUX_GPIO_MDM4_0) \
_op_(PINMUX_AUX_GPIO_MDM5_0) \
_op_(PINMUX_AUX_GPIO_MDM6_0) \
_op_(PINMUX_AUX_GPIO_MDM7_0) \
_op_(PINMUX_AUX_UART5_TX_0) \
_op_(PINMUX_AUX_UART5_RX_0) \
_op_(PINMUX_AUX_UART5_RTS_0) \
_op_(PINMUX_AUX_UART5_CTS_0) \
_op_(PINMUX_AUX_DMIC4_DAT_0) \
_op_(PINMUX_AUX_DMIC4_CLK_0) \
_op_(PINMUX_AUX_CAN0_DIN_0) \
_op_(PINMUX_AUX_CAN0_DOUT_0) \
_op_(PINMUX_AUX_CAN1_DIN_0) \
_op_(PINMUX_AUX_CAN1_DOUT_0) \
_op_(PINMUX_AUX_GEN9_I2C_SCL_0) \
_op_(PINMUX_AUX_GEN9_I2C_SDA_0) \
_op_(PINMUX_AUX_GEN8_I2C_SCL_0) \
_op_(PINMUX_AUX_GEN8_I2C_SDA_0) \
_op_(PINMUX_AUX_SAFE_STATE_0) \
_op_(PINMUX_AUX_PMU_INT_N_0) \
_op_(PINMUX_AUX_POWER_ON_0) \
_op_(PINMUX_AUX_SOC_PWR_REQ_0) \
_op_(PINMUX_AUX_GPU_PWR_REQ_0) \
_op_(PINMUX_AUX_LCPU_PWR_REQ_0) \
_op_(PINMUX_AUX_BCPU_PWR_REQ_0) \
_op_(PINMUX_AUX_DIRECTDC1_IN_0) \
_op_(PINMUX_AUX_DIRECTDC1_CLK_0) \
_op_(PINMUX_AUX_DIRECTDC1_OUT0_0) \
_op_(PINMUX_AUX_DIRECTDC1_OUT1_0) \
_op_(PINMUX_AUX_DIRECTDC1_OUT2_0) \
_op_(PINMUX_AUX_DIRECTDC1_OUT3_0) \
_op_(PINMUX_AUX_EQOS_TXC_0) \
_op_(PINMUX_AUX_EQOS_TD0_0) \
_op_(PINMUX_AUX_EQOS_TD1_0) \
_op_(PINMUX_AUX_EQOS_TD2_0) \
_op_(PINMUX_AUX_EQOS_TD3_0) \
_op_(PINMUX_AUX_EQOS_TX_CTL_0) \
_op_(PINMUX_AUX_EQOS_RD0_0) \
_op_(PINMUX_AUX_EQOS_RD1_0) \
_op_(PINMUX_AUX_EQOS_RD2_0) \
_op_(PINMUX_AUX_EQOS_RD3_0) \
_op_(PINMUX_AUX_EQOS_RX_CTL_0) \
_op_(PINMUX_AUX_EQOS_RXC_0) \
_op_(PINMUX_AUX_EQOS_MDIO_0) \
_op_(PINMUX_AUX_EQOS_MDC_0) \
_op_(PINMUX_AUX_VCOMP_ALERT_0) \
_op_(PINMUX_AUX_UFS0_RST_0) \
_op_(PINMUX_AUX_UFS0_REF_CLK_0) \
_op_(PINMUX_AUX_GP_PWM6_0) \
_op_(PINMUX_AUX_GP_PWM7_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APB_MISC   0x00000000
#define BASE_ADDRESS_APB_MISC_SC1X_PADS_VIP     0x00000428
#define BASE_ADDRESS_APB_MISC_GP        0x00000800
#define BASE_ADDRESS_SATA_AUX   0x00000000
#define BASE_ADDRESS_PINMUX_AUX 0x90103000

//
// ARAPB_MISC REGISTER BANKS
//

#define APB_MISC_SC1X_PADS_VIP0_FIRST_REG 0x0428 // APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_SC1X_PADS_VIP0_LAST_REG 0x0428 // APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_GP0_FIRST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP0_LAST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP1_FIRST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP1_LAST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP2_FIRST_REG 0x0860 // APB_MISC_GP_EMU_REVID_0
#define APB_MISC_GP2_LAST_REG 0x0868 // APB_MISC_GP_PADCTL_DFT_0
#define APB_MISC_GP3_FIRST_REG 0x0880 // APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP3_LAST_REG 0x0890 // APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP4_FIRST_REG 0x08d0 // APB_MISC_GP_ECO_SCRATCH0_0
#define APB_MISC_GP4_LAST_REG 0x08e0 // APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0
#define APB_MISC_GP5_FIRST_REG 0x0a78 // APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0
#define APB_MISC_GP5_LAST_REG 0x0a78 // APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0
#define APB_MISC_GP6_FIRST_REG 0x0a90 // APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0
#define APB_MISC_GP6_LAST_REG 0x0a90 // APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0
#define APB_MISC_GP7_FIRST_REG 0x0a98 // APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0
#define APB_MISC_GP7_LAST_REG 0x0aa4 // APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0
#define APB_MISC_GP8_FIRST_REG 0x0ab0 // APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0
#define APB_MISC_GP8_LAST_REG 0x0abc // APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0
#define APB_MISC_GP9_FIRST_REG 0x0b78 // APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0
#define APB_MISC_GP9_LAST_REG 0x0b78 // APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0
#define SATA_AUX0_FIRST_REG 0x0000 // SATA_AUX_PAD_PLL_CNTL_1_RESERVED_0
#define SATA_AUX0_LAST_REG 0x0038 // SATA_AUX_SATA_AUX_CTRL_1_0
#define PINMUX_AUX0_FIRST_REG 0x90103000 // PINMUX_AUX_SDMMC1_CLK_0
#define PINMUX_AUX0_LAST_REG 0x90103014 // PINMUX_AUX_SDMMC1_DAT0_0
#define PINMUX_AUX1_FIRST_REG 0x9010301c // PINMUX_AUX_SDMMC3_CLK_0
#define PINMUX_AUX1_LAST_REG 0x90103030 // PINMUX_AUX_SDMMC3_DAT3_0
#define PINMUX_AUX2_FIRST_REG 0x90103038 // PINMUX_AUX_PEX_L0_RST_N_0
#define PINMUX_AUX2_LAST_REG 0x9010304c // PINMUX_AUX_PEX_L2_RST_N_0
#define PINMUX_AUX3_FIRST_REG 0x90103064 // PINMUX_AUX_CAN_GPIO2_0
#define PINMUX_AUX3_LAST_REG 0x90103070 // PINMUX_AUX_CAN_GPIO5_0
#define PINMUX_AUX4_FIRST_REG 0x90103088 // PINMUX_AUX_QSPI_SCK_0
#define PINMUX_AUX4_LAST_REG 0x9010309c // PINMUX_AUX_QSPI_IO3_0
#define PINMUX_AUX5_FIRST_REG 0x901030a4 // PINMUX_AUX_DMIC1_CLK_0
#define PINMUX_AUX5_LAST_REG 0x90103160 // PINMUX_AUX_EXTPERIPH2_CLK_0
#define PINMUX_AUX6_FIRST_REG 0x90103168 // PINMUX_AUX_CLK_32K_IN_0
#define PINMUX_AUX6_LAST_REG 0x90103168 // PINMUX_AUX_CLK_32K_IN_0
#define PINMUX_AUX7_FIRST_REG 0x90103170 // PINMUX_AUX_BATT_OC_0
#define PINMUX_AUX7_LAST_REG 0x90103170 // PINMUX_AUX_BATT_OC_0
#define PINMUX_AUX8_FIRST_REG 0x90103180 // PINMUX_AUX_SHUTDOWN_0
#define PINMUX_AUX8_LAST_REG 0x90103180 // PINMUX_AUX_SHUTDOWN_0
#define PINMUX_AUX9_FIRST_REG 0x90103188 // PINMUX_AUX_AUD_MCLK_0
#define PINMUX_AUX9_LAST_REG 0x90103188 // PINMUX_AUX_AUD_MCLK_0
#define PINMUX_AUX10_FIRST_REG 0x901031a0 // PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX10_LAST_REG 0x901031a0 // PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX11_FIRST_REG 0x901031ac // PINMUX_AUX_USB_VBUS_EN0_0
#define PINMUX_AUX11_LAST_REG 0x901031b8 // PINMUX_AUX_DP_AUX_CH1_HPD_0
#define PINMUX_AUX12_FIRST_REG 0x90103220 // PINMUX_AUX_TOUCH_CLK_0
#define PINMUX_AUX12_LAST_REG 0x90103220 // PINMUX_AUX_TOUCH_CLK_0
#define PINMUX_AUX13_FIRST_REG 0x9010324c // PINMUX_AUX_PEX_L2_CLKREQ_N_0
#define PINMUX_AUX13_LAST_REG 0x9010324c // PINMUX_AUX_PEX_L2_CLKREQ_N_0
#define PINMUX_AUX14_FIRST_REG 0x901032a0 // PINMUX_AUX_GPIO_WAN1_0
#define PINMUX_AUX14_LAST_REG 0x901032bc // PINMUX_AUX_GPIO_WAN8_0
#define PINMUX_AUX15_FIRST_REG 0x901032cc // PINMUX_AUX_GPIO_PQ0_0
#define PINMUX_AUX15_LAST_REG 0x901032e8 // PINMUX_AUX_GPIO_PQ7_0
#define PINMUX_AUX16_FIRST_REG 0x9010330c // PINMUX_AUX_GPIO_AUD0_0
#define PINMUX_AUX16_LAST_REG 0x901033d0 // PINMUX_AUX_CAN0_DOUT_0
#define PINMUX_AUX17_FIRST_REG 0x901033d8 // PINMUX_AUX_CAN1_DIN_0
#define PINMUX_AUX17_LAST_REG 0x901033dc // PINMUX_AUX_CAN1_DOUT_0
#define PINMUX_AUX18_FIRST_REG 0x90103404 // PINMUX_AUX_GEN9_I2C_SCL_0
#define PINMUX_AUX18_LAST_REG 0x90103410 // PINMUX_AUX_GEN8_I2C_SDA_0
#define PINMUX_AUX19_FIRST_REG 0x9010342c // PINMUX_AUX_SAFE_STATE_0
#define PINMUX_AUX19_LAST_REG 0x9010345c // PINMUX_AUX_DIRECTDC1_OUT3_0
#define PINMUX_AUX20_FIRST_REG 0x90103490 // PINMUX_AUX_EQOS_TXC_0
#define PINMUX_AUX20_LAST_REG 0x901034c4 // PINMUX_AUX_EQOS_MDC_0
#define PINMUX_AUX21_FIRST_REG 0x901034cc // PINMUX_AUX_VCOMP_ALERT_0
#define PINMUX_AUX21_LAST_REG 0x901034d4 // PINMUX_AUX_UFS0_REF_CLK_0
#define PINMUX_AUX22_FIRST_REG 0x901034e4 // PINMUX_AUX_GP_PWM6_0
#define PINMUX_AUX22_LAST_REG 0x901034e8 // PINMUX_AUX_GP_PWM7_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPB_MISC_H_INC_
