{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511577201113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511577201114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 00:33:20 2017 " "Processing started: Sat Nov 25 00:33:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511577201114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511577201114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Armario -c Armario " "Command: quartus_map --read_settings_files=on --write_settings_files=off Armario -c Armario" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511577201114 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511577201507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integrador-Integrador " "Found design unit 1: Integrador-Integrador" {  } { { "Integrador.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Integrador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integrador " "Found entity 1: Integrador" {  } { { "Integrador.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Integrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg4Bits-Reg4Bits " "Found design unit 1: Reg4Bits-Reg4Bits" {  } { { "Reg4Bits.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Reg4Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg4Bits " "Found entity 1: Reg4Bits" {  } { { "Reg4Bits.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Reg4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decbuttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decbuttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecButtons-DecButtons " "Found design unit 1: DecButtons-DecButtons" {  } { { "DecButtons.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/DecButtons.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202049 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecButtons " "Found entity 1: DecButtons" {  } { { "DecButtons.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/DecButtons.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abrefecha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abrefecha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AbreFecha-af " "Found design unit 1: AbreFecha-af" {  } { { "AbreFecha.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/AbreFecha.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202052 ""} { "Info" "ISGN_ENTITY_NAME" "1 AbreFecha " "Found entity 1: AbreFecha" {  } { { "AbreFecha.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/AbreFecha.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D-save " "Found design unit 1: FF_D-save" {  } { { "FF_D.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/FF_D.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202055 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/FF_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entrada-entrada " "Found design unit 1: Entrada-entrada" {  } { { "Entrada.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Entrada.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Entrada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta-Porta " "Found design unit 1: Porta-Porta" {  } { { "Porta.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Porta.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta " "Found entity 1: Porta" {  } { { "Porta.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecDisplay-DecDisplay " "Found design unit 1: DecDisplay-DecDisplay" {  } { { "DecDisplay.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/DecDisplay.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202064 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecDisplay " "Found entity 1: DecDisplay" {  } { { "DecDisplay.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/DecDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511577202064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511577202064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entrada " "Elaborating entity \"Entrada\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511577202097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecButtons DecButtons:decButtons1 " "Elaborating entity \"DecButtons\" for hierarchy \"DecButtons:decButtons1\"" {  } { { "Entrada.vhd" "decButtons1" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Entrada.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511577202100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecDisplay DecDisplay:decDisplay1 " "Elaborating entity \"DecDisplay\" for hierarchy \"DecDisplay:decDisplay1\"" {  } { { "Entrada.vhd" "decDisplay1" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Entrada.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511577202102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4Bits Reg4Bits:regButtons1 " "Elaborating entity \"Reg4Bits\" for hierarchy \"Reg4Bits:regButtons1\"" {  } { { "Entrada.vhd" "regButtons1" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Entrada.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511577202109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D Reg4Bits:regButtons1\|FF_D:FF_B0 " "Elaborating entity \"FF_D\" for hierarchy \"Reg4Bits:regButtons1\|FF_D:FF_B0\"" {  } { { "Reg4Bits.vhd" "FF_B0" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Reg4Bits.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511577202111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integrador Integrador:Integrador1 " "Elaborating entity \"Integrador\" for hierarchy \"Integrador:Integrador1\"" {  } { { "Entrada.vhd" "Integrador1" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Entrada.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511577202123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta Integrador:Integrador1\|Porta:Porta1 " "Elaborating entity \"Porta\" for hierarchy \"Integrador:Integrador1\|Porta:Porta1\"" {  } { { "Integrador.vhd" "Porta1" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Integrador.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511577202125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AbreFecha Integrador:Integrador1\|Porta:Porta1\|AbreFecha:abreFecha1 " "Elaborating entity \"AbreFecha\" for hierarchy \"Integrador:Integrador1\|Porta:Porta1\|AbreFecha:abreFecha1\"" {  } { { "Porta.vhd" "abreFecha1" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Porta.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511577202132 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "AbreFecha.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/AbreFecha.vhd" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1511577202584 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1511577202585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dec_display\[1\] GND " "Pin \"dec_display\[1\]\" is stuck at GND" {  } { { "Entrada.vhd" "" { Text "C:/Users/uema/Documents/GitHub/cd_armario/Implementação/Entrada.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511577202626 "|Entrada|dec_display[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511577202626 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511577202920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511577203164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511577203164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511577203234 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511577203234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511577203234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511577203234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511577203277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 00:33:23 2017 " "Processing ended: Sat Nov 25 00:33:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511577203277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511577203277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511577203277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511577203277 ""}
