              Synopsys VCS MX Compiled Simulator(simv)
                Version O-2018.09-SP2 -- Feb 28, 2019
              Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED
This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Aug 10 20:32 2019
The file '/users/students/r0622838/digital-design-flow-aes/01_VERIFICATION/inter.vpd' was opened successfully.
275375000 PS
Report NOTE at 275375000 PS in design unit AES128_TB(BEHAVIOURAL) from process /AES128_TB/PSTIM:
    "Tests done"
278675000 PS
Report NOTE at 278675000 PS in design unit AES128_TB(BEHAVIOURAL) from process /AES128_TB/PSTIM:
    "Measurement done"
Report NOTE at 278675000 PS in design unit AES128_TB(BEHAVIOURAL) from process /AES128_TB/PSTIM:
    "Saving report done"
Report NOTE at 278675000 PS in design unit AES128_TB(BEHAVIOURAL) from process /AES128_TB/PSTIM:
    "Simulation ended"
(simv): Simulation complete, time is 27870000 (10 PS).
