$date
	Fri Sep 21 14:16:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out0 $end
$var wire 1 % out1 $end
$var wire 1 & out2 $end
$var wire 1 ' out3 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 / A0andA1 $end
$var wire 1 0 A0andnA1 $end
$var wire 1 1 address0 $end
$var wire 1 2 address1 $end
$var wire 1 3 enable $end
$var wire 1 4 nA0 $end
$var wire 1 5 nA0andA1 $end
$var wire 1 6 nA0andnA1 $end
$var wire 1 7 nA1 $end
$var wire 1 ( out0 $end
$var wire 1 ) out1 $end
$var wire 1 * out2 $end
$var wire 1 + out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z7
x6
z5
z4
03
02
01
z0
z/
0.
0-
0,
z+
z*
z)
z(
x'
x&
x%
x$
z#
z"
z!
$end
#50000
0+
0*
0)
0(
0/
00
05
14
17
#100000
16
#1000000
1,
11
#1050000
04
10
#1100000
06
#2000000
1-
12
0,
01
#2050000
07
14
00
#2100000
15
#3000000
1,
11
#3050000
04
1/
#3100000
05
#4000000
0-
02
0,
01
1.
13
#4050000
17
14
0/
1+
#4100000
16
0+
#4150000
1(
#5000000
1,
11
#5050000
04
10
#5100000
06
1)
#5150000
0(
#6000000
1-
12
0,
01
#6050000
07
14
00
#6100000
15
0)
#6150000
1*
#7000000
1,
11
#7050000
04
1/
#7100000
05
1+
#7150000
0*
#8000000
