cocci_test_suite() {
	char cocci_id/* drivers/staging/rts5208/sd.c 393 */;
	u16 cocci_id/* drivers/staging/rts5208/sd.c 39 */;
	unsigned int cocci_id/* drivers/staging/rts5208/sd.c 3854 */;
	int *cocci_id/* drivers/staging/rts5208/sd.c 3813 */;
	struct scsi_cmnd *cocci_id/* drivers/staging/rts5208/sd.c 3812 */;
	u8 cocci_id/* drivers/staging/rts5208/sd.c 3746 */[18];
	u8 *cocci_id/* drivers/staging/rts5208/sd.c 3699 */;
	struct rtsx_chip *cocci_id/* drivers/staging/rts5208/sd.c 3699 */;
	int cocci_id/* drivers/staging/rts5208/sd.c 3699 */;
	bool cocci_id/* drivers/staging/rts5208/sd.c 3577 */;
	u32 cocci_id/* drivers/staging/rts5208/sd.c 3575 */;
	struct sd_info cocci_id/* drivers/staging/rts5208/sd.c 3052 */;
	u8 cocci_id/* drivers/staging/rts5208/sd.c 2876 */[16];
	u8 cocci_id/* drivers/staging/rts5208/sd.c 2637 */[8];
	int (*cocci_id/* drivers/staging/rts5208/sd.c 1738 */)(struct rtsx_chip *chip,
							       u8 sample_point);
	u32 cocci_id/* drivers/staging/rts5208/sd.c 1736 */[3];
	struct timing_phase_path cocci_id/* drivers/staging/rts5208/sd.c 1616 */[MAX_PHASE + 1];
	void cocci_id/* drivers/staging/rts5208/sd.c 1516 */;
	u8 cocci_id/* drivers/staging/rts5208/sd.c 1492 */[5];
	struct sd_info *cocci_id/* drivers/staging/rts5208/sd.c 1490 */;
	u8 cocci_id/* drivers/staging/rts5208/sd.c 1176 */;
}
