
ubuntu-preinstalled/findmnt:     file format elf32-littlearm


Disassembly of section .init:

000022d0 <.init>:
    22d0:	push	{r3, lr}
    22d4:	bl	4414 <__assert_fail@plt+0x19ac>
    22d8:	pop	{r3, pc}

Disassembly of section .plt:

000022dc <mnt_table_set_parser_errcb@plt-0x14>:
    22dc:	push	{lr}		; (str lr, [sp, #-4]!)
    22e0:	ldr	lr, [pc, #4]	; 22ec <mnt_table_set_parser_errcb@plt-0x4>
    22e4:	add	lr, pc, lr
    22e8:	ldr	pc, [lr, #8]!
    22ec:	andeq	r8, r1, ip, asr #20

000022f0 <mnt_table_set_parser_errcb@plt>:
    22f0:	add	ip, pc, #0, 12
    22f4:	add	ip, ip, #24, 20	; 0x18000
    22f8:	ldr	pc, [ip, #2636]!	; 0xa4c

000022fc <scols_column_set_json_type@plt>:
    22fc:	add	ip, pc, #0, 12
    2300:	add	ip, ip, #24, 20	; 0x18000
    2304:	ldr	pc, [ip, #2628]!	; 0xa44

00002308 <strstr@plt>:
    2308:	add	ip, pc, #0, 12
    230c:	add	ip, ip, #24, 20	; 0x18000
    2310:	ldr	pc, [ip, #2620]!	; 0xa3c

00002314 <mnt_fs_get_source@plt>:
    2314:	add	ip, pc, #0, 12
    2318:	add	ip, ip, #24, 20	; 0x18000
    231c:	ldr	pc, [ip, #2612]!	; 0xa34

00002320 <raise@plt>:
    2320:	add	ip, pc, #0, 12
    2324:	add	ip, ip, #24, 20	; 0x18000
    2328:	ldr	pc, [ip, #2604]!	; 0xa2c

0000232c <mnt_get_fstype@plt>:
    232c:	add	ip, pc, #0, 12
    2330:	add	ip, ip, #24, 20	; 0x18000
    2334:	ldr	pc, [ip, #2596]!	; 0xa24

00002338 <mnt_fs_get_id@plt>:
    2338:	add	ip, pc, #0, 12
    233c:	add	ip, ip, #24, 20	; 0x18000
    2340:	ldr	pc, [ip, #2588]!	; 0xa1c

00002344 <mnt_unref_table@plt>:
    2344:	add	ip, pc, #0, 12
    2348:	add	ip, ip, #24, 20	; 0x18000
    234c:	ldr	pc, [ip, #2580]!	; 0xa14

00002350 <mnt_fs_get_fstype@plt>:
    2350:	add	ip, pc, #0, 12
    2354:	add	ip, ip, #24, 20	; 0x18000
    2358:	ldr	pc, [ip, #2572]!	; 0xa0c

0000235c <scols_line_refer_data@plt>:
    235c:	add	ip, pc, #0, 12
    2360:	add	ip, ip, #24, 20	; 0x18000
    2364:	ldr	pc, [ip, #2564]!	; 0xa04

00002368 <strcmp@plt>:
    2368:	add	ip, pc, #0, 12
    236c:	add	ip, ip, #24, 20	; 0x18000
    2370:	ldr	pc, [ip, #2556]!	; 0x9fc

00002374 <__cxa_finalize@plt>:
    2374:	add	ip, pc, #0, 12
    2378:	add	ip, ip, #24, 20	; 0x18000
    237c:	ldr	pc, [ip, #2548]!	; 0x9f4

00002380 <strtol@plt>:
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #24, 20	; 0x18000
    2388:	ldr	pc, [ip, #2540]!	; 0x9ec

0000238c <strcspn@plt>:
    238c:	add	ip, pc, #0, 12
    2390:	add	ip, ip, #24, 20	; 0x18000
    2394:	ldr	pc, [ip, #2532]!	; 0x9e4

00002398 <scols_table_set_name@plt>:
    2398:	add	ip, pc, #0, 12
    239c:	add	ip, ip, #24, 20	; 0x18000
    23a0:	ldr	pc, [ip, #2524]!	; 0x9dc

000023a4 <scols_table_enable_noheadings@plt>:
    23a4:	add	ip, pc, #0, 12
    23a8:	add	ip, ip, #24, 20	; 0x18000
    23ac:	ldr	pc, [ip, #2516]!	; 0x9d4

000023b0 <scols_table_new_column@plt>:
    23b0:	add	ip, pc, #0, 12
    23b4:	add	ip, ip, #24, 20	; 0x18000
    23b8:	ldr	pc, [ip, #2508]!	; 0x9cc

000023bc <mnt_table_find_source@plt>:
    23bc:	add	ip, pc, #0, 12
    23c0:	add	ip, ip, #24, 20	; 0x18000
    23c4:	ldr	pc, [ip, #2500]!	; 0x9c4

000023c8 <fflush@plt>:
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #24, 20	; 0x18000
    23d0:	ldr	pc, [ip, #2492]!	; 0x9bc

000023d4 <scols_free_iter@plt>:
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #24, 20	; 0x18000
    23dc:	ldr	pc, [ip, #2484]!	; 0x9b4

000023e0 <mnt_reset_table@plt>:
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #24, 20	; 0x18000
    23e8:	ldr	pc, [ip, #2476]!	; 0x9ac

000023ec <free@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #24, 20	; 0x18000
    23f4:	ldr	pc, [ip, #2468]!	; 0x9a4

000023f8 <fgets@plt>:
    23f8:	add	ip, pc, #0, 12
    23fc:	add	ip, ip, #24, 20	; 0x18000
    2400:	ldr	pc, [ip, #2460]!	; 0x99c

00002404 <mnt_table_next_fs@plt>:
    2404:	add	ip, pc, #0, 12
    2408:	add	ip, ip, #24, 20	; 0x18000
    240c:	ldr	pc, [ip, #2452]!	; 0x994

00002410 <scols_table_enable_raw@plt>:
    2410:	add	ip, pc, #0, 12
    2414:	add	ip, ip, #24, 20	; 0x18000
    2418:	ldr	pc, [ip, #2444]!	; 0x98c

0000241c <ferror@plt>:
    241c:	add	ip, pc, #0, 12
    2420:	add	ip, ip, #24, 20	; 0x18000
    2424:	ldr	pc, [ip, #2436]!	; 0x984

00002428 <strndup@plt>:
    2428:			; <UNDEFINED> instruction: 0xe7fd4778
    242c:	add	ip, pc, #0, 12
    2430:	add	ip, ip, #24, 20	; 0x18000
    2434:	ldr	pc, [ip, #2424]!	; 0x978

00002438 <_exit@plt>:
    2438:	add	ip, pc, #0, 12
    243c:	add	ip, ip, #24, 20	; 0x18000
    2440:	ldr	pc, [ip, #2416]!	; 0x970

00002444 <memcpy@plt>:
    2444:	add	ip, pc, #0, 12
    2448:	add	ip, ip, #24, 20	; 0x18000
    244c:	ldr	pc, [ip, #2408]!	; 0x968

00002450 <mnt_new_iter@plt>:
    2450:	add	ip, pc, #0, 12
    2454:	add	ip, ip, #24, 20	; 0x18000
    2458:	ldr	pc, [ip, #2400]!	; 0x960

0000245c <__strtoull_internal@plt>:
    245c:	add	ip, pc, #0, 12
    2460:	add	ip, ip, #24, 20	; 0x18000
    2464:	ldr	pc, [ip, #2392]!	; 0x958

00002468 <mnt_table_parse_mtab@plt>:
    2468:	add	ip, pc, #0, 12
    246c:	add	ip, ip, #24, 20	; 0x18000
    2470:	ldr	pc, [ip, #2384]!	; 0x950

00002474 <mnt_resolve_target@plt>:
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #24, 20	; 0x18000
    247c:	ldr	pc, [ip, #2376]!	; 0x948

00002480 <mnt_fs_get_user_options@plt>:
    2480:	add	ip, pc, #0, 12
    2484:	add	ip, ip, #24, 20	; 0x18000
    2488:	ldr	pc, [ip, #2368]!	; 0x940

0000248c <mnt_tabdiff_next_change@plt>:
    248c:	add	ip, pc, #0, 12
    2490:	add	ip, ip, #24, 20	; 0x18000
    2494:	ldr	pc, [ip, #2360]!	; 0x938

00002498 <scols_table_print_range@plt>:
    2498:	add	ip, pc, #0, 12
    249c:	add	ip, ip, #24, 20	; 0x18000
    24a0:	ldr	pc, [ip, #2352]!	; 0x930

000024a4 <uname@plt>:
    24a4:	add	ip, pc, #0, 12
    24a8:	add	ip, ip, #24, 20	; 0x18000
    24ac:	ldr	pc, [ip, #2344]!	; 0x928

000024b0 <dcgettext@plt>:
    24b0:	add	ip, pc, #0, 12
    24b4:	add	ip, ip, #24, 20	; 0x18000
    24b8:	ldr	pc, [ip, #2336]!	; 0x920

000024bc <strdup@plt>:
    24bc:			; <UNDEFINED> instruction: 0xe7fd4778
    24c0:	add	ip, pc, #0, 12
    24c4:	add	ip, ip, #24, 20	; 0x18000
    24c8:	ldr	pc, [ip, #2324]!	; 0x914

000024cc <__stack_chk_fail@plt>:
    24cc:	add	ip, pc, #0, 12
    24d0:	add	ip, ip, #24, 20	; 0x18000
    24d4:	ldr	pc, [ip, #2316]!	; 0x90c

000024d8 <mnt_cache_find_tag_value@plt>:
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #24, 20	; 0x18000
    24e0:	ldr	pc, [ip, #2308]!	; 0x904

000024e4 <rewind@plt>:
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #24, 20	; 0x18000
    24ec:	ldr	pc, [ip, #2300]!	; 0x8fc

000024f0 <realloc@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #24, 20	; 0x18000
    24f8:	ldr	pc, [ip, #2292]!	; 0x8f4

000024fc <mnt_new_table@plt>:
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #24, 20	; 0x18000
    2504:	ldr	pc, [ip, #2284]!	; 0x8ec

00002508 <textdomain@plt>:
    2508:	add	ip, pc, #0, 12
    250c:	add	ip, ip, #24, 20	; 0x18000
    2510:	ldr	pc, [ip, #2276]!	; 0x8e4

00002514 <scols_table_remove_lines@plt>:
    2514:	add	ip, pc, #0, 12
    2518:	add	ip, ip, #24, 20	; 0x18000
    251c:	ldr	pc, [ip, #2268]!	; 0x8dc

00002520 <mnt_resolve_spec@plt>:
    2520:	add	ip, pc, #0, 12
    2524:	add	ip, ip, #24, 20	; 0x18000
    2528:	ldr	pc, [ip, #2260]!	; 0x8d4

0000252c <err@plt>:
    252c:	add	ip, pc, #0, 12
    2530:	add	ip, ip, #24, 20	; 0x18000
    2534:	ldr	pc, [ip, #2252]!	; 0x8cc

00002538 <poll@plt>:
    2538:	add	ip, pc, #0, 12
    253c:	add	ip, ip, #24, 20	; 0x18000
    2540:	ldr	pc, [ip, #2244]!	; 0x8c4

00002544 <udev_new@plt>:
    2544:	add	ip, pc, #0, 12
    2548:	add	ip, ip, #24, 20	; 0x18000
    254c:	ldr	pc, [ip, #2236]!	; 0x8bc

00002550 <mnt_fs_get_fs_options@plt>:
    2550:	add	ip, pc, #0, 12
    2554:	add	ip, ip, #24, 20	; 0x18000
    2558:	ldr	pc, [ip, #2228]!	; 0x8b4

0000255c <scols_new_table@plt>:
    255c:	add	ip, pc, #0, 12
    2560:	add	ip, ip, #24, 20	; 0x18000
    2564:	ldr	pc, [ip, #2220]!	; 0x8ac

00002568 <scols_table_enable_ascii@plt>:
    2568:	add	ip, pc, #0, 12
    256c:	add	ip, ip, #24, 20	; 0x18000
    2570:	ldr	pc, [ip, #2212]!	; 0x8a4

00002574 <mnt_table_parse_stream@plt>:
    2574:	add	ip, pc, #0, 12
    2578:	add	ip, ip, #24, 20	; 0x18000
    257c:	ldr	pc, [ip, #2204]!	; 0x89c

00002580 <scols_table_enable_export@plt>:
    2580:	add	ip, pc, #0, 12
    2584:	add	ip, ip, #24, 20	; 0x18000
    2588:	ldr	pc, [ip, #2196]!	; 0x894

0000258c <__fpending@plt>:
    258c:	add	ip, pc, #0, 12
    2590:	add	ip, ip, #24, 20	; 0x18000
    2594:	ldr	pc, [ip, #2188]!	; 0x88c

00002598 <scols_line_set_userdata@plt>:
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #24, 20	; 0x18000
    25a0:	ldr	pc, [ip, #2180]!	; 0x884

000025a4 <mnt_diff_tables@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #24, 20	; 0x18000
    25ac:	ldr	pc, [ip, #2172]!	; 0x87c

000025b0 <scols_table_get_stream@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #24, 20	; 0x18000
    25b8:	ldr	pc, [ip, #2164]!	; 0x874

000025bc <mnt_fs_get_target@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #24, 20	; 0x18000
    25c4:	ldr	pc, [ip, #2156]!	; 0x86c

000025c8 <mnt_fs_get_optional_fields@plt>:
    25c8:	add	ip, pc, #0, 12
    25cc:	add	ip, ip, #24, 20	; 0x18000
    25d0:	ldr	pc, [ip, #2148]!	; 0x864

000025d4 <mnt_fs_get_root@plt>:
    25d4:	add	ip, pc, #0, 12
    25d8:	add	ip, ip, #24, 20	; 0x18000
    25dc:	ldr	pc, [ip, #2140]!	; 0x85c

000025e0 <mnt_table_uniq_fs@plt>:
    25e0:	add	ip, pc, #0, 12
    25e4:	add	ip, ip, #24, 20	; 0x18000
    25e8:	ldr	pc, [ip, #2132]!	; 0x854

000025ec <mnt_fs_get_tid@plt>:
    25ec:	add	ip, pc, #0, 12
    25f0:	add	ip, ip, #24, 20	; 0x18000
    25f4:	ldr	pc, [ip, #2124]!	; 0x84c

000025f8 <mnt_free_tabdiff@plt>:
    25f8:	add	ip, pc, #0, 12
    25fc:	add	ip, ip, #24, 20	; 0x18000
    2600:	ldr	pc, [ip, #2116]!	; 0x844

00002604 <malloc@plt>:
    2604:	add	ip, pc, #0, 12
    2608:	add	ip, ip, #24, 20	; 0x18000
    260c:	ldr	pc, [ip, #2108]!	; 0x83c

00002610 <mnt_fs_get_freq@plt>:
    2610:	add	ip, pc, #0, 12
    2614:	add	ip, ip, #24, 20	; 0x18000
    2618:	ldr	pc, [ip, #2100]!	; 0x834

0000261c <__libc_start_main@plt>:
    261c:	add	ip, pc, #0, 12
    2620:	add	ip, ip, #24, 20	; 0x18000
    2624:	ldr	pc, [ip, #2092]!	; 0x82c

00002628 <scols_table_new_line@plt>:
    2628:	add	ip, pc, #0, 12
    262c:	add	ip, ip, #24, 20	; 0x18000
    2630:	ldr	pc, [ip, #2084]!	; 0x824

00002634 <scols_unref_table@plt>:
    2634:	add	ip, pc, #0, 12
    2638:	add	ip, ip, #24, 20	; 0x18000
    263c:	ldr	pc, [ip, #2076]!	; 0x81c

00002640 <__vfprintf_chk@plt>:
    2640:	add	ip, pc, #0, 12
    2644:	add	ip, ip, #24, 20	; 0x18000
    2648:	ldr	pc, [ip, #2068]!	; 0x814

0000264c <mnt_fs_get_vfs_options@plt>:
    264c:	add	ip, pc, #0, 12
    2650:	add	ip, ip, #24, 20	; 0x18000
    2654:	ldr	pc, [ip, #2060]!	; 0x80c

00002658 <__ctype_tolower_loc@plt>:
    2658:	add	ip, pc, #0, 12
    265c:	add	ip, ip, #24, 20	; 0x18000
    2660:	ldr	pc, [ip, #2052]!	; 0x804

00002664 <__gmon_start__@plt>:
    2664:	add	ip, pc, #0, 12
    2668:	add	ip, ip, #24, 20	; 0x18000
    266c:	ldr	pc, [ip, #2044]!	; 0x7fc

00002670 <getopt_long@plt>:
    2670:	add	ip, pc, #0, 12
    2674:	add	ip, ip, #24, 20	; 0x18000
    2678:	ldr	pc, [ip, #2036]!	; 0x7f4

0000267c <__ctype_b_loc@plt>:
    267c:	add	ip, pc, #0, 12
    2680:	add	ip, ip, #24, 20	; 0x18000
    2684:	ldr	pc, [ip, #2028]!	; 0x7ec

00002688 <mnt_fs_get_srcpath@plt>:
    2688:	add	ip, pc, #0, 12
    268c:	add	ip, ip, #24, 20	; 0x18000
    2690:	ldr	pc, [ip, #2020]!	; 0x7e4

00002694 <exit@plt>:
    2694:	add	ip, pc, #0, 12
    2698:	add	ip, ip, #24, 20	; 0x18000
    269c:	ldr	pc, [ip, #2012]!	; 0x7dc

000026a0 <feof@plt>:
    26a0:	add	ip, pc, #0, 12
    26a4:	add	ip, ip, #24, 20	; 0x18000
    26a8:	ldr	pc, [ip, #2004]!	; 0x7d4

000026ac <udev_unref@plt>:
    26ac:	add	ip, pc, #0, 12
    26b0:	add	ip, ip, #24, 20	; 0x18000
    26b4:	ldr	pc, [ip, #1996]!	; 0x7cc

000026b8 <strtoul@plt>:
    26b8:	add	ip, pc, #0, 12
    26bc:	add	ip, ip, #24, 20	; 0x18000
    26c0:	ldr	pc, [ip, #1988]!	; 0x7c4

000026c4 <strlen@plt>:
    26c4:	add	ip, pc, #0, 12
    26c8:	add	ip, ip, #24, 20	; 0x18000
    26cc:	ldr	pc, [ip, #1980]!	; 0x7bc

000026d0 <scols_table_next_line@plt>:
    26d0:	add	ip, pc, #0, 12
    26d4:	add	ip, ip, #24, 20	; 0x18000
    26d8:	ldr	pc, [ip, #1972]!	; 0x7b4

000026dc <strchr@plt>:
    26dc:	add	ip, pc, #0, 12
    26e0:	add	ip, ip, #24, 20	; 0x18000
    26e4:	ldr	pc, [ip, #1964]!	; 0x7ac

000026e8 <warnx@plt>:
    26e8:	add	ip, pc, #0, 12
    26ec:	add	ip, ip, #24, 20	; 0x18000
    26f0:	ldr	pc, [ip, #1956]!	; 0x7a4

000026f4 <mnt_init_debug@plt>:
    26f4:	add	ip, pc, #0, 12
    26f8:	add	ip, ip, #24, 20	; 0x18000
    26fc:	ldr	pc, [ip, #1948]!	; 0x79c

00002700 <mnt_new_cache@plt>:
    2700:	add	ip, pc, #0, 12
    2704:	add	ip, ip, #24, 20	; 0x18000
    2708:	ldr	pc, [ip, #1940]!	; 0x794

0000270c <mnt_fs_get_tag@plt>:
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #24, 20	; 0x18000
    2714:	ldr	pc, [ip, #1932]!	; 0x78c

00002718 <__errno_location@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #24, 20	; 0x18000
    2720:	ldr	pc, [ip, #1924]!	; 0x784

00002724 <mnt_resolve_path@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #24, 20	; 0x18000
    272c:	ldr	pc, [ip, #1916]!	; 0x77c

00002730 <mnt_table_set_iter@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #24, 20	; 0x18000
    2738:	ldr	pc, [ip, #1908]!	; 0x774

0000273c <mnt_iter_get_direction@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #24, 20	; 0x18000
    2744:	ldr	pc, [ip, #1900]!	; 0x76c

00002748 <mnt_fs_is_pseudofs@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #24, 20	; 0x18000
    2750:	ldr	pc, [ip, #1892]!	; 0x764

00002754 <strncasecmp@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #24, 20	; 0x18000
    275c:	ldr	pc, [ip, #1884]!	; 0x75c

00002760 <__cxa_atexit@plt>:
    2760:			; <UNDEFINED> instruction: 0xe7fd4778
    2764:	add	ip, pc, #0, 12
    2768:	add	ip, ip, #24, 20	; 0x18000
    276c:	ldr	pc, [ip, #1872]!	; 0x750

00002770 <__isoc99_sscanf@plt>:
    2770:	add	ip, pc, #0, 12
    2774:	add	ip, ip, #24, 20	; 0x18000
    2778:	ldr	pc, [ip, #1864]!	; 0x748

0000277c <__vasprintf_chk@plt>:
    277c:	add	ip, pc, #0, 12
    2780:	add	ip, ip, #24, 20	; 0x18000
    2784:	ldr	pc, [ip, #1856]!	; 0x740

00002788 <mnt_fs_get_option@plt>:
    2788:	add	ip, pc, #0, 12
    278c:	add	ip, ip, #24, 20	; 0x18000
    2790:	ldr	pc, [ip, #1848]!	; 0x738

00002794 <blkid_parse_tag_string@plt>:
    2794:	add	ip, pc, #0, 12
    2798:	add	ip, ip, #24, 20	; 0x18000
    279c:	ldr	pc, [ip, #1840]!	; 0x730

000027a0 <memset@plt>:
    27a0:	add	ip, pc, #0, 12
    27a4:	add	ip, ip, #24, 20	; 0x18000
    27a8:	ldr	pc, [ip, #1832]!	; 0x728

000027ac <mnt_free_iter@plt>:
    27ac:	add	ip, pc, #0, 12
    27b0:	add	ip, ip, #24, 20	; 0x18000
    27b4:	ldr	pc, [ip, #1824]!	; 0x720

000027b8 <mnt_unref_cache@plt>:
    27b8:	add	ip, pc, #0, 12
    27bc:	add	ip, ip, #24, 20	; 0x18000
    27c0:	ldr	pc, [ip, #1816]!	; 0x718

000027c4 <mnt_fs_is_netfs@plt>:
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #24, 20	; 0x18000
    27cc:	ldr	pc, [ip, #1808]!	; 0x710

000027d0 <mnt_fs_match_options@plt>:
    27d0:	add	ip, pc, #0, 12
    27d4:	add	ip, ip, #24, 20	; 0x18000
    27d8:	ldr	pc, [ip, #1800]!	; 0x708

000027dc <mnt_table_find_next_fs@plt>:
    27dc:	add	ip, pc, #0, 12
    27e0:	add	ip, ip, #24, 20	; 0x18000
    27e4:	ldr	pc, [ip, #1792]!	; 0x700

000027e8 <fgetc@plt>:
    27e8:	add	ip, pc, #0, 12
    27ec:	add	ip, ip, #24, 20	; 0x18000
    27f0:	ldr	pc, [ip, #1784]!	; 0x6f8

000027f4 <__printf_chk@plt>:
    27f4:	add	ip, pc, #0, 12
    27f8:	add	ip, ip, #24, 20	; 0x18000
    27fc:	ldr	pc, [ip, #1776]!	; 0x6f0

00002800 <statvfs64@plt>:
    2800:	add	ip, pc, #0, 12
    2804:	add	ip, ip, #24, 20	; 0x18000
    2808:	ldr	pc, [ip, #1768]!	; 0x6e8

0000280c <strtod@plt>:
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #24, 20	; 0x18000
    2814:	ldr	pc, [ip, #1760]!	; 0x6e0

00002818 <fileno@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #24, 20	; 0x18000
    2820:	ldr	pc, [ip, #1752]!	; 0x6d8

00002824 <mnt_new_tabdiff@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #24, 20	; 0x18000
    282c:	ldr	pc, [ip, #1744]!	; 0x6d0

00002830 <mnt_table_set_cache@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #24, 20	; 0x18000
    2838:	ldr	pc, [ip, #1736]!	; 0x6c8

0000283c <scols_table_enable_json@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #24, 20	; 0x18000
    2844:	ldr	pc, [ip, #1728]!	; 0x6c0

00002848 <mnt_fs_is_kernel@plt>:
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #24, 20	; 0x18000
    2850:	ldr	pc, [ip, #1720]!	; 0x6b8

00002854 <__fprintf_chk@plt>:
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #24, 20	; 0x18000
    285c:	ldr	pc, [ip, #1712]!	; 0x6b0

00002860 <mnt_table_find_target@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #24, 20	; 0x18000
    2868:	ldr	pc, [ip, #1704]!	; 0x6a8

0000286c <access@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #24, 20	; 0x18000
    2874:	ldr	pc, [ip, #1696]!	; 0x6a0

00002878 <scols_line_get_userdata@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #24, 20	; 0x18000
    2880:	ldr	pc, [ip, #1688]!	; 0x698

00002884 <fclose@plt>:
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #24, 20	; 0x18000
    288c:	ldr	pc, [ip, #1680]!	; 0x690

00002890 <mnt_resolve_tag@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #24, 20	; 0x18000
    2898:	ldr	pc, [ip, #1672]!	; 0x688

0000289c <mnt_fs_match_fstype@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #24, 20	; 0x18000
    28a4:	ldr	pc, [ip, #1664]!	; 0x680

000028a8 <mnt_fs_get_devno@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #24, 20	; 0x18000
    28b0:	ldr	pc, [ip, #1656]!	; 0x678

000028b4 <udev_device_new_from_subsystem_sysname@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #24, 20	; 0x18000
    28bc:	ldr	pc, [ip, #1648]!	; 0x670

000028c0 <mnt_table_get_root_fs@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #24, 20	; 0x18000
    28c8:	ldr	pc, [ip, #1640]!	; 0x668

000028cc <setlocale@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #24, 20	; 0x18000
    28d4:	ldr	pc, [ip, #1632]!	; 0x660

000028d8 <mnt_fs_match_target@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #24, 20	; 0x18000
    28e0:	ldr	pc, [ip, #1624]!	; 0x658

000028e4 <errx@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #24, 20	; 0x18000
    28ec:	ldr	pc, [ip, #1616]!	; 0x650

000028f0 <mnt_fs_match_source@plt>:
    28f0:	add	ip, pc, #0, 12
    28f4:	add	ip, ip, #24, 20	; 0x18000
    28f8:	ldr	pc, [ip, #1608]!	; 0x648

000028fc <strrchr@plt>:
    28fc:	add	ip, pc, #0, 12
    2900:	add	ip, ip, #24, 20	; 0x18000
    2904:	ldr	pc, [ip, #1600]!	; 0x640

00002908 <warn@plt>:
    2908:	add	ip, pc, #0, 12
    290c:	add	ip, ip, #24, 20	; 0x18000
    2910:	ldr	pc, [ip, #1592]!	; 0x638

00002914 <scols_print_table@plt>:
    2914:	add	ip, pc, #0, 12
    2918:	add	ip, ip, #24, 20	; 0x18000
    291c:	ldr	pc, [ip, #1584]!	; 0x630

00002920 <mnt_fs_get_propagation@plt>:
    2920:	add	ip, pc, #0, 12
    2924:	add	ip, ip, #24, 20	; 0x18000
    2928:	ldr	pc, [ip, #1576]!	; 0x628

0000292c <fputc@plt>:
    292c:			; <UNDEFINED> instruction: 0xe7fd4778
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #24, 20	; 0x18000
    2938:	ldr	pc, [ip, #1564]!	; 0x61c

0000293c <localeconv@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #24, 20	; 0x18000
    2944:	ldr	pc, [ip, #1556]!	; 0x614

00002948 <udev_device_get_property_value@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #24, 20	; 0x18000
    2950:	ldr	pc, [ip, #1548]!	; 0x60c

00002954 <scols_new_iter@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #24, 20	; 0x18000
    295c:	ldr	pc, [ip, #1540]!	; 0x604

00002960 <mnt_table_find_mountpoint@plt>:
    2960:	add	ip, pc, #0, 12
    2964:	add	ip, ip, #24, 20	; 0x18000
    2968:	ldr	pc, [ip, #1532]!	; 0x5fc

0000296c <__strtoll_internal@plt>:
    296c:	add	ip, pc, #0, 12
    2970:	add	ip, ip, #24, 20	; 0x18000
    2974:	ldr	pc, [ip, #1524]!	; 0x5f4

00002978 <fopen64@plt>:
    2978:	add	ip, pc, #0, 12
    297c:	add	ip, ip, #24, 20	; 0x18000
    2980:	ldr	pc, [ip, #1516]!	; 0x5ec

00002984 <mnt_fs_is_swaparea@plt>:
    2984:	add	ip, pc, #0, 12
    2988:	add	ip, ip, #24, 20	; 0x18000
    298c:	ldr	pc, [ip, #1508]!	; 0x5e4

00002990 <mnt_cache_set_targets@plt>:
    2990:	add	ip, pc, #0, 12
    2994:	add	ip, ip, #24, 20	; 0x18000
    2998:	ldr	pc, [ip, #1500]!	; 0x5dc

0000299c <udev_device_unref@plt>:
    299c:	add	ip, pc, #0, 12
    29a0:	add	ip, ip, #24, 20	; 0x18000
    29a4:	ldr	pc, [ip, #1492]!	; 0x5d4

000029a8 <bindtextdomain@plt>:
    29a8:	add	ip, pc, #0, 12
    29ac:	add	ip, ip, #24, 20	; 0x18000
    29b0:	ldr	pc, [ip, #1484]!	; 0x5cc

000029b4 <mnt_table_next_child_fs@plt>:
    29b4:	add	ip, pc, #0, 12
    29b8:	add	ip, ip, #24, 20	; 0x18000
    29bc:	ldr	pc, [ip, #1476]!	; 0x5c4

000029c0 <mnt_fs_get_options@plt>:
    29c0:	add	ip, pc, #0, 12
    29c4:	add	ip, ip, #24, 20	; 0x18000
    29c8:	ldr	pc, [ip, #1468]!	; 0x5bc

000029cc <mnt_table_parse_fstab@plt>:
    29cc:	add	ip, pc, #0, 12
    29d0:	add	ip, ip, #24, 20	; 0x18000
    29d4:	ldr	pc, [ip, #1460]!	; 0x5b4

000029d8 <__xstat64@plt>:
    29d8:	add	ip, pc, #0, 12
    29dc:	add	ip, ip, #24, 20	; 0x18000
    29e0:	ldr	pc, [ip, #1452]!	; 0x5ac

000029e4 <mnt_fs_get_passno@plt>:
    29e4:	add	ip, pc, #0, 12
    29e8:	add	ip, ip, #24, 20	; 0x18000
    29ec:	ldr	pc, [ip, #1444]!	; 0x5a4

000029f0 <fputs@plt>:
    29f0:	add	ip, pc, #0, 12
    29f4:	add	ip, ip, #24, 20	; 0x18000
    29f8:	ldr	pc, [ip, #1436]!	; 0x59c

000029fc <strncmp@plt>:
    29fc:	add	ip, pc, #0, 12
    2a00:	add	ip, ip, #24, 20	; 0x18000
    2a04:	ldr	pc, [ip, #1428]!	; 0x594

00002a08 <abort@plt>:
    2a08:	add	ip, pc, #0, 12
    2a0c:	add	ip, ip, #24, 20	; 0x18000
    2a10:	ldr	pc, [ip, #1420]!	; 0x58c

00002a14 <mnt_reset_iter@plt>:
    2a14:	add	ip, pc, #0, 12
    2a18:	add	ip, ip, #24, 20	; 0x18000
    2a1c:	ldr	pc, [ip, #1412]!	; 0x584

00002a20 <realpath@plt>:
    2a20:	add	ip, pc, #0, 12
    2a24:	add	ip, ip, #24, 20	; 0x18000
    2a28:	ldr	pc, [ip, #1404]!	; 0x57c

00002a2c <mnt_table_parse_file@plt>:
    2a2c:	add	ip, pc, #0, 12
    2a30:	add	ip, ip, #24, 20	; 0x18000
    2a34:	ldr	pc, [ip, #1396]!	; 0x574

00002a38 <dcngettext@plt>:
    2a38:	add	ip, pc, #0, 12
    2a3c:	add	ip, ip, #24, 20	; 0x18000
    2a40:	ldr	pc, [ip, #1388]!	; 0x56c

00002a44 <__snprintf_chk@plt>:
    2a44:	add	ip, pc, #0, 12
    2a48:	add	ip, ip, #24, 20	; 0x18000
    2a4c:	ldr	pc, [ip, #1380]!	; 0x564

00002a50 <scols_init_debug@plt>:
    2a50:	add	ip, pc, #0, 12
    2a54:	add	ip, ip, #24, 20	; 0x18000
    2a58:	ldr	pc, [ip, #1372]!	; 0x55c

00002a5c <strspn@plt>:
    2a5c:	add	ip, pc, #0, 12
    2a60:	add	ip, ip, #24, 20	; 0x18000
    2a64:	ldr	pc, [ip, #1364]!	; 0x554

00002a68 <__assert_fail@plt>:
    2a68:	add	ip, pc, #0, 12
    2a6c:	add	ip, ip, #24, 20	; 0x18000
    2a70:	ldr	pc, [ip, #1356]!	; 0x54c

Disassembly of section .text:

00002a78 <.text>:
    2a78:	svcmi	0x00f0e92d
    2a7c:	sfm	f2, 4, [sp, #-160]!	; 0xffffff60
    2a80:	strmi	r8, [r5], -sl, lsl #22
    2a84:	blvc	fe840e08 <__assert_fail@plt+0xfe83e3a0>
    2a88:			; <UNDEFINED> instruction: 0xf8df460e
    2a8c:	smlatbcs	r0, r0, fp, r3
    2a90:			; <UNDEFINED> instruction: 0xf8df447f
    2a94:	umullslt	r4, sp, ip, fp
    2a98:	bllt	fe640e1c <__assert_fail@plt+0xfe63e3b4>
    2a9c:	beq	113eed8 <__assert_fail@plt+0x113c470>
    2aa0:			; <UNDEFINED> instruction: 0xf8df58fb
    2aa4:	ldrbtmi	r7, [ip], #-2964	; 0xfffff46c
    2aa8:	ldmdavs	fp, {r4, r6, r9, sl, lr}
    2aac:			; <UNDEFINED> instruction: 0xf04f931b
    2ab0:			; <UNDEFINED> instruction: 0xf7ff0300
    2ab4:			; <UNDEFINED> instruction: 0xf8dfee76
    2ab8:	andcs	r1, r6, r4, lsl #23
    2abc:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    2ac0:			; <UNDEFINED> instruction: 0xf7ff9709
    2ac4:			; <UNDEFINED> instruction: 0xf8dfef04
    2ac8:			; <UNDEFINED> instruction: 0x46201b78
    2acc:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
    2ad0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ad4:	svc	0x0068f7ff
    2ad8:			; <UNDEFINED> instruction: 0xf7ff4620
    2adc:			; <UNDEFINED> instruction: 0xf8dfed16
    2ae0:	strbmi	r0, [r1], r4, ror #22
    2ae4:			; <UNDEFINED> instruction: 0xf0054478
    2ae8:			; <UNDEFINED> instruction: 0xf8dffaff
    2aec:			; <UNDEFINED> instruction: 0xf1072b5c
    2af0:			; <UNDEFINED> instruction: 0xf8df03dc
    2af4:	ldrbtmi	r7, [sl], #-2904	; 0xfffff4a8
    2af8:	tsteq	r0, fp, lsl #2	; <UNPREDICTABLE>
    2afc:	ldrbtmi	r9, [pc], #-778	; 2b04 <__assert_fail@plt+0x9c>
    2b00:			; <UNDEFINED> instruction: 0xf8df6813
    2b04:			; <UNDEFINED> instruction: 0xf043bb4c
    2b08:			; <UNDEFINED> instruction: 0xf8cd7380
    2b0c:	andsvs	r8, r3, r8, lsl r0
    2b10:			; <UNDEFINED> instruction: 0xf04f44fb
    2b14:			; <UNDEFINED> instruction: 0xf8cd33ff
    2b18:	tstls	r8, ip
    2b1c:	andshi	pc, r0, sp, asr #17
    2b20:	andshi	pc, r4, sp, asr #17
    2b24:	andhi	pc, r8, sp, asr #17
    2b28:	andcs	r9, r0, #469762048	; 0x1c000000
    2b2c:			; <UNDEFINED> instruction: 0xf8df9200
    2b30:	ldrtmi	r2, [fp], -r4, lsr #22
    2b34:			; <UNDEFINED> instruction: 0x46284631
    2b38:			; <UNDEFINED> instruction: 0xf7ff447a
    2b3c:	mcrrne	13, 9, lr, r3, cr10
    2b40:	addhi	pc, sp, #0
    2b44:	stcle	8, cr2, [r4, #-264]!	; 0xfffffef8
    2b48:	blgt	340ecc <__assert_fail@plt+0x33e464>
    2b4c:	movtcs	r4, #13906	; 0x3652
    2b50:			; <UNDEFINED> instruction: 0xf10c44fc
    2b54:	addsmi	r0, r8, #16, 24	; 0x1000
    2b58:	strbtmi	fp, [r1], -r8, lsr #31
    2b5c:	addsmi	sp, r8, #13312	; 0x3400
    2b60:	andshi	pc, r9, #0
    2b64:	svccc	0x0004f851
    2b68:	svclt	0x00b44298
    2b6c:	strcs	r2, [r1], #-1024	; 0xfffffc00
    2b70:	svclt	0x00082b00
    2b74:	cfstrscs	mvf2, [r0], {-0}
    2b78:			; <UNDEFINED> instruction: 0xf85cd1f1
    2b7c:	andcc	r3, r4, #64, 30	; 0x100
    2b80:	svclt	0x00b44298
    2b84:	mrscs	r2, (UNDEF: 17)
    2b88:	svclt	0x00082b00
    2b8c:	stmdbcs	r0, {r8, sp}
    2b90:	stmdacc	r1, {r0, r5, r6, r7, r8, ip, lr, pc}^
    2b94:	vadd.i8	q1, q0, <illegal reg q1.5>
    2b98:	ldm	pc, {r4, r5, r8, sl, pc}^	; <UNPREDICTABLE>
    2b9c:	rsceq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    2ba0:	rsceq	r0, fp, lr, lsr #10
    2ba4:	streq	r0, [lr, #-217]!	; 0xffffff27
    2ba8:	streq	r0, [lr, #-192]!	; 0xffffff40
    2bac:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2bb0:	streq	r0, [lr, #-184]!	; 0xffffff48
    2bb4:	subeq	r0, r4, lr, lsr #10
    2bb8:	rsbseq	r0, sp, r7, lsl #1
    2bbc:	streq	r0, [lr, #-115]!	; 0xffffff8d
    2bc0:	subseq	r0, ip, fp, rrx
    2bc4:	bicseq	r0, r2, fp, asr #32
    2bc8:	streq	r0, [lr, #-444]!	; 0xfffffe44
    2bcc:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2bd0:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2bd4:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2bd8:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2bdc:			; <UNDEFINED> instruction: 0x01b4052e
    2be0:			; <UNDEFINED> instruction: 0x01a401ac
    2be4:	orreq	r0, r0, r8, lsl #3
    2be8:	streq	r0, [lr, #-376]!	; 0xfffffe88
    2bec:	mvnseq	r0, pc, lsl #12
    2bf0:	subseq	r0, sl, #192937984	; 0xb800000
    2bf4:	mvneq	r0, ip, ror #3
    2bf8:	ldrsbeq	r0, [r1, #-26]!	; 0xffffffe6
    2bfc:	streq	r0, [lr, #-340]!	; 0xfffffeac
    2c00:	cmpeq	r0, sl, asr #2
    2c04:			; <UNDEFINED> instruction: 0x01280136
    2c08:	tsteq	lr, r0, lsr #2
    2c0c:	streq	r0, [lr, #-605]!	; 0xfffffda3
    2c10:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2c14:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2c18:	streq	r0, [lr, #-1326]!	; 0xfffffad2
    2c1c:	tsteq	r3, r6, lsl #2
    2c20:	rscseq	r0, fp, r5, asr #4
    2c24:			; <UNDEFINED> instruction: 0xf8df00f3
    2c28:	ldrbtmi	r2, [sl], #-2612	; 0xfffff5cc
    2c2c:	vst2.8	{d22-d23}, [r3 :64], r3
    2c30:	andsvs	r4, r3, r0, lsl #6
    2c34:	bcs	a40fb8 <__assert_fail@plt+0xa3e550>
    2c38:	bne	a40fbc <__assert_fail@plt+0xa3e554>
    2c3c:	bcc	a40fc0 <__assert_fail@plt+0xa3e558>
    2c40:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    2c44:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    2c48:	stmdavs	r0, {r1, r3, fp, sp, lr}
    2c4c:	subeq	pc, r0, #66	; 0x42
    2c50:	orrsvs	r6, r8, #10
    2c54:			; <UNDEFINED> instruction: 0xf8dfe769
    2c58:			; <UNDEFINED> instruction: 0xf85b3a08
    2c5c:	ldmdavs	r8, {r0, r1, ip, sp}
    2c60:	stc2l	0, cr15, [r4, #4]!
    2c64:	bcs	140fe8 <__assert_fail@plt+0x13e580>
    2c68:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2c6c:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    2c70:	smmla	sl, r3, r0, r6
    2c74:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c78:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2c7c:	orrvc	pc, r0, #1124073472	; 0x43000000
    2c80:	smmla	r2, r3, r0, r6
    2c84:	stmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c88:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2c8c:	orrvc	pc, r0, #35	; 0x23
    2c90:	movweq	pc, #1091	; 0x443	; <UNPREDICTABLE>
    2c94:	smlald	r6, r8, r3, r0
    2c98:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c9c:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2ca0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2ca4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2ca8:			; <UNDEFINED> instruction: 0xe73e6793
    2cac:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2cb0:			; <UNDEFINED> instruction: 0xf8df2205
    2cb4:	andcs	r1, r0, r8, asr #19
    2cb8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    2cbc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2cc0:	b	13d3eac <__assert_fail@plt+0x13d1444>
    2cc4:			; <UNDEFINED> instruction: 0xf8d30488
    2cc8:			; <UNDEFINED> instruction: 0xf7ff9000
    2ccc:			; <UNDEFINED> instruction: 0x4601ebf2
    2cd0:			; <UNDEFINED> instruction: 0xf0044648
    2cd4:			; <UNDEFINED> instruction: 0xf8dff861
    2cd8:	movwcs	r1, #2472	; 0x9a8
    2cdc:	ldrbtmi	r9, [r9], #-782	; 0xfffffcf2
    2ce0:	stmdage	lr, {r1, r9, sl, lr}
    2ce4:	stc2	0, cr15, [ip], #4
    2ce8:	stmdals	r2, {r1, r2, r3, r8, r9, fp, ip, pc}
    2cec:	movwls	r4, #46625	; 0xb621
    2cf0:	bl	fffc0cf4 <__assert_fail@plt+0xfffbe28c>
    2cf4:	andls	r9, r2, fp, lsl #22
    2cf8:			; <UNDEFINED> instruction: 0x2c00b910
    2cfc:	andshi	pc, r3, #65	; 0x41
    2d00:			; <UNDEFINED> instruction: 0xf04f9a02
    2d04:	ldrmi	r0, [r4], #-2307	; 0xfffff6fd
    2d08:	stccc	8, cr15, [r4], {68}	; 0x44
    2d0c:			; <UNDEFINED> instruction: 0xf8dfe70d
    2d10:	ldrbtmi	r2, [sl], #-2420	; 0xfffff68c
    2d14:			; <UNDEFINED> instruction: 0xf0436813
    2d18:	andsvs	r7, r3, r0, lsl #6
    2d1c:			; <UNDEFINED> instruction: 0xf8dfe705
    2d20:			; <UNDEFINED> instruction: 0xf1083940
    2d24:	stmdals	r2, {r0, fp}
    2d28:	streq	lr, [r8], #2639	; 0xa4f
    2d2c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2d30:	ldmdavs	fp, {r0, r5, r9, sl, lr}
    2d34:			; <UNDEFINED> instruction: 0xf7ff930b
    2d38:	blls	2fdcb0 <__assert_fail@plt+0x2fb248>
    2d3c:	ldmdblt	r0, {r1, ip, pc}
    2d40:			; <UNDEFINED> instruction: 0xf0412c00
    2d44:	bls	a34f4 <__assert_fail@plt+0xa0a8c>
    2d48:			; <UNDEFINED> instruction: 0xf8444414
    2d4c:	strbt	r3, [ip], r4, lsl #24
    2d50:	ldmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d54:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2d58:	orrvc	pc, r0, #35	; 0x23
    2d5c:	orrvs	pc, r0, #1124073472	; 0x43000000
    2d60:	usat	r6, #2, r3
    2d64:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d68:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2d6c:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    2d70:			; <UNDEFINED> instruction: 0xe6da6013
    2d74:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d78:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2d7c:	orrmi	pc, r0, #1124073472	; 0x43000000
    2d80:			; <UNDEFINED> instruction: 0xe6d26013
    2d84:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d88:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2d8c:	orrcs	pc, r0, #1124073472	; 0x43000000
    2d90:			; <UNDEFINED> instruction: 0xe6ca6013
    2d94:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2d98:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2d9c:	movwcc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    2da0:			; <UNDEFINED> instruction: 0xe6c26013
    2da4:	movwls	r2, #25345	; 0x6301
    2da8:			; <UNDEFINED> instruction: 0xf8dfe6bf
    2dac:	ldrbtmi	r2, [sl], #-2288	; 0xfffff710
    2db0:	vst2.8	{d22-d23}, [r3 :64], r3
    2db4:	andsvs	r3, r3, r0, lsl #7
    2db8:			; <UNDEFINED> instruction: 0xf8dfe6b7
    2dbc:	andcs	r3, r5, #164, 16	; 0xa40000
    2dc0:	ldmne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2dc4:			; <UNDEFINED> instruction: 0xf85b2000
    2dc8:	ldrbtmi	r3, [r9], #-3
    2dcc:			; <UNDEFINED> instruction: 0xf7ff681c
    2dd0:			; <UNDEFINED> instruction: 0x4601eb70
    2dd4:			; <UNDEFINED> instruction: 0xf0044620
    2dd8:	andls	pc, r7, r7, lsr r8	; <UNPREDICTABLE>
    2ddc:			; <UNDEFINED> instruction: 0xf8dfe6a5
    2de0:	ldrbtmi	r2, [sl], #-2244	; 0xfffff73c
    2de4:			; <UNDEFINED> instruction: 0xf0436813
    2de8:	andsvs	r0, r3, r0, lsl #7
    2dec:			; <UNDEFINED> instruction: 0xf8dfe69d
    2df0:	ldrbtmi	r3, [fp], #-2232	; 0xfffff748
    2df4:	cmpvc	r8, r3, lsl #10	; <UNPREDICTABLE>
    2df8:			; <UNDEFINED> instruction: 0x3320691a
    2dfc:	andeq	pc, r1, #34	; 0x22
    2e00:	ldccs	8, cr15, [r0], {67}	; 0x43
    2e04:	mvnsle	r4, fp, lsl #5
    2e08:			; <UNDEFINED> instruction: 0xf8dfe68f
    2e0c:			; <UNDEFINED> instruction: 0xf8df3854
    2e10:			; <UNDEFINED> instruction: 0xf85b289c
    2e14:	ldrbtmi	r3, [sl], #-3
    2e18:	ldrvs	r6, [r3, #2075]	; 0x81b
    2e1c:			; <UNDEFINED> instruction: 0xf8dfe685
    2e20:			; <UNDEFINED> instruction: 0xf04f2890
    2e24:	ldrbtmi	r0, [sl], #-2305	; 0xfffff6ff
    2e28:			; <UNDEFINED> instruction: 0xf0236813
    2e2c:	andsvs	r7, r3, r0, lsl #7
    2e30:			; <UNDEFINED> instruction: 0xf8dfe67b
    2e34:	ldrbtmi	r2, [sl], #-2176	; 0xfffff780
    2e38:			; <UNDEFINED> instruction: 0xf0236813
    2e3c:	vst2.32	{d23-d26}, [r3], r0
    2e40:	andsvs	r1, r3, r0, lsl #6
    2e44:			; <UNDEFINED> instruction: 0xf8dfe671
    2e48:			; <UNDEFINED> instruction: 0xf85b3818
    2e4c:	ldmdavs	r8, {r0, r1, ip, sp}
    2e50:			; <UNDEFINED> instruction: 0xf8dfb160
    2e54:	andcs	r3, r4, #100, 16	; 0x640000
    2e58:	ldrbtmi	r9, [fp], #-2314	; 0xfffff6f6
    2e5c:	blx	1cbee76 <__assert_fail@plt+0x1cbc40e>
    2e60:	stmdacs	r0, {r0, r3, r8, r9, fp, ip, pc}
    2e64:	rsceq	pc, ip, r3, asr #17
    2e68:	bicshi	pc, sl, #192, 4
    2e6c:	stmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2e70:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2e74:	orrvc	pc, r0, #35	; 0x23
    2e78:	movwvc	pc, #1091	; 0x443	; <UNPREDICTABLE>
    2e7c:			; <UNDEFINED> instruction: 0xe6546013
    2e80:			; <UNDEFINED> instruction: 0x37dcf8df
    2e84:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2e88:	movwls	r6, #14363	; 0x381b
    2e8c:			; <UNDEFINED> instruction: 0xf8dfe64d
    2e90:	ldrbtmi	r2, [sl], #-2096	; 0xfffff7d0
    2e94:			; <UNDEFINED> instruction: 0xf0436813
    2e98:	andsvs	r0, r3, r8, lsl #6
    2e9c:			; <UNDEFINED> instruction: 0xf8dfe645
    2ea0:	ldrbtmi	r2, [sl], #-2084	; 0xfffff7dc
    2ea4:			; <UNDEFINED> instruction: 0xf0436813
    2ea8:	andsvs	r0, r3, r2, lsl #6
    2eac:			; <UNDEFINED> instruction: 0xf8dfe63d
    2eb0:			; <UNDEFINED> instruction: 0xf8df37b0
    2eb4:			; <UNDEFINED> instruction: 0xf85b1814
    2eb8:	ldrbtmi	r3, [r9], #-3
    2ebc:	movwls	r6, #47132	; 0xb81c
    2ec0:			; <UNDEFINED> instruction: 0xf7ff4620
    2ec4:	andls	lr, r5, r2, asr sl
    2ec8:			; <UNDEFINED> instruction: 0xf43f2800
    2ecc:			; <UNDEFINED> instruction: 0xf8dfae2e
    2ed0:			; <UNDEFINED> instruction: 0x462017fc
    2ed4:			; <UNDEFINED> instruction: 0xf7ff4479
    2ed8:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
    2edc:	tsthi	r1, r1, asr #32	; <UNPREDICTABLE>
    2ee0:	movwls	r2, #21249	; 0x5301
    2ee4:			; <UNDEFINED> instruction: 0xf8dfe621
    2ee8:	ldrbtmi	r2, [sl], #-2024	; 0xfffff818
    2eec:			; <UNDEFINED> instruction: 0xf0436813
    2ef0:	andsvs	r0, r3, r4, lsl #6
    2ef4:			; <UNDEFINED> instruction: 0xf8dfe619
    2ef8:	ldrbtmi	r2, [sl], #-2012	; 0xfffff824
    2efc:	vst2.8	{d22-d23}, [r3 :64], r3
    2f00:	andsvs	r5, r3, r0, lsl #6
    2f04:			; <UNDEFINED> instruction: 0xf8dfe611
    2f08:	ldrbtmi	r2, [sl], #-2000	; 0xfffff830
    2f0c:	vst2.8	{d22-d23}, [r3 :64], r3
    2f10:	andsvs	r1, r3, r0, lsl #7
    2f14:			; <UNDEFINED> instruction: 0xf8dfe609
    2f18:	andcs	r1, r5, #196, 14	; 0x3100000
    2f1c:	ldrbtmi	r2, [r9], #-0
    2f20:	b	ff1c0f24 <__assert_fail@plt+0xff1be4bc>
    2f24:	sbfxcs	pc, pc, #17, #25
    2f28:	sbfxcc	pc, pc, #17, #25
    2f2c:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    2f30:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    2f34:	andcs	r4, r1, r1, lsl #12
    2f38:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    2f3c:			; <UNDEFINED> instruction: 0xf7ff2000
    2f40:			; <UNDEFINED> instruction: 0xf8dfebaa
    2f44:	ldrbtmi	r2, [sl], #-1956	; 0xfffff85c
    2f48:	vst2.8	{d22-d23}, [r3 :64], r3
    2f4c:	andsvs	r5, r3, r0, lsl #7
    2f50:			; <UNDEFINED> instruction: 0xf8dfe5eb
    2f54:	ldrbtmi	r2, [sl], #-1944	; 0xfffff868
    2f58:	vst2.8	{d22-d23}, [r3 :64], r3
    2f5c:	andsvs	r0, r3, r0, lsl #7
    2f60:			; <UNDEFINED> instruction: 0xf8dfe5e3
    2f64:			; <UNDEFINED> instruction: 0xf04f278c
    2f68:	ldrbtmi	r0, [sl], #-2306	; 0xfffff6fe
    2f6c:			; <UNDEFINED> instruction: 0xf0236813
    2f70:	andsvs	r7, r3, r0, lsl #7
    2f74:			; <UNDEFINED> instruction: 0xf8dfe5d9
    2f78:	ldrbtmi	r2, [sl], #-1916	; 0xfffff884
    2f7c:			; <UNDEFINED> instruction: 0xf0236813
    2f80:	andsvs	r7, r3, r0, lsl #7
    2f84:			; <UNDEFINED> instruction: 0xf8dfe5d1
    2f88:	ldrbtmi	r2, [sl], #-1904	; 0xfffff890
    2f8c:			; <UNDEFINED> instruction: 0xf0436813
    2f90:	andsvs	r0, r3, r0, lsl r3
    2f94:	ldmdavs	r3, {r0, r3, r6, r7, r8, sl, sp, lr, pc}
    2f98:	andsvs	fp, r0, fp, lsl #18
    2f9c:	addsmi	lr, r8, #994050048	; 0x3b400000
    2fa0:	cfstrdge	mvd15, [fp, #252]!	; 0xfc
    2fa4:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
    2fa8:			; <UNDEFINED> instruction: 0xf8df2205
    2fac:	andcs	r1, r0, r4, asr r7
    2fb0:	streq	pc, [r4], #-428	; 0xfffffe54
    2fb4:	ldrteq	pc, [r8], -ip, lsl #2	; <UNPREDICTABLE>
    2fb8:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2fbc:			; <UNDEFINED> instruction: 0xf8df4479
    2fc0:			; <UNDEFINED> instruction: 0xf8df5744
    2fc4:			; <UNDEFINED> instruction: 0xf8d79744
    2fc8:			; <UNDEFINED> instruction: 0xf7ff8000
    2fcc:			; <UNDEFINED> instruction: 0xf8dfea72
    2fd0:	tstcs	r1, r0, lsl r7
    2fd4:	ldrbtmi	r4, [r9], #1149	; 0x47d
    2fd8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2fdc:			; <UNDEFINED> instruction: 0x4602681b
    2fe0:			; <UNDEFINED> instruction: 0xf7ff4640
    2fe4:			; <UNDEFINED> instruction: 0xf8dfec38
    2fe8:	ldrbtmi	r8, [r8], #1828	; 0x724
    2fec:	svceq	0x0004f854
    2ff0:			; <UNDEFINED> instruction: 0xf8dfb198
    2ff4:			; <UNDEFINED> instruction: 0x462b271c
    2ff8:	and	r4, r4, sl, ror r4
    2ffc:	svccc	0x0010f852
    3000:			; <UNDEFINED> instruction: 0xf0002b00
    3004:	ldmvs	r1, {r1, r4, r5, r6, r7, r8, sl, pc}^
    3008:	mvnsle	r4, r8, lsl #5
    300c:			; <UNDEFINED> instruction: 0x46426838
    3010:			; <UNDEFINED> instruction: 0xf7ff2101
    3014:	adcmi	lr, r6, #32, 24	; 0x2000
    3018:	ldmdavs	r9!, {r3, r5, r6, r7, r8, ip, lr, pc}
    301c:			; <UNDEFINED> instruction: 0xf7ff200a
    3020:	andcs	lr, r1, r8, lsl #25
    3024:	bl	dc1028 <__assert_fail@plt+0xdbe5c0>
    3028:			; <UNDEFINED> instruction: 0xf06f9808
    302c:	blcs	83c5c <__assert_fail@plt+0x811f4>
    3030:	bl	32e48 <__assert_fail@plt+0x303e0>
    3034:			; <UNDEFINED> instruction: 0xf1030283
    3038:			; <UNDEFINED> instruction: 0xf103010b
    303c:	svclt	0x00880301
    3040:	blcs	39bb8c <__assert_fail@plt+0x399124>
    3044:			; <UNDEFINED> instruction: 0xf8dfd1f3
    3048:	andscs	r3, r9, #204, 12	; 0xcc00000
    304c:	sbcsvs	r4, sl, fp, ror r4
    3050:			; <UNDEFINED> instruction: 0xf04fe56b
    3054:	strb	r0, [r8, #-2307]!	; 0xfffff6fd
    3058:	movwls	r2, #17153	; 0x4301
    305c:			; <UNDEFINED> instruction: 0xf8dfe565
    3060:			; <UNDEFINED> instruction: 0x460436b8
    3064:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3068:	teqle	lr, r0, lsl #20
    306c:	strbeq	r6, [r8, #-2073]	; 0xfffff7e7
    3070:	andcs	sp, r2, r0, lsl r5
    3074:	ldceq	0, cr15, [r0], {79}	; 0x4f
    3078:	andcs	r6, lr, #-2147483642	; 0x80000006
    307c:	andeq	lr, r5, #3194880	; 0x30c000
    3080:	stmib	r3, {r0, r1, r2, r3, r9, sp}^
    3084:	andscs	ip, r1, #1879048192	; 0x70000000
    3088:	andcs	r6, r7, #-1610612731	; 0xa0000005
    308c:	andcs	r6, r1, #218	; 0xda
    3090:	mla	sl, sl, r2, r6
    3094:			; <UNDEFINED> instruction: 0xf100058a
    3098:			; <UNDEFINED> instruction: 0xf8df8107
    309c:			; <UNDEFINED> instruction: 0xf04f3680
    30a0:	strcs	r0, [r0, -r1, lsl #28]
    30a4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    30a8:	andeq	lr, lr, r2, lsl #22
    30ac:	bl	ca2f8 <__assert_fail@plt+0xc7890>
    30b0:	ldmdbcs	r1!, {r1, r7, sl, fp}
    30b4:	addeq	lr, r0, r3, lsl #22
    30b8:	ands	pc, r0, ip, asr #17
    30bc:	stfeqd	f7, [r3], {2}
    30c0:			; <UNDEFINED> instruction: 0xf8c36107
    30c4:	vhadd.s8	d12, d1, d12
    30c8:	bl	e31a0 <__assert_fail@plt+0xe0738>
    30cc:			; <UNDEFINED> instruction: 0xf1bc0181
    30d0:			; <UNDEFINED> instruction: 0xf1020f31
    30d4:	sbcsvs	r0, sl, r4, lsl #4
    30d8:	andeq	pc, r2, #79	; 0x4f
    30dc:	vrhadd.s8	d6, d1, d10
    30e0:	bl	e3188 <__assert_fail@plt+0xe0720>
    30e4:	andcs	r0, r3, #140, 6	; 0x30000002
    30e8:	blls	db558 <__assert_fail@plt+0xd8af0>
    30ec:			; <UNDEFINED> instruction: 0xf8dfb183
    30f0:	eorscs	r1, r2, #48, 12	; 0x3000000
    30f4:			; <UNDEFINED> instruction: 0x362cf8df
    30f8:	stmdals	r3, {r0, r3, r4, r5, r6, sl, lr}
    30fc:	movwls	r4, #1147	; 0x47b
    3100:	movweq	pc, #49409	; 0xc101	; <UNPREDICTABLE>
    3104:			; <UNDEFINED> instruction: 0xf0043110
    3108:	stmdacs	r0, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    310c:	sbcshi	pc, r1, r0, asr #5
    3110:	svceq	0x0000f1b9
    3114:	blls	137530 <__assert_fail@plt+0x134ac8>
    3118:	svclt	0x00142b00
    311c:			; <UNDEFINED> instruction: 0xf04f4699
    3120:			; <UNDEFINED> instruction: 0xf8df0903
    3124:			; <UNDEFINED> instruction: 0xf1b83604
    3128:	ldrbtmi	r0, [fp], #-3841	; 0xfffff0ff
    312c:			; <UNDEFINED> instruction: 0x2700bfd4
    3130:	ldmdavs	fp, {r0, r8, r9, sl, sp}
    3134:	strle	r0, [r2, #-1435]	; 0xfffffa65
    3138:			; <UNDEFINED> instruction: 0xf0412f00
    313c:			; <UNDEFINED> instruction: 0xf8df800f
    3140:			; <UNDEFINED> instruction: 0xf85b35ec
    3144:			; <UNDEFINED> instruction: 0xf8daa003
    3148:	adcmi	r3, fp, #0
    314c:			; <UNDEFINED> instruction: 0xf8dfda1d
    3150:	ldrbtmi	r2, [sl], #-1504	; 0xfffffa20
    3154:	stmdbcs	r0, {r0, r4, r7, r8, fp, sp, lr}
    3158:	subhi	pc, sp, r1, asr #32
    315c:	stmdbcs	r0, {r0, r4, r7, r8, r9, fp, sp, lr}
    3160:	subhi	pc, r9, r1, asr #32
    3164:	eoreq	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    3168:	andls	r3, r3, #67108864	; 0x4000000
    316c:	andcc	pc, r0, sl, asr #17
    3170:	blx	173f17e <__assert_fail@plt+0x173c716>
    3174:	ldrdcc	pc, [r0], -sl
    3178:	ble	193c2c <__assert_fail@plt+0x1911c4>
    317c:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    3180:	bls	cfd8c <__assert_fail@plt+0xcd324>
    3184:	andcc	pc, r0, sl, asr #17
    3188:			; <UNDEFINED> instruction: 0xf8df6391
    318c:	ldrbtmi	r5, [sp], #-1448	; 0xfffffa58
    3190:	strbeq	r6, [lr, #2089]	; 0x829
    3194:			; <UNDEFINED> instruction: 0xf002d505
    3198:	orrlt	pc, r8, pc, lsl #16
    319c:	orrvc	pc, r0, r1, lsr #8
    31a0:	streq	r6, [r8, -r9, lsr #32]
    31a4:			; <UNDEFINED> instruction: 0xf8dfd406
    31a8:	ldrbtmi	r3, [fp], #-1424	; 0xfffffa70
    31ac:	bcs	1e01c <__assert_fail@plt+0x1b5b4>
    31b0:	strbhi	pc, [r5, #-0]	; <UNPREDICTABLE>
    31b4:	strcc	pc, [r4, #2271]	; 0x8df
    31b8:	orrvc	pc, r0, r1, lsr #32
    31bc:	andsvs	r4, r9, fp, ror r4
    31c0:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    31c4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    31c8:	strle	r0, [r6], #-1641	; 0xfffff997
    31cc:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    31d0:	blvs	fe6943c4 <__assert_fail@plt+0xfe69195c>
    31d4:			; <UNDEFINED> instruction: 0xf0002a00
    31d8:	andcs	r8, r0, r8, ror #3
    31dc:	b	fe2c11e0 <__assert_fail@plt+0xfe2be778>
    31e0:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31e4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    31e8:	ldrhi	pc, [lr, #-0]
    31ec:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    31f0:	ldrbtmi	r9, [r9], #-3330	; 0xfffff2fe
    31f4:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31f8:	svceq	0x0000f1b8
    31fc:			; <UNDEFINED> instruction: 0xf1b9d10e
    3200:	subsle	r0, r8, r2, lsl #30
    3204:	svceq	0x0003f1b9
    3208:	teqhi	r2, r0	; <UNPREDICTABLE>
    320c:	svceq	0x0001f1b9
    3210:			; <UNDEFINED> instruction: 0xf108d059
    3214:			; <UNDEFINED> instruction: 0xf1b838ff
    3218:	ldclle	15, cr0, [ip, #-0]
    321c:	svceq	0x0002f1b9
    3220:	blvs	14137c <__assert_fail@plt+0x13e914>
    3224:			; <UNDEFINED> instruction: 0xf1b9d048
    3228:	cmple	sp, r3, lsl #30
    322c:			; <UNDEFINED> instruction: 0xf0002e00
    3230:			; <UNDEFINED> instruction: 0x4631811f
    3234:			; <UNDEFINED> instruction: 0xf7ff4650
    3238:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    323c:	ldrbmi	sp, [r0], -r9, ror #1
    3240:	beq	3f384 <__assert_fail@plt+0x3c91c>
    3244:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3248:	strne	pc, [r0, #-2271]	; 0xfffff721
    324c:	ldrbmi	r2, [r0], -r5, lsl #4
    3250:			; <UNDEFINED> instruction: 0x46d04479
    3254:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3258:			; <UNDEFINED> instruction: 0xf7ff4631
    325c:			; <UNDEFINED> instruction: 0xf8dfeb56
    3260:			; <UNDEFINED> instruction: 0x464054f0
    3264:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3268:	ldrbtmi	r4, [sp], #-1616	; 0xfffff9b0
    326c:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3270:			; <UNDEFINED> instruction: 0xf7ff6868
    3274:	stmdals	r2, {r1, r5, r7, r9, fp, sp, lr, pc}
    3278:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    327c:	ldrsbeq	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
    3280:	b	541284 <__assert_fail@plt+0x53e81c>
    3284:	svclt	0x00181e20
    3288:			; <UNDEFINED> instruction: 0xf8df2001
    328c:	blmi	ff9cc5b4 <__assert_fail@plt+0xff9c9b4c>
    3290:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3294:	blls	6dd304 <__assert_fail@plt+0x6da89c>
    3298:			; <UNDEFINED> instruction: 0xf040405a
    329c:	andslt	r8, sp, r9, ror #14
    32a0:	blhi	2be59c <__assert_fail@plt+0x2bbb34>
    32a4:	svchi	0x00f0e8bd
    32a8:	andcs	r2, fp, #1073741824	; 0x40000000
    32ac:	andne	lr, r3, #3194880	; 0x30c000
    32b0:	strdcs	lr, [r1], -r3
    32b4:	strbmi	lr, [r6], -r9, ror #15
    32b8:			; <UNDEFINED> instruction: 0x46504631
    32bc:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32c0:	adcle	r2, r6, r0, lsl #16
    32c4:			; <UNDEFINED> instruction: 0x4646e7bb
    32c8:			; <UNDEFINED> instruction: 0x46504631
    32cc:	bl	1fc12d0 <__assert_fail@plt+0x1fbe868>
    32d0:	addsle	r2, lr, r0, lsl #16
    32d4:			; <UNDEFINED> instruction: 0xf1b9e7b3
    32d8:			; <UNDEFINED> instruction: 0xf0000f02
    32dc:	andcs	r8, r1, r8, asr #2
    32e0:	movwls	r2, #58112	; 0xe300
    32e4:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    32ec:	sbcshi	pc, r4, r0
    32f0:	bge	394afc <__assert_fail@plt+0x392094>
    32f4:			; <UNDEFINED> instruction: 0xf7ff4650
    32f8:	stmdacs	r0, {r1, r2, r7, fp, sp, lr, pc}
    32fc:	tsthi	r1, r0	; <UNPREDICTABLE>
    3300:			; <UNDEFINED> instruction: 0xf7ff4628
    3304:			; <UNDEFINED> instruction: 0xf8dfea54
    3308:	ldrbtmi	r3, [fp], #-1104	; 0xfffffbb0
    330c:	bicseq	r6, r9, fp, lsl r8
    3310:	sbchi	pc, r8, r0, lsl #2
    3314:	strbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3318:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    331c:			; <UNDEFINED> instruction: 0xf140045f
    3320:			; <UNDEFINED> instruction: 0xf8df80c7
    3324:	ldrbtmi	r3, [fp], #-1084	; 0xfffffbc4
    3328:	ldrbeq	r6, [lr], #2075	; 0x81b
    332c:	rscshi	pc, r2, r0, lsl #2
    3330:	blcs	29f48 <__assert_fail@plt+0x274e0>
    3334:	rschi	pc, r7, r0, asr #32
    3338:			; <UNDEFINED> instruction: 0xf7ff9804
    333c:			; <UNDEFINED> instruction: 0xf7ffeb8a
    3340:	strmi	lr, [r0], lr, lsl #18
    3344:			; <UNDEFINED> instruction: 0xf0002800
    3348:			; <UNDEFINED> instruction: 0xf8df8465
    334c:	ldrbtmi	r5, [sp], #-1048	; 0xfffffbe8
    3350:	vmlal.u8	q11, d1, d25
    3354:			; <UNDEFINED> instruction: 0xf7ff5140
    3358:	stmdavs	r9!, {r2, r3, r4, r6, fp, sp, lr, pc}
    335c:	vmlsl.u<illegal width 8>	q10, d1, d0[0]
    3360:			; <UNDEFINED> instruction: 0xf7ff51c0
    3364:	stmdavs	r9!, {r1, r2, r3, r8, fp, sp, lr, pc}
    3368:	vmlsl.u<illegal width 8>	q10, d1, d0[0]
    336c:			; <UNDEFINED> instruction: 0xf7ff6140
    3370:	stmdavs	r9!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    3374:	vmlsl.u<illegal width 8>	q10, d1, d0[0]
    3378:			; <UNDEFINED> instruction: 0xf7ff5100
    337c:	stmdavs	r9!, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    3380:	vmlsl.u<illegal width 8>	q10, d1, d0[0]
    3384:			; <UNDEFINED> instruction: 0xf7ff5180
    3388:	stmdavs	fp!, {r1, r2, r3, fp, sp, lr, pc}
    338c:	cps	#29
    3390:	blmi	ffd6447c <__assert_fail@plt+0xffd61a14>
    3394:	bmi	ffd4cf9c <__assert_fail@plt+0xffd4a534>
    3398:	cdpmi	6, 15, cr4, cr5, cr1, {1}
    339c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    33a0:	bge	43ebc8 <__assert_fail@plt+0x43c160>
    33a4:			; <UNDEFINED> instruction: 0x4644447e
    33a8:	andls	pc, ip, sp, asr #17
    33ac:			; <UNDEFINED> instruction: 0xf8cd46b8
    33b0:			; <UNDEFINED> instruction: 0x4691b018
    33b4:			; <UNDEFINED> instruction: 0x460f469b
    33b8:			; <UNDEFINED> instruction: 0xf8d668f3
    33bc:	strbmi	sl, [r3, #-0]
    33c0:	ldrbhi	pc, [r9], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    33c4:			; <UNDEFINED> instruction: 0xf0014640
    33c8:			; <UNDEFINED> instruction: 0xf01af971
    33cc:	bl	2e31d4 <__assert_fail@plt+0x2e076c>
    33d0:	b	13c80d8 <__assert_fail@plt+0x13c5670>
    33d4:	strmi	r1, [r5], -r0, asr #2
    33d8:	svclt	0x0008691a
    33dc:	andeq	pc, r2, #34	; 0x22
    33e0:	andvc	pc, r0, sl, lsl r4	; <UNPREDICTABLE>
    33e4:	ldfcsd	f5, [r8, #-116]	; 0xffffff8c
    33e8:	ldrbthi	pc, [r9], r0, lsl #4	; <UNPREDICTABLE>
    33ec:	movweq	pc, #45477	; 0xb1a5	; <UNPREDICTABLE>
    33f0:	ldmdale	r6, {r1, r8, r9, fp, sp}
    33f4:			; <UNDEFINED> instruction: 0x463b49df
    33f8:	strbmi	r2, [r7], -r5, lsl #4
    33fc:	sxtabmi	r4, r0, r9, ror #8
    3400:			; <UNDEFINED> instruction: 0xf7ff461c
    3404:	mrc	8, 0, lr, cr8, cr6, {2}
    3408:			; <UNDEFINED> instruction: 0x4605aa10
    340c:			; <UNDEFINED> instruction: 0xf0014638
    3410:	bmi	ff68194c <__assert_fail@plt+0xff67eee4>
    3414:	hvceq	13386	; 0x344a
    3418:	ldmpl	r1, {r3, r5, r9, sl, lr}^
    341c:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3420:	bl	27d09c <__assert_fail@plt+0x27a634>
    3424:	strtmi	r0, [r0], -r1, lsl #6
    3428:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    342c:	blvc	bea80 <__assert_fail@plt+0xbc018>
    3430:	blvc	ff1fef14 <__assert_fail@plt+0xff1fc4ac>
    3434:	beq	ff1fef18 <__assert_fail@plt+0xff1fc4b0>
    3438:	svc	0x00baf7fe
    343c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3440:	ldrbhi	pc, [r5]	; <UNPREDICTABLE>
    3444:	ldrbtmi	r4, [sl], #-2765	; 0xfffff533
    3448:	orrseq	r6, r0, r2, lsl r8
    344c:	cfldr32cs	mvfx13, [r4, #-32]	; 0xffffffe0
    3450:	ldccs	12, cr13, [r2, #-104]	; 0xffffff98
    3454:	stccc	12, cr13, [lr, #-28]	; 0xffffffe4
    3458:	ldmdale	r8, {r1, r8, sl, fp, sp}
    345c:	strle	r0, [r2], #-1169	; 0xfffffb6f
    3460:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    3464:	ldrmi	lr, [r8], -r8, lsr #15
    3468:			; <UNDEFINED> instruction: 0xf7fe2101
    346c:	ldrb	lr, [r7, r8, asr #30]!
    3470:	smlabtcs	r4, r3, lr, r4
    3474:			; <UNDEFINED> instruction: 0x4630447e
    3478:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    347c:			; <UNDEFINED> instruction: 0xf43f2800
    3480:	mcrmi	14, 6, sl, cr0, cr8, {6}
    3484:			; <UNDEFINED> instruction: 0xe6d4447e
    3488:	stccs	13, cr3, [r1, #-92]	; 0xffffffa4
    348c:	ldrmi	sp, [r8], -fp, ror #19
    3490:			; <UNDEFINED> instruction: 0xf7fe2100
    3494:			; <UNDEFINED> instruction: 0xe7e3ef34
    3498:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    349c:	bicseq	r6, r8, fp, lsl r8
    34a0:	svcge	0x0038f57f
    34a4:			; <UNDEFINED> instruction: 0xf0234ab9
    34a8:	ldrbtmi	r7, [sl], #-896	; 0xfffffc80
    34ac:			; <UNDEFINED> instruction: 0xe7316013
    34b0:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34b4:	rsbvs	r4, r8, r0, lsl #13
    34b8:			; <UNDEFINED> instruction: 0xf0002800
    34bc:			; <UNDEFINED> instruction: 0x460183d0
    34c0:			; <UNDEFINED> instruction: 0xf7ff4650
    34c4:			; <UNDEFINED> instruction: 0xf1b9e9b6
    34c8:			; <UNDEFINED> instruction: 0xf43f0f03
    34cc:	stmdavs	sp!, {r1, r3, r5, r8, r9, sl, fp, sp, pc}^
    34d0:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    34d8:	svcge	0x0023f43f
    34dc:	smlatbcs	r4, ip, pc, r4	; <UNPREDICTABLE>
    34e0:			; <UNDEFINED> instruction: 0x4638447f
    34e4:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34e8:			; <UNDEFINED> instruction: 0xf0002800
    34ec:	stmibmi	r9!, {r1, r6, r7, r8, r9, pc}
    34f0:			; <UNDEFINED> instruction: 0x46304479
    34f4:	b	fe6c14f8 <__assert_fail@plt+0xfe6bea90>
    34f8:			; <UNDEFINED> instruction: 0xf0002800
    34fc:			; <UNDEFINED> instruction: 0x46308572
    3500:	svc	0x0020f7fe
    3504:	ldrbmi	lr, [r0], -sp, lsl #14
    3508:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    350c:			; <UNDEFINED> instruction: 0xf916f002
    3510:	strt	r4, [r4], r4, lsl #12
    3514:	smlatbcs	r4, r0, sl, r4
    3518:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    351c:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3520:	stmdals	lr, {r1, r2, r8, r9, sl, sp, lr, pc}
    3524:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3528:			; <UNDEFINED> instruction: 0xf43f2800
    352c:	stmdals	lr, {r0, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    3530:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3534:	strtmi	r4, [r8], -r3, lsl #12
    3538:	svclt	0x00181e1d
    353c:			; <UNDEFINED> instruction: 0xf7ff2501
    3540:	blls	1bda20 <__assert_fail@plt+0x1bafb8>
    3544:	teqlt	r5, fp, lsr r1
    3548:	strcs	r4, [r1, #-2708]	; 0xfffff56c
    354c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    3550:	orrvc	pc, r0, #67	; 0x43
    3554:	blmi	fe49b5a8 <__assert_fail@plt+0xfe498b40>
    3558:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    355c:			; <UNDEFINED> instruction: 0xf57f01da
    3560:	stccs	14, cr10, [r0, #-868]	; 0xfffffc9c
    3564:	svccs	0x0000d09e
    3568:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {1}
    356c:	mulcs	r1, sl, r7
    3570:	movwls	r2, #58112	; 0xe300
    3574:	svc	0x006cf7fe
    3578:	stmdacs	r0, {r0, r2, r9, sl, lr}
    357c:	mcrge	4, 5, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    3580:	and	sl, r5, lr, lsl #28
    3584:			; <UNDEFINED> instruction: 0xf7ff980e
    3588:	stmdacs	r0, {r5, r6, r8, fp, sp, lr, pc}
    358c:	msrhi	SPSR_x, #0
    3590:			; <UNDEFINED> instruction: 0x46294632
    3594:			; <UNDEFINED> instruction: 0xf7fe4650
    3598:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    359c:			; <UNDEFINED> instruction: 0x4628d0f2
    35a0:	stmdbeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    35a4:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35a8:	ldmibvs	lr, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
    35ac:			; <UNDEFINED> instruction: 0xf43f2e00
    35b0:	ldmdbmi	ip!, {r2, r4, r9, sl, fp, sp, pc}^
    35b4:	ldrtmi	r2, [r0], -r6, lsl #4
    35b8:			; <UNDEFINED> instruction: 0xf7ff4479
    35bc:	lsrslt	lr, r0, #20
    35c0:	andcs	r4, r5, #1982464	; 0x1e4000
    35c4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    35c8:	b	6415cc <__assert_fail@plt+0x63eb64>
    35cc:	ldmdbmi	r7!, {r3, r4, r5, r6, r8, ip, sp, pc}^
    35d0:	ldrtmi	r2, [r0], -sl, lsl #4
    35d4:			; <UNDEFINED> instruction: 0xf7ff4479
    35d8:	cmplt	r0, r2, lsl sl
    35dc:			; <UNDEFINED> instruction: 0x46304974
    35e0:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    35e4:	b	2c15e8 <__assert_fail@plt+0x2beb80>
    35e8:			; <UNDEFINED> instruction: 0xf47f2800
    35ec:	blmi	1c6edcc <__assert_fail@plt+0x1c6c364>
    35f0:	strbeq	pc, [r0, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
    35f4:	andsvs	r4, sp, fp, ror r4
    35f8:	blmi	103cdbc <__assert_fail@plt+0x103a354>
    35fc:	stmdbmi	lr!, {r0, r2, r9, sp}^
    3600:			; <UNDEFINED> instruction: 0xf85b2000
    3604:	ldrbtmi	r3, [r9], #-3
    3608:			; <UNDEFINED> instruction: 0xf7fe681c
    360c:	blmi	d3f35c <__assert_fail@plt+0xd3c8f4>
    3610:			; <UNDEFINED> instruction: 0xf85b2101
    3614:	ldmdavs	fp, {r0, r1, ip, sp}
    3618:	strtmi	r4, [r0], -r2, lsl #12
    361c:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3620:			; <UNDEFINED> instruction: 0xf7ff2001
    3624:	svclt	0x0000e838
    3628:	andeq	r8, r1, r4, lsr #5
    362c:	muleq	r0, r4, r2
    3630:	andeq	r5, r0, r6, asr #18
    3634:	andeq	r8, r1, r0, ror #16
    3638:	andeq	r8, r1, r0, ror r8
    363c:	andeq	r5, r0, r2, lsl lr
    3640:	andeq	r5, r0, sl, lsl #18
    3644:	andeq	r1, r0, r9, lsl #28
    3648:	andeq	r8, r1, r6, lsr r8
    364c:	andeq	r7, r1, r6, lsl #29
    3650:	andeq	r8, r1, r4, lsr #4
    3654:	andeq	r6, r0, r0, ror r5
    3658:	andeq	r6, r0, r4, asr #23
    365c:	andeq	r8, r1, r2, lsl #14
    3660:	andeq	r0, r0, r4, asr #5
    3664:	andeq	r8, r1, r8, ror #13
    3668:			; <UNDEFINED> instruction: 0x000183be
    366c:	andeq	r8, r1, r4, asr #13
    3670:			; <UNDEFINED> instruction: 0x000186b4
    3674:	andeq	r8, r1, r4, lsr #13
    3678:	andeq	r8, r1, r0, ror #6
    367c:	muleq	r0, r0, r7
    3680:	andeq	r5, r0, sl, lsl #15
    3684:	andeq	r8, r1, sl, lsl r6
    3688:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    368c:	andeq	r8, r1, r4, asr #11
    3690:			; <UNDEFINED> instruction: 0x000185b4
    3694:	andeq	r8, r1, r4, lsr #11
    3698:	muleq	r1, r4, r5
    369c:	andeq	r8, r1, lr, ror r5
    36a0:			; <UNDEFINED> instruction: 0x000056b2
    36a4:	andeq	r8, r1, sl, asr #10
    36a8:	andeq	r8, r1, r2, lsl r2
    36ac:	andeq	r8, r1, lr, ror #3
    36b0:	andeq	r8, r1, r6, lsl #10
    36b4:	strdeq	r8, [r1], -r6
    36b8:	andeq	r1, r0, pc, lsl r9
    36bc:			; <UNDEFINED> instruction: 0x000184bc
    36c0:	muleq	r1, sl, r4
    36c4:	andeq	r8, r1, sl, lsl #9
    36c8:	andeq	r5, r0, sl, ror #10
    36cc:	andeq	r5, r0, r8, asr r5
    36d0:	andeq	r8, r1, r2, asr #8
    36d4:	andeq	r8, r1, r2, lsr r4
    36d8:	andeq	r8, r1, r2, lsr #8
    36dc:	andeq	r6, r0, r6, asr #2
    36e0:			; <UNDEFINED> instruction: 0x000002bc
    36e4:	andeq	r6, r0, r0, asr #2
    36e8:	andeq	r8, r1, r6, ror #7
    36ec:	ldrdeq	r8, [r1], -r6
    36f0:	andeq	r8, r1, r2, asr #7
    36f4:			; <UNDEFINED> instruction: 0x000183b2
    36f8:	andeq	r8, r1, r2, lsr #7
    36fc:	muleq	r0, ip, r2
    3700:	andeq	r5, r0, ip, lsr r4
    3704:	ldrdeq	r5, [r0], -r8
    3708:	andeq	r5, r0, r6, asr #8
    370c:	strdeq	r6, [r0], -sl
    3710:	andeq	r7, r1, ip, lsl #19
    3714:	andeq	r8, r1, r0, ror #5
    3718:	andeq	r8, r1, r8, asr #5
    371c:	andeq	r8, r1, r8, lsl #5
    3720:	andeq	r8, r1, r4, lsr r2
    3724:	andeq	r1, r0, r9, lsr #12
    3728:	andeq	r8, r1, r2, lsl #4
    372c:	muleq	r0, r8, r2
    3730:			; <UNDEFINED> instruction: 0x00017eb2
    3734:	muleq	r1, lr, r1
    3738:	andeq	r7, r1, sl, asr lr
    373c:	andeq	r8, r1, r0, ror r1
    3740:	andeq	r8, r1, r8, ror #2
    3744:	andeq	r7, r1, r4, lsr lr
    3748:	strdeq	r1, [r0], -r7
    374c:	andeq	r5, r0, ip, ror #30
    3750:	andeq	r8, r1, r2, asr #1
    3754:	andeq	r7, r1, r4, lsr #21
    3758:	andeq	r8, r1, r2, lsr #32
    375c:	andeq	r8, r1, r4, lsl r0
    3760:	andeq	r8, r1, r6
    3764:	ldrdeq	r7, [r1], -lr
    3768:	andeq	r7, r1, r8, ror #24
    376c:	andeq	r7, r1, r6, ror #24
    3770:	andeq	r7, r1, r8, lsl #31
    3774:	andeq	r5, r0, r0, asr #28
    3778:	strdeq	r7, [r1], -r0
    377c:	andeq	r7, r1, r6, ror #29
    3780:	andeq	r4, r0, ip, lsr pc
    3784:	andeq	r4, r0, r4, asr #30
    3788:	muleq	r1, r2, lr
    378c:	andeq	r7, r1, r2, lsl #29
    3790:	ldrdeq	r4, [r0], -r0
    3794:	ldrdeq	r4, [r0], -r8
    3798:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    379c:	andeq	r7, r1, r0, ror #27
    37a0:	ldrdeq	r7, [r1], -r4
    37a4:	andeq	r5, r0, ip, asr #23
    37a8:	andeq	r5, r0, sl, asr #23
    37ac:	andeq	r5, r0, ip, lsr #23
    37b0:	andeq	r5, r0, sl, lsr #23
    37b4:	andeq	r7, r1, r8, lsr sp
    37b8:	andeq	r5, r0, sl, ror sl
    37bc:	bcc	fe541b40 <__assert_fail@plt+0xfe53f0d8>
    37c0:			; <UNDEFINED> instruction: 0xf8df2205
    37c4:	mulcs	r0, r4, sl
    37c8:			; <UNDEFINED> instruction: 0xf8df4606
    37cc:			; <UNDEFINED> instruction: 0xf85b5a90
    37d0:	ldrbtmi	r3, [r9], #-3
    37d4:	bvc	fe241b58 <__assert_fail@plt+0xfe23f0f0>
    37d8:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    37dc:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    37e0:			; <UNDEFINED> instruction: 0x4621447f
    37e4:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37e8:	bne	1e41b6c <__assert_fail@plt+0x1e3f104>
    37ec:	ldrtmi	r2, [r0], -r5, lsl #4
    37f0:			; <UNDEFINED> instruction: 0xf7fe4479
    37f4:			; <UNDEFINED> instruction: 0xf8dfee5e
    37f8:	tstcs	r1, r0, ror sl
    37fc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3800:			; <UNDEFINED> instruction: 0x4602681b
    3804:			; <UNDEFINED> instruction: 0xf7ff4620
    3808:	strtmi	lr, [r1], -r6, lsr #16
    380c:			; <UNDEFINED> instruction: 0xf7ff200a
    3810:			; <UNDEFINED> instruction: 0xf8dfe890
    3814:	andcs	r1, r5, #88, 20	; 0x58000
    3818:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    381c:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3820:			; <UNDEFINED> instruction: 0xf7ff4621
    3824:			; <UNDEFINED> instruction: 0xf8dfe8e6
    3828:	andcs	r1, r5, #72, 20	; 0x48000
    382c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3830:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    3834:			; <UNDEFINED> instruction: 0xf7ff4621
    3838:			; <UNDEFINED> instruction: 0xf8dfe8dc
    383c:	andcs	r1, r5, #56, 20	; 0x38000
    3840:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3844:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    3848:			; <UNDEFINED> instruction: 0xf7ff4621
    384c:			; <UNDEFINED> instruction: 0xf8dfe8d2
    3850:	andcs	r1, r5, #40, 20	; 0x28000
    3854:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3858:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    385c:			; <UNDEFINED> instruction: 0xf7ff4621
    3860:			; <UNDEFINED> instruction: 0xf8dfe8c8
    3864:	andcs	r1, r5, #24, 20	; 0x18000
    3868:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    386c:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3870:			; <UNDEFINED> instruction: 0xf7ff4621
    3874:			; <UNDEFINED> instruction: 0x4621e8be
    3878:			; <UNDEFINED> instruction: 0xf7ff200a
    387c:			; <UNDEFINED> instruction: 0xf8dfe85a
    3880:	andcs	r1, r5, #0, 20
    3884:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3888:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    388c:			; <UNDEFINED> instruction: 0xf7ff4621
    3890:			; <UNDEFINED> instruction: 0xf8dfe8b0
    3894:	andcs	r1, r5, #240, 18	; 0x3c0000
    3898:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    389c:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    38a0:			; <UNDEFINED> instruction: 0xf7ff4621
    38a4:	strtmi	lr, [r1], -r6, lsr #17
    38a8:			; <UNDEFINED> instruction: 0xf7ff200a
    38ac:			; <UNDEFINED> instruction: 0xf8dfe842
    38b0:	andcs	r1, r5, #216, 18	; 0x360000
    38b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    38b8:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    38bc:			; <UNDEFINED> instruction: 0xf7ff4621
    38c0:			; <UNDEFINED> instruction: 0xf8dfe898
    38c4:	andcs	r1, r5, #200, 18	; 0x320000
    38c8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    38cc:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    38d0:			; <UNDEFINED> instruction: 0xf7ff4621
    38d4:			; <UNDEFINED> instruction: 0xf8dfe88e
    38d8:	andcs	r1, r5, #184, 18	; 0x2e0000
    38dc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    38e0:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    38e4:			; <UNDEFINED> instruction: 0xf7ff4621
    38e8:			; <UNDEFINED> instruction: 0xf8dfe884
    38ec:	andcs	r1, r5, #168, 18	; 0x2a0000
    38f0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    38f4:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    38f8:			; <UNDEFINED> instruction: 0xf7ff4621
    38fc:			; <UNDEFINED> instruction: 0xf8dfe87a
    3900:	andcs	r1, r5, #152, 18	; 0x260000
    3904:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3908:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    390c:			; <UNDEFINED> instruction: 0xf7ff4621
    3910:			; <UNDEFINED> instruction: 0xf8dfe870
    3914:	andcs	r1, r5, #136, 18	; 0x220000
    3918:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    391c:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    3920:			; <UNDEFINED> instruction: 0xf7ff4621
    3924:			; <UNDEFINED> instruction: 0xf8dfe866
    3928:	andcs	r1, r5, #120, 18	; 0x1e0000
    392c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3930:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    3934:			; <UNDEFINED> instruction: 0xf7ff4621
    3938:			; <UNDEFINED> instruction: 0xf8dfe85c
    393c:	andcs	r1, r5, #104, 18	; 0x1a0000
    3940:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3944:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    3948:			; <UNDEFINED> instruction: 0xf7ff4621
    394c:			; <UNDEFINED> instruction: 0xf8dfe852
    3950:	andcs	r1, r5, #88, 18	; 0x160000
    3954:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3958:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    395c:			; <UNDEFINED> instruction: 0xf7ff4621
    3960:			; <UNDEFINED> instruction: 0xf8dfe848
    3964:	andcs	r1, r5, #72, 18	; 0x120000
    3968:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    396c:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    3970:			; <UNDEFINED> instruction: 0xf7ff4621
    3974:			; <UNDEFINED> instruction: 0xf8dfe83e
    3978:	andcs	r1, r5, #56, 18	; 0xe0000
    397c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3980:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    3984:			; <UNDEFINED> instruction: 0xf7ff4621
    3988:			; <UNDEFINED> instruction: 0xf8dfe834
    398c:	andcs	r1, r5, #40, 18	; 0xa0000
    3990:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3994:	stc	7, cr15, [ip, #1016]	; 0x3f8
    3998:			; <UNDEFINED> instruction: 0xf7ff4621
    399c:			; <UNDEFINED> instruction: 0xf8dfe82a
    39a0:	andcs	r1, r5, #24, 18	; 0x60000
    39a4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    39a8:	stc	7, cr15, [r2, #1016]	; 0x3f8
    39ac:			; <UNDEFINED> instruction: 0xf7ff4621
    39b0:			; <UNDEFINED> instruction: 0xf8dfe820
    39b4:	andcs	r1, r5, #8, 18	; 0x20000
    39b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    39bc:	ldcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    39c0:			; <UNDEFINED> instruction: 0xf7ff4621
    39c4:			; <UNDEFINED> instruction: 0xf8dfe816
    39c8:	andcs	r1, r5, #248, 16	; 0xf80000
    39cc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    39d0:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    39d4:			; <UNDEFINED> instruction: 0xf7ff4621
    39d8:			; <UNDEFINED> instruction: 0xf8dfe80c
    39dc:	andcs	r1, r5, #232, 16	; 0xe80000
    39e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    39e4:	stcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    39e8:			; <UNDEFINED> instruction: 0xf7ff4621
    39ec:			; <UNDEFINED> instruction: 0xf8dfe802
    39f0:	andcs	r1, r5, #216, 16	; 0xd80000
    39f4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    39f8:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    39fc:			; <UNDEFINED> instruction: 0xf7fe4621
    3a00:			; <UNDEFINED> instruction: 0xf8dfeff8
    3a04:	andcs	r1, r5, #200, 16	; 0xc80000
    3a08:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a0c:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    3a10:			; <UNDEFINED> instruction: 0xf7fe4621
    3a14:			; <UNDEFINED> instruction: 0xf8dfefee
    3a18:	andcs	r1, r5, #184, 16	; 0xb80000
    3a1c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a20:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3a24:			; <UNDEFINED> instruction: 0xf7fe4621
    3a28:			; <UNDEFINED> instruction: 0xf8dfefe4
    3a2c:	andcs	r1, r5, #168, 16	; 0xa80000
    3a30:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a34:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3a38:			; <UNDEFINED> instruction: 0xf7fe4621
    3a3c:			; <UNDEFINED> instruction: 0xf8dfefda
    3a40:	andcs	r1, r5, #152, 16	; 0x980000
    3a44:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a48:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    3a4c:			; <UNDEFINED> instruction: 0xf7fe4621
    3a50:			; <UNDEFINED> instruction: 0xf8dfefd0
    3a54:	andcs	r1, r5, #136, 16	; 0x880000
    3a58:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a5c:	stc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    3a60:			; <UNDEFINED> instruction: 0xf7fe4621
    3a64:			; <UNDEFINED> instruction: 0xf8dfefc6
    3a68:	andcs	r1, r5, #120, 16	; 0x780000
    3a6c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a70:	ldc	7, cr15, [lr, #-1016]	; 0xfffffc08
    3a74:			; <UNDEFINED> instruction: 0xf7fe4621
    3a78:			; <UNDEFINED> instruction: 0xf8dfefbc
    3a7c:	andcs	r1, r5, #104, 16	; 0x680000
    3a80:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a84:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    3a88:			; <UNDEFINED> instruction: 0xf7fe4621
    3a8c:			; <UNDEFINED> instruction: 0xf8dfefb2
    3a90:	andcs	r1, r5, #88, 16	; 0x580000
    3a94:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3a98:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    3a9c:			; <UNDEFINED> instruction: 0xf7fe4621
    3aa0:			; <UNDEFINED> instruction: 0xf8dfefa8
    3aa4:	andcs	r1, r5, #72, 16	; 0x480000
    3aa8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3aac:	stc	7, cr15, [r0, #-1016]	; 0xfffffc08
    3ab0:			; <UNDEFINED> instruction: 0xf7fe4621
    3ab4:			; <UNDEFINED> instruction: 0xf8dfef9e
    3ab8:	andcs	r1, r5, #56, 16	; 0x380000
    3abc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3ac0:	ldcl	7, cr15, [r6], #1016	; 0x3f8
    3ac4:			; <UNDEFINED> instruction: 0xf7fe4621
    3ac8:			; <UNDEFINED> instruction: 0xf8dfef94
    3acc:	andcs	r1, r5, #40, 16	; 0x280000
    3ad0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3ad4:	stcl	7, cr15, [ip], #1016	; 0x3f8
    3ad8:			; <UNDEFINED> instruction: 0xf7fe4621
    3adc:			; <UNDEFINED> instruction: 0xf8dfef8a
    3ae0:	andcs	r1, r5, #24, 16	; 0x180000
    3ae4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3ae8:	stcl	7, cr15, [r2], #1016	; 0x3f8
    3aec:			; <UNDEFINED> instruction: 0xf7fe4621
    3af0:			; <UNDEFINED> instruction: 0xf8dfef80
    3af4:	andcs	r1, r5, #8, 16	; 0x80000
    3af8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3afc:	ldcl	7, cr15, [r8], {254}	; 0xfe
    3b00:			; <UNDEFINED> instruction: 0xf7fe4621
    3b04:			; <UNDEFINED> instruction: 0xf8dfef76
    3b08:	andcs	r1, r5, #248, 14	; 0x3e00000
    3b0c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3b10:	stcl	7, cr15, [lr], {254}	; 0xfe
    3b14:			; <UNDEFINED> instruction: 0xf7fe4621
    3b18:	strtmi	lr, [r1], -ip, ror #30
    3b1c:			; <UNDEFINED> instruction: 0xf7fe200a
    3b20:			; <UNDEFINED> instruction: 0xf8dfef08
    3b24:	andcs	r1, r5, #224, 14	; 0x3800000
    3b28:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3b2c:	stcl	7, cr15, [r0], {254}	; 0xfe
    3b30:			; <UNDEFINED> instruction: 0xf7fe4621
    3b34:			; <UNDEFINED> instruction: 0xf8dfef5e
    3b38:	andcs	r1, r5, #208, 14	; 0x3400000
    3b3c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3b40:	ldc	7, cr15, [r6], #1016	; 0x3f8
    3b44:			; <UNDEFINED> instruction: 0xf7fe4621
    3b48:	qsaxmi	lr, r1, r4
    3b4c:			; <UNDEFINED> instruction: 0xf7fe200a
    3b50:			; <UNDEFINED> instruction: 0xf8dfeef0
    3b54:	andcs	r1, r5, #184, 14	; 0x2e00000
    3b58:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3b5c:	stc	7, cr15, [r8], #1016	; 0x3f8
    3b60:	sbfxne	pc, pc, #17, #13
    3b64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3b68:	ldrtmi	r4, [r0], -r3, lsl #12
    3b6c:			; <UNDEFINED> instruction: 0xf7fe9302
    3b70:			; <UNDEFINED> instruction: 0xf8dfeca0
    3b74:			; <UNDEFINED> instruction: 0xf8df17a0
    3b78:	ldrbtmi	r2, [r9], #-1952	; 0xfffff860
    3b7c:			; <UNDEFINED> instruction: 0xf8df9100
    3b80:	ldrbtmi	r1, [sl], #-1948	; 0xfffff864
    3b84:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    3b88:	andcs	r9, r1, r1
    3b8c:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    3b90:			; <UNDEFINED> instruction: 0x178cf8df
    3b94:	ldrtmi	r2, [r0], -r5, lsl #4
    3b98:			; <UNDEFINED> instruction: 0xf7fe4479
    3b9c:	strtmi	lr, [r1], -sl, lsl #25
    3ba0:	svc	0x0026f7fe
    3ba4:	andcs	r6, r5, #2818048	; 0x2b0000
    3ba8:	andcs	r6, r0, r9, ror #18
    3bac:	strcc	r3, [r0, #-1537]!	; 0xfffff9ff
    3bb0:			; <UNDEFINED> instruction: 0xf7fe9302
    3bb4:	blls	bedb4 <__assert_fail@plt+0xbc34c>
    3bb8:	tstcs	r1, sl, lsr r6
    3bbc:	strtmi	r9, [r0], -r0
    3bc0:	mcr	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3bc4:	mvnle	r2, r9, lsl lr
    3bc8:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    3bcc:	andcs	r2, r0, r5, lsl #4
    3bd0:			; <UNDEFINED> instruction: 0xf7fe4479
    3bd4:			; <UNDEFINED> instruction: 0xf8dfec6e
    3bd8:	ldrbtmi	r2, [sl], #-1872	; 0xfffff8b0
    3bdc:	andcs	r4, r1, r1, lsl #12
    3be0:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    3be4:			; <UNDEFINED> instruction: 0xf7fe2000
    3be8:			; <UNDEFINED> instruction: 0xf1a0ed56
    3bec:	blcs	1744878 <__assert_fail@plt+0x1741e10>
    3bf0:	bge	4814f4 <__assert_fail@plt+0x47ea8c>
    3bf4:	strbmi	r4, [sl], -r3, lsl #12
    3bf8:	tstcs	r1, r8, lsr r8
    3bfc:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    3c00:	blt	281c04 <__assert_fail@plt+0x27f19c>
    3c04:			; <UNDEFINED> instruction: 0x1724f8df
    3c08:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3c0c:	bl	ff141c0c <__assert_fail@plt+0xff13f1a4>
    3c10:	bllt	ff001c14 <__assert_fail@plt+0xfefff1ac>
    3c14:			; <UNDEFINED> instruction: 0x1718f8df
    3c18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3c1c:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    3c20:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    3c24:	bllt	701c28 <__assert_fail@plt+0x6ff1c0>
    3c28:			; <UNDEFINED> instruction: 0x1708f8df
    3c2c:	ldrbmi	r2, [r0], r5, lsl #4
    3c30:			; <UNDEFINED> instruction: 0xf7fe4479
    3c34:			; <UNDEFINED> instruction: 0xf7feec3e
    3c38:			; <UNDEFINED> instruction: 0xf7ffee68
    3c3c:	ldmibvs	sl, {r4, r8, r9, fp, ip, sp, pc}
    3c40:			; <UNDEFINED> instruction: 0xf47f2a00
    3c44:			; <UNDEFINED> instruction: 0xf8d3aab7
    3c48:	blcs	101b0 <__assert_fail@plt+0xd748>
    3c4c:	bge	fecc0e50 <__assert_fail@plt+0xfecbe3e8>
    3c50:	blt	ff101c54 <__assert_fail@plt+0xff0ff1ec>
    3c54:			; <UNDEFINED> instruction: 0xf7fe4628
    3c58:			; <UNDEFINED> instruction: 0xf7ffedaa
    3c5c:			; <UNDEFINED> instruction: 0xf8dfbb40
    3c60:	andcs	r1, r5, #216, 12	; 0xd800000
    3c64:			; <UNDEFINED> instruction: 0xf7fe4479
    3c68:			; <UNDEFINED> instruction: 0xf7feec24
    3c6c:			; <UNDEFINED> instruction: 0xf7ffee4e
    3c70:			; <UNDEFINED> instruction: 0x4639baf6
    3c74:			; <UNDEFINED> instruction: 0x4653e43d
    3c78:	strvc	pc, [r0, #-1043]	; 0xfffffbed
    3c7c:	cfmsub32	mvax5, mvfx4, mvfx8, mvfx0
    3c80:			; <UNDEFINED> instruction: 0xf8ddaa10
    3c84:	ldrtmi	r9, [ip], -ip
    3c88:			; <UNDEFINED> instruction: 0xb018f8dd
    3c8c:	bicshi	pc, sp, r0
    3c90:	blcs	2a8a0 <__assert_fail@plt+0x27e38>
    3c94:	eorhi	pc, r6, #0
    3c98:	mcr	8, 0, r6, cr11, cr11, {0}
    3c9c:			; <UNDEFINED> instruction: 0xf7fe3a10
    3ca0:	andls	lr, r3, lr, lsr #24
    3ca4:			; <UNDEFINED> instruction: 0xf0002800
    3ca8:	stmdals	r5, {r0, r2, r3, r7, r9, pc}
    3cac:	bl	ff441cac <__assert_fail@plt+0xff43f244>
    3cb0:	beq	fe43f4d8 <__assert_fail@plt+0xfe43ca70>
    3cb4:			; <UNDEFINED> instruction: 0xf0002800
    3cb8:			; <UNDEFINED> instruction: 0xf7fe827b
    3cbc:	mcr	13, 0, lr, cr9, cr4, {5}
    3cc0:	stmdacs	r0, {r4, r9, fp}
    3cc4:	rsbhi	pc, ip, #0
    3cc8:	ldrbmi	r2, [r0], -r0, lsl #2
    3ccc:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    3cd0:	stmdals	r3, {r8, sp}
    3cd4:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    3cd8:			; <UNDEFINED> instruction: 0x1660f8df
    3cdc:	beq	43f550 <__assert_fail@plt+0x43cae8>
    3ce0:			; <UNDEFINED> instruction: 0xf7fe4479
    3ce4:	cdp	14, 0, cr14, cr11, cr10, {2}
    3ce8:	stmdacs	r0, {r4, r7, r9, fp}
    3cec:	subhi	pc, r2, #0
    3cf0:			; <UNDEFINED> instruction: 0x364cf8df
    3cf4:	bge	43f51c <__assert_fail@plt+0x43cab4>
    3cf8:			; <UNDEFINED> instruction: 0x1648f8df
    3cfc:	bhi	fe43f528 <__assert_fail@plt+0xfe43cac0>
    3d00:	movwls	r4, #25723	; 0x647b
    3d04:			; <UNDEFINED> instruction: 0x3640f8df
    3d08:	stmdals	r3, {r0, r3, r4, r5, r6, sl, lr}
    3d0c:	mcr	4, 0, r4, cr12, cr11, {3}
    3d10:	blge	3d2758 <__assert_fail@plt+0x3cfcf0>
    3d14:	bcc	43f54c <__assert_fail@plt+0x43cae4>
    3d18:			; <UNDEFINED> instruction: 0x3630f8df
    3d1c:	movwls	r4, #46203	; 0xb47b
    3d20:	b	ff9c1d20 <__assert_fail@plt+0xff9bf2b8>
    3d24:	beq	fe43f598 <__assert_fail@plt+0xfe43cb30>
    3d28:	eorge	pc, r4, sp, asr #17
    3d2c:	ldcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    3d30:			; <UNDEFINED> instruction: 0xf8cd2302
    3d34:			; <UNDEFINED> instruction: 0xf8adb028
    3d38:	andls	r3, pc, r0, asr #32
    3d3c:	beq	43f5b4 <__assert_fail@plt+0x43cb4c>
    3d40:	bls	1cc14c <__assert_fail@plt+0x1c96e4>
    3d44:	bl	ffe41d44 <__assert_fail@plt+0xffe3f2dc>
    3d48:			; <UNDEFINED> instruction: 0xf0002800
    3d4c:	vmlal.s<illegal width 8>	q12, d0, d2[7]
    3d50:	mrc	2, 0, r8, cr11, cr15, {2}
    3d54:			; <UNDEFINED> instruction: 0xf7fe0a90
    3d58:	vnmla.f64	d14, d27, d6
    3d5c:	vmov	r2, s22
    3d60:	stmdals	r3, {r4, r7, r9, fp, ip}
    3d64:	stc	7, cr15, [r6], {254}	; 0xfe
    3d68:	stmdacs	r0, {r2, r9, sl, lr}
    3d6c:			; <UNDEFINED> instruction: 0x81a9f000
    3d70:	vmull.s8	q9, d0, d0
    3d74:	mrc	2, 0, r8, cr8, cr15, {2}
    3d78:			; <UNDEFINED> instruction: 0xf10d0a90
    3d7c:	stmdbls	r5, {r2, r4, r5, r9, fp}
    3d80:	bleq	c401bc <__assert_fail@plt+0xc3d754>
    3d84:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3d88:	movwls	r2, #33536	; 0x8300
    3d8c:	ldrbmi	sl, [r1], lr, lsl #22
    3d90:	bcc	43f5c0 <__assert_fail@plt+0x43cb58>
    3d94:	bne	fe43f5fc <__assert_fail@plt+0xfe43cb94>
    3d98:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx11
    3d9c:			; <UNDEFINED> instruction: 0x465a0a10
    3da0:	bge	3f3dc <__assert_fail@plt+0x3c974>
    3da4:	bl	1cc1da4 <__assert_fail@plt+0x1cbf33c>
    3da8:			; <UNDEFINED> instruction: 0xf0402800
    3dac:	blls	1a41e0 <__assert_fail@plt+0x1a1778>
    3db0:	ldrdne	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    3db4:	andle	r2, sl, r0, lsl #18
    3db8:	stcls	13, cr13, [lr, #-944]	; 0xfffffc50
    3dbc:	ldrd	r3, [r2], -ip
    3dc0:	addmi	r3, r1, #1
    3dc4:			; <UNDEFINED> instruction: 0xf853d0e6
    3dc8:	addsmi	r2, r5, #4, 22	; 0x1000
    3dcc:	stflsd	f5, [sp, #-992]	; 0xfffffc20
    3dd0:			; <UNDEFINED> instruction: 0xf0002d00
    3dd4:	strdcs	r8, [r0, -r5]
    3dd8:			; <UNDEFINED> instruction: 0xf0004628
    3ddc:	stmdacs	r0, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
    3de0:	addhi	pc, lr, r0
    3de4:	tstcs	r0, r8, lsl #22
    3de8:	beq	fe43f654 <__assert_fail@plt+0xfe43cbec>
    3dec:	svcls	0x000d3301
    3df0:	stcls	14, cr9, [lr], {12}
    3df4:			; <UNDEFINED> instruction: 0xf7fe9308
    3df8:			; <UNDEFINED> instruction: 0x4605ec18
    3dfc:			; <UNDEFINED> instruction: 0xf0002800
    3e00:			; <UNDEFINED> instruction: 0xf8df81fe
    3e04:	ldrbtmi	r3, [fp], #-1356	; 0xfffffab4
    3e08:	blcs	1e17c <__assert_fail@plt+0x1b714>
    3e0c:	addshi	pc, ip, r0
    3e10:	stmdaeq	r2, {r2, r5, r7, r8, ip, sp, lr, pc}
    3e14:	beq	3ff58 <__assert_fail@plt+0x3d4f0>
    3e18:	movweq	pc, #8232	; 0x2028	; <UNPREDICTABLE>
    3e1c:	bls	fe43f64c <__assert_fail@plt+0xfe43cbe4>
    3e20:			; <UNDEFINED> instruction: 0x469a46d1
    3e24:	stmdacs	fp, {r0, r1, r2, r4, sp, lr, pc}
    3e28:	strbmi	sp, [r9], -pc, lsr #32
    3e2c:	rsble	r2, r2, r0, lsl #30
    3e30:			; <UNDEFINED> instruction: 0xf0004638
    3e34:			; <UNDEFINED> instruction: 0x4602fe95
    3e38:	strtmi	r4, [r8], -r9, asr #12
    3e3c:	b	fe3c1e3c <__assert_fail@plt+0xfe3bf3d4>
    3e40:			; <UNDEFINED> instruction: 0xf0402800
    3e44:			; <UNDEFINED> instruction: 0xf8df8154
    3e48:			; <UNDEFINED> instruction: 0xf109350c
    3e4c:	ldrbtmi	r0, [fp], #-2305	; 0xfffff6ff
    3e50:	ldrmi	r6, [r9, #2267]	; 0x8db
    3e54:			; <UNDEFINED> instruction: 0x4648d276
    3e58:	stc2	0, cr15, [r8], #-0
    3e5c:	eorsle	r2, pc, ip, lsl #16
    3e60:	mvnle	r2, sp, lsl #16
    3e64:			; <UNDEFINED> instruction: 0xf1bab316
    3e68:	tstle	pc, r0, lsl #30
    3e6c:			; <UNDEFINED> instruction: 0xf7fe4630
    3e70:	bicslt	lr, r8, r8, lsr #27
    3e74:	bl	941e74 <__assert_fail@plt+0x93f40c>
    3e78:	stmdacs	r0, {r1, r9, sl, lr}
    3e7c:			; <UNDEFINED> instruction: 0xf8dfd1dc
    3e80:	ldrdcs	r1, [r1], -r8
    3e84:			; <UNDEFINED> instruction: 0xf7fe4479
    3e88:	vmovne.8	d3[6], lr
    3e8c:	vqdmulh.s<illegal width 8>	d2, d0, d3
    3e90:	ldm	pc, {r1, r3, r4, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    3e94:	ldrne	pc, [sp, #-3]
    3e98:			; <UNDEFINED> instruction: 0xf8df020d
    3e9c:	andcs	r1, r5, #192, 8	; 0xc0000000
    3ea0:	ldrbtmi	r2, [r9], #-0
    3ea4:	bl	141ea4 <__assert_fail@plt+0x13f43c>
    3ea8:	mvnle	r2, r0, lsl #16
    3eac:	strb	r2, [r3, r0, lsl #4]
    3eb0:	strtne	pc, [ip], #2271	; 0x8df
    3eb4:	andcs	r2, r0, r5, lsl #4
    3eb8:			; <UNDEFINED> instruction: 0xf7fe4479
    3ebc:	udf	#16042	; 0x3eaa
    3ec0:	strtne	pc, [r0], #2271	; 0x8df
    3ec4:	andcs	r2, r0, r5, lsl #4
    3ec8:			; <UNDEFINED> instruction: 0xf7fe4479
    3ecc:			; <UNDEFINED> instruction: 0xe7ebeaf2
    3ed0:	ldrne	pc, [r4], #2271	; 0x8df
    3ed4:	andcs	r2, r0, r5, lsl #4
    3ed8:			; <UNDEFINED> instruction: 0xf7fe4479
    3edc:	strb	lr, [r3, sl, ror #21]!
    3ee0:	rscle	r2, r3, r0, lsl #28
    3ee4:	svceq	0x0001f1b8
    3ee8:	ldrtmi	sp, [r0], -r0, ror #17
    3eec:	bl	19c1eec <__assert_fail@plt+0x19bf484>
    3ef0:			; <UNDEFINED> instruction: 0xd1bf2800
    3ef4:			; <UNDEFINED> instruction: 0x4630e7da
    3ef8:	cdp2	0, 3, cr15, cr2, cr0, {0}
    3efc:	ldr	r4, [fp, r2, lsl #12]
    3f00:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3f04:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3f08:			; <UNDEFINED> instruction: 0xf53f065a
    3f0c:			; <UNDEFINED> instruction: 0xf8dfaf43
    3f10:	ldrbtmi	r6, [lr], #-1120	; 0xfffffba0
    3f14:	svccs	0x000069b7
    3f18:	svcge	0x003cf43f
    3f1c:	ldrsbthi	pc, [r8], -r6	; <UNPREDICTABLE>
    3f20:	svceq	0x0000f1b8
    3f24:	svcge	0x0036f47f
    3f28:	strbmi	r4, [r1], -r8, lsr #12
    3f2c:			; <UNDEFINED> instruction: 0xf8c663b7
    3f30:			; <UNDEFINED> instruction: 0xf0008018
    3f34:			; <UNDEFINED> instruction: 0xf8c6fad5
    3f38:			; <UNDEFINED> instruction: 0x61b78038
    3f3c:			; <UNDEFINED> instruction: 0xf43f2800
    3f40:	strb	sl, [pc, -r9, lsr #30]
    3f44:	bls	fe43f7b4 <__assert_fail@plt+0xfe43cd4c>
    3f48:	strtcc	pc, [r8], #-2271	; 0xfffff721
    3f4c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    3f50:	streq	pc, [r8], #-20	; 0xffffffec
    3f54:	svcge	0x001ef43f
    3f58:	cdp	2, 1, cr2, cr9, cr0, {0}
    3f5c:			; <UNDEFINED> instruction: 0x46110a90
    3f60:	b	fe6c1f60 <__assert_fail@plt+0xfe6bf4f8>
    3f64:	stmdacs	r0, {r2, r9, sl, lr}
    3f68:			; <UNDEFINED> instruction: 0xf8ddd04e
    3f6c:	blmi	fee70014 <__assert_fail@plt+0xfee6d5ac>
    3f70:	bge	43f7d8 <__assert_fail@plt+0x43cd70>
    3f74:	bhi	fe43f7e0 <__assert_fail@plt+0xfe43cd78>
    3f78:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3f7c:			; <UNDEFINED> instruction: 0xf7fe6818
    3f80:	strls	lr, [r4], #-2596	; 0xfffff5dc
    3f84:	streq	lr, [r3], #-2525	; 0xfffff623
    3f88:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f8c:	beq	43f7f8 <__assert_fail@plt+0x43cd90>
    3f90:	bl	cc1f90 <__assert_fail@plt+0xcbf528>
    3f94:	beq	fe43f7fc <__assert_fail@plt+0xfe43cd94>
    3f98:	stc	7, cr15, [r8], {254}	; 0xfe
    3f9c:	beq	fe43f810 <__assert_fail@plt+0xfe43cda8>
    3fa0:	ldcl	7, cr15, [r0], #-1016	; 0xfffffc08
    3fa4:			; <UNDEFINED> instruction: 0xf47f2c00
    3fa8:	blmi	ffcee518 <__assert_fail@plt+0xffcebab0>
    3fac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3fb0:			; <UNDEFINED> instruction: 0xf53f059d
    3fb4:			; <UNDEFINED> instruction: 0x4640a954
    3fb8:	stc	7, cr15, [ip], #1016	; 0x3f8
    3fbc:	stmdblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3fc0:	str	r9, [r8, -ip, lsl #26]
    3fc4:	blcs	2abec <__assert_fail@plt+0x28184>
    3fc8:	mnf<illegal precision>m	f5, f6
    3fcc:			; <UNDEFINED> instruction: 0xf7fe0a90
    3fd0:	stmdals	r9, {r1, r5, r7, r9, fp, sp, lr, pc}
    3fd4:	b	141fd4 <__assert_fail@plt+0x13f56c>
    3fd8:	bls	eac04 <__assert_fail@plt+0xe819c>
    3fdc:	andls	r9, r9, #201326592	; 0xc000000
    3fe0:	strtmi	lr, [r8], -ip, lsr #13
    3fe4:			; <UNDEFINED> instruction: 0xf7fe4631
    3fe8:			; <UNDEFINED> instruction: 0xf7ffecd4
    3fec:	stmibmi	r3!, {r3, r7, r9, fp, ip, sp, pc}^
    3ff0:	strtmi	r2, [r0], r5, lsl #4
    3ff4:	bge	43f85c <__assert_fail@plt+0x43cdf4>
    3ff8:			; <UNDEFINED> instruction: 0x463c4479
    3ffc:	b	1641ffc <__assert_fail@plt+0x163f594>
    4000:	stc	7, cr15, [r2], {254}	; 0xfe
    4004:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4008:	beq	fe43f874 <__assert_fail@plt+0xfe43ce0c>
    400c:	b	ff44200c <__assert_fail@plt+0xff43f5a4>
    4010:	andcs	r4, sl, r1, lsl #12
    4014:	stc	7, cr15, [ip], {254}	; 0xfe
    4018:	blmi	fe3aa848 <__assert_fail@plt+0xfe3a7de0>
    401c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4020:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4024:	beq	fe43f890 <__assert_fail@plt+0xfe43ce28>
    4028:	b	1d42028 <__assert_fail@plt+0x1d3f5c0>
    402c:			; <UNDEFINED> instruction: 0xf7fe9809
    4030:	blls	2fe798 <__assert_fail@plt+0x2fbd30>
    4034:			; <UNDEFINED> instruction: 0xf014681c
    4038:	sbcle	r0, sp, r8, lsl #8
    403c:	vnmls.f64	d9, d8, d9
    4040:	vmov	sl, s18
    4044:	movwls	r8, #14992	; 0x3a90
    4048:			; <UNDEFINED> instruction: 0xf003e79c
    404c:			; <UNDEFINED> instruction: 0xf1b32301
    4050:	eorsle	r7, lr, r0, lsl #31
    4054:	beq	43f8bc <__assert_fail@plt+0x43ce54>
    4058:	bls	155964 <__assert_fail@plt+0x152efc>
    405c:			; <UNDEFINED> instruction: 0xf95ef001
    4060:	stmdacs	r0, {r2, r9, sl, lr}
    4064:			; <UNDEFINED> instruction: 0xf1b9d09e
    4068:	orrsle	r0, fp, r3, lsl #30
    406c:	vtst.8	d22, d8, d18
    4070:	andsmi	r0, r3, r0, asr #6
    4074:			; <UNDEFINED> instruction: 0xf47f2b40
    4078:	blmi	ff06e448 <__assert_fail@plt+0xff06b9e0>
    407c:	blvs	fe7d5270 <__assert_fail@plt+0xfe7d2808>
    4080:			; <UNDEFINED> instruction: 0xf43f2f00
    4084:	ldrbeq	sl, [r3], #-2284	; 0xfffff714
    4088:	andcs	sp, r1, #356515840	; 0x15400000
    408c:			; <UNDEFINED> instruction: 0x46504639
    4090:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    4094:			; <UNDEFINED> instruction: 0xf7feb140
    4098:			; <UNDEFINED> instruction: 0x4604ea92
    409c:	ldrtmi	fp, [r9], -r0, lsr #2
    40a0:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40a4:	cmple	pc, r0, lsl #16
    40a8:	ldrbtmi	r4, [fp], #-2998	; 0xfffff44a
    40ac:	blcs	1e220 <__assert_fail@plt+0x1b7b8>
    40b0:	sbchi	pc, r5, r0
    40b4:	strbmi	r9, [r1], -r5, lsl #20
    40b8:			; <UNDEFINED> instruction: 0xf0014650
    40bc:	strmi	pc, [r4], -pc, lsr #18
    40c0:	mrc	7, 0, lr, cr9, cr0, {3}
    40c4:	bls	c690c <__assert_fail@plt+0xc3ea4>
    40c8:			; <UNDEFINED> instruction: 0xf7fe9909
    40cc:	strmi	lr, [r4], -ip, ror #20
    40d0:	cfmsub32	mvax2, mvfx14, mvfx8, mvfx14
    40d4:			; <UNDEFINED> instruction: 0x462b1a10
    40d8:	strbmi	r4, [r0], -sl, lsr #12
    40dc:			; <UNDEFINED> instruction: 0xffd4f000
    40e0:	ldrb	r4, [pc, -r4, lsl #12]
    40e4:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
    40e8:	bcc	43f91c <__assert_fail@plt+0x43ceb4>
    40ec:	stmibmi	r7!, {r0, r1, r2, r4, r6, r7, r8, sl, sp, lr, pc}
    40f0:	andcs	r2, r0, r5, lsl #4
    40f4:			; <UNDEFINED> instruction: 0xf7fe4479
    40f8:			; <UNDEFINED> instruction: 0x4601e9dc
    40fc:			; <UNDEFINED> instruction: 0xf7fe2001
    4100:	stmibmi	r3!, {r1, r2, r4, r9, fp, sp, lr, pc}
    4104:	andcs	r2, r0, r5, lsl #4
    4108:			; <UNDEFINED> instruction: 0xf7fe4479
    410c:	blls	2fe85c <__assert_fail@plt+0x2fbdf4>
    4110:			; <UNDEFINED> instruction: 0x4601681a
    4114:			; <UNDEFINED> instruction: 0xf7fe2001
    4118:	ldmibmi	lr, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    411c:	andcs	r4, r1, r2, lsr #12
    4120:			; <UNDEFINED> instruction: 0xf7fe4479
    4124:	ldmibmi	ip, {r2, r9, fp, sp, lr, pc}
    4128:	andcs	r4, r1, r2, lsr #12
    412c:			; <UNDEFINED> instruction: 0xf7fe4479
    4130:			; <UNDEFINED> instruction: 0xf000e9fe
    4134:	ldmdavs	r1!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    4138:			; <UNDEFINED> instruction: 0xf7fe4638
    413c:			; <UNDEFINED> instruction: 0x4605eaf4
    4140:	adcsle	r2, r7, r0, lsl #16
    4144:	str	r4, [r0, r7, lsl #12]!
    4148:			; <UNDEFINED> instruction: 0xf7fe4620
    414c:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    4150:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    4154:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    4158:			; <UNDEFINED> instruction: 0xe7a56398
    415c:	andcs	r4, r5, #144, 18	; 0x240000
    4160:	andcs	r4, r0, r9, ror r4
    4164:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4168:	andcs	r4, r1, r1, lsl #12
    416c:	bl	feec216c <__assert_fail@plt+0xfeebf704>
    4170:	stmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4174:	andcs	r4, r5, #2277376	; 0x22c000
    4178:			; <UNDEFINED> instruction: 0xf7fe4479
    417c:			; <UNDEFINED> instruction: 0xee1be99a
    4180:			; <UNDEFINED> instruction: 0xf7fe1a10
    4184:	stmdals	r3, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    4188:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    418c:	beq	43f9f8 <__assert_fail@plt+0x43cf90>
    4190:	b	cc2190 <__assert_fail@plt+0xcbf728>
    4194:	beq	fe43f9fc <__assert_fail@plt+0xfe43cf94>
    4198:	bl	242198 <__assert_fail@plt+0x23f730>
    419c:	ldmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    41a0:	andcs	r4, r5, #2113536	; 0x204000
    41a4:			; <UNDEFINED> instruction: 0xf7fe4479
    41a8:			; <UNDEFINED> instruction: 0xf7fee984
    41ac:	strb	lr, [sl, lr, lsr #23]!
    41b0:	andcs	r4, r5, #2064384	; 0x1f8000
    41b4:	bls	1a3fc7c <__assert_fail@plt+0x1a3d214>
    41b8:			; <UNDEFINED> instruction: 0xf7fe4479
    41bc:			; <UNDEFINED> instruction: 0xf7fee97a
    41c0:	strb	lr, [r0, r4, lsr #23]!
    41c4:	andcs	r4, r5, #1998848	; 0x1e8000
    41c8:			; <UNDEFINED> instruction: 0xf7fe4479
    41cc:	vstrls.16	s28, [r3, #-228]	; 0xffffff1c	; <UNPREDICTABLE>
    41d0:	bl	fe6c21d0 <__assert_fail@plt+0xfe6bf768>
    41d4:	bpl	43fa00 <__assert_fail@plt+0x43cf98>
    41d8:	bpl	fe43fa00 <__assert_fail@plt+0xfe43cf98>
    41dc:	blmi	1d7e130 <__assert_fail@plt+0x1d7b6c8>
    41e0:	andsne	pc, r5, #64, 4
    41e4:	ldmdami	r5!, {r2, r4, r5, r6, r8, fp, lr}^
    41e8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    41ec:	msrvc	CPSR_s, #12582912	; 0xc00000
    41f0:			; <UNDEFINED> instruction: 0xf7fe4478
    41f4:	ldmdbmi	r2!, {r1, r3, r4, r5, sl, fp, sp, lr, pc}^
    41f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    41fc:	ldmdbmi	r1!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4200:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4204:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4208:	andcs	r4, r1, r1, lsl #12
    420c:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4210:	andcs	r4, r5, #1785856	; 0x1b4000
    4214:	cdp	0, 1, cr2, cr8, cr0, {0}
    4218:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    421c:	bhi	fe43fa88 <__assert_fail@plt+0xfe43d020>
    4220:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4224:	bl	1c42224 <__assert_fail@plt+0x1c3f7bc>
    4228:	cfmsub32	mvax5, mvfx14, mvfx8, mvfx11
    422c:	vmov	sl, s18
    4230:	ssat	r8, #8, r0, lsl #21
    4234:	bge	43fa9c <__assert_fail@plt+0x43d034>
    4238:	bhi	fe43faa4 <__assert_fail@plt+0xfe43d03c>
    423c:	strtmi	lr, [r8], -r1, lsr #13
    4240:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4244:	mrc	7, 0, lr, cr12, cr6, {1}
    4248:	andcs	r1, r5, #144, 20	; 0x90000
    424c:			; <UNDEFINED> instruction: 0xf7fe2000
    4250:			; <UNDEFINED> instruction: 0xe629e930
    4254:	andeq	r0, r0, ip, lsr #5
    4258:	andeq	r4, r0, r6, asr #25
    425c:	andeq	r7, r1, ip, lsr #16
    4260:	andeq	r5, r0, r0, asr r8
    4264:			; <UNDEFINED> instruction: 0x00004cb4
    4268:			; <UNDEFINED> instruction: 0x000002bc
    426c:	andeq	r4, r0, r6, lsr sp
    4270:	andeq	r4, r0, r2, asr #26
    4274:	andeq	r4, r0, sl, lsr sp
    4278:	andeq	r4, r0, r6, ror #26
    427c:	ldrdeq	r4, [r0], -r2
    4280:	andeq	r4, r0, r2, lsr #28
    4284:	andeq	r4, r0, sl, asr lr
    4288:	andeq	r4, r0, sl, lsl #29
    428c:	andeq	r4, r0, r6, asr #29
    4290:	strdeq	r4, [r0], -r2
    4294:	andeq	r4, r0, r2, lsr pc
    4298:	andeq	r4, r0, r2, ror #30
    429c:	andeq	r4, r0, r2, lsl #31
    42a0:	andeq	r4, r0, r6, lsr #31
    42a4:	ldrdeq	r4, [r0], -sl
    42a8:	andeq	r5, r0, sl, lsr r0
    42ac:	andeq	r5, r0, sl, rrx
    42b0:	muleq	r0, r6, r0
    42b4:	strheq	r5, [r0], -sl
    42b8:	ldrdeq	r5, [r0], -r6
    42bc:	strdeq	r5, [r0], -r2
    42c0:	andeq	r5, r0, lr, lsr #2
    42c4:	andeq	r5, r0, r2, asr r1
    42c8:	andeq	r5, r0, r6, lsl #3
    42cc:	andeq	r5, r0, sl, lsr #3
    42d0:	andeq	r5, r0, lr, asr #3
    42d4:	strdeq	r5, [r0], -r2
    42d8:	andeq	r5, r0, r6, lsl r2
    42dc:	andeq	r5, r0, lr, asr #4
    42e0:	andeq	r5, r0, sl, ror #4
    42e4:	andeq	r5, r0, lr, lsl #5
    42e8:	strdeq	r5, [r0], -lr
    42ec:	andeq	r5, r0, r6, lsr #6
    42f0:	andeq	r5, r0, r2, asr r3
    42f4:	andeq	r5, r0, r2, ror r3
    42f8:	andeq	r5, r0, r2, lsr #7
    42fc:	ldrdeq	r5, [r0], -r2
    4300:	strdeq	r5, [r0], -r6
    4304:	andeq	r5, r0, r2, lsr #8
    4308:	andeq	r5, r0, r6, asr r4
    430c:	andeq	r5, r0, r6, ror #8
    4310:	andeq	r5, r0, lr, ror #8
    4314:	andeq	r5, r0, sl, lsl #9
    4318:	andeq	r5, r0, r2, ror #8
    431c:	andeq	r5, r0, sl, ror #8
    4320:	andeq	r5, r0, ip, ror r4
    4324:	andeq	r5, r0, ip, ror #8
    4328:	andeq	r5, r0, lr, ror r4
    432c:	andeq	r5, r0, r6, lsl #12
    4330:	ldrdeq	r5, [r0], -r6
    4334:	andeq	r5, r0, r8, ror #10
    4338:	andeq	r5, r0, r8, ror #10
    433c:	andeq	r5, r0, r4, asr r8
    4340:	andeq	r7, r1, ip, lsr #12
    4344:	andeq	r0, r0, r1, ror #17
    4348:	ldrdeq	r5, [r0], -r0
    434c:	andeq	r7, r1, r0, lsl r6
    4350:	andeq	r7, r1, r6, lsr #10
    4354:	ldrdeq	r7, [r1], -lr
    4358:	ldrdeq	r4, [r0], -ip
    435c:	andeq	r4, r0, sl, lsr r3
    4360:	andeq	r4, r0, ip, lsl #6
    4364:	andeq	r4, r0, ip, lsl #6
    4368:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    436c:	andeq	r7, r1, r8, lsr #8
    4370:	strdeq	r7, [r1], -r2
    4374:	andeq	r7, r1, r0, ror #7
    4378:	andeq	r7, r1, r0, lsl #7
    437c:	andeq	r5, r0, r8, ror r2
    4380:	andeq	r6, r1, r8, lsl #31
    4384:	andeq	r7, r1, r2, lsl #5
    4388:	andeq	r4, r0, sl, asr #5
    438c:	andeq	r4, r0, r4, ror r2
    4390:	andeq	r4, r0, r0, lsr r3
    4394:	andeq	r4, r0, r8, lsl r1
    4398:	andeq	r4, r0, ip, lsl #2
    439c:	andeq	r6, r1, lr, lsr #29
    43a0:	andeq	r4, r0, r8, ror pc
    43a4:	andeq	r5, r0, r4, asr #2
    43a8:	strdeq	r5, [r0], -r0
    43ac:	andeq	r4, r0, ip, asr #3
    43b0:	ldrdeq	r4, [r0], -r0
    43b4:	andeq	r5, r0, ip, lsr #10
    43b8:	andeq	r3, r0, lr, asr pc
    43bc:	andeq	r5, r0, ip, lsr #32
    43c0:	andeq	r4, r0, lr, lsl pc
    43c4:	andeq	r4, r0, r6, asr #2
    43c8:	strheq	r5, [r0], -r2
    43cc:	bleq	40510 <__assert_fail@plt+0x3daa8>
    43d0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    43d4:	strbtmi	fp, [sl], -r2, lsl #24
    43d8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    43dc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    43e0:	ldrmi	sl, [sl], #776	; 0x308
    43e4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    43e8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    43ec:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    43f0:			; <UNDEFINED> instruction: 0xf85a4b06
    43f4:	stmdami	r6, {r0, r1, ip, sp}
    43f8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    43fc:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4400:	bl	c2400 <__assert_fail@plt+0xbf998>
    4404:	andeq	r6, r1, r4, lsr r9
    4408:	andeq	r0, r0, r8, lsl #5
    440c:	andeq	r0, r0, r8, lsr #5
    4410:			; <UNDEFINED> instruction: 0x000002b0
    4414:	ldr	r3, [pc, #20]	; 4430 <__assert_fail@plt+0x19c8>
    4418:	ldr	r2, [pc, #20]	; 4434 <__assert_fail@plt+0x19cc>
    441c:	add	r3, pc, r3
    4420:	ldr	r2, [r3, r2]
    4424:	cmp	r2, #0
    4428:	bxeq	lr
    442c:	b	2664 <__gmon_start__@plt>
    4430:	andeq	r6, r1, r4, lsl r9
    4434:	andeq	r0, r0, r4, lsr #5
    4438:	blmi	1d6458 <__assert_fail@plt+0x1d39f0>
    443c:	bmi	1d5624 <__assert_fail@plt+0x1d2bbc>
    4440:	addmi	r4, r3, #2063597568	; 0x7b000000
    4444:	andle	r4, r3, sl, ror r4
    4448:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    444c:	ldrmi	fp, [r8, -r3, lsl #2]
    4450:	svclt	0x00004770
    4454:	andeq	r6, r1, ip, ror #29
    4458:	andeq	r6, r1, r8, ror #29
    445c:	strdeq	r6, [r1], -r0
    4460:	muleq	r0, r0, r2
    4464:	stmdbmi	r9, {r3, fp, lr}
    4468:	bmi	255650 <__assert_fail@plt+0x252be8>
    446c:	bne	255658 <__assert_fail@plt+0x252bf0>
    4470:	svceq	0x00cb447a
    4474:			; <UNDEFINED> instruction: 0x01a1eb03
    4478:	andle	r1, r3, r9, asr #32
    447c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4480:	ldrmi	fp, [r8, -r3, lsl #2]
    4484:	svclt	0x00004770
    4488:	andeq	r6, r1, r0, asr #29
    448c:			; <UNDEFINED> instruction: 0x00016ebc
    4490:	andeq	r6, r1, r4, asr #17
    4494:	andeq	r0, r0, r0, asr #5
    4498:	blmi	2b18c0 <__assert_fail@plt+0x2aee58>
    449c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    44a0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    44a4:	blmi	272a58 <__assert_fail@plt+0x26fff0>
    44a8:	ldrdlt	r5, [r3, -r3]!
    44ac:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    44b0:			; <UNDEFINED> instruction: 0xf7fd6818
    44b4:			; <UNDEFINED> instruction: 0xf7ffef60
    44b8:	blmi	1c43bc <__assert_fail@plt+0x1c1954>
    44bc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    44c0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    44c4:	andeq	r6, r1, sl, lsl #29
    44c8:	muleq	r1, r4, r8
    44cc:	andeq	r0, r0, ip, lsl #5
    44d0:	andeq	r6, r1, r2, asr fp
    44d4:	andeq	r6, r1, sl, ror #28
    44d8:	svclt	0x0000e7c4
    44dc:	andeq	r0, r0, r0
    44e0:	blmi	dd6dc0 <__assert_fail@plt+0xdd4358>
    44e4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    44e8:	ldrblt	r6, [r0, #-3473]!	; 0xfffff26f
    44ec:	ldmdavs	sp, {r2, r9, sl, lr}
    44f0:	strne	pc, [r0, #-965]	; 0xfffffc3b
    44f4:			; <UNDEFINED> instruction: 0xf7feb119
    44f8:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    44fc:	blmi	c785e8 <__assert_fail@plt+0xc75b80>
    4500:	svcvs	0x0099447b
    4504:			; <UNDEFINED> instruction: 0x4620b119
    4508:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    450c:	blmi	bb1334 <__assert_fail@plt+0xbae8cc>
    4510:			; <UNDEFINED> instruction: 0xf8d3447b
    4514:	cmplt	r6, ip, asr r1
    4518:			; <UNDEFINED> instruction: 0xf7fe4620
    451c:	ldmib	r6, {r1, r2, r6, r7, r8, fp, sp, lr, pc}^
    4520:	addsmi	r2, r9, #0, 6
    4524:	addsmi	fp, r0, #8, 30
    4528:	blmi	a389bc <__assert_fail@plt+0xa35f54>
    452c:	blvs	fe655720 <__assert_fail@plt+0xfe652cb8>
    4530:	blmi	9f09fc <__assert_fail@plt+0x9edf94>
    4534:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    4538:			; <UNDEFINED> instruction: 0xf7fe685a
    453c:	biclt	lr, r0, lr, asr #19
    4540:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    4544:	teqlt	r1, r9	; <illegal shifter operand>
    4548:	strtmi	r4, [r0], -r3, lsr #22
    454c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4550:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4554:	blmi	870afc <__assert_fail@plt+0x86e094>
    4558:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    455c:	subvs	pc, r0, #50331648	; 0x3000000
    4560:	svcvs	0x0080f5b2
    4564:	cmpeq	sl, #22
    4568:	orrseq	sp, fp, #83886080	; 0x5000000
    456c:			; <UNDEFINED> instruction: 0xf085d40c
    4570:	strtmi	r0, [r8], -r1, lsl #10
    4574:			; <UNDEFINED> instruction: 0x4620bd70
    4578:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    457c:	mvnsle	r2, r0, lsl #16
    4580:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    4584:			; <UNDEFINED> instruction: 0xe7f0681b
    4588:			; <UNDEFINED> instruction: 0xf7fe4620
    458c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    4590:	strb	sp, [lr, sp, ror #3]!
    4594:			; <UNDEFINED> instruction: 0xf7fd4620
    4598:	ldrdlt	lr, [r8, -ip]!
    459c:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    45a0:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    45a4:	mvnle	r2, r0, lsl #16
    45a8:			; <UNDEFINED> instruction: 0xf7fe4620
    45ac:	stmdacs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    45b0:	blmi	378d34 <__assert_fail@plt+0x3762cc>
    45b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    45b8:	svclt	0x0000e7d5
    45bc:	andeq	r6, r1, r0, lsr #22
    45c0:	andeq	r6, r1, r6, asr #28
    45c4:	andeq	r6, r1, r4, lsl #22
    45c8:	strdeq	r6, [r1], -r4
    45cc:	ldrdeq	r6, [r1], -r8
    45d0:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    45d4:	andeq	r6, r1, r2, asr #21
    45d8:	andeq	r6, r1, r0, ror #27
    45dc:	ldrdeq	r6, [r1], -r4
    45e0:	andeq	r6, r1, sl, lsr #27
    45e4:	andeq	r3, r0, r2, ror #22
    45e8:	andeq	r6, r1, r8, ror sp
    45ec:			; <UNDEFINED> instruction: 0x460cb538
    45f0:	ldrmi	r4, [r5], -r8, lsl #18
    45f4:	andcs	r2, r5, #0
    45f8:			; <UNDEFINED> instruction: 0xf7fd4479
    45fc:	qsaxmi	lr, sl, sl
    4600:			; <UNDEFINED> instruction: 0xf7fe4621
    4604:	bmi	13e7d4 <__assert_fail@plt+0x13bd6c>
    4608:	ldrbtmi	r2, [sl], #-1
    460c:	strmi	r6, [r3], #-2195	; 0xfffff76d
    4610:	ldclt	0, cr6, [r8, #-588]!	; 0xfffffdb4
    4614:	andeq	r3, r0, r0, lsl fp
    4618:	andeq	r6, r1, r2, lsr #26
    461c:			; <UNDEFINED> instruction: 0x4610b510
    4620:			; <UNDEFINED> instruction: 0xf7fd460c
    4624:	blmi	18055c <__assert_fail@plt+0x17daf4>
    4628:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    462c:	strtmi	r4, [r0], -r1, lsl #12
    4630:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4634:			; <UNDEFINED> instruction: 0xf080fab0
    4638:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    463c:	andeq	r6, r1, r4, lsl #26
    4640:	tstcs	r1, lr, lsl #8
    4644:	addlt	fp, r2, r0, lsl #10
    4648:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    464c:			; <UNDEFINED> instruction: 0xf8dfab03
    4650:	ldrbtmi	ip, [lr], #80	; 0x50
    4654:	blcs	1427a8 <__assert_fail@plt+0x13fd40>
    4658:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    465c:	ldrdgt	pc, [r0], -ip
    4660:	andgt	pc, r4, sp, asr #17
    4664:	stceq	0, cr15, [r0], {79}	; 0x4f
    4668:			; <UNDEFINED> instruction: 0xf7fe9300
    466c:	stmdacs	r0, {r3, r7, fp, sp, lr, pc}
    4670:	bmi	33b2a8 <__assert_fail@plt+0x338840>
    4674:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4678:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    467c:	subsmi	r9, sl, r1, lsl #22
    4680:	andlt	sp, r2, r9, lsl #2
    4684:	bl	142800 <__assert_fail@plt+0x13fd98>
    4688:	ldrbmi	fp, [r0, -r3]!
    468c:	andcs	r4, r1, r6, lsl #18
    4690:			; <UNDEFINED> instruction: 0xf7fd4479
    4694:			; <UNDEFINED> instruction: 0xf7fdef4c
    4698:	svclt	0x0000ef1a
    469c:	andeq	r6, r1, r2, ror #13
    46a0:	muleq	r0, r4, r2
    46a4:			; <UNDEFINED> instruction: 0x000166be
    46a8:	andeq	r3, r0, r0, lsr #21
    46ac:	strlt	r2, [r8, #-2048]	; 0xfffff800
    46b0:	blmi	4fb2e0 <__assert_fail@plt+0x4f8878>
    46b4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    46b8:	andsle	r4, r7, #144, 4
    46bc:	addeq	lr, r0, r3, lsl #22
    46c0:	ldmdacs	r8, {r8, fp, sp, lr}
    46c4:	stclt	8, cr13, [r8, #-36]	; 0xffffffdc
    46c8:	adccs	r4, r5, #14336	; 0x3800
    46cc:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    46d0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    46d4:			; <UNDEFINED> instruction: 0xf7fe4478
    46d8:	blmi	37ee00 <__assert_fail@plt+0x37c398>
    46dc:	stmdbmi	sp, {r0, r1, r2, r5, r7, r9, sp}
    46e0:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    46e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    46e8:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46ec:	adccs	r4, r6, #11264	; 0x2c00
    46f0:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    46f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    46f8:			; <UNDEFINED> instruction: 0xf7fe4478
    46fc:	svclt	0x0000e9b6
    4700:	andeq	r6, r1, r8, ror ip
    4704:	andeq	r5, r0, r4, asr #32
    4708:	andeq	r3, r0, r6, ror sl
    470c:	andeq	r3, r0, ip, lsl #21
    4710:	andeq	r5, r0, r2, lsr r0
    4714:	andeq	r3, r0, r4, ror #20
    4718:	muleq	r0, lr, sl
    471c:	andeq	r5, r0, r0, lsr #32
    4720:	andeq	r3, r0, r2, asr sl
    4724:	andeq	r3, r0, r4, ror sl
    4728:	mvnsmi	lr, #737280	; 0xb4000
    472c:			; <UNDEFINED> instruction: 0xf8df4607
    4730:	strmi	r8, [lr], -r4, asr #32
    4734:	ldrbtmi	r2, [r8], #1024	; 0x400
    4738:	ldrtmi	r0, [r2], -r3, ror #2
    473c:			; <UNDEFINED> instruction: 0x46a14638
    4740:	andpl	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    4744:	strtmi	r3, [r9], -r1, lsl #8
    4748:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    474c:	strpl	fp, [fp, r8, lsl #18]!
    4750:	ldfcsd	f3, [r9], {99}	; 0x63
    4754:	stmdbmi	r8, {r4, r5, r6, r7, r8, ip, lr, pc}
    4758:	andcs	r2, r0, r5, lsl #4
    475c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4760:			; <UNDEFINED> instruction: 0xf7fd4479
    4764:	ldrtmi	lr, [r9], -r6, lsr #29
    4768:	svc	0x00bef7fd
    476c:	pop	{r3, r6, r9, sl, lr}
    4770:	svclt	0x000083f8
    4774:	andeq	r6, r1, lr, asr #17
    4778:	andeq	r3, r0, r0, asr sl
    477c:			; <UNDEFINED> instruction: 0x460cb538
    4780:			; <UNDEFINED> instruction: 0x4622491e
    4784:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    4788:	svc	0x00e4f7fd
    478c:	svclt	0x00082c04
    4790:	eorle	r2, pc, r0, lsl #16
    4794:			; <UNDEFINED> instruction: 0x4622491a
    4798:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    479c:	svc	0x00daf7fd
    47a0:	svclt	0x00082800
    47a4:	svclt	0x00082c05
    47a8:	andsle	r2, r7, r1
    47ac:			; <UNDEFINED> instruction: 0x46224915
    47b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    47b4:	svc	0x00cef7fd
    47b8:	svclt	0x00082c06
    47bc:	andsle	r2, fp, r0, lsl #16
    47c0:			; <UNDEFINED> instruction: 0x46224911
    47c4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    47c8:	svc	0x00c4f7fd
    47cc:	svclt	0x00082c07
    47d0:	svclt	0x000a2800
    47d4:	andcs	r2, r0, r1
    47d8:	tstle	r0, r4
    47dc:	stmdbmi	fp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    47e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    47e4:	mcr	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    47e8:			; <UNDEFINED> instruction: 0xf7fd4629
    47ec:			; <UNDEFINED> instruction: 0xf04fef7e
    47f0:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    47f4:	ldclt	0, cr2, [r8, #-12]!
    47f8:	ldclt	0, cr2, [r8, #-8]!
    47fc:	andeq	r3, r0, lr, lsr sl
    4800:	andeq	r3, r0, r2, lsr sl
    4804:	andeq	r3, r0, r2, lsr #20
    4808:	andeq	r3, r0, r6, lsl sl
    480c:	andeq	r3, r0, r2, lsl #20
    4810:	andcs	r4, r5, #81920	; 0x14000
    4814:	ldrbtmi	r2, [r9], #-0
    4818:			; <UNDEFINED> instruction: 0xf7fdb508
    481c:	eorscs	lr, r1, #1184	; 0x4a0
    4820:	andcs	r4, r1, r1, lsl #12
    4824:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4828:	andeq	r3, r0, r2, ror #19
    482c:	strdlt	fp, [r5], r0
    4830:	blge	97cd4 <__assert_fail@plt+0x9526c>
    4834:	bge	578d8 <__assert_fail@plt+0x54e70>
    4838:	stmdbmi	r7!, {r0, r2, r3, r4, r5, r6, sl, lr}
    483c:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
    4840:	strls	r6, [r3], #-2084	; 0xfffff7dc
    4844:	streq	pc, [r0], #-79	; 0xffffffb1
    4848:			; <UNDEFINED> instruction: 0xf7fd4604
    484c:	stmdacs	r2, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    4850:	blmi	8b8888 <__assert_fail@plt+0x8b5e20>
    4854:	orrsvs	r4, ip, fp, ror r4
    4858:	blmi	7970e4 <__assert_fail@plt+0x79467c>
    485c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4860:	blls	de8d0 <__assert_fail@plt+0xdbe68>
    4864:	qsuble	r4, sl, sl
    4868:	ldcllt	0, cr11, [r0, #20]!
    486c:			; <UNDEFINED> instruction: 0xf7fd2008
    4870:	teqlt	r0, #3232	; 0xca0
    4874:			; <UNDEFINED> instruction: 0xf44f9d01
    4878:	svcls	0x0002417f
    487c:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    4880:			; <UNDEFINED> instruction: 0xf4254e18
    4884:	b	5d288 <__assert_fail@plt+0x5a820>
    4888:	ldmdbmi	r7, {r0, r2, r8, sl, sp}
    488c:	rscslt	r4, fp, #2113929216	; 0x7e000000
    4890:	andeq	pc, pc, #34	; 0x22
    4894:	tstmi	sp, #2030043136	; 0x79000000
    4898:	andspl	lr, r7, #270336	; 0x42000
    489c:	subvs	r2, r2, r0, lsl #6
    48a0:	mvnsvc	pc, #217055232	; 0xcf00000
    48a4:	b	de974 <__assert_fail@plt+0xdbf0c>
    48a8:			; <UNDEFINED> instruction: 0xf8c13307
    48ac:			; <UNDEFINED> instruction: 0x432b4158
    48b0:	subeq	pc, r0, #66	; 0x42
    48b4:	cmpeq	ip, r1, asr #17	; <UNPREDICTABLE>
    48b8:	eorsvs	r6, r2, r3
    48bc:			; <UNDEFINED> instruction: 0xf7fde7cc
    48c0:	stmdbmi	sl, {r1, r2, r9, sl, fp, sp, lr, pc}
    48c4:	andcs	r2, r1, r8, lsl #4
    48c8:			; <UNDEFINED> instruction: 0xf7fd4479
    48cc:	svclt	0x0000ee30
    48d0:	strdeq	r6, [r1], -ip
    48d4:	muleq	r0, r4, r2
    48d8:	strdeq	r3, [r0], -r2
    48dc:			; <UNDEFINED> instruction: 0x000167b0
    48e0:	ldrdeq	r6, [r1], -r8
    48e4:	andeq	r6, r1, r0, lsr #21
    48e8:	andeq	r6, r1, r0, ror r7
    48ec:	andeq	r3, r0, r0, ror r9
    48f0:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    48f4:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    48f8:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    48fc:			; <UNDEFINED> instruction: 0xf7fd4620
    4900:	strmi	lr, [r7], -r6, asr #28
    4904:			; <UNDEFINED> instruction: 0xf7fd4620
    4908:	strmi	lr, [r6], -sl, lsl #27
    490c:			; <UNDEFINED> instruction: 0xf7fd4620
    4910:			; <UNDEFINED> instruction: 0x4604efba
    4914:			; <UNDEFINED> instruction: 0xb128bb66
    4918:	mrc	7, 7, APSR_nzcv, cr14, cr13, {7}
    491c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    4920:	tstle	r7, r9, lsl #22
    4924:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    4928:			; <UNDEFINED> instruction: 0x4620681c
    492c:	mcr	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4930:	strtmi	r4, [r0], -r6, lsl #12
    4934:	ldcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    4938:	strtmi	r4, [r0], -r5, lsl #12
    493c:	svc	0x00a2f7fd
    4940:	bllt	f56158 <__assert_fail@plt+0xf536f0>
    4944:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    4948:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    494c:	blcs	25e960 <__assert_fail@plt+0x25bef8>
    4950:	ldfltp	f5, [r8, #44]!	; 0x2c
    4954:	rscle	r2, r5, r0, lsr #22
    4958:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    495c:	andcs	r2, r0, r5, lsl #4
    4960:			; <UNDEFINED> instruction: 0xf7fd4479
    4964:			; <UNDEFINED> instruction: 0xf7fdeda6
    4968:	ldrdcs	lr, [r1], -r0
    496c:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4970:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    4974:	stccs	8, cr6, [r0], {3}
    4978:	blcs	839130 <__assert_fail@plt+0x8366c8>
    497c:	andvs	fp, r4, r8, lsl pc
    4980:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    4984:	andcs	r2, r0, r5, lsl #4
    4988:			; <UNDEFINED> instruction: 0xf7fd4479
    498c:			; <UNDEFINED> instruction: 0xf7fded92
    4990:	strb	lr, [sl, ip, lsr #29]!
    4994:	mvnle	r2, r0, lsl #16
    4998:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    499c:	blcs	81e9b0 <__assert_fail@plt+0x81bf48>
    49a0:	andvs	fp, r4, r8, lsl pc
    49a4:	svclt	0x0000e7e1
    49a8:	andeq	r6, r1, lr, lsr r4
    49ac:	andeq	r0, r0, ip, lsr #5
    49b0:	muleq	r0, ip, r2
    49b4:	strdeq	r3, [r0], -r4
    49b8:	andeq	r3, r0, ip, asr #17
    49bc:	mvnsmi	lr, #737280	; 0xb4000
    49c0:	mrrcmi	0, 8, fp, sl, cr5
    49c4:	blmi	1696204 <__assert_fail@plt+0x169379c>
    49c8:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
    49cc:	stmdbge	r1, {r1, r9, fp, sp, pc}
    49d0:	strmi	r5, [r4], -r3, ror #17
    49d4:	movwls	r6, #14363	; 0x381b
    49d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    49dc:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    49e0:	stmdals	r1, {r3, r5, r8, fp, ip, sp, pc}
    49e4:			; <UNDEFINED> instruction: 0xf7fd4631
    49e8:	stmdacs	r0, {r6, r7, sl, fp, sp, lr, pc}
    49ec:			; <UNDEFINED> instruction: 0x4620d036
    49f0:	ldc	7, cr15, [r0], {253}	; 0xfd
    49f4:	stmdacs	r0, {r2, r9, sl, lr}
    49f8:	blmi	13b8b28 <__assert_fail@plt+0x13b60c0>
    49fc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4a00:	ldrle	r0, [pc, #-1106]!	; 45b6 <__assert_fail@plt+0x1b4e>
    4a04:	ldrbtmi	r4, [pc], #-3916	; 4a0c <__assert_fail@plt+0x1fa4>
    4a08:	ldrsbhi	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
    4a0c:	svceq	0x0000f1b8
    4a10:	tstcs	r0, r9, ror r0
    4a14:			; <UNDEFINED> instruction: 0xf7fe4620
    4a18:	stmdbmi	r8, {r2, fp, sp, lr, pc}^
    4a1c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4a20:	svclt	0x000c1e07
    4a24:	ldrtmi	r4, [r9], r1, lsr #13
    4a28:			; <UNDEFINED> instruction: 0xf7fd4648
    4a2c:	stmdblt	r8, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4a30:	stmdbeq	r5, {r0, r3, r8, ip, sp, lr, pc}
    4a34:	strbmi	r4, [r0], -r2, asr #18
    4a38:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    4a3c:	svc	0x003af7fd
    4a40:	ldrtmi	r4, [r8], -r0, lsl #13
    4a44:	ldcl	7, cr15, [r2], {253}	; 0xfd
    4a48:	svceq	0x0000f1b8
    4a4c:	svcne	0x00aad021
    4a50:	stmdale	r8, {r0, r1, r9, fp, sp}^
    4a54:			; <UNDEFINED> instruction: 0xf002e8df
    4a58:	blcs	1457760 <__assert_fail@plt+0x1454cf8>
    4a5c:	stmdacs	r0, {r1, fp, ip, pc}
    4a60:			; <UNDEFINED> instruction: 0xf7fdd05a
    4a64:	strmi	lr, [r4], -lr, lsr #26
    4a68:	subsle	r2, r9, r0, lsl #16
    4a6c:	blmi	c17348 <__assert_fail@plt+0xc148e0>
    4a70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a74:	blls	deae4 <__assert_fail@plt+0xdc07c>
    4a78:	qdaddle	r4, sl, pc	; <UNPREDICTABLE>
    4a7c:	andlt	r4, r5, r0, lsr #12
    4a80:	mvnshi	lr, #12386304	; 0xbd0000
    4a84:			; <UNDEFINED> instruction: 0xf7fd6859
    4a88:	strmi	lr, [r4], -ip, asr #26
    4a8c:			; <UNDEFINED> instruction: 0xd1b92800
    4a90:	cfstrsmi	mvf2, [sp, #-0]
    4a94:	ldrtmi	r4, [r2], -r1, lsr #12
    4a98:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4a9c:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    4aa0:	stmdacs	r0, {r2, r9, sl, lr}
    4aa4:	stmdavs	fp!, {r3, r4, r5, ip, lr, pc}^
    4aa8:	bicsle	r2, sl, r0, lsl #22
    4aac:	stmdbmi	r7!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4ab0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4ab4:	svc	0x0048f7fd
    4ab8:			; <UNDEFINED> instruction: 0xf7fdb1a8
    4abc:	strmi	lr, [r4], -r2, lsl #26
    4ac0:			; <UNDEFINED> instruction: 0xf7fdb370
    4ac4:	strtmi	lr, [r1], -r0, lsl #28
    4ac8:	strtmi	r1, [r0], -r2, asr #24
    4acc:	stc2	0, cr15, [lr], #4
    4ad0:			; <UNDEFINED> instruction: 0xf7fd4640
    4ad4:	strb	lr, [r9, r4, ror #30]
    4ad8:			; <UNDEFINED> instruction: 0x4640491d
    4adc:			; <UNDEFINED> instruction: 0xf7fd4479
    4ae0:	stmdacs	r0, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    4ae4:	strbmi	sp, [r0], -r9, ror #3
    4ae8:	svc	0x0058f7fd
    4aec:	ldmdbmi	r9, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4af0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4af4:	svc	0x0028f7fd
    4af8:	ldmdbmi	r7, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4afc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    4b00:	svc	0x0022f7fd
    4b04:			; <UNDEFINED> instruction: 0xf7fde7d8
    4b08:	pkhbtmi	lr, r0, lr, lsl #26
    4b0c:	sbcseq	pc, r8, r7, asr #17
    4b10:			; <UNDEFINED> instruction: 0xf47f2800
    4b14:			; <UNDEFINED> instruction: 0xe7bcaf7e
    4b18:	str	r2, [r7, r0, lsl #8]!
    4b1c:	ldcl	7, cr15, [r6], {253}	; 0xfd
    4b20:	andcs	r4, r1, lr, lsl #18
    4b24:			; <UNDEFINED> instruction: 0xf7fd4479
    4b28:	svclt	0x0000ed02
    4b2c:	andeq	r6, r1, sl, ror #6
    4b30:	muleq	r0, r4, r2
    4b34:	andeq	r6, r1, r0, lsr r9
    4b38:	andeq	r6, r1, r6, lsr #18
    4b3c:	andeq	r3, r0, sl, asr r8
    4b40:	andeq	r3, r0, r6, asr #16
    4b44:	andeq	r6, r1, r4, asr #5
    4b48:	muleq	r1, r4, r8
    4b4c:	strdeq	r3, [r0], -r6
    4b50:	andeq	r3, r0, ip, lsr #15
    4b54:	andeq	r3, r0, r6, lsr #15
    4b58:			; <UNDEFINED> instruction: 0x000037be
    4b5c:	andeq	r3, r0, ip, lsr r7
    4b60:			; <UNDEFINED> instruction: 0x4605b570
    4b64:	blhi	c0020 <__assert_fail@plt+0xbd5b8>
    4b68:			; <UNDEFINED> instruction: 0xf8df4608
    4b6c:			; <UNDEFINED> instruction: 0xf8df242c
    4b70:	ldrbtmi	r3, [sl], #-1068	; 0xfffffbd4
    4b74:	ldmpl	r3, {r2, r3, r4, r7, ip, sp, pc}^
    4b78:	tstls	fp, #1769472	; 0x1b0000
    4b7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b80:	movwls	r2, #768	; 0x300
    4b84:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    4b88:	stmdale	r5, {r3, r4, fp, sp}^
    4b8c:			; <UNDEFINED> instruction: 0xf010e8df
    4b90:	subseq	r0, r3, sl, rrx
    4b94:	rscseq	r0, lr, r3, rrx
    4b98:	tsteq	lr, r6, lsl #2
    4b9c:	tsteq	lr, r6, lsl r1
    4ba0:	addseq	r0, sp, r9, asr #1
    4ba4:	subeq	r0, r4, r5, lsr #1
    4ba8:	subeq	r0, r4, r4, asr #32
    4bac:	andseq	r0, r9, r9, lsl r0
    4bb0:	andseq	r0, r9, r9, lsl r0
    4bb4:			; <UNDEFINED> instruction: 0x012e0126
    4bb8:	sbcseq	r0, r1, lr, lsr r1
    4bbc:	ldrsbeq	r0, [pc], #8	; <UNPREDICTABLE>
    4bc0:	strmi	r0, [r4], -pc, ror #1
    4bc4:			; <UNDEFINED> instruction: 0xf7fd4628
    4bc8:	stmdbge	r2, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4bcc:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    4bd0:			; <UNDEFINED> instruction: 0x2c10bb10
    4bd4:			; <UNDEFINED> instruction: 0x81aff000
    4bd8:			; <UNDEFINED> instruction: 0xf0002c11
    4bdc:	stfcsd	f0, [pc], {135}	; 0x87
    4be0:	svclt	0x00149903
    4be4:	ldrdcs	lr, [r4], -sp
    4be8:	ldrdcs	lr, [r8], -sp
    4bec:	movwcs	pc, #7074	; 0x1ba2	; <UNPREDICTABLE>
    4bf0:	movwcc	pc, #2817	; 0xb01	; <UNPREDICTABLE>
    4bf4:	tsteq	r3, r2, asr sl
    4bf8:	msrhi	SPSR_xc, r0
    4bfc:	ldrbtmi	r4, [r9], #-2536	; 0xfffff618
    4c00:			; <UNDEFINED> instruction: 0xf4106808
    4c04:			; <UNDEFINED> instruction: 0xf0005000
    4c08:	stmibmi	r6!, {r0, r1, r2, r5, r7, r8, pc}^
    4c0c:	ldrbtmi	sl, [r9], #-2049	; 0xfffff7ff
    4c10:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    4c14:	and	r9, r0, r1, lsl #26
    4c18:	bmi	ff8ce020 <__assert_fail@plt+0xff8cb5b8>
    4c1c:	ldrbtmi	r4, [sl], #-3039	; 0xfffff421
    4c20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c24:	subsmi	r9, sl, fp, lsl fp
    4c28:			; <UNDEFINED> instruction: 0x81acf040
    4c2c:	andslt	r4, ip, r8, lsr #12
    4c30:	blhi	bff2c <__assert_fail@plt+0xbd4c4>
    4c34:			; <UNDEFINED> instruction: 0x4628bd70
    4c38:	stcl	7, cr15, [r0], {253}	; 0xfd
    4c3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4c40:			; <UNDEFINED> instruction: 0xf7fdd0eb
    4c44:			; <UNDEFINED> instruction: 0x4605ec3e
    4c48:	mvnle	r2, r0, lsl #16
    4c4c:	ldrdcs	r4, [r1], -r7
    4c50:			; <UNDEFINED> instruction: 0xf7fd4479
    4c54:	strtmi	lr, [r8], -ip, ror #24
    4c58:	bl	1ec2c54 <__assert_fail@plt+0x1ec01ec>
    4c5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4c60:	ldrb	sp, [sl, pc, ror #3]
    4c64:			; <UNDEFINED> instruction: 0xf7fd4628
    4c68:			; <UNDEFINED> instruction: 0x4606ecb6
    4c6c:			; <UNDEFINED> instruction: 0xf7fd4628
    4c70:	strmi	lr, [r2], -ip, lsl #26
    4c74:			; <UNDEFINED> instruction: 0xf0002800
    4c78:	stmibmi	sp, {r1, r2, r3, r4, r5, r6, r7, pc}^
    4c7c:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    4c80:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
    4c84:	msrhi	CPSR_, r0, asr #32
    4c88:			; <UNDEFINED> instruction: 0x461c1e35
    4c8c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    4c90:			; <UNDEFINED> instruction: 0xf0002d00
    4c94:	blmi	ff1e50d4 <__assert_fail@plt+0xff1e266c>
    4c98:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4c9c:			; <UNDEFINED> instruction: 0xf1000618
    4ca0:	ldmdavc	r3!, {r3, r8, pc}
    4ca4:			; <UNDEFINED> instruction: 0xf0002b2f
    4ca8:	stmibmi	r3, {r0, r1, r4, r6, r8, pc}^
    4cac:			; <UNDEFINED> instruction: 0x46684633
    4cb0:			; <UNDEFINED> instruction: 0xf7ff4479
    4cb4:	blmi	ff083fd0 <__assert_fail@plt+0xff081568>
    4cb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4cbc:	cmple	r4, r0, lsl #22
    4cc0:			; <UNDEFINED> instruction: 0xf7fd4620
    4cc4:	vstrls	d14, [r0, #-592]	; 0xfffffdb0
    4cc8:	ldmibmi	sp!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    4ccc:	andcs	r4, r9, #40, 12	; 0x2800000
    4cd0:			; <UNDEFINED> instruction: 0xf7ff4479
    4cd4:			; <UNDEFINED> instruction: 0x4605fe73
    4cd8:			; <UNDEFINED> instruction: 0x4628e79f
    4cdc:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    4ce0:	strmi	r4, [sp], -r4, lsl #12
    4ce4:	movweq	lr, #23124	; 0x5a54
    4ce8:	ldmibmi	r6!, {r0, r1, r2, r3, r5, ip, lr, pc}
    4cec:	b	10c7980 <__assert_fail@plt+0x10c4f18>
    4cf0:	vld2.8	{d5-d8}, [r5], r5
    4cf4:	ldrbtmi	r6, [r9], #-639	; 0xfffffd81
    4cf8:			; <UNDEFINED> instruction: 0xf023b2e0
    4cfc:			; <UNDEFINED> instruction: 0xf02203ff
    4d00:	stmdavs	r9, {r0, r1, r2, r3, r9}
    4d04:	strcs	pc, [fp], #-964	; 0xfffffc3c
    4d08:			; <UNDEFINED> instruction: 0x43224303
    4d0c:	svcvc	0x0028f011
    4d10:	rschi	pc, r5, r0
    4d14:	strbtmi	r4, [r8], -ip, lsr #19
    4d18:			; <UNDEFINED> instruction: 0xf7ff4479
    4d1c:	stcls	12, cr15, [r0, #-580]	; 0xfffffdbc
    4d20:	stmibmi	sl!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4d24:	andcs	r4, r8, #40, 12	; 0x2800000
    4d28:			; <UNDEFINED> instruction: 0xf7ff4479
    4d2c:	strmi	pc, [r5], -r7, asr #28
    4d30:			; <UNDEFINED> instruction: 0x4628e773
    4d34:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    4d38:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4d3c:	strb	sp, [ip, -r1, lsl #3]!
    4d40:			; <UNDEFINED> instruction: 0xf7fd4628
    4d44:	stmdacs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
    4d48:	stflsd	f5, [r0, #-448]	; 0xfffffe40
    4d4c:	strtmi	lr, [r8], -r5, ror #14
    4d50:	ldcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    4d54:	mvnsle	r2, r0, lsl #16
    4d58:			; <UNDEFINED> instruction: 0xf7fd4628
    4d5c:	ldmibmi	ip, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    4d60:			; <UNDEFINED> instruction: 0x46024479
    4d64:			; <UNDEFINED> instruction: 0xf7ff4668
    4d68:	stcls	12, cr15, [r0, #-428]	; 0xfffffe54
    4d6c:			; <UNDEFINED> instruction: 0x4628e755
    4d70:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    4d74:	mvnle	r2, r0, lsl #16
    4d78:			; <UNDEFINED> instruction: 0xf7fd4628
    4d7c:	ldmibmi	r5, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    4d80:			; <UNDEFINED> instruction: 0x46024479
    4d84:			; <UNDEFINED> instruction: 0xf7ff4668
    4d88:			; <UNDEFINED> instruction: 0xe7defc5b
    4d8c:			; <UNDEFINED> instruction: 0xf7fd4628
    4d90:			; <UNDEFINED> instruction: 0x4605ee18
    4d94:			; <UNDEFINED> instruction: 0xf47f2800
    4d98:			; <UNDEFINED> instruction: 0xe73eaf54
    4d9c:			; <UNDEFINED> instruction: 0xf7fd4628
    4da0:			; <UNDEFINED> instruction: 0x4605ec56
    4da4:			; <UNDEFINED> instruction: 0xf47f2800
    4da8:	ldr	sl, [r6, -ip, asr #30]!
    4dac:			; <UNDEFINED> instruction: 0xf7fd4628
    4db0:			; <UNDEFINED> instruction: 0x4605ebd0
    4db4:			; <UNDEFINED> instruction: 0xf47f2800
    4db8:	str	sl, [lr, -r4, asr #30]!
    4dbc:	strtmi	r4, [r8], -r6, lsl #19
    4dc0:	ldrbtmi	r2, [r9], #-518	; 0xfffffdfa
    4dc4:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    4dc8:	str	r4, [r6, -r5, lsl #12]!
    4dcc:	strtmi	r4, [r8], -r3, lsl #19
    4dd0:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    4dd4:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    4dd8:	ldr	r4, [lr, -r5, lsl #12]
    4ddc:			; <UNDEFINED> instruction: 0xf7fd4628
    4de0:			; <UNDEFINED> instruction: 0x4605ebfa
    4de4:			; <UNDEFINED> instruction: 0xf47f2800
    4de8:	ldr	sl, [r6, -ip, lsr #30]
    4dec:			; <UNDEFINED> instruction: 0xf7fd4628
    4df0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4df4:	strtmi	sp, [r8], -r9, lsr #1
    4df8:	bl	ffe42df4 <__assert_fail@plt+0xffe4038c>
    4dfc:	ldrbtmi	r4, [r9], #-2424	; 0xfffff688
    4e00:	strbtmi	r4, [r8], -r2, lsl #12
    4e04:	ldc2	7, cr15, [ip], {255}	; 0xff
    4e08:	str	r9, [r6, -r0, lsl #26]
    4e0c:			; <UNDEFINED> instruction: 0xf7fd4628
    4e10:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    4e14:			; <UNDEFINED> instruction: 0x4628d099
    4e18:	b	fe3c2e14 <__assert_fail@plt+0xfe3c03ac>
    4e1c:	ldrbtmi	r4, [r9], #-2417	; 0xfffff68f
    4e20:	strbtmi	r4, [r8], -r2, lsl #12
    4e24:	stc2	7, cr15, [ip], {255}	; 0xff
    4e28:	ldrbt	r9, [r6], r0, lsl #26
    4e2c:	strtmi	sl, [r8], -r1, lsl #18
    4e30:	movwls	r2, #4864	; 0x1300
    4e34:	ldcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4e38:	orrle	r2, r6, r0, lsl #16
    4e3c:	rsceq	r9, r1, #256	; 0x100
    4e40:	addhi	pc, lr, r0, asr #2
    4e44:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    4e48:	bl	ec2e44 <__assert_fail@plt+0xec03dc>
    4e4c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4e50:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {1}
    4e54:			; <UNDEFINED> instruction: 0xf1000322
    4e58:			; <UNDEFINED> instruction: 0x03a38089
    4e5c:	mrcge	5, 6, APSR_nzcv, cr13, cr15, {3}
    4e60:	strtmi	r4, [sl], -r2, ror #18
    4e64:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
    4e68:	blx	ffac2e6e <__assert_fail@plt+0xffac0406>
    4e6c:			; <UNDEFINED> instruction: 0xf7fd4628
    4e70:	vstrls	s28, [r0, #-760]	; 0xfffffd08
    4e74:			; <UNDEFINED> instruction: 0x4628e6d1
    4e78:	b	1342e74 <__assert_fail@plt+0x134040c>
    4e7c:			; <UNDEFINED> instruction: 0xb1a84602
    4e80:			; <UNDEFINED> instruction: 0x1e35495b
    4e84:	svclt	0x00184479
    4e88:	stmdavs	fp, {r0, r8, sl, sp}
    4e8c:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    4e90:	ldrmi	fp, [ip], -r8, lsl #30
    4e94:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {1}
    4e98:			; <UNDEFINED> instruction: 0xf7fd6849
    4e9c:	stmdacs	r0, {r1, r6, r8, r9, fp, sp, lr, pc}
    4ea0:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    4ea4:	stccs	6, cr4, [r0, #-8]
    4ea8:	stmdblt	r8, {r1, r2, r3, r5, r6, r8, ip, lr, pc}
    4eac:	str	r2, [r2, -r0, lsl #8]
    4eb0:	ldrmi	r4, [r0], -r4, lsl #12
    4eb4:	bl	142eb0 <__assert_fail@plt+0x140448>
    4eb8:			; <UNDEFINED> instruction: 0xf43f2800
    4ebc:	andls	sl, r0, r7, asr #29
    4ec0:	stmdami	ip, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    4ec4:	sxtah	r4, ip, r8, ror #8
    4ec8:			; <UNDEFINED> instruction: 0xf7fd6849
    4ecc:	strmi	lr, [r2], -ip, lsr #24
    4ed0:	sbcsle	r2, r0, r0, lsl #16
    4ed4:			; <UNDEFINED> instruction: 0x46041e35
    4ed8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    4edc:	stmdbmi	r6, {r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    4ee0:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
    4ee4:	blx	feb42eea <__assert_fail@plt+0xfeb40482>
    4ee8:	ldr	r9, [r6], r0, lsl #26
    4eec:	strmi	lr, [r4, #-2525]	; 0xfffff623
    4ef0:	movweq	lr, #23124	; 0x5a54
    4ef4:	ldmib	sp, {r0, r1, r2, r4, r5, ip, lr, pc}^
    4ef8:	bne	805318 <__assert_fail@plt+0x8028b0>
    4efc:	tsteq	r1, r5, ror #22
    4f00:			; <UNDEFINED> instruction: 0xff9ef002
    4f04:	strmi	r4, [fp], -r2, lsl #12
    4f08:	strtmi	r4, [r9], -r0, lsr #12
    4f0c:	blcs	640020 <__assert_fail@plt+0x63d5b8>
    4f10:			; <UNDEFINED> instruction: 0xff96f002
    4f14:	bleq	600020 <__assert_fail@plt+0x5fd5b8>
    4f18:	stmdage	r1, {r3, r4, r5, r8, fp, lr}
    4f1c:	blvs	200944 <__assert_fail@plt+0x1fdedc>
    4f20:	cfldrs	mvf4, [pc, #484]	; 510c <__assert_fail@plt+0x26a4>
    4f24:	vmov.32	d6[1], r7
    4f28:	mrrc	11, 0, r7, r3, cr7
    4f2c:			; <UNDEFINED> instruction: 0xf7ff2b17
    4f30:	vstrls	d15, [r1, #-540]	; 0xfffffde4
    4f34:	bls	1be900 <__assert_fail@plt+0x1bbe98>
    4f38:	stmdals	r3, {r2, r8, r9, fp, ip, pc}
    4f3c:	stmdbls	r5, {r0, r1, r3, r4, r7, r9, fp, ip}
    4f40:	blx	fe8ebf66 <__assert_fail@plt+0xfe8e94fe>
    4f44:	bl	184db4c <__assert_fail@plt+0x184b0e4>
    4f48:	blx	5362 <__assert_fail@plt+0x28fa>
    4f4c:	ldrb	r3, [r1], -r1, lsl #6
    4f50:	blcs	23124 <__assert_fail@plt+0x206bc>
    4f54:	strt	sp, [r8], sp, lsr #1
    4f58:			; <UNDEFINED> instruction: 0xf9def002
    4f5c:	ldrb	r4, [ip], -r5, lsl #12
    4f60:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    4f64:	stmdami	r7!, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4f68:			; <UNDEFINED> instruction: 0xe66a4478
    4f6c:	strtmi	r4, [sl], -r6, lsr #18
    4f70:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
    4f74:	blx	1942f7a <__assert_fail@plt+0x1940512>
    4f78:			; <UNDEFINED> instruction: 0xf7fd4628
    4f7c:	ldmib	sp, {r3, r4, r5, r9, fp, sp, lr, pc}^
    4f80:	strb	r5, [sl, -r0, lsl #8]!
    4f84:	b	fe8c2f80 <__assert_fail@plt+0xfe8c0518>
    4f88:	str	r4, [r4], r4, lsl #12
    4f8c:	andhi	pc, r0, pc, lsr #7
    4f90:	andeq	r0, r0, r0
    4f94:	subsmi	r0, r9, r0
    4f98:	andeq	r6, r1, r2, asr #3
    4f9c:	muleq	r0, r4, r2
    4fa0:	andeq	r6, r1, lr, lsr #14
    4fa4:	andeq	r3, r0, r6, lsl r7
    4fa8:	andeq	r6, r1, r6, lsl r1
    4fac:	andeq	r3, r0, r0, lsl r6
    4fb0:			; <UNDEFINED> instruction: 0x000166b0
    4fb4:	muleq	r1, r4, r6
    4fb8:	andeq	r3, r0, r0, lsr r6
    4fbc:	andeq	r6, r1, r4, ror r6
    4fc0:	andeq	r3, r0, r8, lsl r6
    4fc4:	andeq	r6, r1, r6, lsr r6
    4fc8:	andeq	r3, r0, r8, ror #11
    4fcc:	andeq	r3, r0, ip, asr #11
    4fd0:	andeq	r3, r0, r8, asr #11
    4fd4:	andeq	r3, r0, r8, lsr #11
    4fd8:	andeq	r3, r0, r6, lsr r5
    4fdc:	andeq	r3, r0, sl, lsl r5
    4fe0:	andeq	r3, r0, sl, lsr #10
    4fe4:	andeq	r3, r0, sl, lsl #10
    4fe8:	andeq	r3, r0, sl, lsl #9
    4fec:	ldrdeq	r3, [r0], -r2
    4ff0:	andeq	r6, r1, r8, lsr #9
    4ff4:	andeq	r3, r0, ip, asr r4
    4ff8:	andeq	r3, r0, r6, lsr #8
    4ffc:	strdeq	r3, [r0], -r8
    5000:	andeq	r3, r0, r6, ror r3
    5004:	andeq	r3, r0, ip, lsr #7
    5008:			; <UNDEFINED> instruction: 0x000033ba
    500c:			; <UNDEFINED> instruction: 0x460eb5f8
    5010:			; <UNDEFINED> instruction: 0xf7fd4611
    5014:			; <UNDEFINED> instruction: 0xb328eb0a
    5018:			; <UNDEFINED> instruction: 0x46054b17
    501c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5020:	svcmi	0x0016b183
    5024:	ldrbtmi	r2, [pc], #-1024	; 502c <__assert_fail@plt+0x25c4>
    5028:	ldrtmi	r4, [r0], -r1, lsr #12
    502c:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
    5030:	strmi	r4, [r2], -r1, lsr #12
    5034:			; <UNDEFINED> instruction: 0xf7fd4628
    5038:	stmdblt	r8, {r1, r4, r7, r8, fp, sp, lr, pc}^
    503c:	strcc	r6, [r1], #-2299	; 0xfffff705
    5040:	ldmle	r1!, {r0, r1, r5, r7, r9, lr}^
    5044:			; <UNDEFINED> instruction: 0x46284631
    5048:	b	fe9c3044 <__assert_fail@plt+0xfe9c05dc>
    504c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5050:	andcs	r4, r5, #180224	; 0x2c000
    5054:	ldrbtmi	r2, [r9], #-0
    5058:	b	ac3054 <__assert_fail@plt+0xac05ec>
    505c:	andcs	r4, r1, r1, lsl #12
    5060:	b	194305c <__assert_fail@plt+0x19405f4>
    5064:	andcs	r4, r5, #114688	; 0x1c000
    5068:			; <UNDEFINED> instruction: 0xf7fd4479
    506c:	strmi	lr, [r1], -r2, lsr #20
    5070:			; <UNDEFINED> instruction: 0xf7fd2001
    5074:	svclt	0x0000ea5c
    5078:	andeq	r6, r1, r0, lsl r3
    507c:	andeq	r6, r1, r6, lsl #6
    5080:	andeq	r3, r0, r2, lsl r3
    5084:	andeq	r3, r0, r0, ror #5
    5088:	ldrbmi	lr, [r0, sp, lsr #18]!
    508c:	stmdbmi	r5, {r1, r2, r3, r9, sl, lr}^
    5090:	blmi	115690c <__assert_fail@plt+0x1153ea4>
    5094:	ldrbtmi	fp, [r9], #-134	; 0xffffff7a
    5098:	andls	r4, r1, #7340032	; 0x700000
    509c:	stmiapl	fp, {sp}^
    50a0:	movwls	r6, #22555	; 0x581b
    50a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50a8:	bcs	290bc <__assert_fail@plt+0x26654>
    50ac:	blmi	ff9264 <__assert_fail@plt+0xff67fc>
    50b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    50b4:	strble	r0, [r4], #-1499	; 0xfffffa25
    50b8:			; <UNDEFINED> instruction: 0xf7fd2000
    50bc:	strmi	lr, [r0], sl, asr #19
    50c0:	subsle	r2, ip, r0, lsl #16
    50c4:	stmdals	r1, {r1, r3, r4, r5, r8, r9, fp, lr}
    50c8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    50cc:	orrvc	pc, r0, r1, lsl r4	; <UNPREDICTABLE>
    50d0:	strtmi	sp, [sl], -r7, lsr #32
    50d4:	ldrtmi	r4, [r8], -r1, lsl #12
    50d8:			; <UNDEFINED> instruction: 0xff98f7ff
    50dc:	cmnlt	r8, r5, lsl #12
    50e0:	bls	700f4 <__assert_fail@plt+0x6d68c>
    50e4:	strbmi	r4, [r1], -r3, lsr #12
    50e8:			; <UNDEFINED> instruction: 0xf7fd4630
    50ec:	bllt	c40284 <__assert_fail@plt+0xc3d81c>
    50f0:	strtmi	r9, [fp], -r3, lsl #20
    50f4:			; <UNDEFINED> instruction: 0x46384631
    50f8:			; <UNDEFINED> instruction: 0xffc6f7ff
    50fc:	rscsle	r2, r0, r0, lsl #16
    5100:	ldrbtcc	pc, [pc], #79	; 5108 <__assert_fail@plt+0x26a0>	; <UNPREDICTABLE>
    5104:			; <UNDEFINED> instruction: 0xf7fd4640
    5108:	bmi	abfe58 <__assert_fail@plt+0xabd3f0>
    510c:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    5110:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5114:	subsmi	r9, sl, r5, lsl #22
    5118:	strtmi	sp, [r0], -r2, asr #2
    511c:	pop	{r1, r2, ip, sp, pc}
    5120:			; <UNDEFINED> instruction: 0xf7ff87f0
    5124:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    5128:	stmdals	r1, {r1, r3, r4, r6, r7, ip, lr, pc}
    512c:	strmi	r4, [r1], -sl, lsr #12
    5130:			; <UNDEFINED> instruction: 0xf7ff4638
    5134:	strmi	pc, [r5], -fp, ror #30
    5138:	bicsle	r2, r1, r0, lsl #16
    513c:	strcs	lr, [r0], #-2016	; 0xfffff820
    5140:	ldrmi	lr, [r0], r0, ror #15
    5144:	stc	7, cr15, [r6], {253}	; 0xfd
    5148:	beq	441584 <__assert_fail@plt+0x43eb1c>
    514c:	stmdblt	r8!, {r0, r7, r9, sl, lr}
    5150:	stmdals	r4, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5154:	bl	fe443150 <__assert_fail@plt+0xfe4406e8>
    5158:	andsle	r4, sp, r0, lsl #11
    515c:			; <UNDEFINED> instruction: 0x46494652
    5160:			; <UNDEFINED> instruction: 0xf7fd4638
    5164:			; <UNDEFINED> instruction: 0x4604eab6
    5168:	rscsle	r2, r2, r0, lsl #16
    516c:			; <UNDEFINED> instruction: 0xf7fd4648
    5170:	andcs	lr, r0, r2, lsr r9
    5174:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5178:	stmdacs	r0, {r7, r9, sl, lr}
    517c:			; <UNDEFINED> instruction: 0xf04fd1a2
    5180:			; <UNDEFINED> instruction: 0xf04f34ff
    5184:	ldr	r0, [sp, r0, lsl #16]!
    5188:	ldrtmi	sl, [r0], -r1, lsl #18
    518c:	bl	fe643188 <__assert_fail@plt+0xfe640720>
    5190:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5194:			; <UNDEFINED> instruction: 0xe7f2d090
    5198:			; <UNDEFINED> instruction: 0xf7fd4648
    519c:			; <UNDEFINED> instruction: 0xe7b4e91c
    51a0:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51a4:	muleq	r1, lr, ip
    51a8:	muleq	r0, r4, r2
    51ac:	andeq	r6, r1, ip, ror r2
    51b0:	andeq	r6, r1, r4, ror #4
    51b4:	andeq	r5, r1, r6, lsr #24
    51b8:			; <UNDEFINED> instruction: 0xf44f4b10
    51bc:	vsubl.s8	q11, d16, d0
    51c0:	ldrbtmi	r0, [fp], #-518	; 0xfffffdfa
    51c4:	andsmi	r6, r0, #24, 16	; 0x180000
    51c8:			; <UNDEFINED> instruction: 0xf410d002
    51cc:	andle	r6, sl, r0
    51d0:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    51d4:			; <UNDEFINED> instruction: 0xb1086998
    51d8:	ldrbmi	r2, [r0, -r0]!
    51dc:	ldmdblt	r2, {r1, r3, r4, r7, r8, r9, fp, sp, lr}
    51e0:			; <UNDEFINED> instruction: 0xb1086d98
    51e4:			; <UNDEFINED> instruction: 0x47704610
    51e8:	bcs	21058 <__assert_fail@plt+0x1e5f0>
    51ec:			; <UNDEFINED> instruction: 0xf8d3d1fb
    51f0:	blx	fec05758 <__assert_fail@plt+0xfec02cf0>
    51f4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    51f8:	svclt	0x00004770
    51fc:	andeq	r6, r1, sl, ror #2
    5200:	andeq	r5, r1, r2, lsr lr
    5204:	blmi	f97b00 <__assert_fail@plt+0xf95098>
    5208:	push	{r1, r3, r4, r5, r6, sl, lr}
    520c:	strdlt	r4, [r7], r0
    5210:	strcs	r5, [r0], #-2259	; 0xfffff72d
    5214:	strmi	r4, [sp], -r6, lsl #12
    5218:	movwls	r6, #22555	; 0x581b
    521c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5220:			; <UNDEFINED> instruction: 0xf7ff9404
    5224:	stmdacs	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5228:	ldfmid	f5, [r6], #-224	; 0xffffff20
    522c:	stmibvs	r7!, {r2, r3, r4, r5, r6, sl, lr}
    5230:	stfvsd	f3, [r3, #92]!	; 0x5c
    5234:	eorsle	r2, r8, r0, lsl #22
    5238:	ldrdhi	pc, [ip], #143	; 0x8f
    523c:			; <UNDEFINED> instruction: 0xf8dfaf04
    5240:	ldcmi	0, cr9, [r3], #-816	; 0xfffffcd0
    5244:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    5248:	ands	r4, r0, ip, ror r4
    524c:	movwls	r2, #17152	; 0x4300
    5250:	ldrdcc	pc, [r0], -r9
    5254:	strtle	r0, [r6], #-1627	; 0xfffff9a5
    5258:	bllt	8e00ec <__assert_fail@plt+0x8dd684>
    525c:	tstlt	r2, #2654208	; 0x288000
    5260:	mvnscc	pc, pc, asr #32
    5264:			; <UNDEFINED> instruction: 0x63a24628
    5268:			; <UNDEFINED> instruction: 0xf7fd61a3
    526c:	movwcs	lr, #3028	; 0xbd4
    5270:	strtmi	r4, [r9], -r2, asr #12
    5274:	smladxls	r0, r0, r6, r4
    5278:	b	fec43274 <__assert_fail@plt+0xfec4080c>
    527c:	mvnle	r2, r0, lsl #16
    5280:	stmdacs	r0, {r2, fp, ip, pc}
    5284:	bmi	8f961c <__assert_fail@plt+0x8f6bb4>
    5288:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    528c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5290:	subsmi	r9, sl, r5, lsl #22
    5294:	andlt	sp, r7, pc, lsr #2
    5298:	mvnshi	lr, #12386304	; 0xbd0000
    529c:	ldrtmi	sl, [r0], -r4, lsl #20
    52a0:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    52a4:	stmdals	r4, {r3, r5, r8, r9, fp, ip, sp, pc}
    52a8:	svcvs	0x00a3e7ed
    52ac:	bicle	r2, r3, r0, lsl #22
    52b0:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    52b4:			; <UNDEFINED> instruction: 0xf8d844f8
    52b8:	ldreq	r3, [r9, -r0]
    52bc:			; <UNDEFINED> instruction: 0x4628d5bc
    52c0:	b	f432bc <__assert_fail@plt+0xf40854>
    52c4:			; <UNDEFINED> instruction: 0x46024639
    52c8:			; <UNDEFINED> instruction: 0xf7fd4630
    52cc:	andls	lr, r4, r8, ror r8
    52d0:	bicsle	r2, r8, r0, lsl #16
    52d4:	ldrdcc	pc, [r0], -r8
    52d8:	ldrble	r0, [r4], #1626	; 0x65a
    52dc:	strtmi	r6, [r8], -r1, lsr #19
    52e0:			; <UNDEFINED> instruction: 0xf7fd9103
    52e4:	stmdbls	r3, {r2, r3, r5, r9, fp, sp, lr, pc}
    52e8:	ldrtmi	r4, [r0], -r2, lsl #12
    52ec:	b	fee432e8 <__assert_fail@plt+0xfee40880>
    52f0:	strtmi	lr, [r0], -r9, asr #15
    52f4:			; <UNDEFINED> instruction: 0xf7fde7c7
    52f8:	svclt	0x0000e8ea
    52fc:	andeq	r5, r1, ip, lsr #22
    5300:	muleq	r0, r4, r2
    5304:	ldrdeq	r5, [r1], -r8
    5308:			; <UNDEFINED> instruction: 0xfffff299
    530c:	andeq	r6, r1, r6, ror #1
    5310:			; <UNDEFINED> instruction: 0x00015dbc
    5314:	andeq	r5, r1, sl, lsr #21
    5318:	andeq	r6, r1, r8, ror r0
    531c:	ldrbmi	lr, [r0, sp, lsr #18]!
    5320:	ldrmi	r4, [r0], -r5, lsl #12
    5324:			; <UNDEFINED> instruction: 0xf7fd4688
    5328:	pkhbtmi	lr, r1, r4, lsl #17
    532c:			; <UNDEFINED> instruction: 0xf8dfb3c0
    5330:			; <UNDEFINED> instruction: 0xf04fa084
    5334:	svcmi	0x002034ff
    5338:	ldrbtmi	r2, [sl], #1536	; 0x600
    533c:	and	r4, ip, pc, ror r4
    5340:	strcc	r4, [r1], -r0, asr #12
    5344:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    5348:	ldmiblt	ip!, {r2, r9, sl, lr}^
    534c:			; <UNDEFINED> instruction: 0xf013683b
    5350:			; <UNDEFINED> instruction: 0xf0430408
    5354:			; <UNDEFINED> instruction: 0xd1210340
    5358:			; <UNDEFINED> instruction: 0x4649603b
    535c:			; <UNDEFINED> instruction: 0xf7ff4628
    5360:	movwcs	pc, #3921	; 0xf51	; <UNPREDICTABLE>
    5364:	strmi	r4, [r4], r9, lsr #12
    5368:	strbtmi	r4, [r2], -r0, asr #12
    536c:			; <UNDEFINED> instruction: 0xf8dab1a2
    5370:			; <UNDEFINED> instruction: 0xf0144000
    5374:	mvnle	r2, r1, lsl #8
    5378:	strbtmi	r4, [r1], -r2, lsr #12
    537c:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5380:	blx	fec12b8c <__assert_fail@plt+0xfec10124>
    5384:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    5388:	sbcsle	r2, pc, r0, lsl #24
    538c:			; <UNDEFINED> instruction: 0xf7fd4648
    5390:	strtmi	lr, [r0], -lr, lsl #20
    5394:			; <UNDEFINED> instruction: 0x87f0e8bd
    5398:	rscsle	r2, r7, r0, lsl #28
    539c:	ldrb	r2, [r5, r0, lsl #8]!
    53a0:	andcs	r4, r5, #98304	; 0x18000
    53a4:	ldrbtcc	pc, [pc], #79	; 53ac <__assert_fail@plt+0x2944>	; <UNPREDICTABLE>
    53a8:			; <UNDEFINED> instruction: 0xf7fd4479
    53ac:			; <UNDEFINED> instruction: 0xf7fde882
    53b0:	strb	lr, [fp, ip, lsr #21]!
    53b4:	strdeq	r5, [r1], -r2
    53b8:	strdeq	r5, [r1], -r0
    53bc:	ldrdeq	r2, [r0], -ip
    53c0:	mvnsmi	lr, #737280	; 0xb4000
    53c4:	ldcmi	6, cr4, [r7], {5}
    53c8:	mrcmi	6, 0, r4, cr7, cr8, {4}
    53cc:	ldrbtmi	r4, [ip], #-1673	; 0xfffff977
    53d0:	ldrmi	r7, [r7], -r0, lsl #30
    53d4:	strbeq	r5, [r3, r6, lsr #19]
    53d8:	ldrle	r6, [r2, #-2100]	; 0xfffff7cc
    53dc:			; <UNDEFINED> instruction: 0x464b4a13
    53e0:	tstcs	r1, r0, lsr #12
    53e4:			; <UNDEFINED> instruction: 0xf7fd447a
    53e8:	ldmdavs	r0!, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    53ec:	ldrtmi	r4, [sl], -r3, asr #12
    53f0:			; <UNDEFINED> instruction: 0xf7fd2101
    53f4:	ldmdavs	r1!, {r1, r2, r5, r8, fp, sp, lr, pc}
    53f8:	pop	{r1, r3, sp}
    53fc:			; <UNDEFINED> instruction: 0xf7fd43f8
    5400:	stmdavs	r8!, {r0, r2, r4, r7, r9, fp, ip, sp, pc}
    5404:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5408:	tstcs	r1, r9, lsl #20
    540c:			; <UNDEFINED> instruction: 0x4603447a
    5410:			; <UNDEFINED> instruction: 0xf7fd4620
    5414:	svcvc	0x002bea20
    5418:			; <UNDEFINED> instruction: 0xf0436834
    541c:	strvc	r0, [fp, -r1, lsl #6]!
    5420:	svclt	0x0000e7dc
    5424:	andeq	r5, r1, r6, ror #18
    5428:	andeq	r0, r0, ip, lsr #5
    542c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5430:	andeq	r3, r0, r0, ror #24
    5434:	cmpcs	r7, lr, lsl #8
    5438:	addlt	fp, r2, r0, lsr r5
    543c:	ldrd	pc, [r8], #-143	; 0xffffff71
    5440:			; <UNDEFINED> instruction: 0xf8dfab05
    5444:	ldrbtmi	ip, [lr], #72	; 0x48
    5448:	blcs	14359c <__assert_fail@plt+0x140b34>
    544c:			; <UNDEFINED> instruction: 0xf85e6945
    5450:	strcc	ip, [r1, #-12]
    5454:	ldrdgt	pc, [r0], -ip
    5458:	andgt	pc, r4, sp, asr #17
    545c:	stceq	0, cr15, [r0], {79}	; 0x4f
    5460:	movwls	r6, #325	; 0x145
    5464:			; <UNDEFINED> instruction: 0xffacf7ff
    5468:	blmi	217c94 <__assert_fail@plt+0x21522c>
    546c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5470:	blls	5f4e0 <__assert_fail@plt+0x5ca78>
    5474:	qaddle	r4, sl, r5
    5478:	andlt	r2, r2, r0
    547c:	ldrhtmi	lr, [r0], -sp
    5480:	ldrbmi	fp, [r0, -r3]!
    5484:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5488:	andeq	r5, r1, lr, ror #17
    548c:	muleq	r0, r4, r2
    5490:	andeq	r5, r1, r8, asr #17
    5494:	cmpcs	r5, lr, lsl #8
    5498:	addlt	fp, r2, r0, lsr r5
    549c:	ldrd	pc, [r8], #-143	; 0xffffff71
    54a0:			; <UNDEFINED> instruction: 0xf8dfab05
    54a4:	ldrbtmi	ip, [lr], #72	; 0x48
    54a8:	blcs	1435fc <__assert_fail@plt+0x140b94>
    54ac:			; <UNDEFINED> instruction: 0xf85e6985
    54b0:	strcc	ip, [r1, #-12]
    54b4:	ldrdgt	pc, [r0], -ip
    54b8:	andgt	pc, r4, sp, asr #17
    54bc:	stceq	0, cr15, [r0], {79}	; 0x4f
    54c0:	movwls	r6, #389	; 0x185
    54c4:			; <UNDEFINED> instruction: 0xff7cf7ff
    54c8:	blmi	217cf4 <__assert_fail@plt+0x21528c>
    54cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    54d0:	blls	5f540 <__assert_fail@plt+0x5cad8>
    54d4:	qaddle	r4, sl, r5
    54d8:	andlt	r2, r2, r0
    54dc:	ldrhtmi	lr, [r0], -sp
    54e0:	ldrbmi	fp, [r0, -r3]!
    54e4:	svc	0x00f2f7fc
    54e8:	andeq	r5, r1, lr, lsl #17
    54ec:	muleq	r0, r4, r2
    54f0:	andeq	r5, r1, r8, ror #16
    54f4:	ldmdbmi	r3, {r1, r2, r3, sl, ip, sp, pc}
    54f8:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    54fc:	strlt	r4, [r0, #-2835]	; 0xfffff4ed
    5500:	stmpl	sl, {r1, r7, ip, sp, pc}
    5504:	ldmdbmi	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    5508:	andls	r6, r1, #1179648	; 0x120000
    550c:	andeq	pc, r0, #79	; 0x4f
    5510:	ldmdapl	fp, {r0, r1, r9, fp, ip, pc}^
    5514:	bicseq	r6, fp, #1769472	; 0x1b0000
    5518:	blge	13a930 <__assert_fail@plt+0x137ec8>
    551c:	movwls	r2, #288	; 0x120
    5520:			; <UNDEFINED> instruction: 0xff4ef7ff
    5524:	blmi	217d58 <__assert_fail@plt+0x2152f0>
    5528:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    552c:	blls	5f59c <__assert_fail@plt+0x5cb34>
    5530:	qaddle	r4, sl, r5
    5534:	andlt	r2, r2, r0
    5538:	bl	1436b4 <__assert_fail@plt+0x140c4c>
    553c:	ldrbmi	fp, [r0, -r3]!
    5540:	svc	0x00c4f7fc
    5544:	andeq	r5, r1, sl, lsr r8
    5548:	muleq	r0, r4, r2
    554c:	andeq	r5, r1, r0, lsr r8
    5550:			; <UNDEFINED> instruction: 0x000002b8
    5554:	andeq	r5, r1, ip, lsl #16
    5558:	strdlt	fp, [r3], r0
    555c:	stmib	sp, {r1, r2, r3, r9, sl, lr}^
    5560:	orrlt	r0, r1, r0, lsl #2
    5564:	ldrmi	r1, [r7], -r5, lsl #30
    5568:	and	r2, r1, r0, lsl #8
    556c:			; <UNDEFINED> instruction: 0xd00a42b4
    5570:	svceq	0x0004f855
    5574:	strcc	r4, [r1], #-1593	; 0xfffff9c7
    5578:	mrc	7, 7, APSR_nzcv, cr6, cr12, {7}
    557c:	mvnsle	r2, r0, lsl #16
    5580:	andlt	r2, r3, r1
    5584:	strdcs	fp, [r0], -r0
    5588:	ldcllt	0, cr11, [r0, #12]!
    558c:			; <UNDEFINED> instruction: 0x460ab5f8
    5590:	strmi	r6, [r4], -r5, asr #17
    5594:	strmi	r6, [pc], -r6, lsl #17
    5598:	ldrtmi	r4, [r0], -r9, lsr #12
    559c:			; <UNDEFINED> instruction: 0xffdcf7ff
    55a0:	stmdbvs	r3!, {r8, r9, fp, ip, sp, pc}
    55a4:	stfnep	f3, [sl], #-76	; 0xffffffb4
    55a8:	tstle	r3, #805306377	; 0x30000009
    55ac:	ldreq	pc, [r1, #-259]	; 0xfffffefd
    55b0:			; <UNDEFINED> instruction: 0xf0254630
    55b4:			; <UNDEFINED> instruction: 0x6125050f
    55b8:	strtmi	r0, [r9], -sp, lsr #1
    55bc:	svc	0x0098f7fc
    55c0:	svclt	0x00181e2b
    55c4:	stmdacs	r0, {r0, r8, r9, sp}
    55c8:	movwcs	fp, #3864	; 0xf18
    55cc:	ldmdblt	fp, {r1, r2, r9, sl, lr}^
    55d0:	adcvs	r6, r0, r5, ror #17
    55d4:			; <UNDEFINED> instruction: 0xf7fc4638
    55d8:	cmplt	r8, r4, ror pc
    55dc:	eoreq	pc, r5, r6, asr #16
    55e0:	rscvs	r3, r5, r1, lsl #10
    55e4:	ldcllt	0, cr2, [r8]
    55e8:	strtmi	r4, [sl], -r5, lsl #18
    55ec:	ldrbtmi	r2, [r9], #-1
    55f0:	svc	0x009cf7fc
    55f4:	andcs	r4, r1, r3, lsl #18
    55f8:			; <UNDEFINED> instruction: 0xf7fc4479
    55fc:	svclt	0x0000ef98
    5600:	andeq	r2, r0, sl, asr #24
    5604:	andeq	r2, r0, r8, ror #24
    5608:	blmi	11d7f28 <__assert_fail@plt+0x11d54c0>
    560c:	push	{r1, r3, r4, r5, r6, sl, lr}
    5610:			; <UNDEFINED> instruction: 0xf2ad4ff0
    5614:	ldmpl	r3, {r2, r5, r7, r8, sl, fp, ip, lr}^
    5618:	stmdage	r5, {r0, r7, r9, sl, lr}
    561c:			; <UNDEFINED> instruction: 0xf8cd681b
    5620:			; <UNDEFINED> instruction: 0xf04f359c
    5624:			; <UNDEFINED> instruction: 0xf7fc0300
    5628:	cmnlt	r0, lr, lsr pc
    562c:	bmi	fcee34 <__assert_fail@plt+0xfcc3cc>
    5630:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    5634:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5638:	ldrcc	pc, [ip, #2269]	; 0x8dd
    563c:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
    5640:	vmin.s8	d4, d13, d16
    5644:	pop	{r2, r5, r7, r8, sl, fp, ip, lr}
    5648:	stclge	15, cr8, [r7], #-960	; 0xfffffc40
    564c:	vst1.8	{d20-d21}, [pc :256], r8
    5650:			; <UNDEFINED> instruction: 0xf10d6380
    5654:	ldrbtmi	r0, [sl], #-406	; 0xfffffe6a
    5658:	stmib	sp, {r1, r2, r9, sl, lr}^
    565c:	strtmi	r2, [r0], -r0, lsl #2
    5660:	andcs	r4, r1, #26214400	; 0x1900000
    5664:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5668:			; <UNDEFINED> instruction: 0x46204932
    566c:			; <UNDEFINED> instruction: 0xf7fd4479
    5670:	strmi	lr, [r5], -r4, lsl #19
    5674:	sbcsle	r2, r9, r0, lsl #16
    5678:	strbpl	pc, [fp, -r6, asr #4]!	; <UNPREDICTABLE>
    567c:	bmi	1982f9c <__assert_fail@plt+0x1980534>
    5680:	ldrbvs	pc, [r2, -r6, asr #13]!	; <UNPREDICTABLE>
    5684:	bvs	c021a4 <__assert_fail@plt+0xbff73c>
    5688:	cmnvc	r3, #69206016	; 0x4200000	; <UNPREDICTABLE>
    568c:	msrmi	SPSR_fsx, #207618048	; 0xc600000
    5690:	strtmi	r9, [r8], -r3, lsl #6
    5694:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5698:	teqle	r8, r0, lsl #16
    569c:	vst1.8	{d20-d22}, [pc :128], sl
    56a0:	strtmi	r6, [r0], -r0, lsl #3
    56a4:	mcr	7, 5, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    56a8:	stmdavs	r3!, {r3, r7, r8, r9, ip, sp, pc}
    56ac:	ldrhle	r4, [r0, #43]!	; 0x2b
    56b0:	ldrbmi	r9, [r3, #-2920]	; 0xfffff498
    56b4:			; <UNDEFINED> instruction: 0xf8bdd1ed
    56b8:			; <UNDEFINED> instruction: 0xf64221a4
    56bc:	addmi	r7, sl, #-1073741796	; 0xc000001c
    56c0:	blls	1a79e64 <__assert_fail@plt+0x1a773fc>
    56c4:	addmi	r9, fp, #49152	; 0xc000
    56c8:	teqcs	sl, r5, lsr #32
    56cc:			; <UNDEFINED> instruction: 0xf7fd4620
    56d0:	stmdacs	r0, {r1, r2, fp, sp, lr, pc}
    56d4:			; <UNDEFINED> instruction: 0xf04fd0dd
    56d8:			; <UNDEFINED> instruction: 0x212f0800
    56dc:	andhi	pc, r0, r0, lsl #17
    56e0:			; <UNDEFINED> instruction: 0xf7fd4620
    56e4:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
    56e8:	ldmdbmi	r3, {r0, r1, r4, r6, r7, ip, lr, pc}
    56ec:	bleq	81af4 <__assert_fail@plt+0x7f08c>
    56f0:			; <UNDEFINED> instruction: 0x46584479
    56f4:	mcr	7, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    56f8:	sbcle	r2, sl, r0, lsl #16
    56fc:	andhi	pc, r0, r0, lsl #17
    5700:			; <UNDEFINED> instruction: 0x46484659
    5704:			; <UNDEFINED> instruction: 0xff42f7ff
    5708:	sbcle	r2, r2, r0, lsl #16
    570c:	strtmi	r4, [r8], -r6, lsl #12
    5710:	ldm	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5714:			; <UNDEFINED> instruction: 0xf8bde78b
    5718:	addsmi	r3, r3, #168, 2	; 0x2a
    571c:	sbfx	sp, r5, #3, #25
    5720:	mrc	7, 6, APSR_nzcv, cr4, cr12, {7}
    5724:	andeq	r5, r1, r8, lsr #14
    5728:	muleq	r0, r4, r2
    572c:	andeq	r5, r1, r2, lsl #14
    5730:	andeq	r4, r0, lr, ror #6
    5734:	andeq	r3, r0, r8, asr #29
    5738:	andeq	r4, r0, ip, lsl #6
    573c:	svcmi	0x00f0e92d
    5740:	stc	6, cr4, [sp, #-12]!
    5744:	eorcs	r8, r0, #2048	; 0x800
    5748:	bmi	fea43acc <__assert_fail@plt+0xfea41064>
    574c:			; <UNDEFINED> instruction: 0xf8df2100
    5750:	vmla.f32	s12, s17, s17
    5754:			; <UNDEFINED> instruction: 0xf8df3a10
    5758:	sbclt	r3, r3, r4, lsr #21
    575c:	cfstrsge	mvf4, [sl, #-496]	; 0xfffffe10
    5760:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    5764:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    5768:			; <UNDEFINED> instruction: 0xf04f9341
    576c:			; <UNDEFINED> instruction: 0xf7fd0300
    5770:			; <UNDEFINED> instruction: 0xf7ffe818
    5774:	strmi	pc, [r3], -r1, lsr #26
    5778:	movwls	r2, #12288	; 0x3000
    577c:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5780:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5784:	strthi	pc, [ip], #-0
    5788:	bcc	1d43b0c <__assert_fail@plt+0x1d410a4>
    578c:	bhi	300dc8 <__assert_fail@plt+0x2fe360>
    5790:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5794:			; <UNDEFINED> instruction: 0xf0002b00
    5798:			; <UNDEFINED> instruction: 0xf8df831f
    579c:	ldrtmi	r3, [sl], r8, ror #20
    57a0:	movwls	r4, #17531	; 0x447b
    57a4:	bcc	1843b28 <__assert_fail@plt+0x18410c0>
    57a8:	mcr	4, 0, r4, cr8, cr11, {3}
    57ac:			; <UNDEFINED> instruction: 0xf8df3a90
    57b0:	ldrbtmi	r3, [fp], #-2652	; 0xfffff5a4
    57b4:	cdp	3, 1, cr9, cr8, cr5, {0}
    57b8:			; <UNDEFINED> instruction: 0x46510a10
    57bc:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    57c0:	andls	r4, sl, r3, lsl #12
    57c4:			; <UNDEFINED> instruction: 0xf0002800
    57c8:			; <UNDEFINED> instruction: 0xf89d82ff
    57cc:			; <UNDEFINED> instruction: 0xf0222044
    57d0:			; <UNDEFINED> instruction: 0xf88d0203
    57d4:	bls	cd8ec <__assert_fail@plt+0xcae84>
    57d8:			; <UNDEFINED> instruction: 0xf0402a00
    57dc:			; <UNDEFINED> instruction: 0xf8df8130
    57e0:			; <UNDEFINED> instruction: 0x46182a30
    57e4:			; <UNDEFINED> instruction: 0xf7fd58b4
    57e8:	stmdacs	r0, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    57ec:	orrhi	pc, r4, r0
    57f0:	bne	843b74 <__assert_fail@plt+0x84110c>
    57f4:			; <UNDEFINED> instruction: 0xf10daf12
    57f8:	stmdals	sl, {r2, r5, r8, fp}
    57fc:			; <UNDEFINED> instruction: 0x463b4479
    5800:			; <UNDEFINED> instruction: 0xf04f464a
    5804:			; <UNDEFINED> instruction: 0xf8cd0c00
    5808:			; <UNDEFINED> instruction: 0xf7fcc048
    580c:	selmi	lr, r0, lr
    5810:			; <UNDEFINED> instruction: 0xf8ddb9b8
    5814:			; <UNDEFINED> instruction: 0xf1bbb024
    5818:	andsle	r0, r2, r0, lsl #30
    581c:			; <UNDEFINED> instruction: 0x46589a12
    5820:	ldmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5824:	andls	r4, r2, #2030043136	; 0x79000000
    5828:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    582c:			; <UNDEFINED> instruction: 0xf8dfb148
    5830:	ldrbmi	r1, [r8], -ip, ror #19
    5834:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
    5838:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    583c:			; <UNDEFINED> instruction: 0xf0402800
    5840:			; <UNDEFINED> instruction: 0xf8df839d
    5844:			; <UNDEFINED> instruction: 0x463b19dc
    5848:	strbmi	r9, [sl], -sl, lsl #16
    584c:			; <UNDEFINED> instruction: 0xf7fc4479
    5850:	bllt	12416c8 <__assert_fail@plt+0x123ec60>
    5854:	teqlt	sl, #36864	; 0x9000
    5858:	mulcc	r0, r2, r9
    585c:	blls	490518 <__assert_fail@plt+0x48dab0>
    5860:			; <UNDEFINED> instruction: 0xf102bf08
    5864:	bl	87870 <__assert_fail@plt+0x84e08>
    5868:	svclt	0x00180903
    586c:	strbmi	r4, [r1, #1680]	; 0x690
    5870:			; <UNDEFINED> instruction: 0xf7fcd91a
    5874:			; <UNDEFINED> instruction: 0xf108ef04
    5878:			; <UNDEFINED> instruction: 0xf10933ff
    587c:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    5880:	addsmi	lr, sl, #1
    5884:			; <UNDEFINED> instruction: 0xf813d010
    5888:			; <UNDEFINED> instruction: 0xf8371f01
    588c:			; <UNDEFINED> instruction: 0xf4100011
    5890:	mvnsle	r6, r0
    5894:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5898:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    589c:	mcr	7, 0, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    58a0:	strtmi	r4, [r8], -r1, lsl #12
    58a4:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    58a8:			; <UNDEFINED> instruction: 0xf7fc980a
    58ac:	movwcs	lr, #3822	; 0xeee
    58b0:	movwcc	lr, #31181	; 0x79cd
    58b4:	stmdacs	r0, {r7, r9, sl, lr}
    58b8:	rschi	pc, sp, #0
    58bc:	stmdbge	r7, {r3, r9, fp, sp, pc}
    58c0:	svc	0x0068f7fc
    58c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    58c8:	tsthi	r1, #0	; <UNPREDICTABLE>
    58cc:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    58d0:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    58d4:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    58d8:	stmdals	sl, {r8, r9, sp}
    58dc:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    58e0:	svc	0x0052f7fc
    58e4:	stmdals	sl, {r0, r1, r2, r9, sl, lr}
    58e8:	svc	0x002ef7fc
    58ec:			; <UNDEFINED> instruction: 0xf0002800
    58f0:			; <UNDEFINED> instruction: 0xf8df8209
    58f4:	andcs	r1, r5, #60, 18	; 0xf0000
    58f8:	andcs	r4, r0, r9, ror r4
    58fc:	ldcl	7, cr15, [r8, #1008]	; 0x3f0
    5900:	strmi	r4, [r1], -r2, asr #12
    5904:			; <UNDEFINED> instruction: 0xf7ff4628
    5908:	stmdals	r7, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    590c:	stcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    5910:			; <UNDEFINED> instruction: 0xf7fc9808
    5914:	stmdals	sl, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    5918:	ldcl	7, cr15, [ip], #1008	; 0x3f0
    591c:	ldrdne	pc, [r0], -r9
    5920:	ldcl	7, cr15, [lr, #1008]!	; 0x3f0
    5924:	tstls	r2, #0, 6
    5928:	stmdacs	r0, {r7, r9, sl, lr}
    592c:			; <UNDEFINED> instruction: 0x81bef000
    5930:			; <UNDEFINED> instruction: 0xf7fc980a
    5934:	stmdblt	r8!, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    5938:			; <UNDEFINED> instruction: 0xf7fc980a
    593c:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    5940:	msrhi	SPSR_sc, r0
    5944:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5948:	andcs	r2, r0, r5, lsl #4
    594c:			; <UNDEFINED> instruction: 0xf7fc4479
    5950:			; <UNDEFINED> instruction: 0x4642edb0
    5954:	strtmi	r4, [r8], -r1, lsl #12
    5958:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
    595c:	svccs	0x00004607
    5960:			; <UNDEFINED> instruction: 0x81a4f000
    5964:	ldrtmi	r6, [r8], r3, lsr #16
    5968:			; <UNDEFINED> instruction: 0x071a4657
    596c:	eorshi	pc, r0, #64, 2
    5970:			; <UNDEFINED> instruction: 0xf7fc4638
    5974:			; <UNDEFINED> instruction: 0xf8dfef1c
    5978:	ldmib	sp, {r6, r7, fp, ip, sp}^
    597c:	ldmpl	r5!, {r0, r1, r2, r3, sp}^
    5980:	tstmi	r8, #2818048	; 0x2b0000
    5984:			; <UNDEFINED> instruction: 0xf0004310
    5988:			; <UNDEFINED> instruction: 0xf8df831d
    598c:			; <UNDEFINED> instruction: 0x200a38b0
    5990:	ldmpl	r4!, {r0, r2, r8, r9, sl, sp}^
    5994:			; <UNDEFINED> instruction: 0xf7fc6821
    5998:			; <UNDEFINED> instruction: 0xf8dfefcc
    599c:			; <UNDEFINED> instruction: 0xf8df28a4
    59a0:	andcs	r1, r0, r4, lsr #17
    59a4:	ldrbtmi	r6, [sl], #-2086	; 0xfffff7da
    59a8:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
    59ac:			; <UNDEFINED> instruction: 0xf7fd9700
    59b0:	stmdavs	fp!, {r2, r6, fp, sp, lr, pc}
    59b4:	strmi	r2, [r2], -r1, lsl #2
    59b8:			; <UNDEFINED> instruction: 0xf7fc4630
    59bc:			; <UNDEFINED> instruction: 0xf8dfef4c
    59c0:			; <UNDEFINED> instruction: 0xf8df2888
    59c4:	andcs	r1, r0, r8, lsl #17
    59c8:	ldrbtmi	r6, [sl], #-2086	; 0xfffff7da
    59cc:	ldrbtmi	r9, [r9], #-2832	; 0xfffff4f0
    59d0:			; <UNDEFINED> instruction: 0xf7fd9700
    59d4:	blls	43faa4 <__assert_fail@plt+0x43d03c>
    59d8:	strmi	r2, [r2], -r1, lsl #2
    59dc:			; <UNDEFINED> instruction: 0xf7fc4630
    59e0:			; <UNDEFINED> instruction: 0xf8dfef3a
    59e4:			; <UNDEFINED> instruction: 0xf8df286c
    59e8:	andcs	r1, r0, ip, ror #16
    59ec:	ldrbtmi	r6, [sl], #-2086	; 0xfffff7da
    59f0:	ldrbtmi	r9, [r9], #-2831	; 0xfffff4f1
    59f4:			; <UNDEFINED> instruction: 0xf7fd9700
    59f8:	tstcs	r1, r0, lsr #16
    59fc:	strmi	r9, [r2], -pc, lsl #22
    5a00:			; <UNDEFINED> instruction: 0xf7fc4630
    5a04:	stmdavs	r1!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    5a08:			; <UNDEFINED> instruction: 0xf7fc200a
    5a0c:			; <UNDEFINED> instruction: 0xf1b8ef92
    5a10:	tstle	r3, r0, lsl #30
    5a14:	ldmdals	r0, {r0, r1, r3, r5, fp, sp, lr}
    5a18:	stmdaeq	r3, {r8, r9, fp, sp, lr, pc}
    5a1c:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5a20:			; <UNDEFINED> instruction: 0x37d8f8df
    5a24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5a28:	blls	105fa98 <__assert_fail@plt+0x105d030>
    5a2c:			; <UNDEFINED> instruction: 0xf040405a
    5a30:			; <UNDEFINED> instruction: 0x464083da
    5a34:	ldc	0, cr11, [sp], #268	; 0x10c
    5a38:	pop	{r1, r8, r9, fp, pc}
    5a3c:			; <UNDEFINED> instruction: 0xf7fc8ff0
    5a40:			; <UNDEFINED> instruction: 0xf8dfedbe
    5a44:	ldmpl	r4!, {r2, r3, r6, r7, r8, r9, sl, ip, sp}^
    5a48:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5a4c:	stmdavs	r3!, {r0, r2, r3, r6, ip, lr, pc}
    5a50:			; <UNDEFINED> instruction: 0xf140045a
    5a54:	andcs	r8, r0, sp, lsr r1
    5a58:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    5a5c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    5a60:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    5a64:			; <UNDEFINED> instruction: 0x4601af12
    5a68:	stmdals	fp, {r1, r3, r9, fp, ip, pc}
    5a6c:	mcr	7, 3, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5a70:	ldrtmi	r9, [sl], -fp, lsl #16
    5a74:			; <UNDEFINED> instruction: 0xf7fc4659
    5a78:	stmdacs	r0, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    5a7c:	stmdals	fp, {r1, r4, r5, r8, ip, lr, pc}
    5a80:			; <UNDEFINED> instruction: 0x4659463a
    5a84:	ldc	7, cr15, [lr], #1008	; 0x3f0
    5a88:	ldmdals	r2, {r5, r6, r8, r9, fp, ip, sp, pc}
    5a8c:	ldc	7, cr15, [r6, #1008]	; 0x3f0
    5a90:	stmdacs	r0, {r1, ip, pc}
    5a94:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    5a98:			; <UNDEFINED> instruction: 0xf140045b
    5a9c:	stmdals	r2, {r1, r2, r5, r7, pc}
    5aa0:	mrc	7, 0, APSR_nzcv, cr0, cr12, {7}
    5aa4:	strmi	r4, [r0], r9, asr #12
    5aa8:	stmdals	r2, {r1, r9, sl, lr}
    5aac:	svc	0x00a6f7fc
    5ab0:	mvnle	r2, r0, lsl #16
    5ab4:	andcc	pc, r8, r9, lsl r9	; <UNPREDICTABLE>
    5ab8:			; <UNDEFINED> instruction: 0xf0002b00
    5abc:	blcs	be5d3c <__assert_fail@plt+0xbe32d4>
    5ac0:	stmdbls	r4, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    5ac4:			; <UNDEFINED> instruction: 0xf7fc2205
    5ac8:			; <UNDEFINED> instruction: 0x464aecf4
    5acc:	strmi	r9, [r1], -r2, lsl #22
    5ad0:			; <UNDEFINED> instruction: 0xf7ff4628
    5ad4:	stmdals	fp, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    5ad8:			; <UNDEFINED> instruction: 0x4659463a
    5adc:	ldc	7, cr15, [r2], {252}	; 0xfc
    5ae0:	sbcsle	r2, r2, r0, lsl #16
    5ae4:			; <UNDEFINED> instruction: 0xf7fc4658
    5ae8:	blls	2c1478 <__assert_fail@plt+0x2bea10>
    5aec:			; <UNDEFINED> instruction: 0xf7fc4618
    5af0:	stmdacs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    5af4:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
    5af8:			; <UNDEFINED> instruction: 0xf7fc980a
    5afc:	strmi	lr, [r7], -r0, ror #26
    5b00:			; <UNDEFINED> instruction: 0xf0002800
    5b04:	stmdavs	r3!, {r0, r4, r6, r9, pc}
    5b08:	stmmi	r0, {r0, r1, r4, sl, ip, sp, lr, pc}
    5b0c:			; <UNDEFINED> instruction: 0xf8dfd112
    5b10:			; <UNDEFINED> instruction: 0xf8563718
    5b14:			; <UNDEFINED> instruction: 0xf8d99003
    5b18:			; <UNDEFINED> instruction: 0xf7fc1000
    5b1c:	strmi	lr, [r1], ip, lsr #25
    5b20:			; <UNDEFINED> instruction: 0xf0002800
    5b24:			; <UNDEFINED> instruction: 0x46398355
    5b28:			; <UNDEFINED> instruction: 0xf7fc464f
    5b2c:	stmdacs	r0, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    5b30:	mvnshi	pc, r0, asr #32
    5b34:	bge	497420 <__assert_fail@plt+0x4949b8>
    5b38:			; <UNDEFINED> instruction: 0xf7fc2003
    5b3c:	strmi	lr, [r7], -lr, asr #30
    5b40:			; <UNDEFINED> instruction: 0xf0402800
    5b44:	blls	5a5ff4 <__assert_fail@plt+0x5a358c>
    5b48:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    5b4c:	svcmi	0x0080f5b3
    5b50:			; <UNDEFINED> instruction: 0xf8dfd00a
    5b54:	strmi	r1, [r3], -r8, lsl #14
    5b58:	stmdals	sl, {r1, r9, sl, lr}
    5b5c:			; <UNDEFINED> instruction: 0xf7fc4479
    5b60:	stmdacs	r1, {r2, r4, r9, sl, fp, sp, lr, pc}
    5b64:	mvnshi	pc, r0
    5b68:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    5b6c:	andcs	r2, r0, r5, lsl #4
    5b70:			; <UNDEFINED> instruction: 0xf7fc4479
    5b74:			; <UNDEFINED> instruction: 0x4601ec9e
    5b78:			; <UNDEFINED> instruction: 0xf7ff4628
    5b7c:	stmdals	sl, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    5b80:	stcl	7, cr15, [r4, #-1008]!	; 0xfffffc10
    5b84:	cmplt	r8, r7, lsl #12
    5b88:			; <UNDEFINED> instruction: 0x16d8f8df
    5b8c:	andcs	r2, r0, r5, lsl #4
    5b90:			; <UNDEFINED> instruction: 0xf7fc4479
    5b94:	ldrtmi	lr, [sl], -lr, lsl #25
    5b98:	strtmi	r4, [r8], -r1, lsl #12
    5b9c:	stc2	7, cr15, [sl], #1020	; 0x3fc
    5ba0:			; <UNDEFINED> instruction: 0xf7fc980a
    5ba4:			; <UNDEFINED> instruction: 0x4607ecd6
    5ba8:			; <UNDEFINED> instruction: 0xf8dfb158
    5bac:	andcs	r1, r5, #188, 12	; 0xbc00000
    5bb0:	ldrbtmi	r2, [r9], #-0
    5bb4:	ldcl	7, cr15, [ip], #-1008	; 0xfffffc10
    5bb8:			; <UNDEFINED> instruction: 0x4601463a
    5bbc:			; <UNDEFINED> instruction: 0xf7ff4628
    5bc0:	stmdals	sl, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    5bc4:	mrrc	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    5bc8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5bcc:	mcrge	4, 3, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    5bd0:			; <UNDEFINED> instruction: 0x1698f8df
    5bd4:	andcs	r2, r0, r5, lsl #4
    5bd8:			; <UNDEFINED> instruction: 0xf7fc4479
    5bdc:	ldrtmi	lr, [sl], -sl, ror #24
    5be0:	strtmi	r4, [r8], -r1, lsl #12
    5be4:	stc2	7, cr15, [r6], {255}	; 0xff
    5be8:			; <UNDEFINED> instruction: 0xf8dfe65e
    5bec:	ldmpl	r3!, {r2, r3, r4, r5, r9, sl, ip, sp}^
    5bf0:			; <UNDEFINED> instruction: 0xf7fc6819
    5bf4:	andls	lr, r2, r0, asr #24
    5bf8:	mrc	7, 0, lr, cr8, cr1, {2}
    5bfc:	andcs	r1, r5, #144, 20	; 0x90000
    5c00:	mrrc	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    5c04:	strtmi	r4, [r8], -r1, lsl #12
    5c08:	ldc2	7, cr15, [r4], {255}	; 0xff
    5c0c:	stmdals	sl, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    5c10:	bl	fe7c3c08 <__assert_fail@plt+0xfe7c11a0>
    5c14:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    5c18:	adchi	pc, r9, #0
    5c1c:			; <UNDEFINED> instruction: 0x1650f8df
    5c20:			; <UNDEFINED> instruction: 0xf7fc4479
    5c24:	strmi	lr, [r7], -r2, lsr #23
    5c28:			; <UNDEFINED> instruction: 0xf0002800
    5c2c:			; <UNDEFINED> instruction: 0xf8df821f
    5c30:	ldrbmi	r1, [r8], -r4, asr #12
    5c34:			; <UNDEFINED> instruction: 0xf7fc4479
    5c38:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr, pc}
    5c3c:	bicshi	pc, r9, r0, asr #32
    5c40:	ldrdcs	pc, [r0], -r9
    5c44:			; <UNDEFINED> instruction: 0x4640a912
    5c48:	bl	1c43c40 <__assert_fail@plt+0x1c411d8>
    5c4c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5c50:	rsbshi	pc, r1, #0
    5c54:			; <UNDEFINED> instruction: 0x1620f8df
    5c58:			; <UNDEFINED> instruction: 0xf7fc4479
    5c5c:			; <UNDEFINED> instruction: 0xf8dfeb86
    5c60:	ldrbtmi	r1, [r9], #-1564	; 0xfffff9e4
    5c64:	ldrtmi	r4, [r8], -r0, lsl #13
    5c68:	bl	1fc3c60 <__assert_fail@plt+0x1fc11f8>
    5c6c:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    5c70:			; <UNDEFINED> instruction: 0xf080fab0
    5c74:	vmls.i32	q8, q0, q0
    5c78:			; <UNDEFINED> instruction: 0xf88d0341
    5c7c:			; <UNDEFINED> instruction: 0xf1b83044
    5c80:	andle	r0, r7, r0, lsl #30
    5c84:	ldrdeq	lr, [ip, -sp]
    5c88:			; <UNDEFINED> instruction: 0xf7ff463a
    5c8c:	stmdacs	r0, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    5c90:	addshi	pc, r1, #0
    5c94:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5c98:	andcs	r2, r0, r5, lsl #4
    5c9c:			; <UNDEFINED> instruction: 0xf7fc4479
    5ca0:	ldrtmi	lr, [sl], -r8, lsl #24
    5ca4:	strtmi	r4, [r8], -r1, lsl #12
    5ca8:	stc2	7, cr15, [r4], #-1020	; 0xfffffc04
    5cac:			; <UNDEFINED> instruction: 0xf7fc980a
    5cb0:	pkhbtmi	lr, r0, sl, lsl #29
    5cb4:			; <UNDEFINED> instruction: 0xf7fc980a
    5cb8:	tstlt	r0, r2, lsl #25
    5cbc:	blcs	be3cd0 <__assert_fail@plt+0xbe1268>
    5cc0:	stmdavs	r3!, {r3, r6, ip, lr, pc}
    5cc4:	ldrbtle	r0, [pc], #-1816	; 5ccc <__assert_fail@plt+0x3264>
    5cc8:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    5ccc:	ldrb	r6, [r2, #-35]!	; 0xffffffdd
    5cd0:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5cd4:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    5cd8:	ldrdne	pc, [r0], -r9
    5cdc:	bl	ff2c3cd4 <__assert_fail@plt+0xff2c126c>
    5ce0:	andcs	r4, r0, r1, lsl #13
    5ce4:	bl	fed43cdc <__assert_fail@plt+0xfed41274>
    5ce8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    5cec:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {3}
    5cf0:	andcs	r9, r5, #81920	; 0x14000
    5cf4:	bl	ff743cec <__assert_fail@plt+0xff741284>
    5cf8:	mcr	7, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5cfc:			; <UNDEFINED> instruction: 0xf7fc4658
    5d00:	usat	lr, #18, r6, asr #26
    5d04:			; <UNDEFINED> instruction: 0xf7fc980a
    5d08:	pkhtbmi	lr, r3, lr, asr #26
    5d0c:			; <UNDEFINED> instruction: 0xf47f2800
    5d10:	bge	4b14d8 <__assert_fail@plt+0x4aea70>
    5d14:	andcs	r4, r3, r1, asr #12
    5d18:	mrc	7, 2, APSR_nzcv, cr14, cr12, {7}
    5d1c:			; <UNDEFINED> instruction: 0xf0402800
    5d20:	blls	5a65ac <__assert_fail@plt+0x5a3b44>
    5d24:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    5d28:	addmi	pc, r0, #683671552	; 0x28c00000
    5d2c:	addmi	pc, r0, #570425344	; 0x22000000
    5d30:			; <UNDEFINED> instruction: 0xf0402a00
    5d34:	svccs	0x000081f6
    5d38:	mvnshi	pc, r0
    5d3c:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5d40:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5d44:	bl	fed43d3c <__assert_fail@plt+0xfed412d4>
    5d48:	strmi	r4, [r1], -r2, asr #12
    5d4c:			; <UNDEFINED> instruction: 0xf7ff4628
    5d50:	ldrb	pc, [sl, #2929]	; 0xb71	; <UNPREDICTABLE>
    5d54:	blcs	23e68 <__assert_fail@plt+0x21400>
    5d58:			; <UNDEFINED> instruction: 0xf1b8d1b3
    5d5c:	adcsle	r0, r0, r1, lsl #30
    5d60:	umaaleq	pc, r4, sp, r8	; <UNPREDICTABLE>
    5d64:	andeq	pc, r2, r0, lsl r0	; <UNPREDICTABLE>
    5d68:			; <UNDEFINED> instruction: 0xf8dfd1ab
    5d6c:	andcs	r1, r5, #28, 10	; 0x7000000
    5d70:			; <UNDEFINED> instruction: 0xf7fc4479
    5d74:			; <UNDEFINED> instruction: 0x4642eb9e
    5d78:	strtmi	r4, [r8], -r1, lsl #12
    5d7c:	blx	16c3d82 <__assert_fail@plt+0x16c131a>
    5d80:	ldreq	r6, [r9, -r3, lsr #16]
    5d84:	strle	r4, [r5], #-1543	; 0xfffff9f9
    5d88:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    5d8c:	stmdacs	r0, {r0, r1, r5, sp, lr}
    5d90:	cfldrsge	mvf15, [r1, #-252]	; 0xffffff04
    5d94:			; <UNDEFINED> instruction: 0x465746b8
    5d98:			; <UNDEFINED> instruction: 0xf8dfe5ea
    5d9c:	movwcs	r1, #1264	; 0x4f0
    5da0:	stmdals	sl, {r1, r3, r4, r9, sl, lr}
    5da4:			; <UNDEFINED> instruction: 0xf7fc4479
    5da8:	andcs	lr, r5, #240, 24	; 0xf000
    5dac:			; <UNDEFINED> instruction: 0xf0002801
    5db0:			; <UNDEFINED> instruction: 0xf8df80f1
    5db4:	ldrdcs	r1, [r0], -ip
    5db8:			; <UNDEFINED> instruction: 0xf7fc4479
    5dbc:			; <UNDEFINED> instruction: 0x4601eb7a
    5dc0:			; <UNDEFINED> instruction: 0xf7ff4628
    5dc4:			; <UNDEFINED> instruction: 0xe6dafb37
    5dc8:			; <UNDEFINED> instruction: 0xf04f4657
    5dcc:	strb	r0, [pc, #2048]	; 65d4 <__assert_fail@plt+0x3b6c>
    5dd0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    5dd4:	strb	r6, [fp, #35]	; 0x23
    5dd8:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    5ddc:	ldmeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5de0:	ldrteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5de4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5de8:	stcl	7, cr15, [r6, #1008]	; 0x3f0
    5dec:	stmdacs	r0, {r2, r9, sl, lr}
    5df0:			; <UNDEFINED> instruction: 0x4620d03c
    5df4:	mrrc	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
    5df8:	strtmi	fp, [r2], -r8, lsr #23
    5dfc:			; <UNDEFINED> instruction: 0x46402150
    5e00:	b	ffec3df8 <__assert_fail@plt+0xffec1390>
    5e04:			; <UNDEFINED> instruction: 0xf7fcb378
    5e08:			; <UNDEFINED> instruction: 0xf99dec3a
    5e0c:			; <UNDEFINED> instruction: 0x46c130b4
    5e10:	stmdavs	r1, {r1, r3, r4, r9, ip, sp, pc}
    5e14:	andseq	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    5e18:	ldrle	r0, [r0, #-1152]!	; 0xfffffb80
    5e1c:	and	fp, r7, r3, lsr #18
    5e20:	svccc	0x0001f919
    5e24:	andslt	fp, sl, #-1073741816	; 0xc0000008
    5e28:	andscc	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    5e2c:	ldrbtle	r0, [r7], #1176	; 0x498
    5e30:	strbmi	r2, [r8], -sl, lsl #2
    5e34:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    5e38:	movwcs	fp, #264	; 0x108
    5e3c:	tstcs	r9, r3
    5e40:			; <UNDEFINED> instruction: 0xf7fc4648
    5e44:	tstlt	r8, ip, asr #24
    5e48:	andvc	r2, r3, r0, lsl #6
    5e4c:	strbmi	r2, [r8], -r0, lsr #2
    5e50:	mcrr	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
    5e54:	movwcs	fp, #264	; 0x108
    5e58:	strbmi	r7, [r9], -r3
    5e5c:			; <UNDEFINED> instruction: 0xf7ff4628
    5e60:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    5e64:	strtmi	sp, [r0], -r5, asr #1
    5e68:	stc	7, cr15, [ip, #-1008]	; 0xfffffc10
    5e6c:			; <UNDEFINED> instruction: 0xf7ff4628
    5e70:			; <UNDEFINED> instruction: 0xf8dffbcb
    5e74:	andcs	r3, r1, #40, 8	; 0x28000000
    5e78:	andsvs	r4, sl, fp, ror r4
    5e7c:	stmdblt	fp!, {r0, r2, r3, r7, sl, sp, lr, pc}
    5e80:	andslt	lr, sl, #56098816	; 0x3580000
    5e84:	andscc	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    5e88:	strble	r0, [sp], #1179	; 0x49b
    5e8c:	svccc	0x0001f919
    5e90:	mvnsle	r2, r0, lsl #22
    5e94:	stmdals	sl, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    5e98:	stmdbge	r9, {r1, r4, r9, fp, sp, pc}
    5e9c:	eorhi	pc, r4, sp, asr #17
    5ea0:	subhi	pc, r8, sp, asr #17
    5ea4:	ldc	7, cr15, [r2], #-1008	; 0xfffffc10
    5ea8:	cmple	r8, r0, lsl #16
    5eac:	ldrdls	r4, [r2], -lr
    5eb0:			; <UNDEFINED> instruction: 0xf8dd9f09
    5eb4:			; <UNDEFINED> instruction: 0xf856b048
    5eb8:	ldrtmi	r9, [r8], -r2
    5ebc:			; <UNDEFINED> instruction: 0xf8d94659
    5ec0:			; <UNDEFINED> instruction: 0xf7fc2000
    5ec4:	blls	c1264 <__assert_fail@plt+0xbe7fc>
    5ec8:	stmdacs	r0, {r7, r9, sl, lr}
    5ecc:	rschi	pc, lr, r0
    5ed0:			; <UNDEFINED> instruction: 0x461849f3
    5ed4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5ed8:	b	ffac3ed0 <__assert_fail@plt+0xffac1468>
    5edc:			; <UNDEFINED> instruction: 0x463a465b
    5ee0:	andhi	pc, r0, sp, asr #17
    5ee4:	strtmi	r4, [r8], -r1, lsl #12
    5ee8:	blx	143eee <__assert_fail@plt+0x141486>
    5eec:	bge	4bf2bc <__assert_fail@plt+0x4bc854>
    5ef0:	andcs	r4, r3, r1, asr #12
    5ef4:	ldcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5ef8:			; <UNDEFINED> instruction: 0xf43f2800
    5efc:	stmibmi	r9!, {r0, r1, r2, r5, r6, r7, sl, fp, sp, pc}^
    5f00:	andcs	r4, r5, #56, 12	; 0x3800000
    5f04:			; <UNDEFINED> instruction: 0xf7fc4479
    5f08:			; <UNDEFINED> instruction: 0x4642ead4
    5f0c:	strtmi	r4, [r8], -r1, lsl #12
    5f10:	blx	ff043f14 <__assert_fail@plt+0xff0414ac>
    5f14:	stmdals	r7, {r0, r1, r2, r9, sl, lr}
    5f18:	b	1a43f10 <__assert_fail@plt+0x1a414a8>
    5f1c:			; <UNDEFINED> instruction: 0xf7fc9808
    5f20:	svccs	0x0000ea66
    5f24:	cfldrsge	mvf15, [lr, #-508]	; 0xfffffe04
    5f28:			; <UNDEFINED> instruction: 0xf8564bbf
    5f2c:	ldrbt	r9, [r2], #3
    5f30:			; <UNDEFINED> instruction: 0x464049dd
    5f34:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5f38:	b	feec3f30 <__assert_fail@plt+0xfeec14c8>
    5f3c:	strmi	r4, [r1], -sl, asr #12
    5f40:			; <UNDEFINED> instruction: 0xf7ff4628
    5f44:	ldrb	pc, [r5, #2679]!	; 0xa77	; <UNPREDICTABLE>
    5f48:			; <UNDEFINED> instruction: 0x463849d8
    5f4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5f50:	b	febc3f48 <__assert_fail@plt+0xfebc14e0>
    5f54:	strtmi	r4, [r8], -r1, lsl #12
    5f58:	blx	fe743f5c <__assert_fail@plt+0xfe7414f4>
    5f5c:	ldmibmi	r4, {r0, r1, r2, r3, r9, sl, sp, lr, pc}^
    5f60:	strbmi	r2, [r0], -r5, lsl #4
    5f64:			; <UNDEFINED> instruction: 0xf7fc4479
    5f68:	strmi	lr, [r1], -r4, lsr #21
    5f6c:			; <UNDEFINED> instruction: 0xf7ff4628
    5f70:			; <UNDEFINED> instruction: 0x4607fa91
    5f74:			; <UNDEFINED> instruction: 0xf47f2f00
    5f78:			; <UNDEFINED> instruction: 0xe7d5acf5
    5f7c:	strbmi	r4, [r0], -sp, asr #19
    5f80:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5f84:	b	fe543f7c <__assert_fail@plt+0xfe541514>
    5f88:	strmi	r9, [r1], -r9, lsl #20
    5f8c:			; <UNDEFINED> instruction: 0xf7ff4628
    5f90:	ldrb	pc, [r6], #-2689	; 0xfffff57f	; <UNPREDICTABLE>
    5f94:	andcs	r4, r0, r8, asr #19
    5f98:			; <UNDEFINED> instruction: 0xf7fc4479
    5f9c:	strmi	lr, [r1], -sl, lsl #21
    5fa0:			; <UNDEFINED> instruction: 0xf7ff4628
    5fa4:	strb	pc, [sl, #2679]!	; 0xa77	; <UNPREDICTABLE>
    5fa8:	andcs	r4, r5, #196, 18	; 0x310000
    5fac:			; <UNDEFINED> instruction: 0xf7fc4479
    5fb0:	strmi	lr, [r1], -r0, lsl #21
    5fb4:			; <UNDEFINED> instruction: 0xf7ff4628
    5fb8:	strmi	pc, [r7], -sp, ror #20
    5fbc:			; <UNDEFINED> instruction: 0xf47f2800
    5fc0:	ldrb	sl, [ip, #3281]	; 0xcd1
    5fc4:	andcs	r4, r5, #194560	; 0x2f800
    5fc8:	ldmpl	r3!, {r1, r2, r3, r4, r5, r7, r8, fp, lr}^
    5fcc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    5fd0:	b	1bc3fc8 <__assert_fail@plt+0x1bc1560>
    5fd4:	strmi	r2, [r2], -r1, lsl #2
    5fd8:			; <UNDEFINED> instruction: 0xf7fc4620
    5fdc:	ldr	lr, [r6, #-3132]	; 0xfffff3c4
    5fe0:	andcs	r4, r5, #3031040	; 0x2e4000
    5fe4:	ldrbtmi	r4, [r9], #-1720	; 0xfffff948
    5fe8:	b	18c3fe0 <__assert_fail@plt+0x18c1578>
    5fec:	stc	7, cr15, [ip], {252}	; 0xfc
    5ff0:	blmi	fedbf2f0 <__assert_fail@plt+0xfedbc888>
    5ff4:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    5ff8:	ldrmi	r9, [r9], -r2, lsl #6
    5ffc:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6000:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
    6004:			; <UNDEFINED> instruction: 0xf8d9d168
    6008:	ldmdbge	r2, {sp}
    600c:	movwls	r4, #9792	; 0x2640
    6010:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6014:	strmi	r9, [r7], -r2, lsl #22
    6018:			; <UNDEFINED> instruction: 0xf0002800
    601c:			; <UNDEFINED> instruction: 0x461980b8
    6020:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6024:	ldrbtmi	r4, [r9], #-2474	; 0xfffff656
    6028:	ldrtmi	r4, [r8], -r0, lsl #13
    602c:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6030:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    6034:	blx	fec17920 <__assert_fail@plt+0xfec14eb8>
    6038:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    603c:	movteq	pc, #4960	; 0x1360	; <UNPREDICTABLE>
    6040:			; <UNDEFINED> instruction: 0xf88d4658
    6044:			; <UNDEFINED> instruction: 0xf7fc3044
    6048:	stmdacs	r0, {r4, r7, r8, fp, sp, lr, pc}
    604c:	mrcge	4, 0, APSR_nzcv, cr7, cr15, {1}
    6050:	andcs	r4, r5, #160, 18	; 0x280000
    6054:	ldrbtmi	r2, [r9], #-0
    6058:	b	ac4050 <__assert_fail@plt+0xac15e8>
    605c:			; <UNDEFINED> instruction: 0x465a463b
    6060:	strtmi	r4, [r8], -r1, lsl #12
    6064:	blx	5c4068 <__assert_fail@plt+0x5c1600>
    6068:	ldrbt	r4, [r8], #-1543	; 0xfffff9f9
    606c:			; <UNDEFINED> instruction: 0x4603499a
    6070:	stmdals	sl, {r1, r9, sl, lr}
    6074:			; <UNDEFINED> instruction: 0xf7fc4479
    6078:	stmdacs	r1, {r3, r7, r8, r9, fp, sp, lr, pc}
    607c:	cfldrdge	mvd15, [r7, #508]	; 0x1fc
    6080:			; <UNDEFINED> instruction: 0x463b4996
    6084:	ldrtmi	r9, [sl], -sl, lsl #16
    6088:			; <UNDEFINED> instruction: 0xf7fc4479
    608c:	stmdacs	r1, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    6090:	cfstrdge	mvd15, [sp, #508]	; 0x1fc
    6094:			; <UNDEFINED> instruction: 0x46384992
    6098:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    609c:	b	244094 <__assert_fail@plt+0x24162c>
    60a0:	strtmi	r4, [r8], -r1, lsl #12
    60a4:			; <UNDEFINED> instruction: 0xf9c6f7ff
    60a8:	ldrb	r4, [r8], #-1543	; 0xfffff9f9
    60ac:	strmi	r4, [r2], -sp, lsl #19
    60b0:	stmdals	sl, {r0, r1, r9, sl, lr}
    60b4:			; <UNDEFINED> instruction: 0xf7fc4479
    60b8:	andcs	lr, r5, #104, 22	; 0x1a000
    60bc:	strbmi	r2, [r0], -r1, lsl #16
    60c0:	stmibmi	r9, {r2, r6, ip, lr, pc}
    60c4:			; <UNDEFINED> instruction: 0xf7fc4479
    60c8:			; <UNDEFINED> instruction: 0x465be9f4
    60cc:			; <UNDEFINED> instruction: 0x4601463a
    60d0:			; <UNDEFINED> instruction: 0xf7ff4628
    60d4:	ldr	pc, [r8], #-2479	; 0xfffff651
    60d8:	ldrbmi	r4, [r8], -r4, lsl #19
    60dc:			; <UNDEFINED> instruction: 0xf7fc4479
    60e0:	stmdblt	r8!, {r2, r6, r8, fp, sp, lr, pc}
    60e4:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    60e8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    60ec:	subcc	pc, r4, sp, lsl #17
    60f0:	ldmib	sp, {r0, r1, r2, r4, r5, r8, ip, sp, pc}^
    60f4:	ldrbmi	r0, [sl], -ip, lsl #2
    60f8:	blx	bc40fc <__assert_fail@plt+0xbc1694>
    60fc:	suble	r2, fp, r0, lsl #16
    6100:	ldrdcs	pc, [r0], -r9
    6104:			; <UNDEFINED> instruction: 0x4640a912
    6108:	ldmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    610c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    6110:	ldmdbmi	r7!, {r0, r2, r3, r4, r5, ip, lr, pc}^
    6114:			; <UNDEFINED> instruction: 0xf7fc4479
    6118:	ldmdbmi	r6!, {r3, r5, r8, fp, sp, lr, pc}^
    611c:	sxtab16mi	r4, r0, r9, ror #8
    6120:	svccs	0x0000e783
    6124:			; <UNDEFINED> instruction: 0xf5b3bf18
    6128:	smlalbtle	r4, r0, r0, pc	; <UNPREDICTABLE>
    612c:	andcs	r4, r5, #1867776	; 0x1c8000
    6130:			; <UNDEFINED> instruction: 0xf7ff4479
    6134:	ldmdbmi	r1!, {r1, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    6138:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    613c:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6140:	strtmi	r4, [r8], -r1, lsl #12
    6144:			; <UNDEFINED> instruction: 0xf9a6f7ff
    6148:	str	r4, [r8], #-1543	; 0xfffff9f9
    614c:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
    6150:	stmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6154:			; <UNDEFINED> instruction: 0x463a465b
    6158:	strtmi	r4, [r8], -r1, lsl #12
    615c:			; <UNDEFINED> instruction: 0xf99af7ff
    6160:	bllt	ff504164 <__assert_fail@plt+0xff5016fc>
    6164:	ldrbmi	r4, [r8], -r7, ror #18
    6168:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    616c:			; <UNDEFINED> instruction: 0xf8d9e5ea
    6170:	ldmdbge	r2, {sp}
    6174:			; <UNDEFINED> instruction: 0xf7fc4640
    6178:			; <UNDEFINED> instruction: 0x4607e8da
    617c:	stmdbmi	r2!, {r3, r4, r5, r8, ip, sp, pc}^
    6180:			; <UNDEFINED> instruction: 0xf7fc4479
    6184:	stmdbmi	r1!, {r1, r4, r5, r6, r7, fp, sp, lr, pc}^
    6188:	sxtab16mi	r4, r0, r9, ror #8
    618c:	stmdbmi	r0!, {r0, r1, r3, r5, r6, r8, sl, sp, lr, pc}^
    6190:	andcs	r2, r0, r5, lsl #4
    6194:			; <UNDEFINED> instruction: 0xe7814479
    6198:	andcs	r4, r5, #1540096	; 0x178000
    619c:			; <UNDEFINED> instruction: 0xf7fc4479
    61a0:	ldrbmi	lr, [sl], -r8, lsl #19
    61a4:	strtmi	r4, [r8], -r1, lsl #12
    61a8:			; <UNDEFINED> instruction: 0xf944f7ff
    61ac:	ldmdbmi	sl, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    61b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    61b4:	ldmdbmi	r9, {r1, r2, r6, r7, r8, sl, sp, lr, pc}^
    61b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    61bc:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    61c0:			; <UNDEFINED> instruction: 0x4601463a
    61c4:			; <UNDEFINED> instruction: 0xf7ff4628
    61c8:	strmi	pc, [r7], -r5, ror #18
    61cc:	bllt	ff2041d0 <__assert_fail@plt+0xff201768>
    61d0:	ldrbmi	r6, [r7], -r3, lsr #16
    61d4:	strle	r0, [r8], #-1821	; 0xfffff8e3
    61d8:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    61dc:	stmdaeq	fp, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    61e0:			; <UNDEFINED> instruction: 0xf7ff6023
    61e4:			; <UNDEFINED> instruction: 0xf7fcbbc5
    61e8:			; <UNDEFINED> instruction: 0xf06fe972
    61ec:			; <UNDEFINED> instruction: 0xf7ff080b
    61f0:	svclt	0x0000bbbf
    61f4:	ldrdeq	r5, [r1], -r8
    61f8:	ldrdeq	r5, [r1], -r4
    61fc:	muleq	r0, r4, r2
    6200:	andeq	r5, r1, ip, lsl #25
    6204:	muleq	r0, r4, r2
    6208:	andeq	r4, r0, ip, ror #4
    620c:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6210:			; <UNDEFINED> instruction: 0x000002b8
    6214:	andeq	r4, r0, ip, asr r2
    6218:	andeq	r4, r0, ip, lsr r2
    621c:	andeq	r4, r0, r2, lsr r2
    6220:	andeq	r4, r0, ip, asr #4
    6224:	andeq	r4, r0, r2, lsl #4
    6228:	andeq	r0, r0, r0, lsr #5
    622c:	andeq	r4, r0, r6, ror r2
    6230:	andeq	r4, r0, r8, asr r3
    6234:			; <UNDEFINED> instruction: 0x000043b0
    6238:			; <UNDEFINED> instruction: 0x000002b4
    623c:	muleq	r0, ip, r2
    6240:	muleq	r0, sl, r4
    6244:	andeq	r4, r0, r6, lsr #9
    6248:	muleq	r0, r6, r4
    624c:	muleq	r0, lr, r4
    6250:	andeq	r4, r0, sl, lsl #9
    6254:	muleq	r0, r6, r4
    6258:	andeq	r5, r1, r0, lsl r3
    625c:	strdeq	r3, [r0], -r8
    6260:	andeq	r4, r0, r8
    6264:	strdeq	r3, [r0], -r8
    6268:	andeq	r3, r0, r6, ror #31
    626c:	ldrdeq	r3, [r0], -r0
    6270:	andeq	r4, r0, r4, lsl #2
    6274:	andeq	r4, r0, r8, lsr r1
    6278:	andeq	r4, r0, ip, lsl r1
    627c:	andeq	r4, r0, sl, lsl r1
    6280:	andeq	r4, r0, r4, ror #2
    6284:	andeq	r3, r0, lr, asr #30
    6288:	andeq	r4, r0, r0, lsr #1
    628c:	andeq	r3, r0, r8, ror #26
    6290:	andeq	r3, r0, r4, lsl #27
    6294:	andeq	r3, r0, r0, asr r7
    6298:	andeq	r3, r0, sl, lsl ip
    629c:	andeq	r5, r1, r4, lsr #11
    62a0:	andeq	r3, r0, r6, asr #26
    62a4:	andeq	r3, r0, r0, lsr sp
    62a8:	andeq	r3, r0, lr, lsr #23
    62ac:	andeq	r3, r0, lr, lsl #24
    62b0:	andeq	r3, r0, ip, asr ip
    62b4:	andeq	r3, r0, lr, ror #21
    62b8:	andeq	r3, r0, ip, ror fp
    62bc:	andeq	r3, r0, ip, lsl fp
    62c0:	andeq	r0, r0, ip, lsr #5
    62c4:	andeq	r3, r0, ip, asr #29
    62c8:	muleq	r0, lr, r3
    62cc:	andeq	r3, r0, lr, ror sp
    62d0:	andeq	r3, r0, r6, asr sp
    62d4:	andeq	r3, r0, r2, asr sp
    62d8:	andeq	r3, r0, r0, ror #21
    62dc:	andeq	r2, r0, ip, lsr r1
    62e0:	muleq	r0, r2, ip
    62e4:	andeq	r3, r0, r8, asr sl
    62e8:	andeq	r3, r0, r4, asr #22
    62ec:	andeq	r3, r0, r0, lsr #25
    62f0:	andeq	r3, r0, r0, ror #24
    62f4:	andeq	r3, r0, r0, ror #24
    62f8:			; <UNDEFINED> instruction: 0x00003bb8
    62fc:	andeq	r3, r0, r6, asr #24
    6300:	andeq	r3, r0, lr, lsl #21
    6304:	andeq	r3, r0, sl, lsl #22
    6308:	strdeq	r3, [r0], -r4
    630c:	strdeq	r3, [r0], -r4
    6310:	andeq	r3, r0, ip, ror #23
    6314:	andeq	r3, r0, r8, lsr ip
    6318:	andeq	r3, r0, r6, lsl fp
    631c:	andeq	r3, r0, r2, lsl ip
    6320:	mvnsmi	lr, #737280	; 0xb4000
    6324:	strmi	fp, [r1], r8, lsr #7
    6328:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    632c:	andcc	r0, r1, r0, lsl #1
    6330:	stmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6334:	cmnlt	r0, #128, 12	; 0x8000000
    6338:	mulmi	r0, r9, r9
    633c:	mrcmi	3, 0, fp, cr8, cr4, {3}
    6340:	ldrbcs	r4, [ip, -r5, lsl #12]
    6344:	and	r4, sp, lr, ror r4
    6348:	svcmi	0x0001f919
    634c:	eorscc	r3, r0, #48, 2
    6350:	rsbvc	r3, r9, r0, lsr r3
    6354:			; <UNDEFINED> instruction: 0xf8053504
    6358:			; <UNDEFINED> instruction: 0xf8052c02
    635c:			; <UNDEFINED> instruction: 0xf8053c01
    6360:	orrlt	r7, ip, r4, lsl #24
    6364:	ldrtmi	r4, [r0], -r1, lsr #12
    6368:	ldmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    636c:	orrne	pc, r1, r4, asr #7
    6370:	sbceq	pc, r2, #196, 6	; 0x10000003
    6374:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
    6378:	mvnle	r2, r0, lsl #16
    637c:	blmi	84398 <__assert_fail@plt+0x81930>
    6380:	svcmi	0x0001f919
    6384:	mvnle	r2, r0, lsl #24
    6388:	strbmi	r2, [r0], -r0, lsl #6
    638c:	pop	{r0, r1, r3, r5, ip, sp, lr}
    6390:			; <UNDEFINED> instruction: 0xf04f83f8
    6394:	strbmi	r0, [r0], -r0, lsl #16
    6398:	mvnshi	lr, #12386304	; 0xbd0000
    639c:	ldrb	r4, [r3, r5, lsl #12]!
    63a0:	andeq	r3, r0, r0, lsl #23
    63a4:			; <UNDEFINED> instruction: 0xf990b3e8
    63a8:	bicslt	r3, fp, #0
    63ac:	mrcne	5, 2, fp, cr4, cr0, {7}
    63b0:	andcs	sp, r0, #52	; 0x34
    63b4:	stceq	0, cr15, [r8], {79}	; 0x4f
    63b8:	andcc	lr, r1, r8
    63bc:			; <UNDEFINED> instruction: 0xf8013201
    63c0:			; <UNDEFINED> instruction: 0xf9903c01
    63c4:	movtlt	r3, #45056	; 0xb000
    63c8:	eorle	r4, r7, #536870922	; 0x2000000a
    63cc:			; <UNDEFINED> instruction: 0xf1012b5c
    63d0:	mvnsle	r0, r1, lsl #2
    63d4:	adcmi	r1, r5, #54528	; 0xd500
    63d8:			; <UNDEFINED> instruction: 0xf990d2ef
    63dc:			; <UNDEFINED> instruction: 0xf0255001
    63e0:	cfmsuba32cs	mvax0, mvax0, mvfx0, mvfx7
    63e4:			; <UNDEFINED> instruction: 0xf990d1e9
    63e8:			; <UNDEFINED> instruction: 0xf0266002
    63ec:	svccs	0x00300707
    63f0:			; <UNDEFINED> instruction: 0xf990d1e3
    63f4:			; <UNDEFINED> instruction: 0xf0277003
    63f8:			; <UNDEFINED> instruction: 0xf1be0e07
    63fc:	bicsle	r0, ip, r0, lsr pc
    6400:	movweq	pc, #28677	; 0x7005	; <UNPREDICTABLE>
    6404:	streq	pc, [r7], -r6
    6408:	streq	pc, [r7, -r7]
    640c:	blx	712426 <__assert_fail@plt+0x70f9be>
    6410:	andcc	r6, r4, #201326592	; 0xc000000
    6414:	biceq	lr, r3, #7168	; 0x1c00
    6418:			; <UNDEFINED> instruction: 0xe7d0b25b
    641c:	andvc	r2, fp, r0, lsl #6
    6420:			; <UNDEFINED> instruction: 0x4770bdf0
    6424:	andvc	r2, fp, r0, lsl #6
    6428:	svclt	0x00004770
    642c:	svcmi	0x00f0e92d
    6430:	addlt	r4, r3, r4, lsl #12
    6434:	rsble	r2, r2, r0, lsl #16
    6438:	mulpl	r0, r0, r9
    643c:	stccs	6, cr4, [r0, #-548]	; 0xfffffddc
    6440:			; <UNDEFINED> instruction: 0xf1b2d064
    6444:	rsble	r0, r1, r1, lsl #16
    6448:	strcs	r1, [r0, -lr, asr #24]
    644c:	strcc	lr, [r1], #-12
    6450:	ldrtmi	r3, [r3], -r1, lsl #14
    6454:	stcpl	8, cr15, [r1], {6}
    6458:	mulpl	r0, r4, r9
    645c:	suble	r2, r9, r0, lsl #26
    6460:			; <UNDEFINED> instruction: 0xf1064547
    6464:	suble	r0, sp, #1048576	; 0x100000
    6468:	mvnsle	r2, ip, asr sp
    646c:	strbmi	r1, [r3, #-3323]	; 0xfffff305
    6470:			; <UNDEFINED> instruction: 0xf994d2ed
    6474:	blcs	1e12480 <__assert_fail@plt+0x1e0fa18>
    6478:			; <UNDEFINED> instruction: 0xf7fcd1e9
    647c:			; <UNDEFINED> instruction: 0xf994e900
    6480:	andslt	r3, r9, #2
    6484:			; <UNDEFINED> instruction: 0xf8326802
    6488:			; <UNDEFINED> instruction: 0xf4100013
    648c:	sbcsle	r5, lr, r0, lsl #31
    6490:	mulge	r3, r4, r9
    6494:	andslt	pc, sl, r2, lsr r8	; <UNPREDICTABLE>
    6498:	vmlsl.s8	<illegal reg q7.5>, d10, d15
    649c:	svcpl	0x0080f41b
    64a0:	streq	sp, [r0, #-213]	; 0xffffff2b
    64a4:	vpmax.f32	<illegal reg q13.5>, <illegal reg q1.5>, q2
    64a8:	tsteq	sp, r3, lsl #6
    64ac:	stmib	sp, {r0, r1, r3, sl, ip, lr, pc}^
    64b0:			; <UNDEFINED> instruction: 0xf7fc1200
    64b4:	stmdbls	r0, {r1, r4, r6, r7, fp, sp, lr, pc}
    64b8:	stmdavs	r3, {r0, r9, fp, ip, pc}
    64bc:	eorpl	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    64c0:			; <UNDEFINED> instruction: 0x012d3d57
    64c4:			; <UNDEFINED> instruction: 0xf41bb26d
    64c8:	svclt	0x001c6f00
    64cc:	teqeq	r0, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
    64d0:	tstle	r8, fp, asr r2
    64d4:			; <UNDEFINED> instruction: 0xf7fc9200
    64d8:	bls	407e0 <__assert_fail@plt+0x3dd78>
    64dc:			; <UNDEFINED> instruction: 0xf8536803
    64e0:	blcc	15d2570 <__assert_fail@plt+0x15cfb08>
    64e4:			; <UNDEFINED> instruction: 0x432bb25b
    64e8:			; <UNDEFINED> instruction: 0xf8063404
    64ec:	strcc	r3, [r4, -r1, lsl #24]
    64f0:			; <UNDEFINED> instruction: 0xe7b14633
    64f4:	andeq	lr, r9, r6, lsr #23
    64f8:	andcs	r3, r0, #1
    64fc:	andlt	r7, r3, sl, lsl r0
    6500:	svchi	0x00f0e8bd
    6504:	andeq	lr, r9, r3, lsr #23
    6508:	ldrb	r3, [r6, r1]!
    650c:	andcs	r4, r1, fp, asr #12
    6510:	svclt	0x0000e7f3
    6514:	addlt	fp, r3, r0, lsr r5
    6518:			; <UNDEFINED> instruction: 0xf990b318
    651c:	strmi	r3, [r5], -r0
    6520:	ldmdblt	fp, {r2, r9, sl, lr}
    6524:			; <UNDEFINED> instruction: 0xf914e01a
    6528:	tstlt	fp, r1, lsl #30
    652c:	svclt	0x00182b20
    6530:	mvnsle	r2, r9, lsl #22
    6534:	andcc	r1, r1, #100352	; 0x18800
    6538:	andvs	fp, ip, r1, lsl #2
    653c:	andsle	r4, r0, r5, lsr #5
    6540:	andls	r4, r1, #16, 12	; 0x1000000
    6544:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6548:			; <UNDEFINED> instruction: 0xb1204604
    654c:	strtmi	r9, [r8], -r1, lsl #20
    6550:			; <UNDEFINED> instruction: 0xf7ff4621
    6554:	strtmi	pc, [r0], -r7, lsr #30
    6558:	ldclt	0, cr11, [r0, #-12]!
    655c:	stmdbcs	r0, {r0, r9, sp}
    6560:	strcs	sp, [r0], #-491	; 0xfffffe15
    6564:	andlt	r4, r3, r0, lsr #12
    6568:	svclt	0x0000bd30
    656c:	andeq	r0, r0, r0
    6570:	andvs	r2, fp, r0, lsl #6
    6574:			; <UNDEFINED> instruction: 0xb328b410
    6578:	mulmi	r0, r0, r9
    657c:	tstle	ip, pc, lsr #24
    6580:	mulcc	r1, r0, r9
    6584:	andcc	r4, r1, r4, lsl #12
    6588:	rscsle	r2, r9, pc, lsr #22
    658c:	andvs	r2, fp, r1, lsl #6
    6590:	mulcc	r1, r4, r9
    6594:	svclt	0x00182b2f
    6598:	andle	r2, sl, r0, lsl #22
    659c:			; <UNDEFINED> instruction: 0xf1c04603
    65a0:	ldmdane	sl, {r1}
    65a4:			; <UNDEFINED> instruction: 0xf913600a
    65a8:	bcs	121b4 <__assert_fail@plt+0xf74c>
    65ac:	bcs	bf6214 <__assert_fail@plt+0xbf37ac>
    65b0:			; <UNDEFINED> instruction: 0x4620d1f7
    65b4:	blmi	144730 <__assert_fail@plt+0x141cc8>
    65b8:	stccs	7, cr4, [r0], {112}	; 0x70
    65bc:			; <UNDEFINED> instruction: 0x4604d0f9
    65c0:	strb	r3, [r3, r1]!
    65c4:	ldrb	r4, [r4, r4, lsl #12]!
    65c8:			; <UNDEFINED> instruction: 0x460eb570
    65cc:	mulne	r0, r0, r9
    65d0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    65d4:	cmplt	r1, r8, lsl #12
    65d8:			; <UNDEFINED> instruction: 0x4630295c
    65dc:			; <UNDEFINED> instruction: 0xf7fcd008
    65e0:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    65e4:	strpl	r3, [r9, -r1, lsl #8]!
    65e8:	stmdbcs	r0, {r5, r9, sl, lr}
    65ec:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    65f0:			; <UNDEFINED> instruction: 0xf993192b
    65f4:			; <UNDEFINED> instruction: 0xb12b3001
    65f8:	strpl	r3, [r9, -r2, lsl #8]!
    65fc:	stmdbcs	r0, {r5, r9, sl, lr}
    6600:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    6604:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    6608:	mvnsmi	lr, sp, lsr #18
    660c:	bmi	8d7e6c <__assert_fail@plt+0x8d5404>
    6610:	blmi	8f2820 <__assert_fail@plt+0x8efdb8>
    6614:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    6618:	strmi	r4, [r8], r4, lsl #12
    661c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6620:			; <UNDEFINED> instruction: 0xf04f9301
    6624:	strls	r0, [r0, -r0, lsl #6]
    6628:	ldmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    662c:	tstlt	r4, r7
    6630:	mulcc	r0, r4, r9
    6634:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    6638:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    663c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    6640:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6644:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6648:	ldrtmi	r4, [fp], -r5, lsl #12
    664c:			; <UNDEFINED> instruction: 0x46694632
    6650:			; <UNDEFINED> instruction: 0xf7fb4620
    6654:	stmdavs	fp!, {r2, r8, r9, sl, fp, sp, lr, pc}
    6658:	blls	34cac <__assert_fail@plt+0x32244>
    665c:	rscle	r4, sl, r3, lsr #5
    6660:			; <UNDEFINED> instruction: 0xf993b11b
    6664:	blcs	1266c <__assert_fail@plt+0xfc04>
    6668:	bmi	43ae04 <__assert_fail@plt+0x43839c>
    666c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    6670:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6674:	subsmi	r9, sl, r1, lsl #22
    6678:	andlt	sp, r2, sp, lsl #2
    667c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6680:	blcs	898eb4 <__assert_fail@plt+0x89644c>
    6684:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6688:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    668c:	strbmi	r4, [r2], -r3, lsr #12
    6690:			; <UNDEFINED> instruction: 0xf7fb4479
    6694:			; <UNDEFINED> instruction: 0xf7fbef4c
    6698:	svclt	0x0000ef1a
    669c:	andeq	r4, r1, lr, lsl r7
    66a0:	muleq	r0, r4, r2
    66a4:	andeq	r4, r1, r6, ror #25
    66a8:	andeq	r3, r0, ip, lsl #17
    66ac:	andeq	r4, r1, r6, asr #13
    66b0:	andeq	r4, r1, r0, lsr #25
    66b4:	andeq	r3, r0, ip, lsr r8
    66b8:	addlt	fp, r3, r0, lsl #10
    66bc:	tstls	r0, r7, lsl #24
    66c0:			; <UNDEFINED> instruction: 0xf7fc9001
    66c4:	ldrbtmi	lr, [ip], #-2090	; 0xfffff7d6
    66c8:	ldmib	sp, {r1, r5, r8, sp}^
    66cc:	andvs	r2, r1, r0, lsl #6
    66d0:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    66d4:			; <UNDEFINED> instruction: 0xf7fb4479
    66d8:	svclt	0x0000ef2a
    66dc:	andeq	r4, r1, lr, asr ip
    66e0:	strdeq	r3, [r0], -r8
    66e4:			; <UNDEFINED> instruction: 0x4604b538
    66e8:			; <UNDEFINED> instruction: 0xf7ff460d
    66ec:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    66f0:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    66f4:	lfmlt	f5, 1, [r8, #-0]
    66f8:	strtmi	r4, [r0], -r9, lsr #12
    66fc:			; <UNDEFINED> instruction: 0xffdcf7ff
    6700:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    6704:			; <UNDEFINED> instruction: 0x47706018
    6708:	andeq	r4, r1, r2, lsr #24
    670c:	svcmi	0x00f0e92d
    6710:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    6714:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    6718:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    671c:			; <UNDEFINED> instruction: 0xf8df2500
    6720:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    6724:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    6728:	movwls	r6, #55323	; 0xd81b
    672c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6730:	strmi	lr, [r0, #-2505]	; 0xfffff637
    6734:	strmi	r9, [r5], -r2, lsl #4
    6738:	svc	0x00eef7fb
    673c:	stccs	6, cr4, [r0, #-16]
    6740:	adchi	pc, r9, r0
    6744:	mulvs	r0, r5, r9
    6748:			; <UNDEFINED> instruction: 0xf0002e00
    674c:			; <UNDEFINED> instruction: 0xf7fb80a4
    6750:	qadd8mi	lr, sl, r6
    6754:	strmi	r6, [r2], r1, lsl #16
    6758:			; <UNDEFINED> instruction: 0xf912e001
    675c:	rscslt	r6, r3, #1, 30
    6760:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    6764:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    6768:	mcrcs	1, 1, sp, cr13, cr7, {7}
    676c:	addshi	pc, r3, r0
    6770:	bleq	c42bac <__assert_fail@plt+0xc40144>
    6774:	ldrmi	r4, [sl], -r8, lsr #12
    6778:	ldrbmi	r6, [r9], -r3, lsr #32
    677c:			; <UNDEFINED> instruction: 0xf7fb930c
    6780:	cdpls	14, 0, cr14, cr12, cr14, {3}
    6784:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    6788:	smlabteq	r0, sp, r9, lr
    678c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    6790:			; <UNDEFINED> instruction: 0xf0402d00
    6794:	mcrcs	0, 0, r8, cr0, cr3, {4}
    6798:	tsthi	r6, r0	; <UNPREDICTABLE>
    679c:	mulpl	r0, r6, r9
    67a0:			; <UNDEFINED> instruction: 0xf0002d00
    67a4:	andcs	r8, r0, #12, 2
    67a8:	cdp	3, 0, cr2, cr8, cr0, {0}
    67ac:			; <UNDEFINED> instruction: 0x4657ba10
    67b0:	andsls	pc, r8, sp, asr #17
    67b4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    67b8:			; <UNDEFINED> instruction: 0x469246b1
    67bc:			; <UNDEFINED> instruction: 0xf999469b
    67c0:	bcs	1a4e7cc <__assert_fail@plt+0x1a4bd64>
    67c4:	addhi	pc, sp, r0
    67c8:	msreq	CPSR_, r2, lsr #32
    67cc:			; <UNDEFINED> instruction: 0xf0402942
    67d0:			; <UNDEFINED> instruction: 0xf99980e9
    67d4:	bcs	e7e4 <__assert_fail@plt+0xbd7c>
    67d8:	bicshi	pc, r3, r0
    67dc:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67e0:	subsle	r2, r8, r0, lsl #16
    67e4:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    67e8:			; <UNDEFINED> instruction: 0x4630d055
    67ec:	svc	0x006af7fb
    67f0:	movweq	lr, #47706	; 0xba5a
    67f4:	cmple	lr, r5, lsl #12
    67f8:	mulne	r0, r9, r9
    67fc:	suble	r2, sl, r0, lsl #18
    6800:			; <UNDEFINED> instruction: 0x462a4630
    6804:			; <UNDEFINED> instruction: 0xf7fc4649
    6808:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    680c:			; <UNDEFINED> instruction: 0xf919d143
    6810:	strbmi	ip, [sp], #-5
    6814:	svceq	0x0030f1bc
    6818:			; <UNDEFINED> instruction: 0xf108d10a
    681c:	bl	fea08828 <__assert_fail@plt+0xfea05dc0>
    6820:	bl	14743c <__assert_fail@plt+0x1449d4>
    6824:			; <UNDEFINED> instruction: 0xf9150803
    6828:			; <UNDEFINED> instruction: 0xf1bccf01
    682c:	rscsle	r0, r8, r0, lsr pc
    6830:			; <UNDEFINED> instruction: 0xf833683b
    6834:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    6838:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    683c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    6840:	strtmi	r2, [r8], -r0, lsl #6
    6844:	bne	4420ac <__assert_fail@plt+0x43f644>
    6848:	eorvs	r4, r3, sl, lsl r6
    684c:			; <UNDEFINED> instruction: 0xf7fb930c
    6850:			; <UNDEFINED> instruction: 0xf8ddee06
    6854:	strmi	r9, [r9, #48]!	; 0x30
    6858:	strmi	r6, [r2], r5, lsr #16
    685c:			; <UNDEFINED> instruction: 0xf000468b
    6860:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    6864:	adchi	pc, r6, r0
    6868:	mvnscc	pc, #16, 2
    686c:			; <UNDEFINED> instruction: 0xf1419304
    6870:	movwls	r3, #21503	; 0x53ff
    6874:	ldrdeq	lr, [r4, -sp]
    6878:	mvnscc	pc, #79	; 0x4f
    687c:	andeq	pc, r2, #111	; 0x6f
    6880:	svclt	0x0008428b
    6884:			; <UNDEFINED> instruction: 0xd3274282
    6888:	svceq	0x0000f1b9
    688c:			; <UNDEFINED> instruction: 0xf999d003
    6890:	bcs	e898 <__assert_fail@plt+0xbe30>
    6894:	tstcs	r6, #-1073741788	; 0xc0000024
    6898:	ldreq	pc, [r5, #-111]	; 0xffffff91
    689c:	bmi	ff49e930 <__assert_fail@plt+0xff49bec8>
    68a0:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    68a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    68a8:	subsmi	r9, sl, sp, lsl #22
    68ac:	orrshi	pc, r6, r0, asr #32
    68b0:	andlt	r4, pc, r8, lsr #12
    68b4:	blhi	c1bb0 <__assert_fail@plt+0xbf148>
    68b8:	svchi	0x00f0e8bd
    68bc:			; <UNDEFINED> instruction: 0xf1109b01
    68c0:			; <UNDEFINED> instruction: 0xf04f37ff
    68c4:			; <UNDEFINED> instruction: 0xf06f31ff
    68c8:			; <UNDEFINED> instruction: 0xf1430002
    68cc:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    68d0:	adcsmi	fp, r8, #8, 30
    68d4:	svcge	0x005ff4bf
    68d8:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    68dc:	rsbmi	sp, fp, #913408	; 0xdf000
    68e0:			; <UNDEFINED> instruction: 0xf999e7dc
    68e4:			; <UNDEFINED> instruction: 0xf0222002
    68e8:	bcs	1087170 <__assert_fail@plt+0x1084708>
    68ec:	svcge	0x0076f47f
    68f0:	mulcs	r3, r9, r9
    68f4:			; <UNDEFINED> instruction: 0xf47f2a00
    68f8:			; <UNDEFINED> instruction: 0x464eaf71
    68fc:	orrvs	pc, r0, #1325400064	; 0x4f000000
    6900:			; <UNDEFINED> instruction: 0x9018f8dd
    6904:	blge	141040 <__assert_fail@plt+0x13e5d8>
    6908:	ldcmi	3, cr9, [r8, #24]!
    690c:	mulne	r0, r6, r9
    6910:			; <UNDEFINED> instruction: 0x4628447d
    6914:			; <UNDEFINED> instruction: 0xf7fb9109
    6918:	stmdbls	r9, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    691c:			; <UNDEFINED> instruction: 0xf0002800
    6920:	blne	10e6e0c <__assert_fail@plt+0x10e43a4>
    6924:			; <UNDEFINED> instruction: 0xf1039309
    6928:			; <UNDEFINED> instruction: 0xf1be0e01
    692c:			; <UNDEFINED> instruction: 0xf0000f00
    6930:	blls	1a6e60 <__assert_fail@plt+0x1a43f8>
    6934:	mrscs	r2, (UNDEF: 0)
    6938:	blvc	ff90127c <__assert_fail@plt+0xff8fe814>
    693c:	blls	583ac <__assert_fail@plt+0x55944>
    6940:			; <UNDEFINED> instruction: 0xf0402b00
    6944:	b	1426e0c <__assert_fail@plt+0x14243a4>
    6948:	cmple	r7, r1, lsl #6
    694c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    6950:	rdfnee	f0, f5, f0
    6954:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    6958:	and	r4, r4, ip, lsr #13
    695c:	movweq	lr, #23124	; 0x5a54
    6960:	ldfccp	f7, [pc], #48	; 6998 <__assert_fail@plt+0x3f30>
    6964:	blx	3ae46 <__assert_fail@plt+0x383de>
    6968:			; <UNDEFINED> instruction: 0xf1bcf20b
    696c:	blx	296972 <__assert_fail@plt+0x293f0a>
    6970:	blx	fe80f17e <__assert_fail@plt+0xfe80c716>
    6974:	strmi	r0, [sl], #-266	; 0xfffffef6
    6978:			; <UNDEFINED> instruction: 0xf0004611
    697c:	strcs	r8, [r0], #-252	; 0xffffff04
    6980:	bcs	fd88 <__assert_fail@plt+0xd320>
    6984:	blx	fe83ad36 <__assert_fail@plt+0xfe8382ce>
    6988:			; <UNDEFINED> instruction: 0xf04f670a
    698c:	blx	fea8a196 <__assert_fail@plt+0xfea8772e>
    6990:	ldrtmi	r2, [lr], -r2, lsl #6
    6994:	bl	10ccff4 <__assert_fail@plt+0x10ca58c>
    6998:	blcs	75d8 <__assert_fail@plt+0x4b70>
    699c:	strcs	sp, [r1], #-222	; 0xffffff22
    69a0:	ldrb	r2, [fp, r0, lsl #10]
    69a4:			; <UNDEFINED> instruction: 0xf47f2a00
    69a8:			; <UNDEFINED> instruction: 0xe7a6af19
    69ac:			; <UNDEFINED> instruction: 0xf43f2d00
    69b0:			; <UNDEFINED> instruction: 0xe791af72
    69b4:	movweq	lr, #47706	; 0xba5a
    69b8:	svcge	0x0066f47f
    69bc:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    69c0:	stmib	r9, {sl, ip, sp}^
    69c4:	strb	r3, [sl, -r0, lsl #8]!
    69c8:	strcc	lr, [r0], #-2525	; 0xfffff623
    69cc:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    69d0:	strb	r3, [r4, -r0, lsl #8]!
    69d4:			; <UNDEFINED> instruction: 0x4e0ae9dd
    69d8:	smlabteq	r0, sp, r9, lr
    69dc:	streq	pc, [r1, #-111]!	; 0xffffff91
    69e0:	tstlt	r3, r2, lsl #22
    69e4:			; <UNDEFINED> instruction: 0xf8c39b02
    69e8:	ldmib	sp, {sp, lr, pc}^
    69ec:	strmi	r1, [fp], -r4, lsl #4
    69f0:	svclt	0x00144313
    69f4:	movwcs	r2, #769	; 0x301
    69f8:	svceq	0x0000f1be
    69fc:	movwcs	fp, #3848	; 0xf08
    6a00:			; <UNDEFINED> instruction: 0xf0002b00
    6a04:	blls	266cd8 <__assert_fail@plt+0x264270>
    6a08:			; <UNDEFINED> instruction: 0xf8cd2001
    6a0c:	tstcs	r0, r4, lsr #32
    6a10:	ldfccp	f7, [pc], #12	; 6a24 <__assert_fail@plt+0x3fbc>
    6a14:	strtmi	r9, [r8], r6, lsl #22
    6a18:	b	13eba28 <__assert_fail@plt+0x13e8fc0>
    6a1c:	ldrmi	r7, [sl], r3, ror #23
    6a20:	b	153ea38 <__assert_fail@plt+0x153bfd0>
    6a24:			; <UNDEFINED> instruction: 0xf10c0305
    6a28:			; <UNDEFINED> instruction: 0xd11d3cff
    6a2c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    6a30:	svccc	0x00fff1bc
    6a34:	andcs	pc, r1, #10240	; 0x2800
    6a38:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    6a3c:	ldrmi	r4, [r1], -sl, lsl #8
    6a40:	strcs	sp, [r0], #-18	; 0xffffffee
    6a44:	bcs	fe4c <__assert_fail@plt+0xd3e4>
    6a48:	blx	fe83adfe <__assert_fail@plt+0xfe838396>
    6a4c:			; <UNDEFINED> instruction: 0xf04f670a
    6a50:	blx	fea8a25a <__assert_fail@plt+0xfea877f2>
    6a54:	ldrtmi	r2, [lr], -r2, lsl #6
    6a58:	bl	10cd0b8 <__assert_fail@plt+0x10ca650>
    6a5c:	blcs	769c <__assert_fail@plt+0x4c34>
    6a60:	strcs	sp, [r1], #-223	; 0xffffff21
    6a64:	ldrb	r2, [ip, r0, lsl #10]
    6a68:	smlabteq	r6, sp, r9, lr
    6a6c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    6a70:			; <UNDEFINED> instruction: 0xf04f0104
    6a74:			; <UNDEFINED> instruction: 0x9c020a0a
    6a78:	bleq	42bbc <__assert_fail@plt+0x40154>
    6a7c:			; <UNDEFINED> instruction: 0xf8dd2900
    6a80:	svclt	0x00088024
    6a84:	tstle	r1, #720896	; 0xb0000
    6a88:	movweq	lr, #43802	; 0xab1a
    6a8c:	andeq	lr, fp, #76800	; 0x12c00
    6a90:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    6a94:	movweq	lr, #43795	; 0xab13
    6a98:	andeq	lr, fp, #67584	; 0x10800
    6a9c:	beq	1016f0 <__assert_fail@plt+0xfec88>
    6aa0:	bleq	c17b0 <__assert_fail@plt+0xbed48>
    6aa4:	svclt	0x0008458b
    6aa8:	mvnle	r4, #545259520	; 0x20800000
    6aac:	svceq	0x0000f1b8
    6ab0:	tstcs	r0, r2, lsl r0
    6ab4:	movweq	lr, #43802	; 0xab1a
    6ab8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    6abc:	andeq	lr, fp, #76800	; 0x12c00
    6ac0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    6ac4:	movweq	lr, #43795	; 0xab13
    6ac8:	andeq	lr, fp, #67584	; 0x10800
    6acc:	beq	101720 <__assert_fail@plt+0xfecb8>
    6ad0:	bleq	c17e0 <__assert_fail@plt+0xbed78>
    6ad4:	mvnle	r4, r8, lsl #11
    6ad8:	strcs	r2, [r0, -r1, lsl #12]
    6adc:	strmi	lr, [r9, #-2509]	; 0xfffff633
    6ae0:	strmi	lr, [r4, #-2525]	; 0xfffff623
    6ae4:	andsls	pc, r0, sp, asr #17
    6ae8:	strtmi	r4, [r9], -r0, lsr #12
    6aec:	movwcs	r2, #522	; 0x20a
    6af0:	blx	b42afc <__assert_fail@plt+0xb40094>
    6af4:	strtmi	r4, [r9], -r0, lsr #12
    6af8:	strmi	lr, [r2, #-2509]	; 0xfffff633
    6afc:			; <UNDEFINED> instruction: 0x46994690
    6b00:	movwcs	r2, #522	; 0x20a
    6b04:	blx	8c2b10 <__assert_fail@plt+0x8c00a8>
    6b08:	bl	11cd1dc <__assert_fail@plt+0x11ca774>
    6b0c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    6b10:			; <UNDEFINED> instruction: 0x0c0ceb4c
    6b14:	bl	130d188 <__assert_fail@plt+0x130a720>
    6b18:	ldrtmi	r0, [r2], -r7, lsl #24
    6b1c:			; <UNDEFINED> instruction: 0x463b18de
    6b20:	streq	lr, [ip, -ip, asr #22]
    6b24:	strmi	r4, [sp], -r4, lsl #12
    6b28:	svceq	0x0000f1b8
    6b2c:			; <UNDEFINED> instruction: 0x4650d014
    6b30:			; <UNDEFINED> instruction: 0xf0014659
    6b34:	strbmi	pc, [r2], -fp, lsl #20	; <UNPREDICTABLE>
    6b38:			; <UNDEFINED> instruction: 0xf001464b
    6b3c:	strmi	pc, [fp], -r7, lsl #20
    6b40:	ldmib	sp, {r1, r9, sl, lr}^
    6b44:			; <UNDEFINED> instruction: 0xf0010106
    6b48:	blls	45354 <__assert_fail@plt+0x428ec>
    6b4c:	movwls	r1, #2075	; 0x81b
    6b50:	bl	106d75c <__assert_fail@plt+0x106acf4>
    6b54:	movwls	r0, #4867	; 0x1303
    6b58:	movwcs	lr, #10717	; 0x29dd
    6b5c:	svclt	0x00082b00
    6b60:	sbcle	r2, r1, #40960	; 0xa000
    6b64:	strmi	lr, [r9, #-2525]	; 0xfffff623
    6b68:			; <UNDEFINED> instruction: 0x9010f8dd
    6b6c:	movwcs	lr, #2525	; 0x9dd
    6b70:	movwcs	lr, #2505	; 0x9c9
    6b74:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    6b78:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    6b7c:	smlabteq	r0, sp, r9, lr
    6b80:	strbmi	lr, [lr], -lr, lsr #14
    6b84:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    6b88:			; <UNDEFINED> instruction: 0x9018f8dd
    6b8c:	blge	1412c8 <__assert_fail@plt+0x13e860>
    6b90:	ldrt	r9, [sl], r6, lsl #6
    6b94:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    6b98:			; <UNDEFINED> instruction: 0xf7fb4628
    6b9c:	stmdacs	r0, {r5, r7, r8, sl, fp, sp, lr, pc}
    6ba0:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    6ba4:	blls	40588 <__assert_fail@plt+0x3db20>
    6ba8:	stcls	7, cr2, [r6, #-0]
    6bac:	blx	fe89841e <__assert_fail@plt+0xfe8959b6>
    6bb0:	ldrmi	r2, [lr], -r5, lsl #6
    6bb4:	blx	ff8ed7c2 <__assert_fail@plt+0xff8ead5a>
    6bb8:	svccs	0x00006705
    6bbc:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    6bc0:	tstcs	r0, r1
    6bc4:	blls	c06c8 <__assert_fail@plt+0xbdc60>
    6bc8:	blcs	185a4 <__assert_fail@plt+0x15b3c>
    6bcc:	svcge	0x000af47f
    6bd0:	strcc	lr, [r0], #-2525	; 0xfffff623
    6bd4:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    6bd8:	strbt	r3, [r0], -r0, lsl #8
    6bdc:	ldcl	7, cr15, [r6], #-1004	; 0xfffffc14
    6be0:	andeq	r4, r1, r2, lsl r6
    6be4:	muleq	r0, r4, r2
    6be8:	muleq	r1, r2, r4
    6bec:	andeq	r3, r0, r8, asr #11
    6bf0:	andeq	r3, r0, lr, asr #6
    6bf4:			; <UNDEFINED> instruction: 0xf7ff2200
    6bf8:	svclt	0x0000bd89
    6bfc:	mvnsmi	lr, sp, lsr #18
    6c00:	strmi	r4, [r7], -r8, lsl #13
    6c04:			; <UNDEFINED> instruction: 0x4605b1d8
    6c08:			; <UNDEFINED> instruction: 0xf7fbe007
    6c0c:	rsclt	lr, r4, #56, 26	; 0xe00
    6c10:			; <UNDEFINED> instruction: 0xf8336803
    6c14:	ldreq	r3, [fp, #-20]	; 0xffffffec
    6c18:	strtmi	sp, [lr], -r4, lsl #10
    6c1c:	blmi	85078 <__assert_fail@plt+0x82610>
    6c20:	mvnsle	r2, r0, lsl #24
    6c24:	svceq	0x0000f1b8
    6c28:			; <UNDEFINED> instruction: 0xf8c8d001
    6c2c:	adcsmi	r6, lr, #0
    6c30:			; <UNDEFINED> instruction: 0xf996d908
    6c34:	andcs	r3, r1, r0
    6c38:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    6c3c:	strdlt	r8, [r9, -r0]
    6c40:	andeq	pc, r0, r8, asr #17
    6c44:	ldmfd	sp!, {sp}
    6c48:	svclt	0x000081f0
    6c4c:	mvnsmi	lr, sp, lsr #18
    6c50:	strmi	r4, [r7], -r8, lsl #13
    6c54:			; <UNDEFINED> instruction: 0x4605b1d8
    6c58:			; <UNDEFINED> instruction: 0xf7fbe007
    6c5c:	rsclt	lr, r4, #16, 26	; 0x400
    6c60:			; <UNDEFINED> instruction: 0xf8336803
    6c64:	ldrbeq	r3, [fp], #20
    6c68:	strtmi	sp, [lr], -r4, lsl #10
    6c6c:	blmi	850c8 <__assert_fail@plt+0x82660>
    6c70:	mvnsle	r2, r0, lsl #24
    6c74:	svceq	0x0000f1b8
    6c78:			; <UNDEFINED> instruction: 0xf8c8d001
    6c7c:	adcsmi	r6, lr, #0
    6c80:			; <UNDEFINED> instruction: 0xf996d908
    6c84:	andcs	r3, r1, r0
    6c88:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    6c8c:	strdlt	r8, [r9, -r0]
    6c90:	andeq	pc, r0, r8, asr #17
    6c94:	ldmfd	sp!, {sp}
    6c98:	svclt	0x000081f0
    6c9c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    6ca0:	strdlt	fp, [r2], r0
    6ca4:	bmi	7718c8 <__assert_fail@plt+0x76ee60>
    6ca8:	cfstrsge	mvf4, [sl], {121}	; 0x79
    6cac:	blvc	144e00 <__assert_fail@plt+0x142398>
    6cb0:	stmpl	sl, {r1, r2, r9, sl, lr}
    6cb4:	andls	r6, r1, #1179648	; 0x120000
    6cb8:	andeq	pc, r0, #79	; 0x4f
    6cbc:	and	r9, r5, r0, lsl #6
    6cc0:	ldrtmi	r4, [r0], -r9, lsr #12
    6cc4:	bl	1444cb8 <__assert_fail@plt+0x1442250>
    6cc8:	cmnlt	r0, r8, lsl #8
    6ccc:	stcne	8, cr15, [r8], {84}	; 0x54
    6cd0:			; <UNDEFINED> instruction: 0xf854b1b1
    6cd4:	strls	r5, [r0], #-3076	; 0xfffff3fc
    6cd8:			; <UNDEFINED> instruction: 0x4630b195
    6cdc:	bl	1144cd0 <__assert_fail@plt+0x1142268>
    6ce0:	mvnle	r2, r0, lsl #16
    6ce4:	bmi	38ecf0 <__assert_fail@plt+0x38c288>
    6ce8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    6cec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6cf0:	subsmi	r9, sl, r1, lsl #22
    6cf4:	andlt	sp, r2, sp, lsl #2
    6cf8:	ldrhtmi	lr, [r0], #141	; 0x8d
    6cfc:	ldrbmi	fp, [r0, -r3]!
    6d00:	ldrtmi	r4, [r3], -r8, lsl #16
    6d04:	ldrtmi	r4, [sl], -r8, lsl #18
    6d08:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6d0c:			; <UNDEFINED> instruction: 0xf7fb6800
    6d10:			; <UNDEFINED> instruction: 0xf7fbedea
    6d14:	svclt	0x0000ebdc
    6d18:	andeq	r4, r1, ip, lsl #1
    6d1c:	muleq	r0, r4, r2
    6d20:	andeq	r4, r1, sl, asr #32
    6d24:	andeq	r4, r1, ip, lsl r6
    6d28:	andeq	r3, r0, r2, asr #3
    6d2c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    6d30:	subslt	r4, r4, #16777216	; 0x1000000
    6d34:	and	r4, r3, r3, lsl #12
    6d38:	mulle	r8, r4, r2
    6d3c:	andle	r4, r5, fp, lsl #5
    6d40:	mulcs	r0, r3, r9
    6d44:	movwcc	r4, #5656	; 0x1618
    6d48:	mvnsle	r2, r0, lsl #20
    6d4c:			; <UNDEFINED> instruction: 0xf85d2000
    6d50:	ldrbmi	r4, [r0, -r4, lsl #22]!
    6d54:	ldrbmi	r4, [r0, -r8, lsl #12]!
    6d58:	andcs	fp, sl, #56, 10	; 0xe000000
    6d5c:	strmi	r4, [sp], -r4, lsl #12
    6d60:	stc2l	7, cr15, [r0], {255}	; 0xff
    6d64:	svccc	0x0080f5b0
    6d68:	addlt	sp, r0, #268435456	; 0x10000000
    6d6c:			; <UNDEFINED> instruction: 0x4629bd38
    6d70:			; <UNDEFINED> instruction: 0xf7ff4620
    6d74:	svclt	0x0000fca1
    6d78:	andscs	fp, r0, #56, 10	; 0xe000000
    6d7c:	strmi	r4, [sp], -r4, lsl #12
    6d80:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    6d84:	svccc	0x0080f5b0
    6d88:	addlt	sp, r0, #268435456	; 0x10000000
    6d8c:			; <UNDEFINED> instruction: 0x4629bd38
    6d90:			; <UNDEFINED> instruction: 0xf7ff4620
    6d94:	svclt	0x0000fc91
    6d98:	strt	r2, [r3], #522	; 0x20a
    6d9c:	strt	r2, [r1], #528	; 0x210
    6da0:	blmi	8d9630 <__assert_fail@plt+0x8d6bc8>
    6da4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6da8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6dac:	strmi	r2, [r4], -r0, lsl #12
    6db0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6db4:			; <UNDEFINED> instruction: 0xf04f9301
    6db8:	strls	r0, [r0], -r0, lsl #6
    6dbc:	stc	7, cr15, [ip], #1004	; 0x3ec
    6dc0:	tstlt	r4, r6
    6dc4:	mulcc	r0, r4, r9
    6dc8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    6dcc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    6dd0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6dd4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6dd8:	stc	7, cr15, [r4, #1004]	; 0x3ec
    6ddc:	ldrtmi	r4, [r3], -r5, lsl #12
    6de0:	strbtmi	r2, [r9], -sl, lsl #4
    6de4:			; <UNDEFINED> instruction: 0xf7fb4620
    6de8:	stmdavs	fp!, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    6dec:	blls	35420 <__assert_fail@plt+0x329b8>
    6df0:	rscle	r4, sl, r3, lsr #5
    6df4:			; <UNDEFINED> instruction: 0xf993b11b
    6df8:	blcs	12e00 <__assert_fail@plt+0x10398>
    6dfc:	bmi	3fb598 <__assert_fail@plt+0x3f8b30>
    6e00:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6e04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e08:	subsmi	r9, sl, r1, lsl #22
    6e0c:	andlt	sp, r3, ip, lsl #2
    6e10:	bmi	2f65d8 <__assert_fail@plt+0x2f3b70>
    6e14:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    6e18:	bicsle	r6, r6, r0, lsl r8
    6e1c:	strtmi	r4, [r3], -r9, lsl #18
    6e20:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6e24:	bl	fe0c4e18 <__assert_fail@plt+0xfe0c23b0>
    6e28:	bl	1444e1c <__assert_fail@plt+0x14423b4>
    6e2c:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    6e30:	muleq	r0, r4, r2
    6e34:	andeq	r4, r1, r2, asr r5
    6e38:	strdeq	r3, [r0], -r8
    6e3c:	andeq	r3, r1, r2, lsr pc
    6e40:	andeq	r4, r1, lr, lsl #10
    6e44:	andeq	r3, r0, sl, lsr #1
    6e48:			; <UNDEFINED> instruction: 0x4606b5f8
    6e4c:			; <UNDEFINED> instruction: 0xf7ff460f
    6e50:			; <UNDEFINED> instruction: 0xf110ffa7
    6e54:			; <UNDEFINED> instruction: 0xf1414400
    6e58:	cfstr32cs	mvfx0, [r1, #-0]
    6e5c:	stccs	15, cr11, [r0], {8}
    6e60:	lfmlt	f5, 3, [r8]
    6e64:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    6e68:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    6e6c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    6e70:	andvs	r4, r4, sl, lsr r6
    6e74:	stmdbmi	r3, {r3, fp, sp, lr}
    6e78:			; <UNDEFINED> instruction: 0xf7fb4479
    6e7c:	svclt	0x0000eb58
    6e80:			; <UNDEFINED> instruction: 0x000144b6
    6e84:	andeq	r3, r0, r4, asr r0
    6e88:			; <UNDEFINED> instruction: 0x4605b538
    6e8c:			; <UNDEFINED> instruction: 0xf7ff460c
    6e90:			; <UNDEFINED> instruction: 0xf500ffdb
    6e94:			; <UNDEFINED> instruction: 0xf5b34300
    6e98:	andle	r3, r1, #128, 30	; 0x200
    6e9c:	lfmlt	f3, 1, [r8, #-0]
    6ea0:	ldc	7, cr15, [sl], #-1004	; 0xfffffc14
    6ea4:	strtmi	r4, [r2], -r5, lsl #18
    6ea8:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    6eac:	andvs	r4, r4, fp, lsr #12
    6eb0:	stmdbmi	r3, {r3, fp, sp, lr}
    6eb4:			; <UNDEFINED> instruction: 0xf7fb4479
    6eb8:	svclt	0x0000eb3a
    6ebc:	andeq	r4, r1, sl, ror r4
    6ec0:	andeq	r3, r0, r8, lsl r0
    6ec4:			; <UNDEFINED> instruction: 0xf7ff220a
    6ec8:	svclt	0x0000bb9f
    6ecc:			; <UNDEFINED> instruction: 0xf7ff2210
    6ed0:	svclt	0x0000bb9b
    6ed4:	blmi	899760 <__assert_fail@plt+0x896cf8>
    6ed8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6edc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6ee0:	strmi	r2, [r4], -r0, lsl #12
    6ee4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6ee8:			; <UNDEFINED> instruction: 0xf04f9301
    6eec:	strls	r0, [r0], -r0, lsl #6
    6ef0:	ldc	7, cr15, [r2], {251}	; 0xfb
    6ef4:	tstlt	r4, r6
    6ef8:	mulcc	r0, r4, r9
    6efc:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    6f00:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    6f04:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6f08:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6f0c:	stcl	7, cr15, [sl], #1004	; 0x3ec
    6f10:	strbtmi	r4, [r9], -r5, lsl #12
    6f14:			; <UNDEFINED> instruction: 0xf7fb4620
    6f18:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    6f1c:	blls	35550 <__assert_fail@plt+0x32ae8>
    6f20:	rscle	r4, ip, r3, lsr #5
    6f24:			; <UNDEFINED> instruction: 0xf993b11b
    6f28:	blcs	12f30 <__assert_fail@plt+0x104c8>
    6f2c:	bmi	3fb6d0 <__assert_fail@plt+0x3f8c68>
    6f30:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6f34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6f38:	subsmi	r9, sl, r1, lsl #22
    6f3c:	andlt	sp, r3, ip, lsl #2
    6f40:	bmi	2f6708 <__assert_fail@plt+0x2f3ca0>
    6f44:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    6f48:	bicsle	r6, r8, r0, lsl r8
    6f4c:	strtmi	r4, [r3], -r9, lsl #18
    6f50:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    6f54:	b	ffac4f48 <__assert_fail@plt+0xffac24e0>
    6f58:	b	fee44f4c <__assert_fail@plt+0xfee424e4>
    6f5c:	andeq	r3, r1, ip, asr lr
    6f60:	muleq	r0, r4, r2
    6f64:	andeq	r4, r1, lr, lsl r4
    6f68:	andeq	r2, r0, r4, asr #31
    6f6c:	andeq	r3, r1, r2, lsl #28
    6f70:	ldrdeq	r4, [r1], -lr
    6f74:	andeq	r2, r0, sl, ror pc
    6f78:	blmi	8d9808 <__assert_fail@plt+0x8d6da0>
    6f7c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6f80:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6f84:	strmi	r2, [r4], -r0, lsl #12
    6f88:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    6f8c:			; <UNDEFINED> instruction: 0xf04f9301
    6f90:	strls	r0, [r0], -r0, lsl #6
    6f94:	bl	ff044f88 <__assert_fail@plt+0xff042520>
    6f98:	tstlt	r4, r6
    6f9c:	mulcc	r0, r4, r9
    6fa0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    6fa4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    6fa8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    6fac:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    6fb0:	ldc	7, cr15, [r8], {251}	; 0xfb
    6fb4:	andcs	r4, sl, #5242880	; 0x500000
    6fb8:	strtmi	r4, [r0], -r9, ror #12
    6fbc:	stmib	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fc0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    6fc4:	adcmi	r9, r3, #0, 22
    6fc8:	tstlt	fp, fp, ror #1
    6fcc:	mulcc	r0, r3, r9
    6fd0:	mvnle	r2, r0, lsl #22
    6fd4:	blmi	319818 <__assert_fail@plt+0x316db0>
    6fd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6fdc:	blls	6104c <__assert_fail@plt+0x5e5e4>
    6fe0:	qaddle	r4, sl, ip
    6fe4:	ldcllt	0, cr11, [r0, #12]!
    6fe8:	blcs	89981c <__assert_fail@plt+0x896db4>
    6fec:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    6ff0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    6ff4:	ldrtmi	r4, [sl], -r3, lsr #12
    6ff8:			; <UNDEFINED> instruction: 0xf7fb4479
    6ffc:			; <UNDEFINED> instruction: 0xf7fbea98
    7000:	svclt	0x0000ea66
    7004:			; <UNDEFINED> instruction: 0x00013db8
    7008:	muleq	r0, r4, r2
    700c:	andeq	r4, r1, sl, ror r3
    7010:	andeq	r2, r0, r0, lsr #30
    7014:	andeq	r3, r1, ip, asr sp
    7018:	andeq	r4, r1, r8, lsr r3
    701c:	ldrdeq	r2, [r0], -r4
    7020:	blmi	8d98b0 <__assert_fail@plt+0x8d6e48>
    7024:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7028:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    702c:	strmi	r2, [r4], -r0, lsl #12
    7030:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    7034:			; <UNDEFINED> instruction: 0xf04f9301
    7038:	strls	r0, [r0], -r0, lsl #6
    703c:	bl	1b45030 <__assert_fail@plt+0x1b425c8>
    7040:	tstlt	r4, r6
    7044:	mulcc	r0, r4, r9
    7048:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    704c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    7050:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    7054:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    7058:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    705c:	andcs	r4, sl, #5242880	; 0x500000
    7060:	strtmi	r4, [r0], -r9, ror #12
    7064:	bl	a45058 <__assert_fail@plt+0xa425f0>
    7068:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    706c:	adcmi	r9, r3, #0, 22
    7070:	tstlt	fp, fp, ror #1
    7074:	mulcc	r0, r3, r9
    7078:	mvnle	r2, r0, lsl #22
    707c:	blmi	3198c0 <__assert_fail@plt+0x316e58>
    7080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7084:	blls	610f4 <__assert_fail@plt+0x5e68c>
    7088:	qaddle	r4, sl, ip
    708c:	ldcllt	0, cr11, [r0, #12]!
    7090:	blcs	8998c4 <__assert_fail@plt+0x896e5c>
    7094:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    7098:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    709c:	ldrtmi	r4, [sl], -r3, lsr #12
    70a0:			; <UNDEFINED> instruction: 0xf7fb4479
    70a4:			; <UNDEFINED> instruction: 0xf7fbea44
    70a8:	svclt	0x0000ea12
    70ac:	andeq	r3, r1, r0, lsl sp
    70b0:	muleq	r0, r4, r2
    70b4:	ldrdeq	r4, [r1], -r2
    70b8:	andeq	r2, r0, r8, ror lr
    70bc:			; <UNDEFINED> instruction: 0x00013cb4
    70c0:	muleq	r1, r0, r2
    70c4:	andeq	r2, r0, ip, lsr #28
    70c8:	blmi	659930 <__assert_fail@plt+0x656ec8>
    70cc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    70d0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    70d4:	strbtmi	r4, [r9], -ip, lsl #12
    70d8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    70dc:			; <UNDEFINED> instruction: 0xf04f9303
    70e0:			; <UNDEFINED> instruction: 0xf7ff0300
    70e4:	orrslt	pc, r0, r7, lsl #27
    70e8:	bl	5c50dc <__assert_fail@plt+0x5c2674>
    70ec:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    70f0:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    70f4:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    70f8:	strtmi	r4, [r2], -fp, lsr #12
    70fc:			; <UNDEFINED> instruction: 0xf7fb4479
    7100:	stmdbmi	lr, {r1, r2, r4, r9, fp, sp, lr, pc}
    7104:	strtmi	r4, [r2], -fp, lsr #12
    7108:			; <UNDEFINED> instruction: 0xf7fb4479
    710c:	bmi	3420c4 <__assert_fail@plt+0x33f65c>
    7110:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7114:	ldrdeq	lr, [r0, -sp]
    7118:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    711c:	subsmi	r9, sl, r3, lsl #22
    7120:	andlt	sp, r5, r1, lsl #2
    7124:			; <UNDEFINED> instruction: 0xf7fbbd30
    7128:	svclt	0x0000e9d2
    712c:	andeq	r3, r1, r8, ror #24
    7130:	muleq	r0, r4, r2
    7134:	andeq	r4, r1, r6, lsr r2
    7138:	ldrdeq	r2, [r0], -r0
    713c:	andeq	r2, r0, r4, asr #27
    7140:	andeq	r3, r1, r2, lsr #24
    7144:			; <UNDEFINED> instruction: 0x460cb510
    7148:			; <UNDEFINED> instruction: 0xf7ff4611
    714c:	ldc	14, cr15, [pc, #780]	; 7460 <__assert_fail@plt+0x49f8>
    7150:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    7154:	vcvt.f64.s32	d7, s0
    7158:	vstr	d21, [r4, #924]	; 0x39c
    715c:	vadd.f32	s14, s0, s0
    7160:	vnmul.f64	d0, d0, d5
    7164:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    7168:	vstr	d0, [r4, #768]	; 0x300
    716c:	vldrlt	s0, [r0, #-4]
    7170:	andeq	r0, r0, r0
    7174:	smlawbmi	lr, r0, r4, r8
    7178:	rsbsmi	pc, r0, #0, 8
    717c:			; <UNDEFINED> instruction: 0xf5b24603
    7180:			; <UNDEFINED> instruction: 0xf1014f80
    7184:	push	{r2, sl, fp}
    7188:	svclt	0x00044ff0
    718c:			; <UNDEFINED> instruction: 0xf04f460a
    7190:			; <UNDEFINED> instruction: 0xf1010a64
    7194:			; <UNDEFINED> instruction: 0xf1010901
    7198:			; <UNDEFINED> instruction: 0xf1010802
    719c:			; <UNDEFINED> instruction: 0xf1010e03
    71a0:			; <UNDEFINED> instruction: 0xf1010705
    71a4:			; <UNDEFINED> instruction: 0xf1010606
    71a8:			; <UNDEFINED> instruction: 0xf1010507
    71ac:			; <UNDEFINED> instruction: 0xf1010408
    71b0:	svclt	0x00080009
    71b4:	blge	2c51c4 <__assert_fail@plt+0x2c275c>
    71b8:			; <UNDEFINED> instruction: 0xf5b2d03f
    71bc:	svclt	0x00024f20
    71c0:			; <UNDEFINED> instruction: 0xf04f460a
    71c4:			; <UNDEFINED> instruction: 0xf8020a6c
    71c8:	eorsle	sl, r6, sl, lsl #22
    71cc:	svcpl	0x0000f5b2
    71d0:	strmi	fp, [sl], -r2, lsl #30
    71d4:	beq	1903318 <__assert_fail@plt+0x19008b0>
    71d8:	blge	2c51e8 <__assert_fail@plt+0x2c2780>
    71dc:			; <UNDEFINED> instruction: 0xf5b2d02d
    71e0:	svclt	0x00024fc0
    71e4:			; <UNDEFINED> instruction: 0xf04f460a
    71e8:			; <UNDEFINED> instruction: 0xf8020a62
    71ec:	eorle	sl, r4, sl, lsl #22
    71f0:	svcmi	0x0040f5b2
    71f4:	strmi	fp, [sl], -r2, lsl #30
    71f8:	beq	1d0333c <__assert_fail@plt+0x1d008d4>
    71fc:	blge	2c520c <__assert_fail@plt+0x2c27a4>
    7200:			; <UNDEFINED> instruction: 0xf5b2d01b
    7204:	svclt	0x00025f80
    7208:			; <UNDEFINED> instruction: 0xf04f460a
    720c:			; <UNDEFINED> instruction: 0xf8020a70
    7210:	andsle	sl, r2, sl, lsl #22
    7214:	svcmi	0x0000f5b2
    7218:	strmi	fp, [sl], -r2, lsl #30
    721c:	beq	b83360 <__assert_fail@plt+0xb808f8>
    7220:	blge	2c5230 <__assert_fail@plt+0x2c27c8>
    7224:	strmi	sp, [r2], -r9
    7228:	strtmi	r4, [ip], -r0, lsr #12
    722c:			; <UNDEFINED> instruction: 0x463e4635
    7230:	ldrbtmi	r4, [r4], r7, ror #12
    7234:	strbmi	r4, [r8], r6, asr #13
    7238:			; <UNDEFINED> instruction: 0xf4134689
    723c:			; <UNDEFINED> instruction: 0xf0037f80
    7240:	svclt	0x00140a40
    7244:	bleq	1cc3388 <__assert_fail@plt+0x1cc0920>
    7248:	bleq	b8338c <__assert_fail@plt+0xb80924>
    724c:	svceq	0x0080f013
    7250:	andlt	pc, r0, r9, lsl #17
    7254:			; <UNDEFINED> instruction: 0xf04fbf14
    7258:			; <UNDEFINED> instruction: 0xf04f0977
    725c:			; <UNDEFINED> instruction: 0xf413092d
    7260:			; <UNDEFINED> instruction: 0xf8886f00
    7264:	eorsle	r9, pc, r0
    7268:	svceq	0x0000f1ba
    726c:			; <UNDEFINED> instruction: 0xf04fbf14
    7270:			; <UNDEFINED> instruction: 0xf04f0873
    7274:			; <UNDEFINED> instruction: 0xf0130853
    7278:			; <UNDEFINED> instruction: 0xf88e0f20
    727c:	svclt	0x00148000
    7280:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    7284:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    7288:	svceq	0x0010f013
    728c:	and	pc, r0, ip, lsl #17
    7290:	stceq	0, cr15, [r8], {3}
    7294:			; <UNDEFINED> instruction: 0xf04fbf14
    7298:			; <UNDEFINED> instruction: 0xf04f0e77
    729c:			; <UNDEFINED> instruction: 0xf4130e2d
    72a0:			; <UNDEFINED> instruction: 0xf8876f80
    72a4:	eorsle	lr, r1, r0
    72a8:	svceq	0x0000f1bc
    72ac:			; <UNDEFINED> instruction: 0x2773bf14
    72b0:			; <UNDEFINED> instruction: 0xf0132753
    72b4:	eorsvc	r0, r7, r4, lsl #30
    72b8:	uhadd16cs	fp, r2, r4
    72bc:			; <UNDEFINED> instruction: 0xf013262d
    72c0:	eorvc	r0, lr, r2, lsl #30
    72c4:	streq	pc, [r1, #-3]
    72c8:	uhadd16cs	fp, r7, r4
    72cc:	eorvc	r2, r6, sp, lsr #12
    72d0:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    72d4:	svclt	0x00142d00
    72d8:	cmpcs	r4, #116, 6	; 0xd0000001
    72dc:	movwcs	r7, #3
    72e0:	andsvc	r4, r3, r8, lsl #12
    72e4:	svchi	0x00f0e8bd
    72e8:	svceq	0x0000f1ba
    72ec:			; <UNDEFINED> instruction: 0xf04fbf14
    72f0:			; <UNDEFINED> instruction: 0xf04f0878
    72f4:	ldr	r0, [lr, sp, lsr #16]!
    72f8:	svclt	0x00142d00
    72fc:			; <UNDEFINED> instruction: 0x232d2378
    7300:	movwcs	r7, #3
    7304:	andsvc	r4, r3, r8, lsl #12
    7308:	svchi	0x00f0e8bd
    730c:	svceq	0x0000f1bc
    7310:			; <UNDEFINED> instruction: 0x2778bf14
    7314:	strb	r2, [ip, sp, lsr #14]
    7318:	svcmi	0x00f0e92d
    731c:			; <UNDEFINED> instruction: 0xf04fb097
    7320:	stmib	sp, {r0, sl, fp}^
    7324:	bmi	1f8ff4c <__assert_fail@plt+0x1f8d4e4>
    7328:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    732c:			; <UNDEFINED> instruction: 0x078258d3
    7330:			; <UNDEFINED> instruction: 0xf10dbf54
    7334:			; <UNDEFINED> instruction: 0xf10d082c
    7338:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    733c:			; <UNDEFINED> instruction: 0xf04f9315
    7340:	svclt	0x00450300
    7344:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    7348:	strbmi	r2, [r6], r0, lsr #6
    734c:	eorcc	pc, ip, sp, lsl #17
    7350:			; <UNDEFINED> instruction: 0xf1a3230a
    7354:			; <UNDEFINED> instruction: 0xf1c30120
    7358:	blx	b07be0 <__assert_fail@plt+0xb05178>
    735c:	blx	343b6c <__assert_fail@plt+0x341104>
    7360:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    7364:	andne	lr, r8, #3620864	; 0x374000
    7368:	vst1.8	{d15-d16}, [r3], ip
    736c:	svclt	0x000842aa
    7370:			; <UNDEFINED> instruction: 0xf0c042a1
    7374:	movwcc	r8, #41099	; 0xa08b
    7378:	mvnle	r2, r6, asr #22
    737c:			; <UNDEFINED> instruction: 0xf64c223c
    7380:			; <UNDEFINED> instruction: 0xf6cc45cd
    7384:			; <UNDEFINED> instruction: 0xf04f45cc
    7388:			; <UNDEFINED> instruction: 0xf1a231ff
    738c:	blx	fe949816 <__assert_fail@plt+0xfe946dae>
    7390:	blx	607a0 <__assert_fail@plt+0x5dd38>
    7394:	blx	863a4 <__assert_fail@plt+0x8393c>
    7398:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    739c:			; <UNDEFINED> instruction: 0x0c09ea4c
    73a0:			; <UNDEFINED> instruction: 0xf1c24c61
    73a4:	svcls	0x00090920
    73a8:			; <UNDEFINED> instruction: 0xf909fa21
    73ac:	b	13185a4 <__assert_fail@plt+0x1315b3c>
    73b0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    73b4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    73b8:	blx	197604 <__assert_fail@plt+0x194b9c>
    73bc:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    73c0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    73c4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    73c8:	streq	lr, [r1], #-2598	; 0xfffff5da
    73cc:			; <UNDEFINED> instruction: 0xf1ba40d6
    73d0:	svclt	0x000c0f42
    73d4:			; <UNDEFINED> instruction: 0xf0002100
    73d8:	bcc	8077e4 <__assert_fail@plt+0x804d7c>
    73dc:	streq	lr, [r9], -r6, asr #20
    73e0:	vpmax.s8	d15, d2, d23
    73e4:	andge	pc, r0, lr, lsl #17
    73e8:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    73ec:	addhi	pc, r4, r0
    73f0:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    73f4:			; <UNDEFINED> instruction: 0xf88e2269
    73f8:	subcs	r2, r2, #1
    73fc:	andcs	pc, r2, lr, lsl #17
    7400:	andvc	r2, sl, r0, lsl #4
    7404:	andeq	lr, r5, #84, 20	; 0x54000
    7408:			; <UNDEFINED> instruction: 0xf1a3d04a
    740c:			; <UNDEFINED> instruction: 0xf1c30114
    7410:	blx	9090e8 <__assert_fail@plt+0x906680>
    7414:	blx	183c20 <__assert_fail@plt+0x1811b8>
    7418:	blcc	d4503c <__assert_fail@plt+0xd425d4>
    741c:	blx	95810c <__assert_fail@plt+0x9556a4>
    7420:	blx	984034 <__assert_fail@plt+0x9815cc>
    7424:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    7428:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    742c:			; <UNDEFINED> instruction: 0xf04f1d50
    7430:			; <UNDEFINED> instruction: 0xf1410300
    7434:	andcs	r0, sl, #0, 2
    7438:	stc2	0, cr15, [r8]
    743c:	movwcs	r2, #522	; 0x20a
    7440:	strmi	r4, [fp], r2, lsl #13
    7444:	stc2	0, cr15, [r2]
    7448:	subsle	r4, r8, r3, lsl r3
    744c:	movweq	lr, #47706	; 0xba5a
    7450:			; <UNDEFINED> instruction: 0xf7fbd026
    7454:	stmdacs	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    7458:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    745c:	subsle	r2, r7, r0, lsl #20
    7460:	mulcc	r0, r2, r9
    7464:	bmi	c75898 <__assert_fail@plt+0xc72e30>
    7468:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    746c:			; <UNDEFINED> instruction: 0x23204d30
    7470:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    7474:	ldrmi	r4, [r9], -r0, lsr #12
    7478:			; <UNDEFINED> instruction: 0xf8cd2201
    747c:	stmib	sp, {r3, r4, pc}^
    7480:	strls	sl, [r1], -r4, lsl #22
    7484:			; <UNDEFINED> instruction: 0xf7fb9500
    7488:			; <UNDEFINED> instruction: 0xe015eade
    748c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    7490:	svcge	0x0075f47f
    7494:	movtcs	r9, #11784	; 0x2e08
    7498:	andcs	pc, r1, lr, lsl #17
    749c:	andcc	pc, r0, lr, lsl #17
    74a0:			; <UNDEFINED> instruction: 0xac0d4a24
    74a4:	stmib	sp, {r5, r8, r9, sp}^
    74a8:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    74ac:	andls	r4, r0, #32, 12	; 0x2000000
    74b0:	andcs	r4, r1, #26214400	; 0x1900000
    74b4:	b	ff1c54a8 <__assert_fail@plt+0xff1c2a40>
    74b8:			; <UNDEFINED> instruction: 0xf7fb4620
    74bc:	bmi	7c14cc <__assert_fail@plt+0x7bea64>
    74c0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    74c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    74c8:	subsmi	r9, sl, r5, lsl fp
    74cc:	andslt	sp, r7, r6, lsr #2
    74d0:	svchi	0x00f0e8bd
    74d4:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    74d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    74dc:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    74e0:			; <UNDEFINED> instruction: 0xf0002264
    74e4:	stmdbcs	r0, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    74e8:	svclt	0x00084682
    74ec:	strmi	r2, [fp], sl, lsl #16
    74f0:	strcc	fp, [r1], -r8, lsl #30
    74f4:	ldrb	sp, [r3, sl, lsr #3]
    74f8:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    74fc:	ldrbmi	lr, [r0], -r0, lsl #15
    7500:	andcs	r4, sl, #93323264	; 0x5900000
    7504:			; <UNDEFINED> instruction: 0xf0002300
    7508:	strmi	pc, [r2], r1, lsr #26
    750c:	ldr	r4, [sp, fp, lsl #13]
    7510:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    7514:	bmi	2c13c0 <__assert_fail@plt+0x2be958>
    7518:			; <UNDEFINED> instruction: 0xe7a6447a
    751c:	svc	0x00d6f7fa
    7520:	andeq	r3, r1, sl, lsl #20
    7524:	muleq	r0, r4, r2
    7528:	andeq	r2, r0, r8, asr #22
    752c:	andeq	r2, r0, r8, lsl #21
    7530:	andeq	r2, r0, sl, lsl #21
    7534:	andeq	r2, r0, lr, asr sl
    7538:	andeq	r3, r1, r2, ror r8
    753c:	ldrdeq	r2, [r0], -lr
    7540:	ldrdeq	r2, [r0], -r8
    7544:	suble	r2, r5, r0, lsl #16
    7548:	mvnsmi	lr, #737280	; 0xb4000
    754c:			; <UNDEFINED> instruction: 0xf9904698
    7550:	orrlt	r3, r3, #0
    7554:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    7558:	ldrmi	r4, [r7], -r9, lsl #13
    755c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    7560:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    7564:	svceq	0x0000f1b8
    7568:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    756c:			; <UNDEFINED> instruction: 0x4605bb1c
    7570:	strtmi	r2, [lr], -ip, lsr #22
    7574:	svccs	0x0001f915
    7578:	bllt	bb5e0 <__assert_fail@plt+0xb8b78>
    757c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    7580:	bne	c7bdec <__assert_fail@plt+0xc79384>
    7584:	mcrrne	7, 12, r4, r3, cr0
    7588:			; <UNDEFINED> instruction: 0xf849d015
    758c:	strcc	r0, [r1], #-36	; 0xffffffdc
    7590:	mulcc	r0, r6, r9
    7594:			; <UNDEFINED> instruction: 0xf995b1bb
    7598:			; <UNDEFINED> instruction: 0xb1a33000
    759c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    75a0:	strtmi	r2, [r8], -ip, lsr #22
    75a4:			; <UNDEFINED> instruction: 0xf915462e
    75a8:	mvnle	r2, r1, lsl #30
    75ac:	svclt	0x00082a00
    75b0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    75b4:			; <UNDEFINED> instruction: 0xf04fd3e5
    75b8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    75bc:	adcmi	r8, r7, #248, 6	; 0xe0000003
    75c0:	ldrmi	sp, [r3], -r4, lsl #18
    75c4:			; <UNDEFINED> instruction: 0x4620e7d4
    75c8:	mvnshi	lr, #12386304	; 0xbd0000
    75cc:	andeq	pc, r1, pc, rrx
    75d0:	mvnshi	lr, #12386304	; 0xbd0000
    75d4:	rscscc	pc, pc, pc, asr #32
    75d8:	svclt	0x00004770
    75dc:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    75e0:			; <UNDEFINED> instruction: 0xf990461c
    75e4:	blx	fed5b5ec <__assert_fail@plt+0xfed58b84>
    75e8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    75ec:	svclt	0x00082c00
    75f0:	ldmiblt	r3, {r0, r8, r9, sp}
    75f4:	addsmi	r6, r6, #2490368	; 0x260000
    75f8:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    75fc:	eorvs	fp, r3, r1, lsl pc
    7600:	bl	5360c <__assert_fail@plt+0x50ba4>
    7604:	blne	fe487c24 <__assert_fail@plt+0xfe4851bc>
    7608:			; <UNDEFINED> instruction: 0xf7ff9b04
    760c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7610:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    7614:	eorvs	r4, r3, r3, lsl #8
    7618:			; <UNDEFINED> instruction: 0xf04fbd70
    761c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    7620:	rscscc	pc, pc, pc, asr #32
    7624:	svclt	0x00004770
    7628:	mvnsmi	lr, #737280	; 0xb4000
    762c:			; <UNDEFINED> instruction: 0xf381fab1
    7630:	bcs	9ba4 <__assert_fail@plt+0x713c>
    7634:	movwcs	fp, #7944	; 0x1f08
    7638:	svclt	0x00082800
    763c:	blcs	10248 <__assert_fail@plt+0xd7e0>
    7640:			; <UNDEFINED> instruction: 0xf990d13d
    7644:	strmi	r3, [r0], r0
    7648:	pkhbtmi	r4, r9, r6, lsl #12
    764c:	strcs	r4, [r1, -r4, lsl #12]
    7650:			; <UNDEFINED> instruction: 0x4625b31b
    7654:			; <UNDEFINED> instruction: 0xf1042b2c
    7658:	strbmi	r0, [r0], -r1, lsl #8
    765c:	mulcs	r0, r4, r9
    7660:	eorle	r4, r1, r0, lsr #13
    7664:	strtmi	fp, [r5], -r2, ror #19
    7668:	bl	fe958110 <__assert_fail@plt+0xfe9556a8>
    766c:	eorle	r0, r2, #0, 2
    7670:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    7674:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    7678:	rsceq	lr, r0, #323584	; 0x4f000
    767c:	vpmax.u8	d15, d3, d7
    7680:			; <UNDEFINED> instruction: 0xf819db0c
    7684:	movwmi	r1, #45058	; 0xb002
    7688:	andcc	pc, r2, r9, lsl #16
    768c:	mulcc	r0, r5, r9
    7690:			; <UNDEFINED> instruction: 0xf994b11b
    7694:	blcs	1369c <__assert_fail@plt+0x10c34>
    7698:	ldrdcs	sp, [r0], -fp
    769c:	mvnshi	lr, #12386304	; 0xbd0000
    76a0:	ldrmi	r1, [r3], -ip, ror #24
    76a4:	ldrb	r4, [r4, r0, lsl #13]
    76a8:	svclt	0x00082a00
    76ac:	adcmi	r4, r8, #38797312	; 0x2500000
    76b0:	smlatbeq	r0, r5, fp, lr
    76b4:			; <UNDEFINED> instruction: 0xf04fd3dc
    76b8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    76bc:			; <UNDEFINED> instruction: 0xf06f83f8
    76c0:			; <UNDEFINED> instruction: 0xe7eb0015
    76c4:			; <UNDEFINED> instruction: 0xf381fab1
    76c8:	bcs	9c3c <__assert_fail@plt+0x71d4>
    76cc:	movwcs	fp, #7944	; 0x1f08
    76d0:	svclt	0x00082800
    76d4:	bllt	ff0d02e0 <__assert_fail@plt+0xff0cd878>
    76d8:	mvnsmi	lr, sp, lsr #18
    76dc:			; <UNDEFINED> instruction: 0xf9904606
    76e0:	ldrmi	r3, [r7], -r0
    76e4:	strmi	r4, [r4], -r8, lsl #13
    76e8:	strtmi	fp, [r5], -fp, ror #3
    76ec:			; <UNDEFINED> instruction: 0xf1042b2c
    76f0:	ldrtmi	r0, [r0], -r1, lsl #8
    76f4:	mulcs	r0, r4, r9
    76f8:	andsle	r4, fp, r6, lsr #12
    76fc:			; <UNDEFINED> instruction: 0x4625b9b2
    7700:	bl	fe9581a8 <__assert_fail@plt+0xfe955740>
    7704:	andsle	r0, ip, #0, 2
    7708:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    770c:			; <UNDEFINED> instruction: 0xf8d8db0c
    7710:	tstmi	r8, #0
    7714:	andeq	pc, r0, r8, asr #17
    7718:	mulcc	r0, r5, r9
    771c:			; <UNDEFINED> instruction: 0xf994b11b
    7720:	blcs	13728 <__assert_fail@plt+0x10cc0>
    7724:	andcs	sp, r0, r1, ror #3
    7728:	ldrhhi	lr, [r0, #141]!	; 0x8d
    772c:	ldrmi	r1, [r3], -ip, ror #24
    7730:	ldrb	r4, [sl, r6, lsl #12]
    7734:	svclt	0x00082a00
    7738:	adcmi	r4, r8, #38797312	; 0x2500000
    773c:	smlatbeq	r0, r5, fp, lr
    7740:			; <UNDEFINED> instruction: 0xf04fd3e2
    7744:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    7748:			; <UNDEFINED> instruction: 0xf06f81f0
    774c:			; <UNDEFINED> instruction: 0x47700015
    7750:	mvnsmi	lr, #737280	; 0xb4000
    7754:	bmi	f58fb0 <__assert_fail@plt+0xf56548>
    7758:	blmi	f58fd8 <__assert_fail@plt+0xf56570>
    775c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    7760:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7764:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7768:			; <UNDEFINED> instruction: 0xf04f9303
    776c:			; <UNDEFINED> instruction: 0xf8cd0300
    7770:	tstlt	r8, #8
    7774:	strmi	r6, [r4], -lr
    7778:	strmi	r6, [r8], lr, lsr #32
    777c:	svc	0x00ccf7fa
    7780:	andls	pc, r0, r0, asr #17
    7784:			; <UNDEFINED> instruction: 0xf9944607
    7788:	blcs	e93790 <__assert_fail@plt+0xe90d28>
    778c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    7790:	strtmi	r2, [r0], -sl, lsl #4
    7794:			; <UNDEFINED> instruction: 0xf7fa9101
    7798:			; <UNDEFINED> instruction: 0xf8c8edf4
    779c:	eorvs	r0, r8, r0
    77a0:	bllt	1a21888 <__assert_fail@plt+0x1a1ee20>
    77a4:	blcs	2e3b4 <__assert_fail@plt+0x2b94c>
    77a8:	adcmi	fp, r3, #24, 30	; 0x60
    77ac:			; <UNDEFINED> instruction: 0xf993d028
    77b0:	stmdbls	r1, {sp}
    77b4:	eorle	r2, r6, sl, lsr sl
    77b8:	eorle	r2, r9, sp, lsr #20
    77bc:	bmi	94f7c4 <__assert_fail@plt+0x94cd5c>
    77c0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    77c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77c8:	subsmi	r9, sl, r3, lsl #22
    77cc:	andlt	sp, r5, fp, lsr r1
    77d0:	mvnshi	lr, #12386304	; 0xbd0000
    77d4:	stmdbge	r2, {r0, sl, ip, sp}
    77d8:	strtmi	r2, [r0], -sl, lsl #4
    77dc:	ldcl	7, cr15, [r0, #1000]	; 0x3e8
    77e0:	ldmdavs	fp!, {r3, r5, sp, lr}
    77e4:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    77e8:			; <UNDEFINED> instruction: 0xf990b150
    77ec:	blne	137f4 <__assert_fail@plt+0x10d8c>
    77f0:			; <UNDEFINED> instruction: 0xf080fab0
    77f4:	blcs	9cfc <__assert_fail@plt+0x7294>
    77f8:	andcs	fp, r1, r8, lsl pc
    77fc:	sbcsle	r2, sp, r0, lsl #16
    7800:	rscscc	pc, pc, pc, asr #32
    7804:			; <UNDEFINED> instruction: 0xf993e7db
    7808:	stmdblt	sl, {r0, sp}
    780c:	ldrb	r6, [r6, lr, lsr #32]
    7810:	andcs	r1, sl, #92, 24	; 0x5c00
    7814:	eorsvs	r2, fp, r0, lsl #6
    7818:	movwls	r4, #9760	; 0x2620
    781c:	ldc	7, cr15, [r0, #1000]!	; 0x3e8
    7820:	ldmdavs	fp!, {r3, r5, sp, lr}
    7824:	mvnle	r2, r0, lsl #22
    7828:	blcs	2e438 <__assert_fail@plt+0x2b9d0>
    782c:			; <UNDEFINED> instruction: 0xf993d0e8
    7830:	blne	6cf838 <__assert_fail@plt+0x6ccdd0>
    7834:			; <UNDEFINED> instruction: 0xf383fab3
    7838:	bcs	9dac <__assert_fail@plt+0x7344>
    783c:	movwcs	fp, #7960	; 0x1f18
    7840:	adcsle	r2, fp, r0, lsl #22
    7844:			; <UNDEFINED> instruction: 0xf7fae7dc
    7848:	svclt	0x0000ee42
    784c:	ldrdeq	r3, [r1], -r6
    7850:	muleq	r0, r4, r2
    7854:	andeq	r3, r1, r2, ror r5
    7858:	mvnsmi	lr, #737280	; 0xb4000
    785c:	stcmi	14, cr1, [sl], #-12
    7860:	bmi	ab3a7c <__assert_fail@plt+0xab1014>
    7864:	movwcs	fp, #7960	; 0x1f18
    7868:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    786c:	movwcs	fp, #3848	; 0xf08
    7870:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    7874:			; <UNDEFINED> instruction: 0xf04f9203
    7878:	blcs	8080 <__assert_fail@plt+0x5618>
    787c:	svcge	0x0001d03f
    7880:	strmi	sl, [sp], -r2, lsl #28
    7884:	blx	fed7f8d8 <__assert_fail@plt+0xfed7ce70>
    7888:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    788c:	svclt	0x00082c00
    7890:	strbmi	r2, [r1, #769]	; 0x301
    7894:			; <UNDEFINED> instruction: 0xf043bf18
    7898:	bllt	8c84a4 <__assert_fail@plt+0x8c5a3c>
    789c:	strtmi	r4, [r9], -sl, asr #12
    78a0:			; <UNDEFINED> instruction: 0xf7fb4620
    78a4:	ldmiblt	r0!, {r2, r3, r5, r7, fp, sp, lr, pc}^
    78a8:	andeq	lr, r9, r4, lsl #22
    78ac:	ldrtmi	r4, [r9], -r5, asr #8
    78b0:	mrc2	7, 2, pc, cr14, cr14, {7}
    78b4:			; <UNDEFINED> instruction: 0x46044631
    78b8:			; <UNDEFINED> instruction: 0xf7fe4628
    78bc:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    78c0:	bl	66d8cc <__assert_fail@plt+0x66ae64>
    78c4:	strmi	r0, [r5], -r8, lsl #6
    78c8:	blcs	7b8fc <__assert_fail@plt+0x78e94>
    78cc:			; <UNDEFINED> instruction: 0xb11cd1db
    78d0:	mulcc	r0, r4, r9
    78d4:	andle	r2, r4, pc, lsr #22
    78d8:			; <UNDEFINED> instruction: 0xf995b12d
    78dc:	blcs	bd38e4 <__assert_fail@plt+0xbd0e7c>
    78e0:	ldrdcs	sp, [r1], -r1
    78e4:	andcs	lr, r0, r0
    78e8:	blmi	21a114 <__assert_fail@plt+0x2176ac>
    78ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    78f0:	blls	e1960 <__assert_fail@plt+0xdeef8>
    78f4:	qaddle	r4, sl, r4
    78f8:	pop	{r0, r2, ip, sp, pc}
    78fc:			; <UNDEFINED> instruction: 0x461883f0
    7900:			; <UNDEFINED> instruction: 0xf7fae7f2
    7904:	svclt	0x0000ede4
    7908:	andeq	r3, r1, ip, asr #9
    790c:	muleq	r0, r4, r2
    7910:	andeq	r3, r1, r8, asr #8
    7914:	mvnsmi	lr, #737280	; 0xb4000
    7918:	movweq	lr, #6736	; 0x1a50
    791c:	strmi	sp, [ip], -r5, lsr #32
    7920:			; <UNDEFINED> instruction: 0x46054616
    7924:	cmnlt	r1, #56, 6	; 0xe0000000
    7928:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    792c:	addsmi	r4, lr, #201326595	; 0xc000003
    7930:	svclt	0x00884607
    7934:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7938:	bl	1bd990 <__assert_fail@plt+0x1baf28>
    793c:			; <UNDEFINED> instruction: 0xf1090900
    7940:			; <UNDEFINED> instruction: 0xf7fa0001
    7944:	strmi	lr, [r0], r0, ror #28
    7948:	strtmi	fp, [r9], -r0, ror #2
    794c:			; <UNDEFINED> instruction: 0xf7fa463a
    7950:	bl	242f40 <__assert_fail@plt+0x2404d8>
    7954:	ldrtmi	r0, [r2], -r7
    7958:			; <UNDEFINED> instruction: 0xf7fa4621
    795c:	movwcs	lr, #3444	; 0xd74
    7960:	andcc	pc, r9, r8, lsl #16
    7964:	pop	{r6, r9, sl, lr}
    7968:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    796c:	mvnsmi	lr, #12386304	; 0xbd0000
    7970:			; <UNDEFINED> instruction: 0xf7fa4478
    7974:	strtmi	fp, [r0], -r3, lsr #27
    7978:	pop	{r0, r4, r9, sl, lr}
    797c:			; <UNDEFINED> instruction: 0xf7fa43f8
    7980:	pop	{r0, r1, r4, r6, r8, sl, fp, ip, sp, pc}
    7984:			; <UNDEFINED> instruction: 0xf7fa43f8
    7988:	svclt	0x0000bd99
    798c:	andeq	r0, r0, r0, ror #30
    7990:			; <UNDEFINED> instruction: 0x460ab538
    7994:	strmi	r4, [ip], -r5, lsl #12
    7998:			; <UNDEFINED> instruction: 0x4608b119
    799c:	mrc	7, 4, APSR_nzcv, cr2, cr10, {7}
    79a0:	strtmi	r4, [r1], -r2, lsl #12
    79a4:	pop	{r3, r5, r9, sl, lr}
    79a8:			; <UNDEFINED> instruction: 0xf7ff4038
    79ac:	svclt	0x0000bfb3
    79b0:	tstcs	r1, lr, lsl #8
    79b4:	addlt	fp, r5, r0, lsl r5
    79b8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    79bc:			; <UNDEFINED> instruction: 0xf8dfab07
    79c0:	strmi	ip, [r4], -r0, rrx
    79c4:			; <UNDEFINED> instruction: 0xf85344fe
    79c8:	stmdage	r2, {r2, r8, r9, fp, sp}
    79cc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    79d0:	ldrdgt	pc, [r0], -ip
    79d4:	andgt	pc, ip, sp, asr #17
    79d8:	stceq	0, cr15, [r0], {79}	; 0x4f
    79dc:			; <UNDEFINED> instruction: 0xf7fa9301
    79e0:	cdpne	14, 0, cr14, cr2, cr14, {6}
    79e4:	strcs	fp, [r0], #-4024	; 0xfffff048
    79e8:	strtmi	sp, [r0], -r7, lsl #22
    79ec:			; <UNDEFINED> instruction: 0xf7ff9902
    79f0:			; <UNDEFINED> instruction: 0x4604ff91
    79f4:			; <UNDEFINED> instruction: 0xf7fa9802
    79f8:	bmi	2c2de8 <__assert_fail@plt+0x2c0380>
    79fc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    7a00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7a04:	subsmi	r9, sl, r3, lsl #22
    7a08:	strtmi	sp, [r0], -r5, lsl #2
    7a0c:	pop	{r0, r2, ip, sp, pc}
    7a10:	andlt	r4, r3, r0, lsl r0
    7a14:			; <UNDEFINED> instruction: 0xf7fa4770
    7a18:	svclt	0x0000ed5a
    7a1c:	andeq	r3, r1, r0, ror r3
    7a20:	muleq	r0, r4, r2
    7a24:	andeq	r3, r1, r6, lsr r3
    7a28:	mvnsmi	lr, #737280	; 0xb4000
    7a2c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    7a30:	bmi	d5949c <__assert_fail@plt+0xd56a34>
    7a34:	blmi	d73c48 <__assert_fail@plt+0xd711e0>
    7a38:			; <UNDEFINED> instruction: 0xf996447a
    7a3c:	ldmpl	r3, {lr}^
    7a40:	movwls	r6, #6171	; 0x181b
    7a44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a48:	eorsle	r2, r4, r0, lsl #24
    7a4c:	strmi	r4, [r8], r5, lsl #12
    7a50:			; <UNDEFINED> instruction: 0x46394630
    7a54:	stmda	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a58:			; <UNDEFINED> instruction: 0x56361834
    7a5c:	suble	r2, ip, r0, lsl #28
    7a60:	svceq	0x0000f1b9
    7a64:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    7a68:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    7a6c:	mrc	7, 1, APSR_nzcv, cr6, cr10, {7}
    7a70:	eorsle	r2, r5, r0, lsl #16
    7a74:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    7a78:	movwcs	r4, #1641	; 0x669
    7a7c:	andvs	pc, r0, sp, lsl #17
    7a80:			; <UNDEFINED> instruction: 0xf88d4648
    7a84:			; <UNDEFINED> instruction: 0xf7fe3001
    7a88:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    7a8c:	andeq	pc, r0, r8, asr #17
    7a90:	mulcc	r1, r3, r9
    7a94:	svclt	0x00181af6
    7a98:	blcs	112a4 <__assert_fail@plt+0xe83c>
    7a9c:	strcs	fp, [r1], -r8, lsl #30
    7aa0:	andcc	fp, r2, lr, asr fp
    7aa4:	strtpl	r1, [r1], -r6, lsr #16
    7aa8:			; <UNDEFINED> instruction: 0x4638b119
    7aac:	mrc	7, 0, APSR_nzcv, cr6, cr10, {7}
    7ab0:			; <UNDEFINED> instruction: 0x464cb318
    7ab4:	bmi	5dfb74 <__assert_fail@plt+0x5dd10c>
    7ab8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    7abc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ac0:	subsmi	r9, sl, r1, lsl #22
    7ac4:			; <UNDEFINED> instruction: 0x4620d11e
    7ac8:	pop	{r0, r1, ip, sp, pc}
    7acc:			; <UNDEFINED> instruction: 0x463983f0
    7ad0:			; <UNDEFINED> instruction: 0xf7fa4620
    7ad4:			; <UNDEFINED> instruction: 0xf8c8ec5c
    7ad8:	strtmi	r0, [r0], #-0
    7adc:	strb	r6, [sl, r8, lsr #32]!
    7ae0:			; <UNDEFINED> instruction: 0x46204639
    7ae4:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    7ae8:	andeq	pc, r0, r8, asr #17
    7aec:	strtpl	r1, [r1], -r6, lsr #16
    7af0:			; <UNDEFINED> instruction: 0x4638b131
    7af4:	ldcl	7, cr15, [r2, #1000]!	; 0x3e8
    7af8:	eorvs	fp, ip, r0, lsl r9
    7afc:	ldrb	r2, [sl, r0, lsl #8]
    7b00:	ldrb	r6, [r8, lr, lsr #32]
    7b04:	stcl	7, cr15, [r2], #1000	; 0x3e8
    7b08:	strdeq	r3, [r1], -ip
    7b0c:	muleq	r0, r4, r2
    7b10:	andeq	r2, r0, r6, lsr #9
    7b14:	andeq	r3, r1, sl, ror r2
    7b18:			; <UNDEFINED> instruction: 0x4604b510
    7b1c:	stmdacs	sl, {r0, sp, lr, pc}
    7b20:	strtmi	sp, [r0], -r6
    7b24:	mcr	7, 3, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    7b28:	mvnsle	r1, r3, asr #24
    7b2c:	ldclt	0, cr2, [r0, #-4]
    7b30:	ldclt	0, cr2, [r0, #-0]
    7b34:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    7b38:	svclt	0x0000e002
    7b3c:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    7b40:	b	13f5008 <__assert_fail@plt+0x13f25a0>
    7b44:	b	13c8c50 <__assert_fail@plt+0x13c61e8>
    7b48:	b	fe50905c <__assert_fail@plt+0xfe5065f4>
    7b4c:	svclt	0x00080f05
    7b50:	svceq	0x0002ea90
    7b54:	b	15377d8 <__assert_fail@plt+0x1534d70>
    7b58:	b	154ab60 <__assert_fail@plt+0x15480f8>
    7b5c:	b	1fcab6c <__assert_fail@plt+0x1fc8104>
    7b60:	b	1fdecf8 <__assert_fail@plt+0x1fdc290>
    7b64:			; <UNDEFINED> instruction: 0xf0005c65
    7b68:	b	13e7ef8 <__assert_fail@plt+0x13e5490>
    7b6c:	bl	ff51ccc4 <__assert_fail@plt+0xff51a25c>
    7b70:	svclt	0x00b85555
    7b74:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    7b78:	b	fe018c30 <__assert_fail@plt+0xfe0161c8>
    7b7c:	b	fe04838c <__assert_fail@plt+0xfe045924>
    7b80:	b	fe088794 <__assert_fail@plt+0xfe085d2c>
    7b84:	b	fe0c7b8c <__assert_fail@plt+0xfe0c5124>
    7b88:	b	fe007f94 <__assert_fail@plt+0xfe00552c>
    7b8c:	b	fe04839c <__assert_fail@plt+0xfe045934>
    7b90:	ldccs	3, cr0, [r6, #-12]!
    7b94:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    7b98:	svcmi	0x0000f011
    7b9c:	tstcc	r1, pc, asr #20
    7ba0:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    7ba4:	tstcc	r1, ip, asr #20
    7ba8:	submi	sp, r0, #2
    7bac:	cmpeq	r1, r1, ror #22
    7bb0:	svcmi	0x0000f013
    7bb4:	movwcc	lr, #14927	; 0x3a4f
    7bb8:	tstcc	r3, #76, 20	; 0x4c000
    7bbc:	subsmi	sp, r2, #2
    7bc0:	movteq	lr, #15203	; 0x3b63
    7bc4:	svceq	0x0005ea94
    7bc8:	adchi	pc, r7, r0
    7bcc:	streq	pc, [r1], #-420	; 0xfffffe5c
    7bd0:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    7bd4:	blx	be810 <__assert_fail@plt+0xbbda8>
    7bd8:	blx	8c6c18 <__assert_fail@plt+0x8c41b0>
    7bdc:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    7be0:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    7be4:	vpmax.s8	d15, d14, d3
    7be8:	blx	10cddf0 <__assert_fail@plt+0x10cb388>
    7bec:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    7bf0:			; <UNDEFINED> instruction: 0xf1a5e00e
    7bf4:			; <UNDEFINED> instruction: 0xf10e0520
    7bf8:	bcs	4b480 <__assert_fail@plt+0x48a18>
    7bfc:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    7c00:			; <UNDEFINED> instruction: 0xf04cbf28
    7c04:	blx	10cac14 <__assert_fail@plt+0x10c81ac>
    7c08:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    7c0c:	mvnvc	lr, r1, asr fp
    7c10:	strmi	pc, [r0, #-1]
    7c14:			; <UNDEFINED> instruction: 0xf04fd507
    7c18:			; <UNDEFINED> instruction: 0xf1dc0e00
    7c1c:	bl	1f8ac24 <__assert_fail@plt+0x1f881bc>
    7c20:	bl	1b87c28 <__assert_fail@plt+0x1b851c0>
    7c24:			; <UNDEFINED> instruction: 0xf5b10101
    7c28:	tstle	fp, #128, 30	; 0x200
    7c2c:	svcne	0x0000f5b1
    7c30:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    7c34:	eorseq	lr, r0, pc, asr sl
    7c38:			; <UNDEFINED> instruction: 0x0c3cea4f
    7c3c:	streq	pc, [r1], #-260	; 0xfffffefc
    7c40:	subpl	lr, r4, #323584	; 0x4f000
    7c44:	svceq	0x0080f512
    7c48:	addshi	pc, sl, r0, lsl #1
    7c4c:	svcmi	0x0000f1bc
    7c50:	b	17f7878 <__assert_fail@plt+0x17f4e10>
    7c54:			; <UNDEFINED> instruction: 0xf1500c50
    7c58:	bl	1047c60 <__assert_fail@plt+0x10451f8>
    7c5c:	b	105c074 <__assert_fail@plt+0x105960c>
    7c60:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    7c64:	mcrreq	10, 5, lr, ip, cr15
    7c68:	bl	1058170 <__assert_fail@plt+0x1055708>
    7c6c:	stfccs	f0, [r1], {1}
    7c70:			; <UNDEFINED> instruction: 0xf5b1bf28
    7c74:	rscle	r1, r9, #128, 30	; 0x200
    7c78:	svceq	0x0000f091
    7c7c:	strmi	fp, [r1], -r4, lsl #30
    7c80:	blx	fec4fc88 <__assert_fail@plt+0xfec4d220>
    7c84:	svclt	0x0008f381
    7c88:			; <UNDEFINED> instruction: 0xf1a33320
    7c8c:			; <UNDEFINED> instruction: 0xf1b3030b
    7c90:	ble	308518 <__assert_fail@plt+0x305ab0>
    7c94:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    7c98:	ldfeqd	f7, [r4], {2}
    7c9c:	andeq	pc, ip, #-2147483600	; 0x80000030
    7ca0:			; <UNDEFINED> instruction: 0xf00cfa01
    7ca4:			; <UNDEFINED> instruction: 0xf102fa21
    7ca8:			; <UNDEFINED> instruction: 0xf102e00c
    7cac:	svclt	0x00d80214
    7cb0:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    7cb4:			; <UNDEFINED> instruction: 0xf102fa01
    7cb8:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    7cbc:	b	1077c34 <__assert_fail@plt+0x10751cc>
    7cc0:	addsmi	r0, r0, ip, lsl #2
    7cc4:	svclt	0x00a21ae4
    7cc8:	tstpl	r4, r1, lsl #22
    7ccc:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    7cd0:	streq	lr, [r4], #-2671	; 0xfffff591
    7cd4:	ble	716d58 <__assert_fail@plt+0x7142f0>
    7cd8:	cfstrsle	mvf3, [lr], {12}
    7cdc:	ldreq	pc, [r4], #-260	; 0xfffffefc
    7ce0:	eoreq	pc, r0, #196, 2	; 0x31
    7ce4:			; <UNDEFINED> instruction: 0xf004fa20
    7ce8:	vpmax.u8	d15, d2, d1
    7cec:	andeq	lr, r3, r0, asr #20
    7cf0:	vpmax.u8	d15, d4, d17
    7cf4:	tsteq	r3, r5, asr #20
    7cf8:			; <UNDEFINED> instruction: 0xf1c4bd30
    7cfc:			; <UNDEFINED> instruction: 0xf1c4040c
    7d00:	blx	808588 <__assert_fail@plt+0x805b20>
    7d04:	blx	83d14 <__assert_fail@plt+0x812ac>
    7d08:	b	1044920 <__assert_fail@plt+0x1041eb8>
    7d0c:	strtmi	r0, [r9], -r3
    7d10:	blx	8771d8 <__assert_fail@plt+0x874770>
    7d14:	strtmi	pc, [r9], -r4
    7d18:			; <UNDEFINED> instruction: 0xf094bd30
    7d1c:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    7d20:	svclt	0x00061380
    7d24:	orrne	pc, r0, r1, lsl #9
    7d28:	cfstrscc	mvf3, [r1, #-4]
    7d2c:	b	2001a6c <__assert_fail@plt+0x1fff004>
    7d30:	svclt	0x00185c64
    7d34:			; <UNDEFINED> instruction: 0x5c65ea7f
    7d38:	b	fe53bde4 <__assert_fail@plt+0xfe53937c>
    7d3c:	svclt	0x00080f05
    7d40:	svceq	0x0002ea90
    7d44:	b	153bd60 <__assert_fail@plt+0x15392f8>
    7d48:	svclt	0x00040c00
    7d4c:			; <UNDEFINED> instruction: 0x46104619
    7d50:	b	fe477218 <__assert_fail@plt+0xfe4747b0>
    7d54:	svclt	0x001e0f03
    7d58:	andcs	r2, r0, r0, lsl #2
    7d5c:	b	17f7224 <__assert_fail@plt+0x17f47bc>
    7d60:	tstle	r5, r4, asr ip
    7d64:	cmpmi	r9, r0, asr #32
    7d68:			; <UNDEFINED> instruction: 0xf041bf28
    7d6c:	ldflts	f4, [r0, #-0]
    7d70:	streq	pc, [r0], #1300	; 0x514
    7d74:			; <UNDEFINED> instruction: 0xf501bf3c
    7d78:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    7d7c:	strmi	pc, [r0, #-1]
    7d80:	mvnsmi	pc, r5, asr #32
    7d84:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    7d88:	andeq	pc, r0, pc, asr #32
    7d8c:	b	1ff7254 <__assert_fail@plt+0x1ff47ec>
    7d90:	svclt	0x001a5c64
    7d94:			; <UNDEFINED> instruction: 0x46104619
    7d98:			; <UNDEFINED> instruction: 0x5c65ea7f
    7d9c:			; <UNDEFINED> instruction: 0x460bbf1c
    7da0:	b	14195b0 <__assert_fail@plt+0x1416b48>
    7da4:	svclt	0x00063401
    7da8:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    7dac:	svceq	0x0003ea91
    7db0:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    7db4:	svclt	0x0000bd30
    7db8:	svceq	0x0000f090
    7dbc:	tstcs	r0, r4, lsl #30
    7dc0:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    7dc4:	strvs	pc, [r0], #1103	; 0x44f
    7dc8:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    7dcc:	streq	pc, [r0, #-79]	; 0xffffffb1
    7dd0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7dd4:	svclt	0x0000e750
    7dd8:	svceq	0x0000f090
    7ddc:	tstcs	r0, r4, lsl #30
    7de0:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    7de4:	strvs	pc, [r0], #1103	; 0x44f
    7de8:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    7dec:	strmi	pc, [r0, #-16]
    7df0:	submi	fp, r0, #72, 30	; 0x120
    7df4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    7df8:	svclt	0x0000e73e
    7dfc:	b	13c7f0c <__assert_fail@plt+0x13c54a4>
    7e00:	b	13c8590 <__assert_fail@plt+0x13c5b28>
    7e04:	b	13c82d0 <__assert_fail@plt+0x13c5868>
    7e08:	svclt	0x001f7002
    7e0c:	cmnmi	pc, #18	; <UNPREDICTABLE>
    7e10:	svcmi	0x007ff093
    7e14:	msrpl	SPSR_, r1, lsl #1
    7e18:			; <UNDEFINED> instruction: 0xf0324770
    7e1c:	svclt	0x0008427f
    7e20:			; <UNDEFINED> instruction: 0xf0934770
    7e24:	svclt	0x00044f7f
    7e28:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    7e2c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    7e30:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    7e34:	strmi	pc, [r0, #-1]
    7e38:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    7e3c:	svclt	0x0000e71c
    7e40:	andeq	lr, r1, #80, 20	; 0x50000
    7e44:	ldrbmi	fp, [r0, -r8, lsl #30]!
    7e48:			; <UNDEFINED> instruction: 0xf04fb530
    7e4c:	and	r0, sl, r0, lsl #10
    7e50:	andeq	lr, r1, #80, 20	; 0x50000
    7e54:	ldrbmi	fp, [r0, -r8, lsl #30]!
    7e58:			; <UNDEFINED> instruction: 0xf011b530
    7e5c:	strle	r4, [r2, #-1280]	; 0xfffffb00
    7e60:	bl	1858768 <__assert_fail@plt+0x1855d00>
    7e64:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    7e68:			; <UNDEFINED> instruction: 0xf1046480
    7e6c:	b	17c8f3c <__assert_fail@plt+0x17c64d4>
    7e70:			; <UNDEFINED> instruction: 0xf43f5c91
    7e74:			; <UNDEFINED> instruction: 0xf04faed8
    7e78:	b	17c868c <__assert_fail@plt+0x17c5c24>
    7e7c:	svclt	0x00180cdc
    7e80:	b	17d4694 <__assert_fail@plt+0x17d1c2c>
    7e84:	svclt	0x00180cdc
    7e88:	bl	9469c <__assert_fail@plt+0x91c34>
    7e8c:			; <UNDEFINED> instruction: 0xf1c202dc
    7e90:	blx	8b18 <__assert_fail@plt+0x60b0>
    7e94:	blx	846ea8 <__assert_fail@plt+0x844440>
    7e98:	blx	83ea8 <__assert_fail@plt+0x81440>
    7e9c:	b	10476b0 <__assert_fail@plt+0x1044c48>
    7ea0:	blx	847ee0 <__assert_fail@plt+0x845478>
    7ea4:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    7ea8:	svclt	0x0000e6bd
    7eac:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    7eb0:	svclt	0x00be2900
    7eb4:			; <UNDEFINED> instruction: 0xf04f2000
    7eb8:	and	r4, r6, r0, lsl #2
    7ebc:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    7ec0:			; <UNDEFINED> instruction: 0xf06fbf1c
    7ec4:			; <UNDEFINED> instruction: 0xf04f4100
    7ec8:			; <UNDEFINED> instruction: 0xf00030ff
    7ecc:			; <UNDEFINED> instruction: 0xf1adb857
    7ed0:	stmdb	sp!, {r3, sl, fp}^
    7ed4:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    7ed8:	blcs	3eb04 <__assert_fail@plt+0x3c09c>
    7edc:			; <UNDEFINED> instruction: 0xf000db1a
    7ee0:			; <UNDEFINED> instruction: 0xf8ddf853
    7ee4:	ldmib	sp, {r2, sp, lr, pc}^
    7ee8:	andlt	r2, r4, r2, lsl #6
    7eec:	submi	r4, r0, #112, 14	; 0x1c00000
    7ef0:	cmpeq	r1, r1, ror #22
    7ef4:	blle	6d2afc <__assert_fail@plt+0x6d0094>
    7ef8:			; <UNDEFINED> instruction: 0xf846f000
    7efc:	ldrd	pc, [r4], -sp
    7f00:	movwcs	lr, #10717	; 0x29dd
    7f04:	submi	fp, r0, #4
    7f08:	cmpeq	r1, r1, ror #22
    7f0c:	bl	18d885c <__assert_fail@plt+0x18d5df4>
    7f10:	ldrbmi	r0, [r0, -r3, asr #6]!
    7f14:	bl	18d8864 <__assert_fail@plt+0x18d5dfc>
    7f18:			; <UNDEFINED> instruction: 0xf0000343
    7f1c:			; <UNDEFINED> instruction: 0xf8ddf835
    7f20:	ldmib	sp, {r2, sp, lr, pc}^
    7f24:	andlt	r2, r4, r2, lsl #6
    7f28:	bl	1858830 <__assert_fail@plt+0x1855dc8>
    7f2c:	ldrbmi	r0, [r0, -r1, asr #2]!
    7f30:	bl	18d8880 <__assert_fail@plt+0x18d5e18>
    7f34:			; <UNDEFINED> instruction: 0xf0000343
    7f38:			; <UNDEFINED> instruction: 0xf8ddf827
    7f3c:	ldmib	sp, {r2, sp, lr, pc}^
    7f40:	andlt	r2, r4, r2, lsl #6
    7f44:	bl	18d8894 <__assert_fail@plt+0x18d5e2c>
    7f48:	ldrbmi	r0, [r0, -r3, asr #6]!
    7f4c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    7f50:	svclt	0x00082900
    7f54:	svclt	0x001c2800
    7f58:	mvnscc	pc, pc, asr #32
    7f5c:	rscscc	pc, pc, pc, asr #32
    7f60:	stmdalt	ip, {ip, sp, lr, pc}
    7f64:	stfeqd	f7, [r8], {173}	; 0xad
    7f68:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    7f6c:			; <UNDEFINED> instruction: 0xf80cf000
    7f70:	ldrd	pc, [r4], -sp
    7f74:	movwcs	lr, #10717	; 0x29dd
    7f78:	ldrbmi	fp, [r0, -r4]!
    7f7c:			; <UNDEFINED> instruction: 0xf04fb502
    7f80:			; <UNDEFINED> instruction: 0xf7fa0008
    7f84:	vstrlt.16	s28, [r2, #-412]	; 0xfffffe64	; <UNPREDICTABLE>
    7f88:	svclt	0x00084299
    7f8c:	push	{r4, r7, r9, lr}
    7f90:			; <UNDEFINED> instruction: 0x46044ff0
    7f94:	andcs	fp, r0, r8, lsr pc
    7f98:			; <UNDEFINED> instruction: 0xf8dd460d
    7f9c:	svclt	0x0038c024
    7fa0:	cmnle	fp, #1048576	; 0x100000
    7fa4:			; <UNDEFINED> instruction: 0x46994690
    7fa8:			; <UNDEFINED> instruction: 0xf283fab3
    7fac:	rsbsle	r2, r0, r0, lsl #22
    7fb0:			; <UNDEFINED> instruction: 0xf385fab5
    7fb4:	rsble	r2, r8, r0, lsl #26
    7fb8:			; <UNDEFINED> instruction: 0xf1a21ad2
    7fbc:	blx	24b844 <__assert_fail@plt+0x248ddc>
    7fc0:	blx	246bd0 <__assert_fail@plt+0x244168>
    7fc4:			; <UNDEFINED> instruction: 0xf1c2f30e
    7fc8:	b	12c9c50 <__assert_fail@plt+0x12c71e8>
    7fcc:	blx	a0abe0 <__assert_fail@plt+0xa08178>
    7fd0:	b	1304bf4 <__assert_fail@plt+0x130218c>
    7fd4:	blx	20abe8 <__assert_fail@plt+0x208180>
    7fd8:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    7fdc:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    7fe0:	andcs	fp, r0, ip, lsr pc
    7fe4:	movwle	r4, #42497	; 0xa601
    7fe8:	bl	fed0fff4 <__assert_fail@plt+0xfed0d58c>
    7fec:	blx	901c <__assert_fail@plt+0x65b4>
    7ff0:	blx	844430 <__assert_fail@plt+0x8419c8>
    7ff4:	bl	1984c18 <__assert_fail@plt+0x19821b0>
    7ff8:	tstmi	r9, #46137344	; 0x2c00000
    7ffc:	bcs	18244 <__assert_fail@plt+0x157dc>
    8000:	b	13fc0f8 <__assert_fail@plt+0x13f9690>
    8004:	b	13ca174 <__assert_fail@plt+0x13c770c>
    8008:	b	120a57c <__assert_fail@plt+0x1207b14>
    800c:	ldrmi	r7, [r6], -fp, asr #17
    8010:	bl	fed40044 <__assert_fail@plt+0xfed3d5dc>
    8014:	bl	1948c3c <__assert_fail@plt+0x19461d4>
    8018:	ldmne	fp, {r0, r3, r9, fp}^
    801c:	beq	2c2d4c <__assert_fail@plt+0x2c02e4>
    8020:			; <UNDEFINED> instruction: 0xf14a1c5c
    8024:	cfsh32cc	mvfx0, mvfx1, #0
    8028:	strbmi	sp, [sp, #-7]
    802c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    8030:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    8034:	adfccsz	f4, f1, #5.0
    8038:	blx	17c81c <__assert_fail@plt+0x179db4>
    803c:	blx	945c60 <__assert_fail@plt+0x9431f8>
    8040:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    8044:	vseleq.f32	s30, s28, s11
    8048:	blx	94e450 <__assert_fail@plt+0x94b9e8>
    804c:	b	110605c <__assert_fail@plt+0x11035f4>
    8050:			; <UNDEFINED> instruction: 0xf1a2040e
    8054:			; <UNDEFINED> instruction: 0xf1c20720
    8058:	blx	2098e0 <__assert_fail@plt+0x206e78>
    805c:	blx	144c6c <__assert_fail@plt+0x142204>
    8060:	blx	145c84 <__assert_fail@plt+0x14321c>
    8064:	b	1104874 <__assert_fail@plt+0x1101e0c>
    8068:	blx	908c8c <__assert_fail@plt+0x906224>
    806c:	bl	118588c <__assert_fail@plt+0x1182e24>
    8070:	teqmi	r3, #1073741824	; 0x40000000
    8074:	strbmi	r1, [r5], -r0, lsl #21
    8078:	tsteq	r3, r1, ror #22
    807c:	svceq	0x0000f1bc
    8080:	stmib	ip, {r0, ip, lr, pc}^
    8084:	pop	{r8, sl, lr}
    8088:	blx	fed2c050 <__assert_fail@plt+0xfed295e8>
    808c:	msrcc	CPSR_, #132, 6	; 0x10000002
    8090:	blx	fee41ee0 <__assert_fail@plt+0xfee3f478>
    8094:	blx	fed84abc <__assert_fail@plt+0xfed82054>
    8098:	eorcc	pc, r0, #335544322	; 0x14000002
    809c:	orrle	r2, fp, r0, lsl #26
    80a0:	svclt	0x0000e7f3
    80a4:	mvnsmi	lr, #737280	; 0xb4000
    80a8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    80ac:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    80b0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    80b4:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80b8:	blne	1d992b4 <__assert_fail@plt+0x1d9684c>
    80bc:	strhle	r1, [sl], -r6
    80c0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    80c4:	svccc	0x0004f855
    80c8:	strbmi	r3, [sl], -r1, lsl #8
    80cc:	ldrtmi	r4, [r8], -r1, asr #12
    80d0:	adcmi	r4, r6, #152, 14	; 0x2600000
    80d4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    80d8:	svclt	0x000083f8
    80dc:	andeq	r2, r1, lr, asr #17
    80e0:	andeq	r2, r1, r4, asr #17
    80e4:	svclt	0x00004770
    80e8:	tstcs	r0, r2, lsl #22
    80ec:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    80f0:	bllt	dc60e0 <__assert_fail@plt+0xdc3678>
    80f4:	andeq	r2, r1, r4, lsl pc

Disassembly of section .fini:

000080f8 <.fini>:
    80f8:	push	{r3, lr}
    80fc:	pop	{r3, pc}
