<stg><name>bucket_unit_csim_sr_Loop_VITIS_LOOP_226_5_proc10</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="36" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="82" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i82 %CFIFO, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="43" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %num_padd_ops, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:3 %num_padd_ops_read = read i13 @_ssdm_op_Read.ap_fifo.i13P0A, i13 %num_padd_ops

]]></Node>
<StgValue><ssdm name="num_padd_ops_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="82" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i82 %CFIFO, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="43" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i43 %BFIFO_2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln0 = br void %.split25.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.split25.i:0 %i = phi i13 %i_3, void, i13 0, void %entry

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split25.i:1 %i_3 = add i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split25.i:2 %icmp_ln878 = icmp_eq  i13 %i, i13 %num_padd_ops_read

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split25.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8191, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split25.i:4 %br_ln226 = br i1 %icmp_ln878, void, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="82" op_0_bw="82" op_1_bw="82">
<![CDATA[
:2 %tmp_V_1 = read i82 @_ssdm_op_Read.ap_fifo.volatile.i82P0A, i82 %CFIFO

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmpVal1_V = partselect i4 @_ssdm_op_PartSelect.i4.i82.i32.i32, i82 %tmp_V_1, i32 78, i32 81

]]></Node>
<StgValue><ssdm name="tmpVal1_V"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %tmpVal2_V = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 65, i32 77

]]></Node>
<StgValue><ssdm name="tmpVal2_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmpVal2_V_1 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 52, i32 64

]]></Node>
<StgValue><ssdm name="tmpVal2_V_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmpVal2_V_2 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 39, i32 51

]]></Node>
<StgValue><ssdm name="tmpVal2_V_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %tmpVal2_V_3 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 26, i32 38

]]></Node>
<StgValue><ssdm name="tmpVal2_V_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="82" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmpVal2_V_4 = partselect i13 @_ssdm_op_PartSelect.i13.i82.i32.i32, i82 %tmp_V_1, i32 13, i32 25

]]></Node>
<StgValue><ssdm name="tmpVal2_V_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="82">
<![CDATA[
:9 %Part2_V = trunc i82 %tmp_V_1

]]></Node>
<StgValue><ssdm name="Part2_V"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="33" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="32" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="31" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="30" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="29" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="28" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="27" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="26" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="25" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="24" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="23" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="22" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="21" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="20" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="72" st_id="17" stage="19" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="73" st_id="18" stage="18" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="74" st_id="19" stage="17" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="16" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="76" st_id="21" stage="15" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="77" st_id="22" stage="14" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="78" st_id="23" stage="13" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="79" st_id="24" stage="12" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="80" st_id="25" stage="11" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="81" st_id="26" stage="10" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="82" st_id="27" stage="9" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="83" st_id="28" stage="8" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="84" st_id="29" stage="7" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="85" st_id="30" stage="6" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="86" st_id="31" stage="5" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="87" st_id="32" stage="4" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="88" st_id="33" stage="3" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="89" st_id="34" stage="2" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="90" st_id="35" stage="1" lat="33">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="39" op_0_bw="39" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13">
<![CDATA[
:10 %padd_ret_i = call i39 @padd, i13 %tmpVal2_V, i13 %tmpVal2_V_1, i13 %tmpVal2_V_2, i13 %tmpVal2_V_3, i13 %tmpVal2_V_4, i13 %Part2_V

]]></Node>
<StgValue><ssdm name="padd_ret_i"/></StgValue>
</operation>

<operation id="91" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="39">
<![CDATA[
:11 %v2_V_7 = extractvalue i39 %padd_ret_i

]]></Node>
<StgValue><ssdm name="v2_V_7"/></StgValue>
</operation>

<operation id="92" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="39">
<![CDATA[
:12 %v2_V_6 = extractvalue i39 %padd_ret_i

]]></Node>
<StgValue><ssdm name="v2_V_6"/></StgValue>
</operation>

<operation id="93" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="39">
<![CDATA[
:13 %v2_V = extractvalue i39 %padd_ret_i

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="94" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="95" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="96" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="43" op_0_bw="43" op_1_bw="4" op_2_bw="13" op_3_bw="13" op_4_bw="13">
<![CDATA[
:14 %p_Result_s = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i4.i13.i13.i13, i4 %tmpVal1_V, i13 %v2_V_7, i13 %v2_V_6, i13 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="97" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="43" op_2_bw="43">
<![CDATA[
:15 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i43P0A, i43 %BFIFO_2, i43 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="98" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:16 %br_ln226 = br void %.split25.i

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="99" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
