<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>Pandemic.X86.X86InternalOperandDescriptions &mdash; Pandemic  documentation</title>
    
    <link rel="stylesheet" href="../../../_static/default.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../',
        VERSION:     '',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../_static/doctools.js"></script>
    <link rel="top" title="Pandemic  documentation" href="../../../index.html" />
    <link rel="up" title="Module code" href="../../index.html" /> 
  </head>
  <body role="document">
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li><a href="../../../index.html">Pandemic  documentation</a> &raquo;</li>
          <li><a href="../../index.html" accesskey="U">Module code</a> &raquo;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for Pandemic.X86.X86InternalOperandDescriptions</h1><div class="highlight"><pre>
<span class="sd">&quot;&quot;&quot;This module defines the classes for the Abstract Operand Type Description</span>
<span class="sd">Language, all of which derive from :class:`X86AOTDL`.  Additionally, the list</span>
<span class="sd">:data:`AOTtoAOTDL` contains one :class:`X86AOTDL` object for each </span>
<span class="sd">:class:`.AOTElt` abstract operand type.&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">X86</span> <span class="kn">import</span> <span class="o">*</span>
<span class="kn">from</span> <span class="nn">X86InternalOperand</span> <span class="kn">import</span> <span class="o">*</span>

<span class="c"># AOTDL:  Abstract Operand Type Description Language</span>
<div class="viewcode-block" id="X86AOTDL"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.X86AOTDL">[docs]</a><span class="k">class</span> <span class="nc">X86AOTDL</span><span class="p">(</span><span class="nb">object</span><span class="p">):</span> 
	<span class="sd">&quot;&quot;&quot;Base class for all AOTDL elements.&quot;&quot;&quot;</span>
	<span class="k">pass</span>
</div>
<div class="viewcode-block" id="Exact"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.Exact">[docs]</a><span class="k">class</span> <span class="nc">Exact</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span>
	<span class="sd">&quot;&quot;&quot;AOTDL element that specifies an :class:`.Operand` exactly.</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.Operand` value: the precise operand specified</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">v</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">value</span> <span class="o">=</span> <span class="n">v</span>
</div>
<div class="viewcode-block" id="ExactSeg"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.ExactSeg">[docs]</a><span class="k">class</span> <span class="nc">ExactSeg</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span> 
	<span class="sd">&quot;&quot;&quot;AOTDL element that specifies a :class:`.Mem16` or :class:`.Mem32` exactly,</span>
<span class="sd">	where the segment is allowed to differ.</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.MemExpr` value: the precise operand specified</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">v</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">value</span> <span class="o">=</span> <span class="n">v</span>
</div>
<div class="viewcode-block" id="GPart"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.GPart">[docs]</a><span class="k">class</span> <span class="nc">GPart</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span>
	<span class="sd">&quot;&quot;&quot;AOTDL element that specifies any :class:`.Register` within some family</span>
<span class="sd">	(i.e., some class derived from :class:`.Register`).</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.Register` archetype: the register family specified</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">a</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">archetype</span> <span class="o">=</span> <span class="n">a</span>
</div>
<div class="viewcode-block" id="RegOrMem"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.RegOrMem">[docs]</a><span class="k">class</span> <span class="nc">RegOrMem</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span>
	<span class="sd">&quot;&quot;&quot;AOTDL element that specifies either any :class:`.Register` from some </span>
<span class="sd">	family, or a memory expression specified by access size.  Either component</span>
<span class="sd">	may be illegal; in which case, the corresponding member is ``None``.</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.Register` reg: the register family specified, or ``None``</span>
<span class="sd">	:ivar `.MSElt` mem: the memory access size, or ``None``</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">reg</span><span class="p">,</span><span class="n">mem</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">reg</span><span class="p">,</span><span class="n">s</span><span class="o">.</span><span class="n">mem</span> <span class="o">=</span> <span class="n">reg</span><span class="p">,</span><span class="n">mem</span>
</div>
<div class="viewcode-block" id="ImmEnc"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.ImmEnc">[docs]</a><span class="k">class</span> <span class="nc">ImmEnc</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span> 
	<span class="sd">&quot;&quot;&quot;AOTDL element that specifies an operand that is encoded as an immediate.</span>
<span class="sd">	Its *archetype* field may specify:</span>
<span class="sd">	</span>
<span class="sd">	* An :class:`.Immediate` operand</span>
<span class="sd">	* A :class:`.MemExpr`, which is not permitted to use base or index registers</span>
<span class="sd">	* A :class:`.JccTarget`</span>
<span class="sd">	* A :class:`.FarTarget`</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.Operand` archetype: the type of operand described by this AOTDL</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">a</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">archetype</span> <span class="o">=</span> <span class="n">a</span>
</div>
<div class="viewcode-block" id="SignedImm"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.SignedImm">[docs]</a><span class="k">class</span> <span class="nc">SignedImm</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span> 
	<span class="sd">&quot;&quot;&quot;AOTDL element that specifies an operand that is encoded as an 8-bit </span>
<span class="sd">	immediate, which is interpreted as a larger value.  Its *archetype* field may</span>
<span class="sd">	specify:</span>
<span class="sd">	</span>
<span class="sd">	* An :class:`.Immediate` operand</span>
<span class="sd">	* A :class:`.JccTarget`</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.Operand` archetype: the type of operand described by this AOTDL</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">a</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">archetype</span> <span class="o">=</span> <span class="n">a</span>
</div>
<div class="viewcode-block" id="SizePrefix"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.SizePrefix">[docs]</a><span class="k">class</span> <span class="nc">SizePrefix</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span>
	<span class="sd">&quot;&quot;&quot;AOTDL element that differs depending upon the operand size prefix.</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.X86AOTDL` yes: if the prefix is present</span>
<span class="sd">	:ivar `.X86AOTDL` no: if the prefix is absent</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">yes</span><span class="p">,</span><span class="n">no</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">yes</span><span class="p">,</span><span class="n">s</span><span class="o">.</span><span class="n">no</span> <span class="o">=</span> <span class="n">yes</span><span class="p">,</span><span class="n">no</span>
</div>
<div class="viewcode-block" id="AddrPrefix"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.AddrPrefix">[docs]</a><span class="k">class</span> <span class="nc">AddrPrefix</span><span class="p">(</span><span class="n">X86AOTDL</span><span class="p">):</span> 
	<span class="sd">&quot;&quot;&quot;AOTDL element that differs depending upon the address size prefix.</span>
<span class="sd">	</span>
<span class="sd">	:ivar `.X86AOTDL` yes: if the prefix is present</span>
<span class="sd">	:ivar `.X86AOTDL` no: if the prefix is absent</span>
<span class="sd">	&quot;&quot;&quot;</span>
	<span class="k">def</span> <span class="nf">__init__</span><span class="p">(</span><span class="n">s</span><span class="p">,</span><span class="n">yes</span><span class="p">,</span><span class="n">no</span><span class="p">):</span> <span class="n">s</span><span class="o">.</span><span class="n">yes</span><span class="p">,</span><span class="n">s</span><span class="o">.</span><span class="n">no</span> <span class="o">=</span> <span class="n">yes</span><span class="p">,</span><span class="n">no</span>
</div>
<span class="n">AOTtoAOTDL</span> <span class="o">=</span> <span class="p">[</span><span class="bp">None</span><span class="p">]</span><span class="o">*</span><span class="p">(</span><span class="n">X86_INTERNAL_OPERAND_LAST</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span>

<div class="viewcode-block" id="v"><a class="viewcode-back" href="../../../Pandemic.X86.html#Pandemic.X86.X86InternalOperandDescriptions.v">[docs]</a><span class="k">def</span> <span class="nf">v</span><span class="p">(</span><span class="n">o</span><span class="p">):</span> <span class="k">return</span> <span class="n">o</span><span class="o">.</span><span class="n">IntValue</span><span class="p">()</span>
</div>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OAL</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Al</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OALR8L</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Al</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OCL</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Cl</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OCLR9L</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Cl</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ODLR10L</span><span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Dl</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OBLR11L</span><span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Bl</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OAHR12L</span><span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Ah</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OCHR13L</span><span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Ch</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ODHR14L</span><span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Dh</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OBHR15L</span><span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Bh</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OAX</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ODX</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Dx</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OCS</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">SegReg</span><span class="p">(</span><span class="n">CS</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ODS</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">SegReg</span><span class="p">(</span><span class="n">DS</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OES</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">SegReg</span><span class="p">(</span><span class="n">ES</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OGS</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">SegReg</span><span class="p">(</span><span class="n">GS</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OFS</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">SegReg</span><span class="p">(</span><span class="n">FS</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OSS</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">SegReg</span><span class="p">(</span><span class="n">SS</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">O1</span>     <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">Ib</span><span class="p">(</span><span class="mi">1</span><span class="n">l</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OSt0</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">Exact</span><span class="p">(</span><span class="n">FPUReg</span><span class="p">(</span><span class="n">ST0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeAX</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrAXr8</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrAX</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeCX</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Cx</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Ecx</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrCXr9</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Cx</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Ecx</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeDX</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Dx</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Edx</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrDXr10</span><span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Dx</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Edx</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeBX</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Bx</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Ebx</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrBXr11</span><span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Bx</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Ebx</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeSP</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Sp</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Esp</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrSPr12</span><span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Sp</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Esp</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeBP</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Bp</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Ebp</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrBPr13</span><span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Bp</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Ebp</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeSI</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Si</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Esi</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrSIr14</span><span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Si</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Esi</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OeDI</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Di</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Edi</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OrDIr15</span><span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Di</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Edi</span><span class="p">)))</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMbBx</span>  <span class="p">)]</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Bx</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Ebx</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMbEbx</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Bx</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Ebx</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>

<span class="n">ayb</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">ES</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Di</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">ES</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Edi</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>
<span class="n">ayw</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">ES</span><span class="p">,</span><span class="n">Mw</span><span class="p">,</span><span class="n">Di</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">ES</span><span class="p">,</span><span class="n">Mw</span><span class="p">,</span><span class="n">Edi</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>
<span class="n">ayd</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">Exact</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">ES</span><span class="p">,</span><span class="n">Md</span><span class="p">,</span><span class="n">Di</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">Exact</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">ES</span><span class="p">,</span><span class="n">Md</span><span class="p">,</span><span class="n">Edi</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>

<span class="c"># Inflexible segments</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OYb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">ayb</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OYw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">ayw</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OYd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">ayd</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OYv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">ayw</span><span class="p">,</span><span class="n">ayd</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OYz</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">ayw</span><span class="p">,</span><span class="n">ayd</span><span class="p">)</span>

<span class="n">axb</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Si</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mb</span><span class="p">,</span><span class="n">Esi</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>
<span class="n">axw</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mw</span><span class="p">,</span><span class="n">Si</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mw</span><span class="p">,</span><span class="n">Esi</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>
<span class="n">axd</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem16</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Md</span><span class="p">,</span><span class="n">Si</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="bp">None</span><span class="p">)),</span><span class="n">ExactSeg</span><span class="p">(</span><span class="n">Mem32</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Md</span><span class="p">,</span><span class="n">Esi</span><span class="p">,</span><span class="bp">None</span><span class="p">,</span><span class="mi">0</span><span class="p">,</span><span class="bp">None</span><span class="p">)))</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OXb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">axb</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OXw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">axw</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OXd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">axd</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OXv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">axw</span><span class="p">,</span><span class="n">axd</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OXz</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">axw</span><span class="p">,</span><span class="n">axd</span><span class="p">)</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OIb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">ImmEnc</span><span class="p">(</span><span class="n">Ib</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OIw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">ImmEnc</span><span class="p">(</span><span class="n">Iw</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OOb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">ImmEnc</span><span class="p">(</span><span class="n">MemExpr</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mb</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OJz</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">ImmEnc</span><span class="p">(</span><span class="n">JccTarget</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OIv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">Iw</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">)),</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">Id</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OIz</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">Iw</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">)),</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">Id</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OOv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">MemExpr</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Mw</span><span class="p">)),</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">MemExpr</span><span class="p">(</span><span class="n">DS</span><span class="p">,</span><span class="n">Md</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OAp</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">AP16</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">)),</span><span class="n">ImmEnc</span><span class="p">(</span><span class="n">AP32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">)))</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OJb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SignedImm</span><span class="p">(</span><span class="n">JccTarget</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="mi">0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OIbv</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">SignedImm</span><span class="p">(</span><span class="n">Iw</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">)),</span><span class="n">SignedImm</span><span class="p">(</span><span class="n">Id</span><span class="p">(</span><span class="mi">0</span><span class="n">l</span><span class="p">)))</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OGb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Al</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OGw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OGd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OGd_q</span>  <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OSw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">SegReg</span><span class="p">(</span><span class="n">CS</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OCd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">ControlReg</span><span class="p">(</span><span class="n">CR0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ODd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">DebugReg</span>  <span class="p">(</span><span class="n">DR0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OPd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">MMXReg</span><span class="p">(</span><span class="n">MM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OPq</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">MMXReg</span><span class="p">(</span><span class="n">MM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OPpi</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">MMXReg</span><span class="p">(</span><span class="n">MM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OVdq</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OVpd</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OVps</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OVsd</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OVss</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OVq</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">GPart</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OGv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">GPart</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">)),</span><span class="n">GPart</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">)))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OGz</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">GPart</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">)),</span><span class="n">GPart</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">)))</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OEb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gb</span><span class="p">(</span><span class="n">Al</span><span class="p">),</span> <span class="n">Mb</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OEw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">),</span> <span class="n">Mw</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OEd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">),</span><span class="n">Md</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OEd_q</span>  <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">),</span><span class="n">Md</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OEv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">),</span><span class="n">Mw</span><span class="p">),</span><span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">),</span><span class="n">Md</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ORd_Mb</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">),</span><span class="n">Mb</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ORd_Mw</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">),</span><span class="n">Mw</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OQpi</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">MMXReg</span><span class="p">(</span><span class="n">MM0</span><span class="p">),</span><span class="n">Mq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OQd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">MMXReg</span><span class="p">(</span><span class="n">MM0</span><span class="p">),</span><span class="n">Mq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OQq</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">MMXReg</span><span class="p">(</span><span class="n">MM0</span><span class="p">),</span><span class="n">Mq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OWdq</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Mdq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OWps</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Mdq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OWpd</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Mdq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OWq</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Mdq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OWss</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Md</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OWsd</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Mq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OUdq_Md</span><span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Md</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OUdq_Mq</span><span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Mq</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OUdq_Mw</span><span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="n">Mw</span><span class="p">)</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ORw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ORd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ORv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gw</span><span class="p">(</span><span class="n">Ax</span><span class="p">),</span><span class="bp">None</span><span class="p">),</span><span class="n">RegOrMem</span><span class="p">(</span><span class="n">Gd</span><span class="p">(</span><span class="n">Eax</span><span class="p">),</span><span class="bp">None</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OStN</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">FPUReg</span><span class="p">(</span><span class="n">ST0</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">ONq</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">MMXReg</span><span class="p">(</span><span class="n">MM0</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OUps</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OUpd</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OUq</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OUdq</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="n">XMMReg</span><span class="p">(</span><span class="n">XMM0</span><span class="p">),</span><span class="bp">None</span><span class="p">)</span>

<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMpd</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mdq</span> <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMps</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mdq</span> <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OReal4</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OReal8</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mq</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OReal10</span><span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mt</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMb</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mb</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMw</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mw</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMd</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMs</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mt</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMq</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mq</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMdq</span>   <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mdq</span> <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMd_q</span>  <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span>  <span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMa</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span><span class="p">),</span><span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mf</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OMp</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">SizePrefix</span><span class="p">(</span><span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span><span class="p">),</span><span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mq</span><span class="p">))</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OM</span>     <span class="p">)]</span> <span class="o">=</span> <span class="n">AddrPrefix</span><span class="p">(</span><span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Mw</span><span class="p">),</span><span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span><span class="p">))</span>

<span class="c"># These have flexible sizes: we don&#39;t check the size while type-checking.</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OFPEnv</span>    <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OFPEnvLow</span> <span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span><span class="p">)</span>
<span class="n">AOTtoAOTDL</span><span class="p">[</span><span class="n">v</span><span class="p">(</span><span class="n">OSimdState</span><span class="p">)]</span> <span class="o">=</span> <span class="n">RegOrMem</span><span class="p">(</span><span class="bp">None</span><span class="p">,</span><span class="n">Md</span><span class="p">)</span>
</pre></div>

          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    <p class="searchtip" style="font-size: 90%">
    Enter search terms or a module, class or function name.
    </p>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li><a href="../../../index.html">Pandemic  documentation</a> &raquo;</li>
          <li><a href="../../index.html" >Module code</a> &raquo;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &copy; Copyright 2014, Author.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.3b2.
    </div>
  </body>
</html>