
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: gpio_in_sync1[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gpio_in_sync2[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gpio_in_sync1[0]$_SDFF_PN0_/CK (DFF_X1)
     1    0.89    0.01    0.08    0.08 v gpio_in_sync1[0]$_SDFF_PN0_/Q (DFF_X1)
                                         gpio_in_sync1[0] (net)
                  0.01    0.00    0.08 v _884_/A2 (AND2_X1)
     1    1.06    0.01    0.03    0.10 v _884_/ZN (AND2_X1)
                                         _064_ (net)
                  0.01    0.00    0.10 v gpio_in_sync2[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gpio_in_sync2[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: int_status_reg[2]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ int_status_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
     3    3.09    0.01    0.08    0.08 v int_status_reg[2]$_SDFFE_PP0P_/Q (DFF_X1)
                                         int_status[2] (net)
                  0.01    0.00    0.08 v _924_/A4 (NOR4_X1)
     1    1.60    0.04    0.08    0.16 ^ _924_/ZN (NOR4_X1)
                                         _396_ (net)
                  0.04    0.00    0.16 ^ _927_/A2 (NAND4_X1)
     1    1.59    0.02    0.04    0.19 v _927_/ZN (NAND4_X1)
                                         _399_ (net)
                  0.02    0.00    0.19 v _928_/A2 (OR2_X2)
     1    0.00    0.01    0.05    0.24 v _928_/ZN (OR2_X2)
                                         int_out (net)
                  0.01    0.00    0.24 v int_out (out)
                                  0.24   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: int_status_reg[2]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: int_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ int_status_reg[2]$_SDFFE_PP0P_/CK (DFF_X1)
     3    3.09    0.01    0.08    0.08 v int_status_reg[2]$_SDFFE_PP0P_/Q (DFF_X1)
                                         int_status[2] (net)
                  0.01    0.00    0.08 v _924_/A4 (NOR4_X1)
     1    1.60    0.04    0.08    0.16 ^ _924_/ZN (NOR4_X1)
                                         _396_ (net)
                  0.04    0.00    0.16 ^ _927_/A2 (NAND4_X1)
     1    1.59    0.02    0.04    0.19 v _927_/ZN (NAND4_X1)
                                         _399_ (net)
                  0.02    0.00    0.19 v _928_/A2 (OR2_X2)
     1    0.00    0.01    0.05    0.24 v _928_/ZN (OR2_X2)
                                         int_out (net)
                  0.01    0.00    0.24 v int_out (out)
                                  0.24   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.08e-04   1.42e-05   9.94e-06   8.33e-04  84.6%
Combinational          9.60e-05   4.33e-05   1.20e-05   1.51e-04  15.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.04e-04   5.76e-05   2.20e-05   9.84e-04 100.0%
                          91.9%       5.8%       2.2%
