# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_5" "+UVM_VERBOSITY=DEBUG" -wlf wave/wave_test_no_5.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test_no_5.ucdb; run -all; quit -f; exit" 
# Start time: 13:23:02 on Mar 13,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_in_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm_in(fast)
# Loading work.fsm_out_top(fast)
# Loading work.fsm_out(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test_no_5.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_5...
# UVM_INFO src/test/test_no_5.svh(30) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/test_no_5.svh(48) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/environment.svh(58) @ 0: uvm_test_top.env [env] ---> ENTER PHASE: --> BUILD <--
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO src/test/environment/environment.svh(86) @ 0: uvm_test_top.env [env] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_agent.svh(39) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(22) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(27) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(23) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(32) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_agent.svh(39) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(30) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(32) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_agent.svh(39) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(22) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(27) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(23) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(32) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(73) @ 0: uvm_test_top.env.scb [scb] <--- ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(115) @ 0: uvm_test_top.env.scb [scb] ---> EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO src/test/test_no_5.svh(52) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> START OF SIMULATION <--
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_5                   -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @713 
#       an_port_control        uvm_analysis_imp_control    -     @752 
#       an_port_memory         uvm_analysis_imp_memory     -     @768 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @720 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @728 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @736 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @744 
#       an_port_reset          uvm_analysis_imp_reset      -     @760 
#     ctrl_agent               control_agent               -     @583 
#       control_agent_driver   control_driver              -     @919 
#         rsp_port             uvm_analysis_port           -     @934 
#         seq_item_port        uvm_seq_item_pull_port      -     @926 
#       control_agent_monitor  control_monitor             -     @942 
#         mon_an_port          uvm_analysis_port           -     @962 
#       control_agent_seqr     uvm_sequencer               -     @810 
#         rsp_export           uvm_analysis_export         -     @817 
#         seq_item_export      uvm_seq_item_pull_imp       -     @911 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @590 
#       memory_agent_driver    memory_driver               -     @1087
#         rsp_port             uvm_analysis_port           -     @1102
#         seq_item_port        uvm_seq_item_pull_port      -     @1094
#       memory_agent_monitor   memory_monitor              -     @1110
#         mon_an_port          uvm_analysis_port           -     @1134
#       memory_agent_seqr      uvm_sequencer               -     @978 
#         rsp_export           uvm_analysis_export         -     @985 
#         seq_item_export      uvm_seq_item_pull_imp       -     @1079
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @536 
#       port_0_driver          port_driver                 -     @1315
#         rsp_port             uvm_analysis_port           -     @1330
#         seq_item_port        uvm_seq_item_pull_port      -     @1322
#       port_0_monitor         port_monitor                -     @1340
#         mon_an_port          uvm_analysis_port           -     @1357
#       port_0_seqr            port_sequencer              -     @1151
#         export_port          uvm_analysis_export         -     @1260
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1268
#           analysis_export    uvm_analysis_imp            -     @1307
#           get_ap             uvm_analysis_port           -     @1299
#           get_peek_export    uvm_get_peek_imp            -     @1283
#           put_ap             uvm_analysis_port           -     @1291
#           put_export         uvm_put_imp                 -     @1275
#         rsp_export           uvm_analysis_export         -     @1158
#         seq_item_export      uvm_seq_item_pull_imp       -     @1252
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @544 
#       port_1_driver          port_driver                 -     @1538
#         rsp_port             uvm_analysis_port           -     @1553
#         seq_item_port        uvm_seq_item_pull_port      -     @1545
#       port_1_monitor         port_monitor                -     @1563
#         mon_an_port          uvm_analysis_port           -     @1580
#       port_1_seqr            port_sequencer              -     @1374
#         export_port          uvm_analysis_export         -     @1483
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1491
#           analysis_export    uvm_analysis_imp            -     @1530
#           get_ap             uvm_analysis_port           -     @1522
#           get_peek_export    uvm_get_peek_imp            -     @1506
#           put_ap             uvm_analysis_port           -     @1514
#           put_export         uvm_put_imp                 -     @1498
#         rsp_export           uvm_analysis_export         -     @1381
#         seq_item_export      uvm_seq_item_pull_imp       -     @1475
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @552 
#       port_2_driver          port_driver                 -     @1761
#         rsp_port             uvm_analysis_port           -     @1776
#         seq_item_port        uvm_seq_item_pull_port      -     @1768
#       port_2_monitor         port_monitor                -     @1786
#         mon_an_port          uvm_analysis_port           -     @1803
#       port_2_seqr            port_sequencer              -     @1597
#         export_port          uvm_analysis_export         -     @1706
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1714
#           analysis_export    uvm_analysis_imp            -     @1753
#           get_ap             uvm_analysis_port           -     @1745
#           get_peek_export    uvm_get_peek_imp            -     @1729
#           put_ap             uvm_analysis_port           -     @1737
#           put_export         uvm_put_imp                 -     @1721
#         rsp_export           uvm_analysis_export         -     @1604
#         seq_item_export      uvm_seq_item_pull_imp       -     @1698
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @560 
#       port_3_driver          port_driver                 -     @1984
#         rsp_port             uvm_analysis_port           -     @1999
#         seq_item_port        uvm_seq_item_pull_port      -     @1991
#       port_3_monitor         port_monitor                -     @2009
#         mon_an_port          uvm_analysis_port           -     @2026
#       port_3_seqr            port_sequencer              -     @1820
#         export_port          uvm_analysis_export         -     @1929
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1937
#           analysis_export    uvm_analysis_imp            -     @1976
#           get_ap             uvm_analysis_port           -     @1968
#           get_peek_export    uvm_get_peek_imp            -     @1952
#           put_ap             uvm_analysis_port           -     @1960
#           put_export         uvm_put_imp                 -     @1944
#         rsp_export           uvm_analysis_export         -     @1827
#         seq_item_export      uvm_seq_item_pull_imp       -     @1921
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @576 
#       reset_agent_driver     reset_driver                -     @2151
#         rsp_port             uvm_analysis_port           -     @2166
#         seq_item_port        uvm_seq_item_pull_port      -     @2158
#       reset_agent_monitor    reset_monitor               -     @2174
#         mon_an_port          uvm_analysis_port           -     @2194
#       reset_agent_seqr       uvm_sequencer               -     @2042
#         rsp_export           uvm_analysis_export         -     @2049
#         seq_item_export      uvm_seq_item_pull_imp       -     @2143
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @706 
#       an_port_control        uvm_analysis_imp_control    -     @2292
#       an_port_memory         uvm_analysis_imp_memory     -     @2308
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2316
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2324
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2332
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2340
#       an_port_reset          uvm_analysis_imp_reset      -     @2300
#     virtual_sequencer        virtual_sequencer           -     @597 
#       rsp_export             uvm_analysis_export         -     @604 
#       seq_item_export        uvm_seq_item_pull_imp       -     @698 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/test_no_5.svh(54) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> START OF SIMULATION <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(36) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(36) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(31) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(45) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(33) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(40) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 5: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h0  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 5: uvm_test_top.env.scb [scb] Received item : data_in: 'h0  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 5: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 5: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(278) @ 5: uvm_test_top.env.scb [scb] Memory access deactivated.
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(284) @ 5: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(41) @ 15: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/scoreboard.svh(284) @ 15: uvm_test_top.env.scb [scb] Received reset : reset: 0 
# UVM_INFO src/test/environment/scoreboard.svh(286) @ 15: uvm_test_top.env.scb [scb] Reset acivated : reset: 0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 15: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.reset' (id=184) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(52) @ 15: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> CONFIGURE <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(284) @ 25: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 35: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 35: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(278) @ 35: uvm_test_top.env.scb [scb] Memory access deactivated.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 45: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h8d  mem_rd_data: 'h00000000  mem_addr: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 45: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h8d  mem_rd_data: 'h00000000  mem_addr: 'h1 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 45: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 45: uvm_test_top.env.scb [scb] Correct port 0 address changed from 0 to 8d.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 55: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h00000000  mem_addr: 'h2
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 55: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h00000000  mem_addr: 'h2 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 55: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 55: uvm_test_top.env.scb [scb] Correct port 1 address changed from 0 to 5e.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 65: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h3
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 65: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h3 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 65: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 65: uvm_test_top.env.scb [scb] Correct port 2 address changed from 0 to 66.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 75: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 75: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 75: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 75: uvm_test_top.env.scb [scb] Correct port 3 address changed from 0 to 66.
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(75) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> CONFIGURE <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 85: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 85: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(278) @ 85: uvm_test_top.env.scb [scb] Memory access deactivated.
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 85: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.configure' (id=220) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO src/test/test_no_5.svh(58) @ 85: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(47) @ 85: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(82) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(46) @ 85: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(65) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h8d  SA: 'h56  LENGTH: 'h15 PAYLOAD['h14]: '{40, 34, 124, 145, 191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52} PARITY: 'h83 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 85: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h8d  SA: 'h56  LENGTH: 'h15 PAYLOAD['h14]: '{40, 34, 124, 145, 191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52} PARITY: 'h83 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 105: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 105: uvm_test_top.env.scb [scb] Received item : data_in: 'h0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 115: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 115: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 115: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 125: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 125: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 125: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 125: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 135: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h56  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 135: uvm_test_top.env.scb [scb] Received item : data_in: 'h56  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 135: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 145: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 145: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 145: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h15  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 145: uvm_test_top.env.scb [scb] Received item : data_in: 'h15  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 145: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 155: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 155: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 155: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h28  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 155: uvm_test_top.env.scb [scb] Received item : data_in: 'h28  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 155: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 165: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 165: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 165: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h22  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 165: uvm_test_top.env.scb [scb] Received item : data_in: 'h22  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 165: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 175: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 175: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 175: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h7c  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 175: uvm_test_top.env.scb [scb] Received item : data_in: 'h7c  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 175: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 185: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hff  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 185: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hff  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 185: uvm_test_top.env.scb [scb] MATCH port read from port 0 : ff.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 185: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h91  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 185: uvm_test_top.env.scb [scb] Received item : data_in: 'h91  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 185: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 195: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8d  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 195: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8d  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 195: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 8d.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 195: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hbf  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 195: uvm_test_top.env.scb [scb] Received item : data_in: 'hbf  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 195: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 205: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h56  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 205: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h56  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 205: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 56.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 205: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hdd  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 205: uvm_test_top.env.scb [scb] Received item : data_in: 'hdd  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 205: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 215: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h15  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 215: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h15  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 215: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 15.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 215: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 215: uvm_test_top.env.scb [scb] Received item : data_in: 'hac  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 215: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 225: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h28  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 225: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h28  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 225: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 28.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h1f  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 225: uvm_test_top.env.scb [scb] Received item : data_in: 'h1f  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 225: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 235: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h22  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 235: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h22  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 235: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 22.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h4d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 235: uvm_test_top.env.scb [scb] Received item : data_in: 'h4d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 235: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 245: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7c  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 245: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7c  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 245: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 7c.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h7a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 245: uvm_test_top.env.scb [scb] Received item : data_in: 'h7a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 245: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 255: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h91  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 255: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h91  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 255: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 91.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hfa  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 255: uvm_test_top.env.scb [scb] Received item : data_in: 'hfa  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 255: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 265: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hbf  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 265: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hbf  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 265: uvm_test_top.env.scb [scb] MATCH port read from port 0 : bf.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf9  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 265: uvm_test_top.env.scb [scb] Received item : data_in: 'hf9  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 265: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 275: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hdd  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 275: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hdd  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 275: uvm_test_top.env.scb [scb] MATCH port read from port 0 : dd.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h6a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 275: uvm_test_top.env.scb [scb] Received item : data_in: 'h6a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 275: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 285: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hac  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 285: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hac  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 285: uvm_test_top.env.scb [scb] MATCH port read from port 0 : ac.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 285: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha0  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 285: uvm_test_top.env.scb [scb] Received item : data_in: 'ha0  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 285: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 295: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h1f  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 295: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h1f  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 295: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 1f.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 295: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5c  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 295: uvm_test_top.env.scb [scb] Received item : data_in: 'h5c  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 295: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 305: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h4d  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 305: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h4d  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 305: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 4d.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 305: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h6b  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 305: uvm_test_top.env.scb [scb] Received item : data_in: 'h6b  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 305: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 315: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7a  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 315: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7a  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 315: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 7a.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 315: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf5  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 315: uvm_test_top.env.scb [scb] Received item : data_in: 'hf5  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 315: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 325: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hfa  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 325: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hfa  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 325: uvm_test_top.env.scb [scb] MATCH port read from port 0 : fa.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 325: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 325: uvm_test_top.env.scb [scb] Received item : data_in: 'h8a  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 325: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 335: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf9  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 335: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf9  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 335: uvm_test_top.env.scb [scb] MATCH port read from port 0 : f9.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 335: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 335: uvm_test_top.env.scb [scb] Received item : data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 335: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 345: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h6a  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 345: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h6a  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 345: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 6a.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 345: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 345: uvm_test_top.env.scb [scb] Received item : data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 345: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 355: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 355: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 355: uvm_test_top.env.scb [scb] MATCH port read from port 0 : a0.
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 355: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h8d  SA: 'h56  LENGTH: 'h15 PAYLOAD['h14]: '{40, 34, 124, 145, 191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52} PARITY: 'h83 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 355: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h83  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 355: uvm_test_top.env.scb [scb] Received item : data_in: 'h83  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 355: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/sequence/control_sequence.svh(68) @ 355: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/test_no_5.svh(67) @ 355: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 355: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.main' (id=256) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 355: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 355: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 355: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 355: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 355: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 355: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 355: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# UVM_INFO src/test/environment/scoreboard.svh(306) @ 355: uvm_test_top.env.scb [scb] ---> ENTER PHASE: --> CHECK <--
# UVM_INFO src/test/environment/scoreboard.svh(308) @ 355: uvm_test_top.env.scb [scb] There are 0 packets on control.
# UVM_INFO src/test/environment/scoreboard.svh(349) @ 355: uvm_test_top.env.scb [scb] <--- EXIT PHASE: --> CHECK <--
# UVM_INFO src/test/environment/coverage/coverage.svh(136) @ 355: uvm_test_top.env.cov [cov] ---> EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/coverage/coverage.svh(137) @ 355: uvm_test_top.env.cov [cov] Ports coverage   = 18.75%
# UVM_INFO src/test/environment/coverage/coverage.svh(138) @ 355: uvm_test_top.env.cov [cov] Memory coverage  = 57.22%
# UVM_INFO src/test/environment/coverage/coverage.svh(139) @ 355: uvm_test_top.env.cov [cov] Control coverage = 75.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(140) @ 355: uvm_test_top.env.cov [cov] Data coverage    = 0.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(141) @ 355: uvm_test_top.env.cov [cov] Event coverage   = 22.62%
# UVM_INFO src/test/environment/coverage/coverage.svh(142) @ 355: uvm_test_top.env.cov [cov] <--- EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(353) @ 355: uvm_test_top.env.scb [scb] ---> ENTER PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(354) @ 355: uvm_test_top.env.scb [scb] There were 0 sent packets: INCORRECT/CORRECT STRUCTURE: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(355) @ 355: uvm_test_top.env.scb [scb] There were 0 dropped packets.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 355: uvm_test_top.env.scb [scb] ON PORT 0:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 355: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 355: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 355: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 0/18.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 355: uvm_test_top.env.scb [scb] ON PORT 1:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 355: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 355: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 355: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 355: uvm_test_top.env.scb [scb] ON PORT 2:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 355: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 355: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 355: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 355: uvm_test_top.env.scb [scb] ON PORT 3:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 355: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 355: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 355: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 355: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 0/18.
# UVM_INFO src/test/environment/scoreboard.svh(363) @ 355: uvm_test_top.env.scb [scb] <--- EXIT PHASE: --> REPORT <--
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  432
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PH/TRC/EXE/ALLDROP]     3
# [PHASESEQ]   104
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RNTST]     1
# [UVMTOP]     1
# [control_agent_driver]     7
# [control_agent_monitor]    30
# [cov]     7
# [ctrl_agent]     4
# [ctrl_seq]     3
# [env]     2
# [mem_agent]     4
# [memory_agent_driver]     7
# [memory_agent_monitor]    10
# [port_0_agent]     4
# [port_0_driver]     5
# [port_0_monitor]    25
# [port_1_agent]     4
# [port_1_driver]     5
# [port_1_monitor]     3
# [port_2_agent]     4
# [port_2_driver]     5
# [port_2_monitor]     3
# [port_3_agent]     4
# [port_3_driver]     5
# [port_3_monitor]     3
# [reset_agent_driver]     5
# [reset_agent_monitor]     6
# [rst_agent]     4
# [scb]   141
# [uvm_test_top]     6
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 355 ns  Iteration: 110  Instance: /testbench
# Saving coverage database on exit...
# End time: 13:23:05 on Mar 13,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
