ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Clock_4.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.Clock_4_Start,"ax",%progbits
  19              		.align	1
  20              		.global	Clock_4_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	Clock_4_Start, %function
  24              	Clock_4_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\Clock_4.c"
   1:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/Clock_4.c **** * File Name: Clock_4.c
   3:.\Generated_Source\PSoC5/Clock_4.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/Clock_4.c **** *
   5:.\Generated_Source\PSoC5/Clock_4.c **** *  Description:
   6:.\Generated_Source\PSoC5/Clock_4.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/Clock_4.c **** *
   8:.\Generated_Source\PSoC5/Clock_4.c **** *  Note:
   9:.\Generated_Source\PSoC5/Clock_4.c **** *
  10:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/Clock_4.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/Clock_4.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/Clock_4.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/Clock_4.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/Clock_4.c **** 
  17:.\Generated_Source\PSoC5/Clock_4.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/Clock_4.c **** #include "Clock_4.h"
  19:.\Generated_Source\PSoC5/Clock_4.c **** 
  20:.\Generated_Source\PSoC5/Clock_4.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/Clock_4.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/Clock_4.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/Clock_4.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/Clock_4.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/Clock_4.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/Clock_4.c **** 
  27:.\Generated_Source\PSoC5/Clock_4.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/Clock_4.c **** 
  29:.\Generated_Source\PSoC5/Clock_4.c **** 
  30:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_Start
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 2


  32:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/Clock_4.c **** *
  34:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
  35:.\Generated_Source\PSoC5/Clock_4.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/Clock_4.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/Clock_4.c **** *
  38:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
  39:.\Generated_Source\PSoC5/Clock_4.c **** *  None
  40:.\Generated_Source\PSoC5/Clock_4.c **** *
  41:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
  42:.\Generated_Source\PSoC5/Clock_4.c **** *  None
  43:.\Generated_Source\PSoC5/Clock_4.c **** *
  44:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_Start(void) 
  46:.\Generated_Source\PSoC5/Clock_4.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:.\Generated_Source\PSoC5/Clock_4.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/Clock_4.c ****     Clock_4_CLKEN |= Clock_4_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 044B     		ldr	r3, .L2
  34 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  35 0004 42F02002 		orr	r2, r2, #32
  36 0008 1A70     		strb	r2, [r3]
  49:.\Generated_Source\PSoC5/Clock_4.c **** 	Clock_4_CLKSTBY |= Clock_4_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 1A7C     		ldrb	r2, [r3, #16]	@ zero_extendqisi2
  39 000c 42F02002 		orr	r2, r2, #32
  40 0010 1A74     		strb	r2, [r3, #16]
  41 0012 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0014 A2430040 		.word	1073759138
  46              		.cfi_endproc
  47              	.LFE0:
  48              		.size	Clock_4_Start, .-Clock_4_Start
  49              		.section	.text.Clock_4_Stop,"ax",%progbits
  50              		.align	1
  51              		.global	Clock_4_Stop
  52              		.thumb
  53              		.thumb_func
  54              		.type	Clock_4_Stop, %function
  55              	Clock_4_Stop:
  56              	.LFB1:
  50:.\Generated_Source\PSoC5/Clock_4.c **** }
  51:.\Generated_Source\PSoC5/Clock_4.c **** 
  52:.\Generated_Source\PSoC5/Clock_4.c **** 
  53:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_Stop
  55:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/Clock_4.c **** *
  57:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
  58:.\Generated_Source\PSoC5/Clock_4.c **** *  Stops the clock and returns immediately. This API does not require the
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 3


  59:.\Generated_Source\PSoC5/Clock_4.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/Clock_4.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/Clock_4.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/Clock_4.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/Clock_4.c **** *
  64:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
  65:.\Generated_Source\PSoC5/Clock_4.c **** *  None
  66:.\Generated_Source\PSoC5/Clock_4.c **** *
  67:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
  68:.\Generated_Source\PSoC5/Clock_4.c **** *  None
  69:.\Generated_Source\PSoC5/Clock_4.c **** *
  70:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_Stop(void) 
  72:.\Generated_Source\PSoC5/Clock_4.c **** {
  57              		.loc 1 72 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  73:.\Generated_Source\PSoC5/Clock_4.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/Clock_4.c ****     Clock_4_CLKEN &= (uint8)(~Clock_4_CLKEN_MASK);
  62              		.loc 1 74 0
  63 0000 044B     		ldr	r3, .L5
  64 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  65 0004 02F0DF02 		and	r2, r2, #223
  66 0008 1A70     		strb	r2, [r3]
  75:.\Generated_Source\PSoC5/Clock_4.c **** 	Clock_4_CLKSTBY &= (uint8)(~Clock_4_CLKSTBY_MASK);
  67              		.loc 1 75 0
  68 000a 1A7C     		ldrb	r2, [r3, #16]	@ zero_extendqisi2
  69 000c 02F0DF02 		and	r2, r2, #223
  70 0010 1A74     		strb	r2, [r3, #16]
  71 0012 7047     		bx	lr
  72              	.L6:
  73              		.align	2
  74              	.L5:
  75 0014 A2430040 		.word	1073759138
  76              		.cfi_endproc
  77              	.LFE1:
  78              		.size	Clock_4_Stop, .-Clock_4_Stop
  79              		.section	.text.Clock_4_StopBlock,"ax",%progbits
  80              		.align	1
  81              		.global	Clock_4_StopBlock
  82              		.thumb
  83              		.thumb_func
  84              		.type	Clock_4_StopBlock, %function
  85              	Clock_4_StopBlock:
  86              	.LFB2:
  76:.\Generated_Source\PSoC5/Clock_4.c **** }
  77:.\Generated_Source\PSoC5/Clock_4.c **** 
  78:.\Generated_Source\PSoC5/Clock_4.c **** 
  79:.\Generated_Source\PSoC5/Clock_4.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/Clock_4.c **** 
  81:.\Generated_Source\PSoC5/Clock_4.c **** 
  82:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_StopBlock
  84:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/Clock_4.c **** *
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 4


  86:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
  87:.\Generated_Source\PSoC5/Clock_4.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/Clock_4.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/Clock_4.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/Clock_4.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/Clock_4.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/Clock_4.c **** *
  93:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
  94:.\Generated_Source\PSoC5/Clock_4.c **** *  None
  95:.\Generated_Source\PSoC5/Clock_4.c **** *
  96:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
  97:.\Generated_Source\PSoC5/Clock_4.c **** *  None
  98:.\Generated_Source\PSoC5/Clock_4.c **** *
  99:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_StopBlock(void) 
 101:.\Generated_Source\PSoC5/Clock_4.c **** {
  87              		.loc 1 101 0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91 0000 10B5     		push	{r4, lr}
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 4, -8
  94              		.cfi_offset 14, -4
 102:.\Generated_Source\PSoC5/Clock_4.c ****     if ((Clock_4_CLKEN & Clock_4_CLKEN_MASK) != 0u)
  95              		.loc 1 102 0
  96 0002 1649     		ldr	r1, .L15
  97 0004 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  98 0006 9806     		lsls	r0, r3, #26
  99 0008 26D5     		bpl	.L7
 100              	.LBB10:
 103:.\Generated_Source\PSoC5/Clock_4.c ****     {
 104:.\Generated_Source\PSoC5/Clock_4.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/Clock_4.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/Clock_4.c **** 
 107:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_LD = 0u;
 108:.\Generated_Source\PSoC5/Clock_4.c **** 
 109:.\Generated_Source\PSoC5/Clock_4.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/Clock_4.c **** #if defined(Clock_4__CFG3)
 111:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_AMASK = Clock_4_CLKEN_MASK;
 112:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_DMASK = 0x00u;
 113:.\Generated_Source\PSoC5/Clock_4.c **** #else
 114:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_DMASK = Clock_4_CLKEN_MASK;
 101              		.loc 1 114 0
 102 000a 1548     		ldr	r0, .L15+4
 107:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_LD = 0u;
 103              		.loc 1 107 0
 104 000c 154B     		ldr	r3, .L15+8
 105 000e 0022     		movs	r2, #0
 106              		.loc 1 114 0
 107 0010 2024     		movs	r4, #32
 107:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_LD = 0u;
 108              		.loc 1 107 0
 109 0012 1A70     		strb	r2, [r3]
 110              		.loc 1 114 0
 111 0014 0470     		strb	r4, [r0]
 115:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_AMASK = 0x00u;
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 5


 112              		.loc 1 115 0
 113 0016 0271     		strb	r2, [r0, #4]
 116:.\Generated_Source\PSoC5/Clock_4.c **** #endif /* Clock_4__CFG3 */
 117:.\Generated_Source\PSoC5/Clock_4.c **** 
 118:.\Generated_Source\PSoC5/Clock_4.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 114              		.loc 1 119 0
 115 0018 134A     		ldr	r2, .L15+12
 116 001a 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 120:.\Generated_Source\PSoC5/Clock_4.c **** 
 121:.\Generated_Source\PSoC5/Clock_4.c ****         oldDivider = CY_GET_REG16(Clock_4_DIV_PTR);
 117              		.loc 1 121 0
 118 001c 8C32     		adds	r2, r2, #140
 119:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 119              		.loc 1 119 0
 120 001e 00F07F00 		and	r0, r0, #127
 121 0022 02F88C0C 		strb	r0, [r2, #-140]
 122              		.loc 1 121 0
 123 0026 1288     		ldrh	r2, [r2]
 122:.\Generated_Source\PSoC5/Clock_4.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 124              		.loc 1 122 0
 125 0028 1048     		ldr	r0, .L15+16
 121:.\Generated_Source\PSoC5/Clock_4.c ****         oldDivider = CY_GET_REG16(Clock_4_DIV_PTR);
 126              		.loc 1 121 0
 127 002a 92B2     		uxth	r2, r2
 128              	.LVL0:
 129              		.loc 1 122 0
 130 002c 0280     		strh	r2, [r0]	@ movhi
 123:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 131              		.loc 1 123 0
 132 002e 0720     		movs	r0, #7
 133 0030 1870     		strb	r0, [r3]
 134              	.L10:
 124:.\Generated_Source\PSoC5/Clock_4.c **** 
 125:.\Generated_Source\PSoC5/Clock_4.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/Clock_4.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 135              		.loc 1 126 0 discriminator 1
 136 0032 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 137 0034 10F00100 		ands	r0, r0, #1
 138 0038 FBD1     		bne	.L10
 127:.\Generated_Source\PSoC5/Clock_4.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/Clock_4.c **** 
 129:.\Generated_Source\PSoC5/Clock_4.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_CLKEN &= (uint8)(~Clock_4_CLKEN_MASK);
 139              		.loc 1 130 0
 140 003a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 141 003c 03F0DF03 		and	r3, r3, #223
 142 0040 0B70     		strb	r3, [r1]
 131:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_CLKSTBY &= (uint8)(~Clock_4_CLKSTBY_MASK);
 143              		.loc 1 131 0
 144 0042 0B4B     		ldr	r3, .L15+20
 145 0044 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 146 0046 01F0DF01 		and	r1, r1, #223
 147 004a 1970     		strb	r1, [r3]
 132:.\Generated_Source\PSoC5/Clock_4.c **** 
 133:.\Generated_Source\PSoC5/Clock_4.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/Clock_4.c ****         /* Clear the disable bit */
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 6


 135:.\Generated_Source\PSoC5/Clock_4.c ****         CLK_DIST_LD = 0x00u;
 148              		.loc 1 135 0
 149 004c 6FF46C71 		mvn	r1, #944
 150 0050 0B44     		add	r3, r3, r1
 151 0052 1870     		strb	r0, [r3]
 136:.\Generated_Source\PSoC5/Clock_4.c ****         CY_SET_REG16(Clock_4_DIV_PTR, oldDivider);
 152              		.loc 1 136 0
 153 0054 A3F89320 		strh	r2, [r3, #147]	@ movhi
 154              	.LVL1:
 155              	.L7:
 156 0058 10BD     		pop	{r4, pc}
 157              	.L16:
 158 005a 00BF     		.align	2
 159              	.L15:
 160 005c A2430040 		.word	1073759138
 161 0060 10400040 		.word	1073758224
 162 0064 01400040 		.word	1073758209
 163 0068 08400040 		.word	1073758216
 164 006c 02400040 		.word	1073758210
 165 0070 B2430040 		.word	1073759154
 166              	.LBE10:
 167              		.cfi_endproc
 168              	.LFE2:
 169              		.size	Clock_4_StopBlock, .-Clock_4_StopBlock
 170              		.section	.text.Clock_4_StandbyPower,"ax",%progbits
 171              		.align	1
 172              		.global	Clock_4_StandbyPower
 173              		.thumb
 174              		.thumb_func
 175              		.type	Clock_4_StandbyPower, %function
 176              	Clock_4_StandbyPower:
 177              	.LFB3:
 137:.\Generated_Source\PSoC5/Clock_4.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/Clock_4.c ****     }
 139:.\Generated_Source\PSoC5/Clock_4.c **** }
 140:.\Generated_Source\PSoC5/Clock_4.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/Clock_4.c **** 
 142:.\Generated_Source\PSoC5/Clock_4.c **** 
 143:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_StandbyPower
 145:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/Clock_4.c **** *
 147:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 148:.\Generated_Source\PSoC5/Clock_4.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/Clock_4.c **** *
 150:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 151:.\Generated_Source\PSoC5/Clock_4.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/Clock_4.c **** *
 153:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 154:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 155:.\Generated_Source\PSoC5/Clock_4.c **** *
 156:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/Clock_4.c **** {
 178              		.loc 1 158 0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 7


 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		@ link register save eliminated.
 183              	.LVL2:
 184 0000 044B     		ldr	r3, .L21
 159:.\Generated_Source\PSoC5/Clock_4.c ****     if(state == 0u)
 160:.\Generated_Source\PSoC5/Clock_4.c ****     {
 161:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_CLKSTBY &= (uint8)(~Clock_4_CLKSTBY_MASK);
 185              		.loc 1 161 0
 186 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 159:.\Generated_Source\PSoC5/Clock_4.c ****     if(state == 0u)
 187              		.loc 1 159 0
 188 0004 10B9     		cbnz	r0, .L18
 189              		.loc 1 161 0
 190 0006 02F0DF02 		and	r2, r2, #223
 191 000a 01E0     		b	.L20
 192              	.L18:
 162:.\Generated_Source\PSoC5/Clock_4.c ****     }
 163:.\Generated_Source\PSoC5/Clock_4.c ****     else
 164:.\Generated_Source\PSoC5/Clock_4.c ****     {
 165:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_CLKSTBY |= Clock_4_CLKSTBY_MASK;
 193              		.loc 1 165 0
 194 000c 42F02002 		orr	r2, r2, #32
 195              	.L20:
 196 0010 1A70     		strb	r2, [r3]
 197 0012 7047     		bx	lr
 198              	.L22:
 199              		.align	2
 200              	.L21:
 201 0014 B2430040 		.word	1073759154
 202              		.cfi_endproc
 203              	.LFE3:
 204              		.size	Clock_4_StandbyPower, .-Clock_4_StandbyPower
 205              		.section	.text.Clock_4_SetDividerRegister,"ax",%progbits
 206              		.align	1
 207              		.global	Clock_4_SetDividerRegister
 208              		.thumb
 209              		.thumb_func
 210              		.type	Clock_4_SetDividerRegister, %function
 211              	Clock_4_SetDividerRegister:
 212              	.LFB4:
 166:.\Generated_Source\PSoC5/Clock_4.c ****     }
 167:.\Generated_Source\PSoC5/Clock_4.c **** }
 168:.\Generated_Source\PSoC5/Clock_4.c **** 
 169:.\Generated_Source\PSoC5/Clock_4.c **** 
 170:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_SetDividerRegister
 172:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/Clock_4.c **** *
 174:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 175:.\Generated_Source\PSoC5/Clock_4.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/Clock_4.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/Clock_4.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/Clock_4.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/Clock_4.c **** *
 180:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 181:.\Generated_Source\PSoC5/Clock_4.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/Clock_4.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 8


 183:.\Generated_Source\PSoC5/Clock_4.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/Clock_4.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/Clock_4.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/Clock_4.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/Clock_4.c **** *   cycle.
 188:.\Generated_Source\PSoC5/Clock_4.c **** *
 189:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 190:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 191:.\Generated_Source\PSoC5/Clock_4.c **** *
 192:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/Clock_4.c ****                                 
 195:.\Generated_Source\PSoC5/Clock_4.c **** {
 213              		.loc 1 195 0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              	.LVL3:
 218 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 219              		.cfi_def_cfa_offset 20
 220              		.cfi_offset 4, -20
 221              		.cfi_offset 5, -16
 222              		.cfi_offset 6, -12
 223              		.cfi_offset 7, -8
 224              		.cfi_offset 14, -4
 225              	.LBB11:
 226              	.LBB12:
 196:.\Generated_Source\PSoC5/Clock_4.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/Clock_4.c **** 
 198:.\Generated_Source\PSoC5/Clock_4.c ****     uint8 currSrc = Clock_4_GetSourceRegister();
 199:.\Generated_Source\PSoC5/Clock_4.c ****     uint16 oldDivider = Clock_4_GetDividerRegister();
 200:.\Generated_Source\PSoC5/Clock_4.c **** 
 201:.\Generated_Source\PSoC5/Clock_4.c ****     if (clkDivider != oldDivider)
 202:.\Generated_Source\PSoC5/Clock_4.c ****     {
 203:.\Generated_Source\PSoC5/Clock_4.c ****         enabled = Clock_4_CLKEN & Clock_4_CLKEN_MASK;
 204:.\Generated_Source\PSoC5/Clock_4.c **** 
 205:.\Generated_Source\PSoC5/Clock_4.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:.\Generated_Source\PSoC5/Clock_4.c ****         {
 207:.\Generated_Source\PSoC5/Clock_4.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/Clock_4.c ****             if (oldDivider == 0u)
 209:.\Generated_Source\PSoC5/Clock_4.c ****             {
 210:.\Generated_Source\PSoC5/Clock_4.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/Clock_4.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/Clock_4.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(Clock_4_DIV_PTR, clkDivider);
 214:.\Generated_Source\PSoC5/Clock_4.c ****                 Clock_4_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:.\Generated_Source\PSoC5/Clock_4.c ****             }
 216:.\Generated_Source\PSoC5/Clock_4.c ****             else
 217:.\Generated_Source\PSoC5/Clock_4.c ****             {
 218:.\Generated_Source\PSoC5/Clock_4.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/Clock_4.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/Clock_4.c ****                 Clock_4_MOD_SRC |= CYCLK_SSS;
 221:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(Clock_4_DIV_PTR, clkDivider);
 222:.\Generated_Source\PSoC5/Clock_4.c ****             }
 223:.\Generated_Source\PSoC5/Clock_4.c ****         }
 224:.\Generated_Source\PSoC5/Clock_4.c ****         else
 225:.\Generated_Source\PSoC5/Clock_4.c ****         {
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 9


 226:.\Generated_Source\PSoC5/Clock_4.c **** 			
 227:.\Generated_Source\PSoC5/Clock_4.c ****             if (enabled != 0u)
 228:.\Generated_Source\PSoC5/Clock_4.c ****             {
 229:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_LD = 0x00u;
 230:.\Generated_Source\PSoC5/Clock_4.c **** 
 231:.\Generated_Source\PSoC5/Clock_4.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/Clock_4.c **** #if defined(Clock_4__CFG3)
 233:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_AMASK = Clock_4_CLKEN_MASK;
 234:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_DMASK = 0x00u;
 235:.\Generated_Source\PSoC5/Clock_4.c **** #else
 236:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_DMASK = Clock_4_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/Clock_4.c **** #endif /* Clock_4__CFG3 */
 239:.\Generated_Source\PSoC5/Clock_4.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:.\Generated_Source\PSoC5/Clock_4.c **** 
 242:.\Generated_Source\PSoC5/Clock_4.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/Clock_4.c ****                 if (((Clock_4_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:.\Generated_Source\PSoC5/Clock_4.c ****                 {
 245:.\Generated_Source\PSoC5/Clock_4.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/Clock_4.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:.\Generated_Source\PSoC5/Clock_4.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:.\Generated_Source\PSoC5/Clock_4.c **** 
 249:.\Generated_Source\PSoC5/Clock_4.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/Clock_4.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:.\Generated_Source\PSoC5/Clock_4.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/Clock_4.c **** 
 253:.\Generated_Source\PSoC5/Clock_4.c ****                     Clock_4_CLKEN &= (uint8)(~Clock_4_CLKEN_MASK);
 254:.\Generated_Source\PSoC5/Clock_4.c **** 
 255:.\Generated_Source\PSoC5/Clock_4.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/Clock_4.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/Clock_4.c ****                     CLK_DIST_LD = 0x00u;
 258:.\Generated_Source\PSoC5/Clock_4.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/Clock_4.c ****                 }
 260:.\Generated_Source\PSoC5/Clock_4.c ****             }
 261:.\Generated_Source\PSoC5/Clock_4.c **** 
 262:.\Generated_Source\PSoC5/Clock_4.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/Clock_4.c ****             if ((Clock_4_CLKEN & Clock_4_CLKEN_MASK) != 0u)
 264:.\Generated_Source\PSoC5/Clock_4.c ****             {
 265:.\Generated_Source\PSoC5/Clock_4.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:.\Generated_Source\PSoC5/Clock_4.c **** 
 268:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:.\Generated_Source\PSoC5/Clock_4.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:.\Generated_Source\PSoC5/Clock_4.c ****             }
 271:.\Generated_Source\PSoC5/Clock_4.c ****             else
 272:.\Generated_Source\PSoC5/Clock_4.c ****             {
 273:.\Generated_Source\PSoC5/Clock_4.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(Clock_4_DIV_PTR, clkDivider);
 275:.\Generated_Source\PSoC5/Clock_4.c **** 				Clock_4_CLKEN |= enabled;
 276:.\Generated_Source\PSoC5/Clock_4.c ****             }
 277:.\Generated_Source\PSoC5/Clock_4.c ****         }
 278:.\Generated_Source\PSoC5/Clock_4.c ****     }
 279:.\Generated_Source\PSoC5/Clock_4.c **** }
 280:.\Generated_Source\PSoC5/Clock_4.c **** 
 281:.\Generated_Source\PSoC5/Clock_4.c **** 
 282:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 10


 283:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_GetDividerRegister
 284:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/Clock_4.c **** *
 286:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 287:.\Generated_Source\PSoC5/Clock_4.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/Clock_4.c **** *
 289:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 290:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 291:.\Generated_Source\PSoC5/Clock_4.c **** *
 292:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 293:.\Generated_Source\PSoC5/Clock_4.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/Clock_4.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/Clock_4.c **** *
 296:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/Clock_4.c **** uint16 Clock_4_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/Clock_4.c **** {
 299:.\Generated_Source\PSoC5/Clock_4.c ****     return CY_GET_REG16(Clock_4_DIV_PTR);
 300:.\Generated_Source\PSoC5/Clock_4.c **** }
 301:.\Generated_Source\PSoC5/Clock_4.c **** 
 302:.\Generated_Source\PSoC5/Clock_4.c **** 
 303:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_SetModeRegister
 305:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/Clock_4.c **** *
 307:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 308:.\Generated_Source\PSoC5/Clock_4.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/Clock_4.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/Clock_4.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/Clock_4.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/Clock_4.c **** *
 313:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 314:.\Generated_Source\PSoC5/Clock_4.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/Clock_4.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/Clock_4.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/Clock_4.c **** *                 value.
 319:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/Clock_4.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/Clock_4.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/Clock_4.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/Clock_4.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/Clock_4.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/Clock_4.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/Clock_4.c **** *
 328:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 329:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 330:.\Generated_Source\PSoC5/Clock_4.c **** *
 331:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/Clock_4.c **** {
 334:.\Generated_Source\PSoC5/Clock_4.c ****     Clock_4_MOD_SRC |= modeBitMask & (uint8)Clock_4_MODE_MASK;
 335:.\Generated_Source\PSoC5/Clock_4.c **** }
 336:.\Generated_Source\PSoC5/Clock_4.c **** 
 337:.\Generated_Source\PSoC5/Clock_4.c **** 
 338:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_ClearModeRegister
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 11


 340:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/Clock_4.c **** *
 342:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 343:.\Generated_Source\PSoC5/Clock_4.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/Clock_4.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/Clock_4.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/Clock_4.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/Clock_4.c **** *
 348:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 349:.\Generated_Source\PSoC5/Clock_4.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/Clock_4.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/Clock_4.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/Clock_4.c **** *                 value.
 354:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/Clock_4.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/Clock_4.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/Clock_4.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/Clock_4.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/Clock_4.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/Clock_4.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/Clock_4.c **** *
 363:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 364:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 365:.\Generated_Source\PSoC5/Clock_4.c **** *
 366:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/Clock_4.c **** {
 369:.\Generated_Source\PSoC5/Clock_4.c ****     Clock_4_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_4_MODE_MASK));
 370:.\Generated_Source\PSoC5/Clock_4.c **** }
 371:.\Generated_Source\PSoC5/Clock_4.c **** 
 372:.\Generated_Source\PSoC5/Clock_4.c **** 
 373:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_GetModeRegister
 375:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/Clock_4.c **** *
 377:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 378:.\Generated_Source\PSoC5/Clock_4.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/Clock_4.c **** *
 380:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 381:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 382:.\Generated_Source\PSoC5/Clock_4.c **** *
 383:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 384:.\Generated_Source\PSoC5/Clock_4.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/Clock_4.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/Clock_4.c **** *
 387:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/Clock_4.c **** uint8 Clock_4_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/Clock_4.c **** {
 390:.\Generated_Source\PSoC5/Clock_4.c ****     return Clock_4_MOD_SRC & (uint8)(Clock_4_MODE_MASK);
 391:.\Generated_Source\PSoC5/Clock_4.c **** }
 392:.\Generated_Source\PSoC5/Clock_4.c **** 
 393:.\Generated_Source\PSoC5/Clock_4.c **** 
 394:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_SetSourceRegister
 396:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 12


 397:.\Generated_Source\PSoC5/Clock_4.c **** *
 398:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 399:.\Generated_Source\PSoC5/Clock_4.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/Clock_4.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/Clock_4.c **** *
 402:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 403:.\Generated_Source\PSoC5/Clock_4.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/Clock_4.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/Clock_4.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/Clock_4.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/Clock_4.c **** *
 415:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 416:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 417:.\Generated_Source\PSoC5/Clock_4.c **** *
 418:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/Clock_4.c **** void Clock_4_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/Clock_4.c **** {
 421:.\Generated_Source\PSoC5/Clock_4.c ****     uint16 currDiv = Clock_4_GetDividerRegister();
 422:.\Generated_Source\PSoC5/Clock_4.c ****     uint8 oldSrc = Clock_4_GetSourceRegister();
 423:.\Generated_Source\PSoC5/Clock_4.c **** 
 424:.\Generated_Source\PSoC5/Clock_4.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:.\Generated_Source\PSoC5/Clock_4.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:.\Generated_Source\PSoC5/Clock_4.c ****     {
 427:.\Generated_Source\PSoC5/Clock_4.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/Clock_4.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC |= CYCLK_SSS;
 430:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC =
 431:.\Generated_Source\PSoC5/Clock_4.c ****             (Clock_4_MOD_SRC & (uint8)(~Clock_4_SRC_SEL_MSK)) | clkSource;
 432:.\Generated_Source\PSoC5/Clock_4.c ****     }
 433:.\Generated_Source\PSoC5/Clock_4.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:.\Generated_Source\PSoC5/Clock_4.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:.\Generated_Source\PSoC5/Clock_4.c ****     {
 436:.\Generated_Source\PSoC5/Clock_4.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/Clock_4.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC =
 439:.\Generated_Source\PSoC5/Clock_4.c ****             (Clock_4_MOD_SRC & (uint8)(~Clock_4_SRC_SEL_MSK)) | clkSource;
 440:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:.\Generated_Source\PSoC5/Clock_4.c ****     }
 442:.\Generated_Source\PSoC5/Clock_4.c ****     else
 443:.\Generated_Source\PSoC5/Clock_4.c ****     {
 444:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC =
 445:.\Generated_Source\PSoC5/Clock_4.c ****             (Clock_4_MOD_SRC & (uint8)(~Clock_4_SRC_SEL_MSK)) | clkSource;
 446:.\Generated_Source\PSoC5/Clock_4.c ****     }
 447:.\Generated_Source\PSoC5/Clock_4.c **** }
 448:.\Generated_Source\PSoC5/Clock_4.c **** 
 449:.\Generated_Source\PSoC5/Clock_4.c **** 
 450:.\Generated_Source\PSoC5/Clock_4.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/Clock_4.c **** * Function Name: Clock_4_GetSourceRegister
 452:.\Generated_Source\PSoC5/Clock_4.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/Clock_4.c **** *
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 13


 454:.\Generated_Source\PSoC5/Clock_4.c **** * Summary:
 455:.\Generated_Source\PSoC5/Clock_4.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/Clock_4.c **** *
 457:.\Generated_Source\PSoC5/Clock_4.c **** * Parameters:
 458:.\Generated_Source\PSoC5/Clock_4.c **** *  None
 459:.\Generated_Source\PSoC5/Clock_4.c **** *
 460:.\Generated_Source\PSoC5/Clock_4.c **** * Returns:
 461:.\Generated_Source\PSoC5/Clock_4.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/Clock_4.c **** *
 463:.\Generated_Source\PSoC5/Clock_4.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/Clock_4.c **** uint8 Clock_4_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/Clock_4.c **** {
 466:.\Generated_Source\PSoC5/Clock_4.c ****     return Clock_4_MOD_SRC & Clock_4_SRC_SEL_MSK;
 227              		.loc 1 466 0
 228 0002 2C4B     		ldr	r3, .L47
 229              	.LBE12:
 230              	.LBE11:
 231              	.LBB15:
 232              	.LBB16:
 299:.\Generated_Source\PSoC5/Clock_4.c ****     return CY_GET_REG16(Clock_4_DIV_PTR);
 233              		.loc 1 299 0
 234 0004 2C4D     		ldr	r5, .L47+4
 235              	.LBE16:
 236              	.LBE15:
 237              	.LBB19:
 238              	.LBB13:
 239              		.loc 1 466 0
 240 0006 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 241              	.LBE13:
 242              	.LBE19:
 243              	.LBB20:
 244              	.LBB17:
 299:.\Generated_Source\PSoC5/Clock_4.c ****     return CY_GET_REG16(Clock_4_DIV_PTR);
 245              		.loc 1 299 0
 246 0008 2C88     		ldrh	r4, [r5]
 247              	.LBE17:
 248              	.LBE20:
 249              	.LBB21:
 250              	.LBB14:
 251              		.loc 1 466 0
 252 000a 07F00707 		and	r7, r7, #7
 253              	.LBE14:
 254              	.LBE21:
 255              	.LBB22:
 256              	.LBB18:
 299:.\Generated_Source\PSoC5/Clock_4.c ****     return CY_GET_REG16(Clock_4_DIV_PTR);
 257              		.loc 1 299 0
 258 000e A4B2     		uxth	r4, r4
 259              	.LBE18:
 260              	.LBE22:
 201:.\Generated_Source\PSoC5/Clock_4.c ****     if (clkDivider != oldDivider)
 261              		.loc 1 201 0
 262 0010 A042     		cmp	r0, r4
 263 0012 4DD0     		beq	.L23
 203:.\Generated_Source\PSoC5/Clock_4.c ****         enabled = Clock_4_CLKEN & Clock_4_CLKEN_MASK;
 264              		.loc 1 203 0
 265 0014 294A     		ldr	r2, .L47+8
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 14


 266 0016 1678     		ldrb	r6, [r2]	@ zero_extendqisi2
 267 0018 F6B2     		uxtb	r6, r6
 268              	.LVL4:
 205:.\Generated_Source\PSoC5/Clock_4.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 269              		.loc 1 205 0
 270 001a 67B9     		cbnz	r7, .L26
 205:.\Generated_Source\PSoC5/Clock_4.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 271              		.loc 1 205 0 is_stmt 0 discriminator 1
 272 001c 34B1     		cbz	r4, .L27
 273 001e 50B9     		cbnz	r0, .L26
 220:.\Generated_Source\PSoC5/Clock_4.c ****                 Clock_4_MOD_SRC |= CYCLK_SSS;
 274              		.loc 1 220 0 is_stmt 1
 275 0020 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 276 0022 42F04002 		orr	r2, r2, #64
 277 0026 1A70     		strb	r2, [r3]
 221:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(Clock_4_DIV_PTR, clkDivider);
 278              		.loc 1 221 0
 279 0028 2880     		strh	r0, [r5]	@ movhi
 280 002a F0BD     		pop	{r4, r5, r6, r7, pc}
 281              	.LVL5:
 282              	.L27:
 213:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(Clock_4_DIV_PTR, clkDivider);
 283              		.loc 1 213 0
 284 002c 2880     		strh	r0, [r5]	@ movhi
 214:.\Generated_Source\PSoC5/Clock_4.c ****                 Clock_4_MOD_SRC &= (uint8)(~CYCLK_SSS);
 285              		.loc 1 214 0
 286 002e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 287 0030 02F0BF02 		and	r2, r2, #191
 288 0034 3BE0     		b	.L46
 289              	.L26:
 203:.\Generated_Source\PSoC5/Clock_4.c ****         enabled = Clock_4_CLKEN & Clock_4_CLKEN_MASK;
 290              		.loc 1 203 0
 291 0036 06F02003 		and	r3, r6, #32
 227:.\Generated_Source\PSoC5/Clock_4.c ****             if (enabled != 0u)
 292              		.loc 1 227 0
 293 003a 03F0FF06 		and	r6, r3, #255
 294              	.LVL6:
 295 003e 0BB3     		cbz	r3, .L30
 236:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_DMASK = Clock_4_CLKEN_MASK;
 296              		.loc 1 236 0
 297 0040 1F4F     		ldr	r7, .L47+12
 229:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_LD = 0x00u;
 298              		.loc 1 229 0
 299 0042 204D     		ldr	r5, .L47+16
 300 0044 0023     		movs	r3, #0
 236:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_DMASK = Clock_4_CLKEN_MASK;
 301              		.loc 1 236 0
 302 0046 4FF0200C 		mov	ip, #32
 229:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_LD = 0x00u;
 303              		.loc 1 229 0
 304 004a 2B70     		strb	r3, [r5]
 236:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_DMASK = Clock_4_CLKEN_MASK;
 305              		.loc 1 236 0
 306 004c 87F800C0 		strb	ip, [r7]
 237:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_AMASK = 0x00u;
 307              		.loc 1 237 0
 308 0050 3B71     		strb	r3, [r7, #4]
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 15


 240:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 309              		.loc 1 240 0
 310 0052 1D4B     		ldr	r3, .L47+20
 311 0054 1F78     		ldrb	r7, [r3]	@ zero_extendqisi2
 243:.\Generated_Source\PSoC5/Clock_4.c ****                 if (((Clock_4_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 312              		.loc 1 243 0
 313 0056 8E33     		adds	r3, r3, #142
 240:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 314              		.loc 1 240 0
 315 0058 07F07F07 		and	r7, r7, #127
 316 005c 03F88E7C 		strb	r7, [r3, #-142]
 243:.\Generated_Source\PSoC5/Clock_4.c ****                 if (((Clock_4_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 317              		.loc 1 243 0
 318 0060 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 319 0062 1F07     		lsls	r7, r3, #28
 320 0064 00D5     		bpl	.L31
 243:.\Generated_Source\PSoC5/Clock_4.c ****                 if (((Clock_4_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 321              		.loc 1 243 0 is_stmt 0 discriminator 1
 322 0066 68B9     		cbnz	r0, .L30
 323              	.L31:
 246:.\Generated_Source\PSoC5/Clock_4.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 324              		.loc 1 246 0 is_stmt 1
 325 0068 184B     		ldr	r3, .L47+24
 326 006a 1C80     		strh	r4, [r3]	@ movhi
 247:.\Generated_Source\PSoC5/Clock_4.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 327              		.loc 1 247 0
 328 006c 0723     		movs	r3, #7
 329 006e 2B70     		strb	r3, [r5]
 330              	.L34:
 250:.\Generated_Source\PSoC5/Clock_4.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 331              		.loc 1 250 0 discriminator 1
 332 0070 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 333 0072 13F00103 		ands	r3, r3, #1
 334 0076 FBD1     		bne	.L34
 253:.\Generated_Source\PSoC5/Clock_4.c ****                     Clock_4_CLKEN &= (uint8)(~Clock_4_CLKEN_MASK);
 335              		.loc 1 253 0
 336 0078 1478     		ldrb	r4, [r2]	@ zero_extendqisi2
 337 007a 04F0DF04 		and	r4, r4, #223
 338 007e 1470     		strb	r4, [r2]
 257:.\Generated_Source\PSoC5/Clock_4.c ****                     CLK_DIST_LD = 0x00u;
 339              		.loc 1 257 0
 340 0080 104C     		ldr	r4, .L47+16
 341 0082 2370     		strb	r3, [r4]
 342              	.L30:
 263:.\Generated_Source\PSoC5/Clock_4.c ****             if ((Clock_4_CLKEN & Clock_4_CLKEN_MASK) != 0u)
 343              		.loc 1 263 0
 344 0084 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 345 0086 0D4B     		ldr	r3, .L47+8
 346 0088 9406     		lsls	r4, r2, #26
 347 008a 0CD5     		bpl	.L35
 266:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 348              		.loc 1 266 0
 349 008c A3F56873 		sub	r3, r3, #928
 268:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 350              		.loc 1 268 0
 351 0090 0029     		cmp	r1, #0
 266:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 16


 352              		.loc 1 266 0
 353 0092 1880     		strh	r0, [r3]	@ movhi
 268:.\Generated_Source\PSoC5/Clock_4.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 354              		.loc 1 268 0
 355 0094 0CBF     		ite	eq
 356 0096 0122     		moveq	r2, #1
 357 0098 0322     		movne	r2, #3
 358 009a 013B     		subs	r3, r3, #1
 359 009c 1A70     		strb	r2, [r3]
 360              	.L38:
 269:.\Generated_Source\PSoC5/Clock_4.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 361              		.loc 1 269 0 discriminator 1
 362 009e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 363 00a0 D207     		lsls	r2, r2, #31
 364 00a2 FCD4     		bmi	.L38
 365 00a4 F0BD     		pop	{r4, r5, r6, r7, pc}
 366              	.L35:
 274:.\Generated_Source\PSoC5/Clock_4.c ****                 CY_SET_REG16(Clock_4_DIV_PTR, clkDivider);
 367              		.loc 1 274 0
 368 00a6 044A     		ldr	r2, .L47+4
 369 00a8 1080     		strh	r0, [r2]	@ movhi
 275:.\Generated_Source\PSoC5/Clock_4.c **** 				Clock_4_CLKEN |= enabled;
 370              		.loc 1 275 0
 371 00aa 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 372 00ac 3243     		orrs	r2, r2, r6
 373              	.L46:
 374 00ae 1A70     		strb	r2, [r3]
 375              	.L23:
 376 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 377              	.L48:
 378 00b2 00BF     		.align	2
 379              	.L47:
 380 00b4 96400040 		.word	1073758358
 381 00b8 94400040 		.word	1073758356
 382 00bc A2430040 		.word	1073759138
 383 00c0 10400040 		.word	1073758224
 384 00c4 01400040 		.word	1073758209
 385 00c8 08400040 		.word	1073758216
 386 00cc 02400040 		.word	1073758210
 387              		.cfi_endproc
 388              	.LFE4:
 389              		.size	Clock_4_SetDividerRegister, .-Clock_4_SetDividerRegister
 390              		.section	.text.Clock_4_GetDividerRegister,"ax",%progbits
 391              		.align	1
 392              		.global	Clock_4_GetDividerRegister
 393              		.thumb
 394              		.thumb_func
 395              		.type	Clock_4_GetDividerRegister, %function
 396              	Clock_4_GetDividerRegister:
 397              	.LFB5:
 298:.\Generated_Source\PSoC5/Clock_4.c **** {
 398              		.loc 1 298 0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 299:.\Generated_Source\PSoC5/Clock_4.c ****     return CY_GET_REG16(Clock_4_DIV_PTR);
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 17


 403              		.loc 1 299 0
 404 0000 014B     		ldr	r3, .L50
 405 0002 1888     		ldrh	r0, [r3]
 300:.\Generated_Source\PSoC5/Clock_4.c **** }
 406              		.loc 1 300 0
 407 0004 80B2     		uxth	r0, r0
 408 0006 7047     		bx	lr
 409              	.L51:
 410              		.align	2
 411              	.L50:
 412 0008 94400040 		.word	1073758356
 413              		.cfi_endproc
 414              	.LFE5:
 415              		.size	Clock_4_GetDividerRegister, .-Clock_4_GetDividerRegister
 416              		.section	.text.Clock_4_SetModeRegister,"ax",%progbits
 417              		.align	1
 418              		.global	Clock_4_SetModeRegister
 419              		.thumb
 420              		.thumb_func
 421              		.type	Clock_4_SetModeRegister, %function
 422              	Clock_4_SetModeRegister:
 423              	.LFB6:
 333:.\Generated_Source\PSoC5/Clock_4.c **** {
 424              		.loc 1 333 0
 425              		.cfi_startproc
 426              		@ args = 0, pretend = 0, frame = 0
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		@ link register save eliminated.
 429              	.LVL7:
 334:.\Generated_Source\PSoC5/Clock_4.c ****     Clock_4_MOD_SRC |= modeBitMask & (uint8)Clock_4_MODE_MASK;
 430              		.loc 1 334 0
 431 0000 034B     		ldr	r3, .L53
 432 0002 00F0F800 		and	r0, r0, #248
 433              	.LVL8:
 434 0006 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 435 0008 0243     		orrs	r2, r2, r0
 436 000a 1A70     		strb	r2, [r3]
 437 000c 7047     		bx	lr
 438              	.L54:
 439 000e 00BF     		.align	2
 440              	.L53:
 441 0010 96400040 		.word	1073758358
 442              		.cfi_endproc
 443              	.LFE6:
 444              		.size	Clock_4_SetModeRegister, .-Clock_4_SetModeRegister
 445              		.section	.text.Clock_4_ClearModeRegister,"ax",%progbits
 446              		.align	1
 447              		.global	Clock_4_ClearModeRegister
 448              		.thumb
 449              		.thumb_func
 450              		.type	Clock_4_ClearModeRegister, %function
 451              	Clock_4_ClearModeRegister:
 452              	.LFB7:
 368:.\Generated_Source\PSoC5/Clock_4.c **** {
 453              		.loc 1 368 0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 18


 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		@ link register save eliminated.
 458              	.LVL9:
 369:.\Generated_Source\PSoC5/Clock_4.c ****     Clock_4_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_4_MODE_MASK));
 459              		.loc 1 369 0
 460 0000 034B     		ldr	r3, .L56
 461 0002 C043     		mvns	r0, r0
 462              	.LVL10:
 463 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 464 0006 40F00700 		orr	r0, r0, #7
 465 000a 0240     		ands	r2, r2, r0
 466 000c 1A70     		strb	r2, [r3]
 467 000e 7047     		bx	lr
 468              	.L57:
 469              		.align	2
 470              	.L56:
 471 0010 96400040 		.word	1073758358
 472              		.cfi_endproc
 473              	.LFE7:
 474              		.size	Clock_4_ClearModeRegister, .-Clock_4_ClearModeRegister
 475              		.section	.text.Clock_4_GetModeRegister,"ax",%progbits
 476              		.align	1
 477              		.global	Clock_4_GetModeRegister
 478              		.thumb
 479              		.thumb_func
 480              		.type	Clock_4_GetModeRegister, %function
 481              	Clock_4_GetModeRegister:
 482              	.LFB8:
 389:.\Generated_Source\PSoC5/Clock_4.c **** {
 483              		.loc 1 389 0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 390:.\Generated_Source\PSoC5/Clock_4.c ****     return Clock_4_MOD_SRC & (uint8)(Clock_4_MODE_MASK);
 488              		.loc 1 390 0
 489 0000 024B     		ldr	r3, .L59
 490 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:.\Generated_Source\PSoC5/Clock_4.c **** }
 491              		.loc 1 391 0
 492 0004 00F0F800 		and	r0, r0, #248
 493 0008 7047     		bx	lr
 494              	.L60:
 495 000a 00BF     		.align	2
 496              	.L59:
 497 000c 96400040 		.word	1073758358
 498              		.cfi_endproc
 499              	.LFE8:
 500              		.size	Clock_4_GetModeRegister, .-Clock_4_GetModeRegister
 501              		.section	.text.Clock_4_SetSourceRegister,"ax",%progbits
 502              		.align	1
 503              		.global	Clock_4_SetSourceRegister
 504              		.thumb
 505              		.thumb_func
 506              		.type	Clock_4_SetSourceRegister, %function
 507              	Clock_4_SetSourceRegister:
 508              	.LFB9:
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 19


 420:.\Generated_Source\PSoC5/Clock_4.c **** {
 509              		.loc 1 420 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 514              	.LVL11:
 515              	.LBB23:
 516              	.LBB24:
 299:.\Generated_Source\PSoC5/Clock_4.c ****     return CY_GET_REG16(Clock_4_DIV_PTR);
 517              		.loc 1 299 0
 518 0000 124B     		ldr	r3, .L69
 519 0002 1988     		ldrh	r1, [r3]
 520              	.LBE24:
 521              	.LBE23:
 522              	.LBB26:
 523              	.LBB27:
 524              		.loc 1 466 0
 525 0004 0233     		adds	r3, r3, #2
 526 0006 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 527              	.LBE27:
 528              	.LBE26:
 529              	.LBB28:
 530              	.LBB25:
 299:.\Generated_Source\PSoC5/Clock_4.c ****     return CY_GET_REG16(Clock_4_DIV_PTR);
 531              		.loc 1 299 0
 532 0008 89B2     		uxth	r1, r1
 533              	.LBE25:
 534              	.LBE28:
 424:.\Generated_Source\PSoC5/Clock_4.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 535              		.loc 1 424 0
 536 000a 12F0070F 		tst	r2, #7
 537 000e 1A46     		mov	r2, r3
 538 0010 09D0     		beq	.L62
 424:.\Generated_Source\PSoC5/Clock_4.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 539              		.loc 1 424 0 is_stmt 0 discriminator 1
 540 0012 A0B9     		cbnz	r0, .L63
 425:.\Generated_Source\PSoC5/Clock_4.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 541              		.loc 1 425 0 is_stmt 1
 542 0014 99B9     		cbnz	r1, .L63
 429:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC |= CYCLK_SSS;
 543              		.loc 1 429 0
 544 0016 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 545 0018 42F04002 		orr	r2, r2, #64
 546 001c 1A70     		strb	r2, [r3]
 431:.\Generated_Source\PSoC5/Clock_4.c ****             (Clock_4_MOD_SRC & (uint8)(~Clock_4_SRC_SEL_MSK)) | clkSource;
 547              		.loc 1 431 0
 548 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 430:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC =
 549              		.loc 1 430 0
 550 0020 02F0F802 		and	r2, r2, #248
 551 0024 09E0     		b	.L68
 552              	.L62:
 433:.\Generated_Source\PSoC5/Clock_4.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 553              		.loc 1 433 0 discriminator 1
 554 0026 50B1     		cbz	r0, .L63
 434:.\Generated_Source\PSoC5/Clock_4.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 20


 555              		.loc 1 434 0
 556 0028 49B9     		cbnz	r1, .L63
 439:.\Generated_Source\PSoC5/Clock_4.c ****             (Clock_4_MOD_SRC & (uint8)(~Clock_4_SRC_SEL_MSK)) | clkSource;
 557              		.loc 1 439 0
 558 002a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 438:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC =
 559              		.loc 1 438 0
 560 002c 02F0F802 		and	r2, r2, #248
 561 0030 1043     		orrs	r0, r0, r2
 562              	.LVL12:
 563 0032 1870     		strb	r0, [r3]
 440:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC &= (uint8)(~CYCLK_SSS);
 564              		.loc 1 440 0
 565 0034 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 566 0036 02F0BF02 		and	r2, r2, #191
 567              	.L68:
 568 003a 1A70     		strb	r2, [r3]
 569 003c 7047     		bx	lr
 570              	.LVL13:
 571              	.L63:
 445:.\Generated_Source\PSoC5/Clock_4.c ****             (Clock_4_MOD_SRC & (uint8)(~Clock_4_SRC_SEL_MSK)) | clkSource;
 572              		.loc 1 445 0
 573 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 444:.\Generated_Source\PSoC5/Clock_4.c ****         Clock_4_MOD_SRC =
 574              		.loc 1 444 0
 575 0040 03F0F803 		and	r3, r3, #248
 576 0044 1843     		orrs	r0, r0, r3
 577              	.LVL14:
 578 0046 1070     		strb	r0, [r2]
 579 0048 7047     		bx	lr
 580              	.L70:
 581 004a 00BF     		.align	2
 582              	.L69:
 583 004c 94400040 		.word	1073758356
 584              		.cfi_endproc
 585              	.LFE9:
 586              		.size	Clock_4_SetSourceRegister, .-Clock_4_SetSourceRegister
 587              		.section	.text.Clock_4_GetSourceRegister,"ax",%progbits
 588              		.align	1
 589              		.global	Clock_4_GetSourceRegister
 590              		.thumb
 591              		.thumb_func
 592              		.type	Clock_4_GetSourceRegister, %function
 593              	Clock_4_GetSourceRegister:
 594              	.LFB10:
 465:.\Generated_Source\PSoC5/Clock_4.c **** {
 595              		.loc 1 465 0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 0
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599              		@ link register save eliminated.
 600              		.loc 1 466 0
 601 0000 024B     		ldr	r3, .L72
 602 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:.\Generated_Source\PSoC5/Clock_4.c **** }
 603              		.loc 1 467 0
 604 0004 00F00700 		and	r0, r0, #7
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 21


 605 0008 7047     		bx	lr
 606              	.L73:
 607 000a 00BF     		.align	2
 608              	.L72:
 609 000c 96400040 		.word	1073758358
 610              		.cfi_endproc
 611              	.LFE10:
 612              		.size	Clock_4_GetSourceRegister, .-Clock_4_GetSourceRegister
 613              		.text
 614              	.Letext0:
 615              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 616              		.section	.debug_info,"",%progbits
 617              	.Ldebug_info0:
 618 0000 97020000 		.4byte	0x297
 619 0004 0400     		.2byte	0x4
 620 0006 00000000 		.4byte	.Ldebug_abbrev0
 621 000a 04       		.byte	0x4
 622 000b 01       		.uleb128 0x1
 623 000c 82000000 		.4byte	.LASF36
 624 0010 01       		.byte	0x1
 625 0011 18000000 		.4byte	.LASF37
 626 0015 48010000 		.4byte	.LASF38
 627 0019 58000000 		.4byte	.Ldebug_ranges0+0x58
 628 001d 00000000 		.4byte	0
 629 0021 00000000 		.4byte	.Ldebug_line0
 630 0025 02       		.uleb128 0x2
 631 0026 01       		.byte	0x1
 632 0027 06       		.byte	0x6
 633 0028 D0010000 		.4byte	.LASF0
 634 002c 02       		.uleb128 0x2
 635 002d 01       		.byte	0x1
 636 002e 08       		.byte	0x8
 637 002f 9C010000 		.4byte	.LASF1
 638 0033 02       		.uleb128 0x2
 639 0034 02       		.byte	0x2
 640 0035 05       		.byte	0x5
 641 0036 0E000000 		.4byte	.LASF2
 642 003a 02       		.uleb128 0x2
 643 003b 02       		.byte	0x2
 644 003c 07       		.byte	0x7
 645 003d 12020000 		.4byte	.LASF3
 646 0041 02       		.uleb128 0x2
 647 0042 04       		.byte	0x4
 648 0043 05       		.byte	0x5
 649 0044 27010000 		.4byte	.LASF4
 650 0048 02       		.uleb128 0x2
 651 0049 04       		.byte	0x4
 652 004a 07       		.byte	0x7
 653 004b 67020000 		.4byte	.LASF5
 654 004f 02       		.uleb128 0x2
 655 0050 08       		.byte	0x8
 656 0051 05       		.byte	0x5
 657 0052 FE000000 		.4byte	.LASF6
 658 0056 02       		.uleb128 0x2
 659 0057 08       		.byte	0x8
 660 0058 07       		.byte	0x7
 661 0059 DC010000 		.4byte	.LASF7
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 22


 662 005d 03       		.uleb128 0x3
 663 005e 04       		.byte	0x4
 664 005f 05       		.byte	0x5
 665 0060 696E7400 		.ascii	"int\000"
 666 0064 02       		.uleb128 0x2
 667 0065 04       		.byte	0x4
 668 0066 07       		.byte	0x7
 669 0067 F3010000 		.4byte	.LASF8
 670 006b 04       		.uleb128 0x4
 671 006c 51000000 		.4byte	.LASF9
 672 0070 02       		.byte	0x2
 673 0071 B3       		.byte	0xb3
 674 0072 2C000000 		.4byte	0x2c
 675 0076 04       		.uleb128 0x4
 676 0077 3B000000 		.4byte	.LASF10
 677 007b 02       		.byte	0x2
 678 007c B4       		.byte	0xb4
 679 007d 3A000000 		.4byte	0x3a
 680 0081 02       		.uleb128 0x2
 681 0082 04       		.byte	0x4
 682 0083 04       		.byte	0x4
 683 0084 7C000000 		.4byte	.LASF11
 684 0088 02       		.uleb128 0x2
 685 0089 08       		.byte	0x8
 686 008a 04       		.byte	0x4
 687 008b 79020000 		.4byte	.LASF12
 688 008f 02       		.uleb128 0x2
 689 0090 01       		.byte	0x1
 690 0091 08       		.byte	0x8
 691 0092 25020000 		.4byte	.LASF13
 692 0096 05       		.uleb128 0x5
 693 0097 62020000 		.4byte	.LASF14
 694 009b 02       		.byte	0x2
 695 009c 5D01     		.2byte	0x15d
 696 009e A2000000 		.4byte	0xa2
 697 00a2 06       		.uleb128 0x6
 698 00a3 6B000000 		.4byte	0x6b
 699 00a7 05       		.uleb128 0x5
 700 00a8 08000000 		.4byte	.LASF15
 701 00ac 02       		.byte	0x2
 702 00ad 5E01     		.2byte	0x15e
 703 00af B3000000 		.4byte	0xb3
 704 00b3 06       		.uleb128 0x6
 705 00b4 76000000 		.4byte	0x76
 706 00b8 07       		.uleb128 0x7
 707 00b9 62000000 		.4byte	.LASF16
 708 00bd 01       		.byte	0x1
 709 00be D001     		.2byte	0x1d0
 710 00c0 6B000000 		.4byte	0x6b
 711 00c4 01       		.byte	0x1
 712 00c5 07       		.uleb128 0x7
 713 00c6 CF020000 		.4byte	.LASF17
 714 00ca 01       		.byte	0x1
 715 00cb 2901     		.2byte	0x129
 716 00cd 76000000 		.4byte	0x76
 717 00d1 01       		.byte	0x1
 718 00d2 08       		.uleb128 0x8
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 23


 719 00d3 2A020000 		.4byte	.LASF18
 720 00d7 01       		.byte	0x1
 721 00d8 2D       		.byte	0x2d
 722 00d9 00000000 		.4byte	.LFB0
 723 00dd 18000000 		.4byte	.LFE0-.LFB0
 724 00e1 01       		.uleb128 0x1
 725 00e2 9C       		.byte	0x9c
 726 00e3 08       		.uleb128 0x8
 727 00e4 55020000 		.4byte	.LASF19
 728 00e8 01       		.byte	0x1
 729 00e9 47       		.byte	0x47
 730 00ea 00000000 		.4byte	.LFB1
 731 00ee 18000000 		.4byte	.LFE1-.LFB1
 732 00f2 01       		.uleb128 0x1
 733 00f3 9C       		.byte	0x9c
 734 00f4 09       		.uleb128 0x9
 735 00f5 00020000 		.4byte	.LASF20
 736 00f9 01       		.byte	0x1
 737 00fa 64       		.byte	0x64
 738 00fb 00000000 		.4byte	.LFB2
 739 00ff 74000000 		.4byte	.LFE2-.LFB2
 740 0103 01       		.uleb128 0x1
 741 0104 9C       		.byte	0x9c
 742 0105 23010000 		.4byte	0x123
 743 0109 0A       		.uleb128 0xa
 744 010a 0A000000 		.4byte	.LBB10
 745 010e 6A000000 		.4byte	.LBE10-.LBB10
 746 0112 0B       		.uleb128 0xb
 747 0113 4A020000 		.4byte	.LASF26
 748 0117 01       		.byte	0x1
 749 0118 69       		.byte	0x69
 750 0119 76000000 		.4byte	0x76
 751 011d 00000000 		.4byte	.LLST0
 752 0121 00       		.byte	0
 753 0122 00       		.byte	0
 754 0123 09       		.uleb128 0x9
 755 0124 BA020000 		.4byte	.LASF21
 756 0128 01       		.byte	0x1
 757 0129 9D       		.byte	0x9d
 758 012a 00000000 		.4byte	.LFB3
 759 012e 18000000 		.4byte	.LFE3-.LFB3
 760 0132 01       		.uleb128 0x1
 761 0133 9C       		.byte	0x9c
 762 0134 46010000 		.4byte	0x146
 763 0138 0C       		.uleb128 0xc
 764 0139 96010000 		.4byte	.LASF23
 765 013d 01       		.byte	0x1
 766 013e 9D       		.byte	0x9d
 767 013f 6B000000 		.4byte	0x6b
 768 0143 01       		.uleb128 0x1
 769 0144 50       		.byte	0x50
 770 0145 00       		.byte	0
 771 0146 09       		.uleb128 0x9
 772 0147 0C010000 		.4byte	.LASF22
 773 014b 01       		.byte	0x1
 774 014c C1       		.byte	0xc1
 775 014d 00000000 		.4byte	.LFB4
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 24


 776 0151 D0000000 		.4byte	.LFE4-.LFB4
 777 0155 01       		.uleb128 0x1
 778 0156 9C       		.byte	0x9c
 779 0157 B9010000 		.4byte	0x1b9
 780 015b 0C       		.uleb128 0xc
 781 015c 57000000 		.4byte	.LASF24
 782 0160 01       		.byte	0x1
 783 0161 C1       		.byte	0xc1
 784 0162 76000000 		.4byte	0x76
 785 0166 01       		.uleb128 0x1
 786 0167 50       		.byte	0x50
 787 0168 0C       		.uleb128 0xc
 788 0169 42000000 		.4byte	.LASF25
 789 016d 01       		.byte	0x1
 790 016e C1       		.byte	0xc1
 791 016f 6B000000 		.4byte	0x6b
 792 0173 01       		.uleb128 0x1
 793 0174 51       		.byte	0x51
 794 0175 0B       		.uleb128 0xb
 795 0176 B2020000 		.4byte	.LASF27
 796 017a 01       		.byte	0x1
 797 017b C4       		.byte	0xc4
 798 017c 6B000000 		.4byte	0x6b
 799 0180 13000000 		.4byte	.LLST1
 800 0184 0D       		.uleb128 0xd
 801 0185 42020000 		.4byte	.LASF28
 802 0189 01       		.byte	0x1
 803 018a C6       		.byte	0xc6
 804 018b 6B000000 		.4byte	0x6b
 805 018f 0D       		.uleb128 0xd
 806 0190 4A020000 		.4byte	.LASF26
 807 0194 01       		.byte	0x1
 808 0195 C7       		.byte	0xc7
 809 0196 76000000 		.4byte	0x76
 810 019a 0E       		.uleb128 0xe
 811 019b B8000000 		.4byte	0xb8
 812 019f 02000000 		.4byte	.LBB11
 813 01a3 00000000 		.4byte	.Ldebug_ranges0+0
 814 01a7 01       		.byte	0x1
 815 01a8 C6       		.byte	0xc6
 816 01a9 0E       		.uleb128 0xe
 817 01aa C5000000 		.4byte	0xc5
 818 01ae 04000000 		.4byte	.LBB15
 819 01b2 20000000 		.4byte	.Ldebug_ranges0+0x20
 820 01b6 01       		.byte	0x1
 821 01b7 C7       		.byte	0xc7
 822 01b8 00       		.byte	0
 823 01b9 0F       		.uleb128 0xf
 824 01ba C5000000 		.4byte	0xc5
 825 01be 00000000 		.4byte	.LFB5
 826 01c2 0C000000 		.4byte	.LFE5-.LFB5
 827 01c6 01       		.uleb128 0x1
 828 01c7 9C       		.byte	0x9c
 829 01c8 10       		.uleb128 0x10
 830 01c9 30010000 		.4byte	.LASF29
 831 01cd 01       		.byte	0x1
 832 01ce 4C01     		.2byte	0x14c
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 25


 833 01d0 00000000 		.4byte	.LFB6
 834 01d4 14000000 		.4byte	.LFE6-.LFB6
 835 01d8 01       		.uleb128 0x1
 836 01d9 9C       		.byte	0x9c
 837 01da EF010000 		.4byte	0x1ef
 838 01de 11       		.uleb128 0x11
 839 01df AA010000 		.4byte	.LASF30
 840 01e3 01       		.byte	0x1
 841 01e4 4C01     		.2byte	0x14c
 842 01e6 6B000000 		.4byte	0x6b
 843 01ea 2B000000 		.4byte	.LLST2
 844 01ee 00       		.byte	0
 845 01ef 10       		.uleb128 0x10
 846 01f0 B6010000 		.4byte	.LASF31
 847 01f4 01       		.byte	0x1
 848 01f5 6F01     		.2byte	0x16f
 849 01f7 00000000 		.4byte	.LFB7
 850 01fb 14000000 		.4byte	.LFE7-.LFB7
 851 01ff 01       		.uleb128 0x1
 852 0200 9C       		.byte	0x9c
 853 0201 16020000 		.4byte	0x216
 854 0205 11       		.uleb128 0x11
 855 0206 AA010000 		.4byte	.LASF30
 856 020a 01       		.byte	0x1
 857 020b 6F01     		.2byte	0x16f
 858 020d 6B000000 		.4byte	0x6b
 859 0211 4C000000 		.4byte	.LLST3
 860 0215 00       		.byte	0
 861 0216 12       		.uleb128 0x12
 862 0217 9A020000 		.4byte	.LASF39
 863 021b 01       		.byte	0x1
 864 021c 8401     		.2byte	0x184
 865 021e 6B000000 		.4byte	0x6b
 866 0222 00000000 		.4byte	.LFB8
 867 0226 10000000 		.4byte	.LFE8-.LFB8
 868 022a 01       		.uleb128 0x1
 869 022b 9C       		.byte	0x9c
 870 022c 10       		.uleb128 0x10
 871 022d 80020000 		.4byte	.LASF32
 872 0231 01       		.byte	0x1
 873 0232 A301     		.2byte	0x1a3
 874 0234 00000000 		.4byte	.LFB9
 875 0238 50000000 		.4byte	.LFE9-.LFB9
 876 023c 01       		.uleb128 0x1
 877 023d 9C       		.byte	0x9c
 878 023e 8B020000 		.4byte	0x28b
 879 0242 11       		.uleb128 0x11
 880 0243 38020000 		.4byte	.LASF33
 881 0247 01       		.byte	0x1
 882 0248 A301     		.2byte	0x1a3
 883 024a 6B000000 		.4byte	0x6b
 884 024e 6D000000 		.4byte	.LLST4
 885 0252 13       		.uleb128 0x13
 886 0253 00000000 		.4byte	.LASF34
 887 0257 01       		.byte	0x1
 888 0258 A501     		.2byte	0x1a5
 889 025a 76000000 		.4byte	0x76
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 26


 890 025e 13       		.uleb128 0x13
 891 025f 4A000000 		.4byte	.LASF35
 892 0263 01       		.byte	0x1
 893 0264 A601     		.2byte	0x1a6
 894 0266 6B000000 		.4byte	0x6b
 895 026a 14       		.uleb128 0x14
 896 026b C5000000 		.4byte	0xc5
 897 026f 00000000 		.4byte	.LBB23
 898 0273 40000000 		.4byte	.Ldebug_ranges0+0x40
 899 0277 01       		.byte	0x1
 900 0278 A501     		.2byte	0x1a5
 901 027a 15       		.uleb128 0x15
 902 027b B8000000 		.4byte	0xb8
 903 027f 04000000 		.4byte	.LBB26
 904 0283 04000000 		.4byte	.LBE26-.LBB26
 905 0287 01       		.byte	0x1
 906 0288 A601     		.2byte	0x1a6
 907 028a 00       		.byte	0
 908 028b 0F       		.uleb128 0xf
 909 028c B8000000 		.4byte	0xb8
 910 0290 00000000 		.4byte	.LFB10
 911 0294 10000000 		.4byte	.LFE10-.LFB10
 912 0298 01       		.uleb128 0x1
 913 0299 9C       		.byte	0x9c
 914 029a 00       		.byte	0
 915              		.section	.debug_abbrev,"",%progbits
 916              	.Ldebug_abbrev0:
 917 0000 01       		.uleb128 0x1
 918 0001 11       		.uleb128 0x11
 919 0002 01       		.byte	0x1
 920 0003 25       		.uleb128 0x25
 921 0004 0E       		.uleb128 0xe
 922 0005 13       		.uleb128 0x13
 923 0006 0B       		.uleb128 0xb
 924 0007 03       		.uleb128 0x3
 925 0008 0E       		.uleb128 0xe
 926 0009 1B       		.uleb128 0x1b
 927 000a 0E       		.uleb128 0xe
 928 000b 55       		.uleb128 0x55
 929 000c 17       		.uleb128 0x17
 930 000d 11       		.uleb128 0x11
 931 000e 01       		.uleb128 0x1
 932 000f 10       		.uleb128 0x10
 933 0010 17       		.uleb128 0x17
 934 0011 00       		.byte	0
 935 0012 00       		.byte	0
 936 0013 02       		.uleb128 0x2
 937 0014 24       		.uleb128 0x24
 938 0015 00       		.byte	0
 939 0016 0B       		.uleb128 0xb
 940 0017 0B       		.uleb128 0xb
 941 0018 3E       		.uleb128 0x3e
 942 0019 0B       		.uleb128 0xb
 943 001a 03       		.uleb128 0x3
 944 001b 0E       		.uleb128 0xe
 945 001c 00       		.byte	0
 946 001d 00       		.byte	0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 27


 947 001e 03       		.uleb128 0x3
 948 001f 24       		.uleb128 0x24
 949 0020 00       		.byte	0
 950 0021 0B       		.uleb128 0xb
 951 0022 0B       		.uleb128 0xb
 952 0023 3E       		.uleb128 0x3e
 953 0024 0B       		.uleb128 0xb
 954 0025 03       		.uleb128 0x3
 955 0026 08       		.uleb128 0x8
 956 0027 00       		.byte	0
 957 0028 00       		.byte	0
 958 0029 04       		.uleb128 0x4
 959 002a 16       		.uleb128 0x16
 960 002b 00       		.byte	0
 961 002c 03       		.uleb128 0x3
 962 002d 0E       		.uleb128 0xe
 963 002e 3A       		.uleb128 0x3a
 964 002f 0B       		.uleb128 0xb
 965 0030 3B       		.uleb128 0x3b
 966 0031 0B       		.uleb128 0xb
 967 0032 49       		.uleb128 0x49
 968 0033 13       		.uleb128 0x13
 969 0034 00       		.byte	0
 970 0035 00       		.byte	0
 971 0036 05       		.uleb128 0x5
 972 0037 16       		.uleb128 0x16
 973 0038 00       		.byte	0
 974 0039 03       		.uleb128 0x3
 975 003a 0E       		.uleb128 0xe
 976 003b 3A       		.uleb128 0x3a
 977 003c 0B       		.uleb128 0xb
 978 003d 3B       		.uleb128 0x3b
 979 003e 05       		.uleb128 0x5
 980 003f 49       		.uleb128 0x49
 981 0040 13       		.uleb128 0x13
 982 0041 00       		.byte	0
 983 0042 00       		.byte	0
 984 0043 06       		.uleb128 0x6
 985 0044 35       		.uleb128 0x35
 986 0045 00       		.byte	0
 987 0046 49       		.uleb128 0x49
 988 0047 13       		.uleb128 0x13
 989 0048 00       		.byte	0
 990 0049 00       		.byte	0
 991 004a 07       		.uleb128 0x7
 992 004b 2E       		.uleb128 0x2e
 993 004c 00       		.byte	0
 994 004d 3F       		.uleb128 0x3f
 995 004e 19       		.uleb128 0x19
 996 004f 03       		.uleb128 0x3
 997 0050 0E       		.uleb128 0xe
 998 0051 3A       		.uleb128 0x3a
 999 0052 0B       		.uleb128 0xb
 1000 0053 3B       		.uleb128 0x3b
 1001 0054 05       		.uleb128 0x5
 1002 0055 27       		.uleb128 0x27
 1003 0056 19       		.uleb128 0x19
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 28


 1004 0057 49       		.uleb128 0x49
 1005 0058 13       		.uleb128 0x13
 1006 0059 20       		.uleb128 0x20
 1007 005a 0B       		.uleb128 0xb
 1008 005b 00       		.byte	0
 1009 005c 00       		.byte	0
 1010 005d 08       		.uleb128 0x8
 1011 005e 2E       		.uleb128 0x2e
 1012 005f 00       		.byte	0
 1013 0060 3F       		.uleb128 0x3f
 1014 0061 19       		.uleb128 0x19
 1015 0062 03       		.uleb128 0x3
 1016 0063 0E       		.uleb128 0xe
 1017 0064 3A       		.uleb128 0x3a
 1018 0065 0B       		.uleb128 0xb
 1019 0066 3B       		.uleb128 0x3b
 1020 0067 0B       		.uleb128 0xb
 1021 0068 27       		.uleb128 0x27
 1022 0069 19       		.uleb128 0x19
 1023 006a 11       		.uleb128 0x11
 1024 006b 01       		.uleb128 0x1
 1025 006c 12       		.uleb128 0x12
 1026 006d 06       		.uleb128 0x6
 1027 006e 40       		.uleb128 0x40
 1028 006f 18       		.uleb128 0x18
 1029 0070 9742     		.uleb128 0x2117
 1030 0072 19       		.uleb128 0x19
 1031 0073 00       		.byte	0
 1032 0074 00       		.byte	0
 1033 0075 09       		.uleb128 0x9
 1034 0076 2E       		.uleb128 0x2e
 1035 0077 01       		.byte	0x1
 1036 0078 3F       		.uleb128 0x3f
 1037 0079 19       		.uleb128 0x19
 1038 007a 03       		.uleb128 0x3
 1039 007b 0E       		.uleb128 0xe
 1040 007c 3A       		.uleb128 0x3a
 1041 007d 0B       		.uleb128 0xb
 1042 007e 3B       		.uleb128 0x3b
 1043 007f 0B       		.uleb128 0xb
 1044 0080 27       		.uleb128 0x27
 1045 0081 19       		.uleb128 0x19
 1046 0082 11       		.uleb128 0x11
 1047 0083 01       		.uleb128 0x1
 1048 0084 12       		.uleb128 0x12
 1049 0085 06       		.uleb128 0x6
 1050 0086 40       		.uleb128 0x40
 1051 0087 18       		.uleb128 0x18
 1052 0088 9742     		.uleb128 0x2117
 1053 008a 19       		.uleb128 0x19
 1054 008b 01       		.uleb128 0x1
 1055 008c 13       		.uleb128 0x13
 1056 008d 00       		.byte	0
 1057 008e 00       		.byte	0
 1058 008f 0A       		.uleb128 0xa
 1059 0090 0B       		.uleb128 0xb
 1060 0091 01       		.byte	0x1
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 29


 1061 0092 11       		.uleb128 0x11
 1062 0093 01       		.uleb128 0x1
 1063 0094 12       		.uleb128 0x12
 1064 0095 06       		.uleb128 0x6
 1065 0096 00       		.byte	0
 1066 0097 00       		.byte	0
 1067 0098 0B       		.uleb128 0xb
 1068 0099 34       		.uleb128 0x34
 1069 009a 00       		.byte	0
 1070 009b 03       		.uleb128 0x3
 1071 009c 0E       		.uleb128 0xe
 1072 009d 3A       		.uleb128 0x3a
 1073 009e 0B       		.uleb128 0xb
 1074 009f 3B       		.uleb128 0x3b
 1075 00a0 0B       		.uleb128 0xb
 1076 00a1 49       		.uleb128 0x49
 1077 00a2 13       		.uleb128 0x13
 1078 00a3 02       		.uleb128 0x2
 1079 00a4 17       		.uleb128 0x17
 1080 00a5 00       		.byte	0
 1081 00a6 00       		.byte	0
 1082 00a7 0C       		.uleb128 0xc
 1083 00a8 05       		.uleb128 0x5
 1084 00a9 00       		.byte	0
 1085 00aa 03       		.uleb128 0x3
 1086 00ab 0E       		.uleb128 0xe
 1087 00ac 3A       		.uleb128 0x3a
 1088 00ad 0B       		.uleb128 0xb
 1089 00ae 3B       		.uleb128 0x3b
 1090 00af 0B       		.uleb128 0xb
 1091 00b0 49       		.uleb128 0x49
 1092 00b1 13       		.uleb128 0x13
 1093 00b2 02       		.uleb128 0x2
 1094 00b3 18       		.uleb128 0x18
 1095 00b4 00       		.byte	0
 1096 00b5 00       		.byte	0
 1097 00b6 0D       		.uleb128 0xd
 1098 00b7 34       		.uleb128 0x34
 1099 00b8 00       		.byte	0
 1100 00b9 03       		.uleb128 0x3
 1101 00ba 0E       		.uleb128 0xe
 1102 00bb 3A       		.uleb128 0x3a
 1103 00bc 0B       		.uleb128 0xb
 1104 00bd 3B       		.uleb128 0x3b
 1105 00be 0B       		.uleb128 0xb
 1106 00bf 49       		.uleb128 0x49
 1107 00c0 13       		.uleb128 0x13
 1108 00c1 00       		.byte	0
 1109 00c2 00       		.byte	0
 1110 00c3 0E       		.uleb128 0xe
 1111 00c4 1D       		.uleb128 0x1d
 1112 00c5 00       		.byte	0
 1113 00c6 31       		.uleb128 0x31
 1114 00c7 13       		.uleb128 0x13
 1115 00c8 52       		.uleb128 0x52
 1116 00c9 01       		.uleb128 0x1
 1117 00ca 55       		.uleb128 0x55
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 30


 1118 00cb 17       		.uleb128 0x17
 1119 00cc 58       		.uleb128 0x58
 1120 00cd 0B       		.uleb128 0xb
 1121 00ce 59       		.uleb128 0x59
 1122 00cf 0B       		.uleb128 0xb
 1123 00d0 00       		.byte	0
 1124 00d1 00       		.byte	0
 1125 00d2 0F       		.uleb128 0xf
 1126 00d3 2E       		.uleb128 0x2e
 1127 00d4 00       		.byte	0
 1128 00d5 31       		.uleb128 0x31
 1129 00d6 13       		.uleb128 0x13
 1130 00d7 11       		.uleb128 0x11
 1131 00d8 01       		.uleb128 0x1
 1132 00d9 12       		.uleb128 0x12
 1133 00da 06       		.uleb128 0x6
 1134 00db 40       		.uleb128 0x40
 1135 00dc 18       		.uleb128 0x18
 1136 00dd 9742     		.uleb128 0x2117
 1137 00df 19       		.uleb128 0x19
 1138 00e0 00       		.byte	0
 1139 00e1 00       		.byte	0
 1140 00e2 10       		.uleb128 0x10
 1141 00e3 2E       		.uleb128 0x2e
 1142 00e4 01       		.byte	0x1
 1143 00e5 3F       		.uleb128 0x3f
 1144 00e6 19       		.uleb128 0x19
 1145 00e7 03       		.uleb128 0x3
 1146 00e8 0E       		.uleb128 0xe
 1147 00e9 3A       		.uleb128 0x3a
 1148 00ea 0B       		.uleb128 0xb
 1149 00eb 3B       		.uleb128 0x3b
 1150 00ec 05       		.uleb128 0x5
 1151 00ed 27       		.uleb128 0x27
 1152 00ee 19       		.uleb128 0x19
 1153 00ef 11       		.uleb128 0x11
 1154 00f0 01       		.uleb128 0x1
 1155 00f1 12       		.uleb128 0x12
 1156 00f2 06       		.uleb128 0x6
 1157 00f3 40       		.uleb128 0x40
 1158 00f4 18       		.uleb128 0x18
 1159 00f5 9742     		.uleb128 0x2117
 1160 00f7 19       		.uleb128 0x19
 1161 00f8 01       		.uleb128 0x1
 1162 00f9 13       		.uleb128 0x13
 1163 00fa 00       		.byte	0
 1164 00fb 00       		.byte	0
 1165 00fc 11       		.uleb128 0x11
 1166 00fd 05       		.uleb128 0x5
 1167 00fe 00       		.byte	0
 1168 00ff 03       		.uleb128 0x3
 1169 0100 0E       		.uleb128 0xe
 1170 0101 3A       		.uleb128 0x3a
 1171 0102 0B       		.uleb128 0xb
 1172 0103 3B       		.uleb128 0x3b
 1173 0104 05       		.uleb128 0x5
 1174 0105 49       		.uleb128 0x49
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 31


 1175 0106 13       		.uleb128 0x13
 1176 0107 02       		.uleb128 0x2
 1177 0108 17       		.uleb128 0x17
 1178 0109 00       		.byte	0
 1179 010a 00       		.byte	0
 1180 010b 12       		.uleb128 0x12
 1181 010c 2E       		.uleb128 0x2e
 1182 010d 00       		.byte	0
 1183 010e 3F       		.uleb128 0x3f
 1184 010f 19       		.uleb128 0x19
 1185 0110 03       		.uleb128 0x3
 1186 0111 0E       		.uleb128 0xe
 1187 0112 3A       		.uleb128 0x3a
 1188 0113 0B       		.uleb128 0xb
 1189 0114 3B       		.uleb128 0x3b
 1190 0115 05       		.uleb128 0x5
 1191 0116 27       		.uleb128 0x27
 1192 0117 19       		.uleb128 0x19
 1193 0118 49       		.uleb128 0x49
 1194 0119 13       		.uleb128 0x13
 1195 011a 11       		.uleb128 0x11
 1196 011b 01       		.uleb128 0x1
 1197 011c 12       		.uleb128 0x12
 1198 011d 06       		.uleb128 0x6
 1199 011e 40       		.uleb128 0x40
 1200 011f 18       		.uleb128 0x18
 1201 0120 9742     		.uleb128 0x2117
 1202 0122 19       		.uleb128 0x19
 1203 0123 00       		.byte	0
 1204 0124 00       		.byte	0
 1205 0125 13       		.uleb128 0x13
 1206 0126 34       		.uleb128 0x34
 1207 0127 00       		.byte	0
 1208 0128 03       		.uleb128 0x3
 1209 0129 0E       		.uleb128 0xe
 1210 012a 3A       		.uleb128 0x3a
 1211 012b 0B       		.uleb128 0xb
 1212 012c 3B       		.uleb128 0x3b
 1213 012d 05       		.uleb128 0x5
 1214 012e 49       		.uleb128 0x49
 1215 012f 13       		.uleb128 0x13
 1216 0130 00       		.byte	0
 1217 0131 00       		.byte	0
 1218 0132 14       		.uleb128 0x14
 1219 0133 1D       		.uleb128 0x1d
 1220 0134 00       		.byte	0
 1221 0135 31       		.uleb128 0x31
 1222 0136 13       		.uleb128 0x13
 1223 0137 52       		.uleb128 0x52
 1224 0138 01       		.uleb128 0x1
 1225 0139 55       		.uleb128 0x55
 1226 013a 17       		.uleb128 0x17
 1227 013b 58       		.uleb128 0x58
 1228 013c 0B       		.uleb128 0xb
 1229 013d 59       		.uleb128 0x59
 1230 013e 05       		.uleb128 0x5
 1231 013f 00       		.byte	0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 32


 1232 0140 00       		.byte	0
 1233 0141 15       		.uleb128 0x15
 1234 0142 1D       		.uleb128 0x1d
 1235 0143 00       		.byte	0
 1236 0144 31       		.uleb128 0x31
 1237 0145 13       		.uleb128 0x13
 1238 0146 11       		.uleb128 0x11
 1239 0147 01       		.uleb128 0x1
 1240 0148 12       		.uleb128 0x12
 1241 0149 06       		.uleb128 0x6
 1242 014a 58       		.uleb128 0x58
 1243 014b 0B       		.uleb128 0xb
 1244 014c 59       		.uleb128 0x59
 1245 014d 05       		.uleb128 0x5
 1246 014e 00       		.byte	0
 1247 014f 00       		.byte	0
 1248 0150 00       		.byte	0
 1249              		.section	.debug_loc,"",%progbits
 1250              	.Ldebug_loc0:
 1251              	.LLST0:
 1252 0000 2C000000 		.4byte	.LVL0
 1253 0004 58000000 		.4byte	.LVL1
 1254 0008 0100     		.2byte	0x1
 1255 000a 52       		.byte	0x52
 1256 000b 00000000 		.4byte	0
 1257 000f 00000000 		.4byte	0
 1258              	.LLST1:
 1259 0013 1A000000 		.4byte	.LVL4
 1260 0017 3E000000 		.4byte	.LVL6
 1261 001b 0600     		.2byte	0x6
 1262 001d 76       		.byte	0x76
 1263 001e 00       		.sleb128 0
 1264 001f 08       		.byte	0x8
 1265 0020 20       		.byte	0x20
 1266 0021 1A       		.byte	0x1a
 1267 0022 9F       		.byte	0x9f
 1268 0023 00000000 		.4byte	0
 1269 0027 00000000 		.4byte	0
 1270              	.LLST2:
 1271 002b 00000000 		.4byte	.LVL7
 1272 002f 06000000 		.4byte	.LVL8
 1273 0033 0100     		.2byte	0x1
 1274 0035 50       		.byte	0x50
 1275 0036 06000000 		.4byte	.LVL8
 1276 003a 14000000 		.4byte	.LFE6
 1277 003e 0400     		.2byte	0x4
 1278 0040 F3       		.byte	0xf3
 1279 0041 01       		.uleb128 0x1
 1280 0042 50       		.byte	0x50
 1281 0043 9F       		.byte	0x9f
 1282 0044 00000000 		.4byte	0
 1283 0048 00000000 		.4byte	0
 1284              	.LLST3:
 1285 004c 00000000 		.4byte	.LVL9
 1286 0050 04000000 		.4byte	.LVL10
 1287 0054 0100     		.2byte	0x1
 1288 0056 50       		.byte	0x50
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 33


 1289 0057 04000000 		.4byte	.LVL10
 1290 005b 14000000 		.4byte	.LFE7
 1291 005f 0400     		.2byte	0x4
 1292 0061 F3       		.byte	0xf3
 1293 0062 01       		.uleb128 0x1
 1294 0063 50       		.byte	0x50
 1295 0064 9F       		.byte	0x9f
 1296 0065 00000000 		.4byte	0
 1297 0069 00000000 		.4byte	0
 1298              	.LLST4:
 1299 006d 00000000 		.4byte	.LVL11
 1300 0071 32000000 		.4byte	.LVL12
 1301 0075 0100     		.2byte	0x1
 1302 0077 50       		.byte	0x50
 1303 0078 32000000 		.4byte	.LVL12
 1304 007c 3E000000 		.4byte	.LVL13
 1305 0080 0400     		.2byte	0x4
 1306 0082 F3       		.byte	0xf3
 1307 0083 01       		.uleb128 0x1
 1308 0084 50       		.byte	0x50
 1309 0085 9F       		.byte	0x9f
 1310 0086 3E000000 		.4byte	.LVL13
 1311 008a 46000000 		.4byte	.LVL14
 1312 008e 0100     		.2byte	0x1
 1313 0090 50       		.byte	0x50
 1314 0091 46000000 		.4byte	.LVL14
 1315 0095 50000000 		.4byte	.LFE9
 1316 0099 0400     		.2byte	0x4
 1317 009b F3       		.byte	0xf3
 1318 009c 01       		.uleb128 0x1
 1319 009d 50       		.byte	0x50
 1320 009e 9F       		.byte	0x9f
 1321 009f 00000000 		.4byte	0
 1322 00a3 00000000 		.4byte	0
 1323              		.section	.debug_aranges,"",%progbits
 1324 0000 6C000000 		.4byte	0x6c
 1325 0004 0200     		.2byte	0x2
 1326 0006 00000000 		.4byte	.Ldebug_info0
 1327 000a 04       		.byte	0x4
 1328 000b 00       		.byte	0
 1329 000c 0000     		.2byte	0
 1330 000e 0000     		.2byte	0
 1331 0010 00000000 		.4byte	.LFB0
 1332 0014 18000000 		.4byte	.LFE0-.LFB0
 1333 0018 00000000 		.4byte	.LFB1
 1334 001c 18000000 		.4byte	.LFE1-.LFB1
 1335 0020 00000000 		.4byte	.LFB2
 1336 0024 74000000 		.4byte	.LFE2-.LFB2
 1337 0028 00000000 		.4byte	.LFB3
 1338 002c 18000000 		.4byte	.LFE3-.LFB3
 1339 0030 00000000 		.4byte	.LFB4
 1340 0034 D0000000 		.4byte	.LFE4-.LFB4
 1341 0038 00000000 		.4byte	.LFB5
 1342 003c 0C000000 		.4byte	.LFE5-.LFB5
 1343 0040 00000000 		.4byte	.LFB6
 1344 0044 14000000 		.4byte	.LFE6-.LFB6
 1345 0048 00000000 		.4byte	.LFB7
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 34


 1346 004c 14000000 		.4byte	.LFE7-.LFB7
 1347 0050 00000000 		.4byte	.LFB8
 1348 0054 10000000 		.4byte	.LFE8-.LFB8
 1349 0058 00000000 		.4byte	.LFB9
 1350 005c 50000000 		.4byte	.LFE9-.LFB9
 1351 0060 00000000 		.4byte	.LFB10
 1352 0064 10000000 		.4byte	.LFE10-.LFB10
 1353 0068 00000000 		.4byte	0
 1354 006c 00000000 		.4byte	0
 1355              		.section	.debug_ranges,"",%progbits
 1356              	.Ldebug_ranges0:
 1357 0000 02000000 		.4byte	.LBB11
 1358 0004 04000000 		.4byte	.LBE11
 1359 0008 06000000 		.4byte	.LBB19
 1360 000c 08000000 		.4byte	.LBE19
 1361 0010 0A000000 		.4byte	.LBB21
 1362 0014 0E000000 		.4byte	.LBE21
 1363 0018 00000000 		.4byte	0
 1364 001c 00000000 		.4byte	0
 1365 0020 04000000 		.4byte	.LBB15
 1366 0024 06000000 		.4byte	.LBE15
 1367 0028 08000000 		.4byte	.LBB20
 1368 002c 0A000000 		.4byte	.LBE20
 1369 0030 0E000000 		.4byte	.LBB22
 1370 0034 10000000 		.4byte	.LBE22
 1371 0038 00000000 		.4byte	0
 1372 003c 00000000 		.4byte	0
 1373 0040 00000000 		.4byte	.LBB23
 1374 0044 04000000 		.4byte	.LBE23
 1375 0048 08000000 		.4byte	.LBB28
 1376 004c 0A000000 		.4byte	.LBE28
 1377 0050 00000000 		.4byte	0
 1378 0054 00000000 		.4byte	0
 1379 0058 00000000 		.4byte	.LFB0
 1380 005c 18000000 		.4byte	.LFE0
 1381 0060 00000000 		.4byte	.LFB1
 1382 0064 18000000 		.4byte	.LFE1
 1383 0068 00000000 		.4byte	.LFB2
 1384 006c 74000000 		.4byte	.LFE2
 1385 0070 00000000 		.4byte	.LFB3
 1386 0074 18000000 		.4byte	.LFE3
 1387 0078 00000000 		.4byte	.LFB4
 1388 007c D0000000 		.4byte	.LFE4
 1389 0080 00000000 		.4byte	.LFB5
 1390 0084 0C000000 		.4byte	.LFE5
 1391 0088 00000000 		.4byte	.LFB6
 1392 008c 14000000 		.4byte	.LFE6
 1393 0090 00000000 		.4byte	.LFB7
 1394 0094 14000000 		.4byte	.LFE7
 1395 0098 00000000 		.4byte	.LFB8
 1396 009c 10000000 		.4byte	.LFE8
 1397 00a0 00000000 		.4byte	.LFB9
 1398 00a4 50000000 		.4byte	.LFE9
 1399 00a8 00000000 		.4byte	.LFB10
 1400 00ac 10000000 		.4byte	.LFE10
 1401 00b0 00000000 		.4byte	0
 1402 00b4 00000000 		.4byte	0
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 35


 1403              		.section	.debug_line,"",%progbits
 1404              	.Ldebug_line0:
 1405 0000 C5010000 		.section	.debug_str,"MS",%progbits,1
 1405      02005D00 
 1405      00000201 
 1405      FB0E0D00 
 1405      01010101 
 1406              	.LASF34:
 1407 0000 63757272 		.ascii	"currDiv\000"
 1407      44697600 
 1408              	.LASF15:
 1409 0008 72656731 		.ascii	"reg16\000"
 1409      3600
 1410              	.LASF2:
 1411 000e 73686F72 		.ascii	"short int\000"
 1411      7420696E 
 1411      7400
 1412              	.LASF37:
 1413 0018 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\Clock_4.c\000"
 1413      6E657261 
 1413      7465645F 
 1413      536F7572 
 1413      63655C50 
 1414              	.LASF10:
 1415 003b 75696E74 		.ascii	"uint16\000"
 1415      313600
 1416              	.LASF25:
 1417 0042 72657374 		.ascii	"restart\000"
 1417      61727400 
 1418              	.LASF35:
 1419 004a 6F6C6453 		.ascii	"oldSrc\000"
 1419      726300
 1420              	.LASF9:
 1421 0051 75696E74 		.ascii	"uint8\000"
 1421      3800
 1422              	.LASF24:
 1423 0057 636C6B44 		.ascii	"clkDivider\000"
 1423      69766964 
 1423      657200
 1424              	.LASF16:
 1425 0062 436C6F63 		.ascii	"Clock_4_GetSourceRegister\000"
 1425      6B5F345F 
 1425      47657453 
 1425      6F757263 
 1425      65526567 
 1426              	.LASF11:
 1427 007c 666C6F61 		.ascii	"float\000"
 1427      7400
 1428              	.LASF36:
 1429 0082 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 1429      4320342E 
 1429      382E3420 
 1429      32303134 
 1429      30353236 
 1430 00b5 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 1430      20726576 
 1430      6973696F 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 36


 1430      6E203231 
 1430      31333538 
 1431 00e8 73202D66 		.ascii	"s -ffunction-sections\000"
 1431      66756E63 
 1431      74696F6E 
 1431      2D736563 
 1431      74696F6E 
 1432              	.LASF6:
 1433 00fe 6C6F6E67 		.ascii	"long long int\000"
 1433      206C6F6E 
 1433      6720696E 
 1433      7400
 1434              	.LASF22:
 1435 010c 436C6F63 		.ascii	"Clock_4_SetDividerRegister\000"
 1435      6B5F345F 
 1435      53657444 
 1435      69766964 
 1435      65725265 
 1436              	.LASF4:
 1437 0127 6C6F6E67 		.ascii	"long int\000"
 1437      20696E74 
 1437      00
 1438              	.LASF29:
 1439 0130 436C6F63 		.ascii	"Clock_4_SetModeRegister\000"
 1439      6B5F345F 
 1439      5365744D 
 1439      6F646552 
 1439      65676973 
 1440              	.LASF38:
 1441 0148 433A5C55 		.ascii	"C:\\Users\\Yiquing\\Documents\\works\\NanoNXT\\f2f "
 1441      73657273 
 1441      5C596971 
 1441      75696E67 
 1441      5C446F63 
 1442 0175 74657374 		.ascii	"testing\\3.2.0\\nanoNxt_ICM3.cydsn\000"
 1442      696E675C 
 1442      332E322E 
 1442      305C6E61 
 1442      6E6F4E78 
 1443              	.LASF23:
 1444 0196 73746174 		.ascii	"state\000"
 1444      6500
 1445              	.LASF1:
 1446 019c 756E7369 		.ascii	"unsigned char\000"
 1446      676E6564 
 1446      20636861 
 1446      7200
 1447              	.LASF30:
 1448 01aa 6D6F6465 		.ascii	"modeBitMask\000"
 1448      4269744D 
 1448      61736B00 
 1449              	.LASF31:
 1450 01b6 436C6F63 		.ascii	"Clock_4_ClearModeRegister\000"
 1450      6B5F345F 
 1450      436C6561 
 1450      724D6F64 
 1450      65526567 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 37


 1451              	.LASF0:
 1452 01d0 7369676E 		.ascii	"signed char\000"
 1452      65642063 
 1452      68617200 
 1453              	.LASF7:
 1454 01dc 6C6F6E67 		.ascii	"long long unsigned int\000"
 1454      206C6F6E 
 1454      6720756E 
 1454      7369676E 
 1454      65642069 
 1455              	.LASF8:
 1456 01f3 756E7369 		.ascii	"unsigned int\000"
 1456      676E6564 
 1456      20696E74 
 1456      00
 1457              	.LASF20:
 1458 0200 436C6F63 		.ascii	"Clock_4_StopBlock\000"
 1458      6B5F345F 
 1458      53746F70 
 1458      426C6F63 
 1458      6B00
 1459              	.LASF3:
 1460 0212 73686F72 		.ascii	"short unsigned int\000"
 1460      7420756E 
 1460      7369676E 
 1460      65642069 
 1460      6E7400
 1461              	.LASF13:
 1462 0225 63686172 		.ascii	"char\000"
 1462      00
 1463              	.LASF18:
 1464 022a 436C6F63 		.ascii	"Clock_4_Start\000"
 1464      6B5F345F 
 1464      53746172 
 1464      7400
 1465              	.LASF33:
 1466 0238 636C6B53 		.ascii	"clkSource\000"
 1466      6F757263 
 1466      6500
 1467              	.LASF28:
 1468 0242 63757272 		.ascii	"currSrc\000"
 1468      53726300 
 1469              	.LASF26:
 1470 024a 6F6C6444 		.ascii	"oldDivider\000"
 1470      69766964 
 1470      657200
 1471              	.LASF19:
 1472 0255 436C6F63 		.ascii	"Clock_4_Stop\000"
 1472      6B5F345F 
 1472      53746F70 
 1472      00
 1473              	.LASF14:
 1474 0262 72656738 		.ascii	"reg8\000"
 1474      00
 1475              	.LASF5:
 1476 0267 6C6F6E67 		.ascii	"long unsigned int\000"
 1476      20756E73 
ARM GAS  C:\Users\Yiquing\AppData\Local\Temp\ccz5iOF3.s 			page 38


 1476      69676E65 
 1476      6420696E 
 1476      7400
 1477              	.LASF12:
 1478 0279 646F7562 		.ascii	"double\000"
 1478      6C6500
 1479              	.LASF32:
 1480 0280 436C6F63 		.ascii	"Clock_4_SetSourceRegister\000"
 1480      6B5F345F 
 1480      53657453 
 1480      6F757263 
 1480      65526567 
 1481              	.LASF39:
 1482 029a 436C6F63 		.ascii	"Clock_4_GetModeRegister\000"
 1482      6B5F345F 
 1482      4765744D 
 1482      6F646552 
 1482      65676973 
 1483              	.LASF27:
 1484 02b2 656E6162 		.ascii	"enabled\000"
 1484      6C656400 
 1485              	.LASF21:
 1486 02ba 436C6F63 		.ascii	"Clock_4_StandbyPower\000"
 1486      6B5F345F 
 1486      5374616E 
 1486      64627950 
 1486      6F776572 
 1487              	.LASF17:
 1488 02cf 436C6F63 		.ascii	"Clock_4_GetDividerRegister\000"
 1488      6B5F345F 
 1488      47657444 
 1488      69766964 
 1488      65725265 
 1489              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
