
`timescale 1ns / 1ps

module clk_gen;

 
  reg clk;


  initial begin
    clk = 0;
  end

  
  always #55.556 clk = ~clk; 

 
  initial begin
    #100; 
    $finish; 
  end

 
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars; 
  end



endmodule
