<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f1xx__hal__dma_8h" xml:lang="en-US">
<title>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h File Reference</title>
<indexterm><primary>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h</primary></indexterm>
<para>

<para>Header file of DMA HAL module. </para>
 
</para>
<programlisting>#include &quot;stm32f1xx_hal_def.h&quot;
#include &quot;stm32f1xx_hal_dma_ex.h&quot;
</programlisting><simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_d_m_a___init_type_def">DMA_InitTypeDef</link></para>

<para>DMA Configuration Structure definition. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_____d_m_a___handle_type_def">__DMA_HandleTypeDef</link></para>

<para>DMA handle Structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</link>   0x00000001U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</link>   0x00000004U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</link>   0x00000020U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___error___code_1ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</link>   0x00000100U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1gacb2cbf03ecae6804ae4a6f60a3e37c12">DMA_PERIPH_TO_MEMORY</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___data__transfer__direction_1ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__incremented__mode_1gab6d84e5805302516d26c06fb4497a346">DMA_PINC_ENABLE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__incremented__mode_1ga63e2aff2973d1a8f01d5d7b6e4894f39">DMA_PINC_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__incremented__mode_1ga43d30885699cc8378562316ff4fed1cd">DMA_MINC_ENABLE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__incremented__mode_1ga32625330516c188151743473fad97a33">DMA_MINC_DISABLE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__data__size_1ga55b8c8f5ec95f10d26d6c5b1c9136730">DMA_PDATAALIGN_BYTE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__data__size_1gac08bfd907442dba5358830b247135bcc">DMA_PDATAALIGN_HALFWORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___peripheral__data__size_1gaad50e97cbc4a726660db9c3f42ac93b0">DMA_PDATAALIGN_WORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__data__size_1ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__data__size_1ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___memory__data__size_1ga8812da819f18c873249074f3920220b2">DMA_MDATAALIGN_WORD</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__mode_1ga04941acfbbdefc53e1e08133cffa3b8a">DMA_NORMAL</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__mode_1ga4c4f425cba13edffb3c831c036c91e01">DMA_CIRCULAR</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1ga0d1ed2bc9229ba3c953002bcf3a72130">DMA_PRIORITY_LOW</link>   0x00000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1gad6fbeee76fd4a02cbed64365bb4c1781">DMA_PRIORITY_MEDIUM</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1ga6b2f5c5e22895f8b4bd52a27ec6cae2a">DMA_PRIORITY_HIGH</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___priority__level_1gaed0542331a4d875d1d8d5b2878e9372c">DMA_PRIORITY_VERY_HIGH</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IT_TC</emphasis>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IT_HT</emphasis>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_IT_TE</emphasis>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</link>)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_GL1</emphasis>   0x00000001U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TC1</emphasis>   0x00000002U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_HT1</emphasis>   0x00000004U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TE1</emphasis>   0x00000008U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_GL2</emphasis>   0x00000010U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TC2</emphasis>   0x00000020U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_HT2</emphasis>   0x00000040U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TE2</emphasis>   0x00000080U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_GL3</emphasis>   0x00000100U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TC3</emphasis>   0x00000200U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_HT3</emphasis>   0x00000400U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TE3</emphasis>   0x00000800U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_GL4</emphasis>   0x00001000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TC4</emphasis>   0x00002000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_HT4</emphasis>   0x00004000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TE4</emphasis>   0x00008000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_GL5</emphasis>   0x00010000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TC5</emphasis>   0x00020000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_HT5</emphasis>   0x00040000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TE5</emphasis>   0x00080000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_GL6</emphasis>   0x00100000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TC6</emphasis>   0x00200000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_HT6</emphasis>   0x00400000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TE6</emphasis>   0x00800000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_GL7</emphasis>   0x01000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TC7</emphasis>   0x02000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_HT7</emphasis>   0x04000000U</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">DMA_FLAG_TE7</emphasis>   0x08000000U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___exported___macros_1gaadcee34f0999c8eafd37de2f69daa0ac">__HAL_DMA_RESET_HANDLE_STATE</link>(__HANDLE__)   ((__HANDLE__)-&gt;State = <link linkend="_group___d_m_a___exported___types_1gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</link>)</para>

<para>Reset DMA handle state. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___exported___macros_1ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</link>(__HANDLE__)   (SET_BIT((__HANDLE__)-&gt;Instance-&gt;CCR, <link linkend="_group___peripheral___registers___bits___definition_1gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</link>))</para>

<para>Enable the specified DMA Channel. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___exported___macros_1gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</link>(__HANDLE__)   (CLEAR_BIT((__HANDLE__)-&gt;Instance-&gt;CCR, <link linkend="_group___peripheral___registers___bits___definition_1gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</link>))</para>

<para>Disable the specified DMA Channel. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___exported___macros_1ga2124233229c04ca90b790cd8cddfa98b">__HAL_DMA_ENABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   (SET_BIT((__HANDLE__)-&gt;Instance-&gt;CCR, (__INTERRUPT__)))</para>

<para>Enables the specified DMA Channel interrupts. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___exported___macros_1ga2867eab09398df2daac55c3f327654da">__HAL_DMA_DISABLE_IT</link>(__HANDLE__,  __INTERRUPT__)   (CLEAR_BIT((__HANDLE__)-&gt;Instance-&gt;CCR , (__INTERRUPT__)))</para>

<para>Disable the specified DMA Channel interrupts. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___exported___macros_1ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</link>(__HANDLE__,  __INTERRUPT__)   ((((__HANDLE__)-&gt;Instance-&gt;CCR &amp; (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)</para>

<para>Check whether the specified DMA Channel interrupt is enabled or not. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a___exported___macros_1ga082d691311bac96641dc35a17cfe8e63">__HAL_DMA_GET_COUNTER</link>(__HANDLE__)   ((__HANDLE__)-&gt;Instance-&gt;CNDTR)</para>

<para>Return the number of remaining data units in the current DMA Channel transfer. </para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_DIRECTION</emphasis>(DIRECTION)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_BUFFER_SIZE</emphasis>(SIZE)   (((SIZE) &gt;= 0x1U) &amp;&amp; ((SIZE) &lt; 0x10000U))</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_PERIPHERAL_INC_STATE</emphasis>(STATE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_MEMORY_INC_STATE</emphasis>(STATE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_PERIPHERAL_DATA_SIZE</emphasis>(SIZE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_MEMORY_DATA_SIZE</emphasis>(SIZE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_MODE</emphasis>(MODE)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_DMA_PRIORITY</emphasis>(PRIORITY)</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Typedefs    </title>
        <itemizedlist>
            <listitem><para>typedef struct <link linkend="_struct_____d_m_a___handle_type_def">__DMA_HandleTypeDef</link> <link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link></para>

<para>DMA handle Structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Enumerations    </title>
        <itemizedlist>
            <listitem><para>enum <link linkend="_group___d_m_a___exported___types_1ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</link> { <link linkend="_group___d_m_a___exported___types_1gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</link> = 0x00U
, <link linkend="_group___d_m_a___exported___types_1gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</link> = 0x01U
, <link linkend="_group___d_m_a___exported___types_1gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</link> = 0x02U
, <link linkend="_group___d_m_a___exported___types_1gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</link> = 0x03U
 }</para>

<para>HAL DMA State structures definition. </para>
</listitem>
            <listitem><para>enum <link linkend="_group___d_m_a___exported___types_1gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</link> { <link linkend="_group___d_m_a___exported___types_1ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</link> = 0x00U
, <link linkend="_group___d_m_a___exported___types_1ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8">HAL_DMA_HALF_TRANSFER</link> = 0x01U
 }</para>

<para>HAL DMA Error Code structure definition. </para>
</listitem>
            <listitem><para>enum <link linkend="_group___d_m_a___exported___types_1gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</link> { 
<link linkend="_group___d_m_a___exported___types_1ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</link> = 0x00U
, <link linkend="_group___d_m_a___exported___types_1ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</link> = 0x01U
, <link linkend="_group___d_m_a___exported___types_1ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</link> = 0x02U
, <link linkend="_group___d_m_a___exported___types_1ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</link> = 0x03U
, 
<link linkend="_group___d_m_a___exported___types_1ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</link> = 0x04U
 }</para>

<para>HAL DMA Callback ID structure definition. </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_Init</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_DeInit</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_Start</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_Start_IT</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_Abort</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_Abort_IT</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_PollForTransfer</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, uint32_t CompleteLevel, uint32_t Timeout)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_DMA_IRQHandler</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_RegisterCallback</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, <link linkend="_group___d_m_a___exported___types_1gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</link> CallbackID, void(*pCallback)(<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *_hdma))</para>
</listitem>
            <listitem><para><link linkend="_stm32f1xx__hal__def_8h_1a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</link> <emphasis role="strong">HAL_DMA_UnRegisterCallback</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma, <link linkend="_group___d_m_a___exported___types_1gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</link> CallbackID)</para>
</listitem>
            <listitem><para><link linkend="_group___d_m_a___exported___types_1ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</link> <emphasis role="strong">HAL_DMA_GetState</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
            <listitem><para>uint32_t <emphasis role="strong">HAL_DMA_GetError</emphasis> (<link linkend="_group___d_m_a___exported___types_1ga41b754a906b86bce54dc79938970138b">DMA_HandleTypeDef</link> *hdma)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of DMA HAL module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; Copyright (c) 2016 STMicroelectronics. All rights reserved.</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>This software component is licensed by ST under BSD 3-Clause license, the &quot;License&quot;; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </para>
</section>
</section>
