<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://192.154.218.26/"/>
  <updated>2021-10-21T02:07:57.444Z</updated>
  <id>http://192.154.218.26/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>如何从regmodel派生多个相同累加名字的寄存器</title>
    <link href="http://192.154.218.26/2021/10/21/%E5%A6%82%E4%BD%95%E4%BB%8Eregmodel%E6%B4%BE%E7%94%9F%E5%A4%9A%E4%B8%AA%E7%9B%B8%E5%90%8C%E7%B4%AF%E5%8A%A0%E5%90%8D%E5%AD%97%E7%9A%84%E5%AF%84%E5%AD%98%E5%99%A8/"/>
    <id>http://192.154.218.26/2021/10/21/如何从regmodel派生多个相同累加名字的寄存器/</id>
    <published>2021-10-21T01:36:40.000Z</published>
    <updated>2021-10-21T02:07:57.444Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;如何从regmodel派生多个相同累加名字的寄存器&quot;&gt;&lt;a href=&quot;#如何从regmodel派生多个相同累加名字的寄存器&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>macros展开显示</title>
    <link href="http://192.154.218.26/2021/09/01/macros%E5%B1%95%E5%BC%80%E6%98%BE%E7%A4%BA/"/>
    <id>http://192.154.218.26/2021/09/01/macros展开显示/</id>
    <published>2021-09-01T08:32:30.000Z</published>
    <updated>2021-09-01T08:33:42.305Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h2&gt;&lt;p&gt;example :&lt;/p&gt;
&lt;p&gt;&lt;code&gt;define A1 x&lt;/code&gt;define A2
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>根路径空间告急，如何清理？</title>
    <link href="http://192.154.218.26/2021/08/26/%E6%A0%B9%E8%B7%AF%E5%BE%84%E7%A9%BA%E9%97%B4%E5%91%8A%E6%80%A5%EF%BC%8C%E5%A6%82%E4%BD%95%E6%B8%85%E7%90%86%EF%BC%9F/"/>
    <id>http://192.154.218.26/2021/08/26/根路径空间告急，如何清理？/</id>
    <published>2021-08-26T08:01:56.000Z</published>
    <updated>2021-08-26T08:05:26.468Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;空间变小，先查看哪个文件夹多，发现-var-log&quot;&gt;&lt;a href=&quot;#空间变小，先查看哪个文件夹多，发现-var-log&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://192.154.218.26/categories/Linux/"/>
    
    
      <category term="shell" scheme="http://192.154.218.26/tags/shell/"/>
    
      <category term="Linux" scheme="http://192.154.218.26/tags/Linux/"/>
    
  </entry>
  
  <entry>
    <title>JavaScript来画时序图</title>
    <link href="http://192.154.218.26/2021/08/26/JavaScript%E6%9D%A5%E7%94%BB%E6%97%B6%E5%BA%8F%E5%9B%BE/"/>
    <id>http://192.154.218.26/2021/08/26/JavaScript来画时序图/</id>
    <published>2021-08-26T02:23:04.000Z</published>
    <updated>2021-08-26T02:29:46.341Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;figure class=&quot;hljs highlight html&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td class=&quot;gutter&quot;&gt;&lt;pre&gt;&lt;span class=&quot;line&quot;&gt;1&lt;/span&gt;&lt;br&gt;&lt;span class=&quot;line&quot;&gt;2&lt;/span&gt;&lt;br&gt;&lt;span
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SpinalHDL初探</title>
    <link href="http://192.154.218.26/2021/08/26/SpinalHDL%E5%88%9D%E6%8E%A2/"/>
    <id>http://192.154.218.26/2021/08/26/SpinalHDL初探/</id>
    <published>2021-08-26T01:48:18.000Z</published>
    <updated>2021-08-26T02:35:32.221Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;很早就学习了Chisel，最近看了某blog推荐SpinalHDL，确实符合硬件思维的人&quot;&gt;&lt;a href=&quot;#很早就学习了Chisel，最近看了某blog推荐SpinalHDL，确实符合硬件思维的人&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
      <category term="Chipsel" scheme="http://192.154.218.26/tags/Chipsel/"/>
    
      <category term="SpinalHDL" scheme="http://192.154.218.26/tags/SpinalHDL/"/>
    
  </entry>
  
  <entry>
    <title>cocotb杂谈</title>
    <link href="http://192.154.218.26/2021/08/02/cocotb%E6%9D%82%E8%B0%88/"/>
    <id>http://192.154.218.26/2021/08/02/cocotb杂谈/</id>
    <published>2021-08-02T01:32:25.000Z</published>
    <updated>2021-08-11T02:24:03.865Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;1-转&quot;&gt;&lt;a href=&quot;#1-转&quot; class=&quot;headerlink&quot; title=&quot;1 (转)&quot;&gt;&lt;/a&gt;1 (转)&lt;/h2&gt;&lt;p&gt;搞IT的小伙伴第一个程序往往是“hello
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
      <category term="cocotb" scheme="http://192.154.218.26/tags/cocotb/"/>
    
  </entry>
  
  <entry>
    <title>UVM RAl的一些操作说明</title>
    <link href="http://192.154.218.26/2021/07/29/UVM-RAl%E7%9A%84%E4%B8%80%E4%BA%9B%E6%93%8D%E4%BD%9C%E8%AF%B4%E6%98%8E/"/>
    <id>http://192.154.218.26/2021/07/29/UVM-RAl的一些操作说明/</id>
    <published>2021-07-29T05:58:59.000Z</published>
    <updated>2021-07-29T06:09:04.137Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;&lt;strong&gt;0.&lt;/strong&gt;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
      <category term="RAL" scheme="http://192.154.218.26/tags/RAL/"/>
    
  </entry>
  
  <entry>
    <title>DDRx基础入门</title>
    <link href="http://192.154.218.26/2021/07/23/DDRx%E5%9F%BA%E7%A1%80%E5%85%A5%E9%97%A8/"/>
    <id>http://192.154.218.26/2021/07/23/DDRx基础入门/</id>
    <published>2021-07-23T02:37:23.000Z</published>
    <updated>2021-07-23T02:40:58.501Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;深入浅出DDR系列-一-–DDR原理篇&quot;&gt;&lt;a href=&quot;#深入浅出DDR系列-一-–DDR原理篇&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="设计" scheme="http://192.154.218.26/tags/%E8%AE%BE%E8%AE%A1/"/>
    
      <category term="DDR" scheme="http://192.154.218.26/tags/DDR/"/>
    
  </entry>
  
  <entry>
    <title>SEQUENCE DETECTOR</title>
    <link href="http://192.154.218.26/2021/05/10/SEQUENCE-DETECTOR/"/>
    <id>http://192.154.218.26/2021/05/10/SEQUENCE-DETECTOR/</id>
    <published>2021-05-10T10:21:19.000Z</published>
    <updated>2021-05-10T10:40:08.544Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;转载&quot;&gt;&lt;a href=&quot;#转载&quot; class=&quot;headerlink&quot; title=&quot;转载&quot;&gt;&lt;/a&gt;转载&lt;/h3&gt;&lt;p&gt;Beginning with the simple theory about Sequence Detector. A sequence
        
      
    
    </summary>
    
      <category term="设计" scheme="http://192.154.218.26/categories/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
      <category term="Verilog" scheme="http://192.154.218.26/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://192.154.218.26/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Perl Deparse</title>
    <link href="http://192.154.218.26/2021/04/01/Perl-Deparse/"/>
    <id>http://192.154.218.26/2021/04/01/Perl-Deparse/</id>
    <published>2021-04-01T11:29:20.000Z</published>
    <updated>2021-04-01T11:42:24.583Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;Trick-1&quot;&gt;&lt;a href=&quot;#Trick-1&quot; class=&quot;headerlink&quot; title=&quot;Trick 1&quot;&gt;&lt;/a&gt;Trick 1&lt;/h3&gt;&lt;p&gt;The most interesting use of this module is as a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="perl" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/perl/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>tclsh: Splitting Lists</title>
    <link href="http://192.154.218.26/2021/03/26/tclsh-Splitting-Lists/"/>
    <id>http://192.154.218.26/2021/03/26/tclsh-Splitting-Lists/</id>
    <published>2021-03-26T06:11:46.000Z</published>
    <updated>2021-03-26T06:17:55.099Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;最近使用modelsim-questasim出现一个tcl传参数展开问题？&quot;&gt;&lt;a href=&quot;#最近使用modelsim-questasim出现一个tcl传参数展开问题？&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="tclsh" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/tclsh/"/>
    
      <category term="tcl/tk" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/tclsh/tcl-tk/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How To Hide Your Fields So That Anyone Can Find Them</title>
    <link href="http://192.154.218.26/2021/03/23/How-To-Hide-Your-Fields-So-That-Anyone-Can-Find-Them/"/>
    <id>http://192.154.218.26/2021/03/23/How-To-Hide-Your-Fields-So-That-Anyone-Can-Find-Them/</id>
    <published>2021-03-23T09:00:59.000Z</published>
    <updated>2021-03-23T09:04:54.908Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;In this post I will talk about how I am using the &lt;a href=&quot;https://en.wikipedia.org/wiki/Object-oriented_programming&quot; target=&quot;_blank&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How To Model Multiple Reset Signals in UVM Reg</title>
    <link href="http://192.154.218.26/2021/03/23/How-To-Model-Multiple-Reset-Signals-in-UVM-Reg/"/>
    <id>http://192.154.218.26/2021/03/23/How-To-Model-Multiple-Reset-Signals-in-UVM-Reg/</id>
    <published>2021-03-23T08:15:37.000Z</published>
    <updated>2021-03-23T08:42:15.723Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;UVM registers model comes with a very simple and quite useful feature: &lt;strong&gt;it supports more than one reset
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog: How To Handle Reset In UVM-2?</title>
    <link href="http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-2/"/>
    <id>http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-2/</id>
    <published>2021-03-23T07:41:52.000Z</published>
    <updated>2021-03-23T08:14:52.923Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;A while back I wrote an [article] about how to handle the reset in an UVM agent component.&lt;br&gt;Someone asked a [very good question]:
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog: How To Handle Reset In UVM-1?</title>
    <link href="http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-1/"/>
    <id>http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-1/</id>
    <published>2021-03-23T07:27:23.000Z</published>
    <updated>2021-03-23T07:39:13.814Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;Even if it sounds like something quite simple, handling reset in an &lt;a href=&quot;http://www.accellera.org/downloads/standards/uvm&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Access Policy Change On The Fly</title>
    <link href="http://192.154.218.26/2021/03/23/Access-Policy-Change-On-The-Fly/"/>
    <id>http://192.154.218.26/2021/03/23/Access-Policy-Change-On-The-Fly/</id>
    <published>2021-03-23T02:25:49.000Z</published>
    <updated>2021-03-23T02:27:18.387Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;I am working on register configuration using RAL and have a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog UVM Record Wave</title>
    <link href="http://192.154.218.26/2021/03/23/SystemVerilog-UVM-Record-Wave/"/>
    <id>http://192.154.218.26/2021/03/23/SystemVerilog-UVM-Record-Wave/</id>
    <published>2021-03-23T02:25:18.000Z</published>
    <updated>2021-03-23T03:05:17.625Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;When we say “&lt;a href=&quot;https://en.wikipedia.org/wiki/Debugging&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;debugging&lt;/a&gt;” the first instinct is to
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How to Use Register Callbacks in uvm_reg Library</title>
    <link href="http://192.154.218.26/2021/03/23/How-to-Use-Register-Callbacks-in-uvm-reg-Library/"/>
    <id>http://192.154.218.26/2021/03/23/How-to-Use-Register-Callbacks-in-uvm-reg-Library/</id>
    <published>2021-03-23T01:54:37.000Z</published>
    <updated>2021-03-23T02:02:59.339Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;One very nice feature of uvm_reg is the &lt;strong&gt;register callback extensions&lt;/strong&gt;. This is just a fancy name for saying that you can
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How to Startup uvm_reg SystemVerilog Library</title>
    <link href="http://192.154.218.26/2021/03/23/How-to-Startup-uvm-reg-SystemVerilog-Library/"/>
    <id>http://192.154.218.26/2021/03/23/How-to-Startup-uvm-reg-SystemVerilog-Library/</id>
    <published>2021-03-23T01:37:54.000Z</published>
    <updated>2021-03-23T01:52:15.573Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;In this post I will describe all the steps &lt;strong&gt;I take&lt;/strong&gt; to startup the uvm_reg register model. If you do things differently
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>get_objection_total</title>
    <link href="http://192.154.218.26/2021/03/16/get-objection-total/"/>
    <id>http://192.154.218.26/2021/03/16/get-objection-total/</id>
    <published>2021-03-16T01:35:37.000Z</published>
    <updated>2021-03-16T01:36:49.590Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;If you refer to the UVM reference for uvm_objection, you will find
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
</feed>
