0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/DataMemory_tb.v,1632423786,verilog,,,,DataMemory_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Mux32Bit2To1_tb.v,1632440819,verilog,,,,Mux32Bit2To1_tb,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/DataMemory.v,1632441616,verilog,,C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/DataMemory_tb.v,,DataMemory,,,,,,,,
C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/Mux32Bit2To1.v,1632440527,verilog,,C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/Mux32Bit2To1_tb.v,,Mux32Bit2To1,,,,,,,,
