<stg><name>Crypto1_Pipeline_VITIS_LOOP_411_11</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %global_pair_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="global_pair_index"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %TwiddleFactor_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %TwiddleFactor_1

]]></Node>
<StgValue><ssdm name="TwiddleFactor_1_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %global_pair_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc884

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc884:0 %m = load i6 %global_pair_index

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc884:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc884:2 %icmp_ln411 = icmp_eq  i6 %m, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc884:3 %add_ln411 = add i6 %m, i6 1

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc884:4 %br_ln411 = br i1 %icmp_ln411, void %for.inc884.split, void %for.body894.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6">
<![CDATA[
for.inc884.split:0 %empty = trunc i6 %m

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc884.split:1 %speclooptripcount_ln411 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln411"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc884.split:2 %specloopname_ln411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln411"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc884.split:3 %lshr_ln8 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %m, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc884.split:4 %zext_ln414 = zext i4 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:5 %PermuteData_addr = getelementptr i32 %PermuteData, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="PermuteData_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:6 %PermuteData_2_addr = getelementptr i32 %PermuteData_2, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="PermuteData_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:7 %PermuteData_1_addr = getelementptr i32 %PermuteData_1, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="PermuteData_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:8 %PermuteData_3_addr = getelementptr i32 %PermuteData_3, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="PermuteData_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:9 %NTTData_addr = getelementptr i32 %NTTData, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="NTTData_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:10 %NTTData_2_addr = getelementptr i32 %NTTData_2, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="NTTData_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:11 %NTTData_1_addr = getelementptr i32 %NTTData_1, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="NTTData_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc884.split:12 %NTTData_3_addr = getelementptr i32 %NTTData_3, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="NTTData_3_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc884.split:13 %br_ln415 = br i1 %empty, void %xlx_occurrence.arrayidx875.case.0.9, void %xlx_occurrence.arrayidx875.case.2.8

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:1 %PermuteData_load = load i4 %PermuteData_addr

]]></Node>
<StgValue><ssdm name="PermuteData_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:2 %PermuteData_1_load = load i4 %PermuteData_1_addr

]]></Node>
<StgValue><ssdm name="PermuteData_1_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:1 %PermuteData_2_load = load i4 %PermuteData_2_addr

]]></Node>
<StgValue><ssdm name="PermuteData_2_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:2 %PermuteData_3_load = load i4 %PermuteData_3_addr

]]></Node>
<StgValue><ssdm name="PermuteData_3_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx875.exit:0 %store_ln411 = store i6 %add_ln411, i6 %global_pair_index

]]></Node>
<StgValue><ssdm name="store_ln411"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx875.exit:1 %br_ln411 = br void %for.inc884

]]></Node>
<StgValue><ssdm name="br_ln411"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:1 %PermuteData_load = load i4 %PermuteData_addr

]]></Node>
<StgValue><ssdm name="PermuteData_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:2 %PermuteData_1_load = load i4 %PermuteData_1_addr

]]></Node>
<StgValue><ssdm name="PermuteData_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:1 %PermuteData_2_load = load i4 %PermuteData_2_addr

]]></Node>
<StgValue><ssdm name="PermuteData_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:2 %PermuteData_3_load = load i4 %PermuteData_3_addr

]]></Node>
<StgValue><ssdm name="PermuteData_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="20" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="19" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="18" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="65" st_id="6" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="17" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="67" st_id="7" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="16" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="69" st_id="8" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="15" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="71" st_id="9" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="14" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="13" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="75" st_id="11" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="12" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="77" st_id="12" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="11" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="79" st_id="13" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="10" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="81" st_id="14" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="9" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="83" st_id="15" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="8" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="85" st_id="16" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="7" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="87" st_id="17" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="6" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="89" st_id="18" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="5" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="91" st_id="19" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="4" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="93" st_id="20" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="3" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="95" st_id="21" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="2" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="97" st_id="22" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:3 %call_ret3 = call i64 @Configurable_PE.2, i32 %PermuteData_load, i32 %PermuteData_1_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:4 %NTTData_addr_1_ret = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="NTTData_addr_1_ret"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:6 %NTTData_1_addr_1_ret = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="NTTData_1_addr_1_ret"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="1" lat="20">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:3 %call_ret4 = call i64 @Configurable_PE.2, i32 %PermuteData_2_load, i32 %PermuteData_3_load, i32 %TwiddleFactor_1_read, i2 0, i3 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:4 %NTTData_2_addr_1_ret = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="NTTData_2_addr_1_ret"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:6 %NTTData_3_addr_1_ret = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="NTTData_3_addr_1_ret"/></StgValue>
</operation>

<operation id="115" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln411" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.body894.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="103" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:0 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="104" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:5 %store_ln415 = store i32 %NTTData_addr_1_ret, i4 %NTTData_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="105" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:7 %store_ln415 = store i32 %NTTData_1_addr_1_ret, i4 %NTTData_1_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:8 %specoccurrence_ln415 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 2, void @empty_36

]]></Node>
<StgValue><ssdm name="specoccurrence_ln415"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:9 %rend55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend55"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence.arrayidx875.case.0.9:10 %br_ln415 = br void %arrayidx875.exit

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:0 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:5 %store_ln415 = store i32 %NTTData_2_addr_1_ret, i4 %NTTData_2_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:7 %store_ln415 = store i32 %NTTData_3_addr_1_ret, i4 %NTTData_3_addr

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="112" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:8 %specoccurrence_ln415 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 2, void @empty_36

]]></Node>
<StgValue><ssdm name="specoccurrence_ln415"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:9 %rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend57"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence.arrayidx875.case.2.8:10 %br_ln415 = br void %arrayidx875.exit

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
