[2025-09-18 07:10:05] START suite=qualcomm_srv trace=srv576_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv576_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2576792 heartbeat IPC: 3.881 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4993147 heartbeat IPC: 4.138 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4993147 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4993147 cumulative IPC: 4.005 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13238984 heartbeat IPC: 1.213 cumulative IPC: 1.213 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21493685 heartbeat IPC: 1.211 cumulative IPC: 1.212 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29647508 heartbeat IPC: 1.226 cumulative IPC: 1.217 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37799382 heartbeat IPC: 1.227 cumulative IPC: 1.219 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 45950498 heartbeat IPC: 1.227 cumulative IPC: 1.221 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 54095242 heartbeat IPC: 1.228 cumulative IPC: 1.222 (Simulation time: 00 hr 07 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv576_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000009 cycles: 62342968 heartbeat IPC: 1.212 cumulative IPC: 1.221 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 70598290 heartbeat IPC: 1.211 cumulative IPC: 1.219 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 78849629 heartbeat IPC: 1.212 cumulative IPC: 1.219 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 82080927 cumulative IPC: 1.218 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 82080927 cumulative IPC: 1.218 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv576_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.218 instructions: 100000003 cycles: 82080927
CPU 0 Branch Prediction Accuracy: 92.72% MPKI: 12.92 Average ROB Occupancy at Mispredict: 31.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0858
BRANCH_INDIRECT: 0.3698
BRANCH_CONDITIONAL: 11.09
BRANCH_DIRECT_CALL: 0.4213
BRANCH_INDIRECT_CALL: 0.5449
BRANCH_RETURN: 0.4064


====Backend Stall Breakdown====
ROB_STALL: 35116
LQ_STALL: 0
SQ_STALL: 52161


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 195
REPLAY_LOAD: 198
NON_REPLAY_LOAD: 10.280723

== Total ==
ADDR_TRANS: 390
REPLAY_LOAD: 594
NON_REPLAY_LOAD: 34132

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 3320

cpu0->cpu0_STLB TOTAL        ACCESS:    2112704 HIT:    2112075 MISS:        629 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2112704 HIT:    2112075 MISS:        629 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 170.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9631654 HIT:    8800649 MISS:     831005 MSHR_MERGE:      38700
cpu0->cpu0_L2C LOAD         ACCESS:    7728208 HIT:    7049973 MISS:     678235 MSHR_MERGE:        494
cpu0->cpu0_L2C RFO          ACCESS:     581289 HIT:     499826 MISS:      81463 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     170409 HIT:     115479 MISS:      54930 MSHR_MERGE:      38206
cpu0->cpu0_L2C WRITE        ACCESS:    1150604 HIT:    1134980 MISS:      15624 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1144 HIT:        391 MISS:        753 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     117472 ISSUED:     109989 USEFUL:       1415 USELESS:       5844
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15852857 HIT:    7729731 MISS:    8123126 MSHR_MERGE:    2027326
cpu0->cpu0_L1I LOAD         ACCESS:   15852857 HIT:    7729731 MISS:    8123126 MSHR_MERGE:    2027326
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30852332 HIT:   26870073 MISS:    3982259 MSHR_MERGE:    1706894
cpu0->cpu0_L1D LOAD         ACCESS:   16637322 HIT:   14517118 MISS:    2120204 MSHR_MERGE:     487794
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     341743 HIT:     242701 MISS:      99042 MSHR_MERGE:      38520
cpu0->cpu0_L1D WRITE        ACCESS:   13871997 HIT:   12110148 MISS:    1761849 MSHR_MERGE:    1180560
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1270 HIT:        106 MISS:       1164 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:     516658 ISSUED:     341743 USEFUL:      11993 USELESS:      38753
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12984955 HIT:   10718356 MISS:    2266599 MSHR_MERGE:    1137840
cpu0->cpu0_ITLB LOAD         ACCESS:   12984955 HIT:   10718356 MISS:    2266599 MSHR_MERGE:    1137840
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.018 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28985982 HIT:   27666518 MISS:    1319464 MSHR_MERGE:     335519
cpu0->cpu0_DTLB LOAD         ACCESS:   28985982 HIT:   27666518 MISS:    1319464 MSHR_MERGE:     335519
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.107 cycles
cpu0->LLC TOTAL        ACCESS:     921722 HIT:     909452 MISS:      12270 MSHR_MERGE:        387
cpu0->LLC LOAD         ACCESS:     677741 HIT:     668897 MISS:       8844 MSHR_MERGE:         58
cpu0->LLC RFO          ACCESS:      81463 HIT:      81424 MISS:         39 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      16724 HIT:      13628 MISS:       3096 MSHR_MERGE:        329
cpu0->LLC WRITE        ACCESS:     145041 HIT:     145033 MISS:          8 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        753 HIT:        470 MISS:        283 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        101
  ROW_BUFFER_MISS:      11774
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         21
  FULL:          0
Channel 0 REFRESHES ISSUED:       6840

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533927       519545        79963          684
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           31           55           32
  STLB miss resolved @ L2C                0           44          211          198           23
  STLB miss resolved @ LLC                0           19          183          321           42
  STLB miss resolved @ MEM                0            1           92          138          147

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195690        46636      1537059       116347           18
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5           11
  STLB miss resolved @ L2C                0            0            0            3            0
  STLB miss resolved @ LLC                0            4            1           22           11
  STLB miss resolved @ MEM                0            0            0           11           22
[2025-09-18 07:22:23] END   suite=qualcomm_srv trace=srv576_ap (rc=0)
