// Seed: 3122619582
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input wor id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    output wor id_7
);
  supply1 id_9 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output tri0  id_1,
    output tri0  id_2,
    output wand  id_3,
    output logic id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  logic id_7
);
  assign id_5 = 1 ? 1 : 1;
  always @(*) begin
    id_4 <= id_7;
    deassign id_4.id_6;
  end
  wire id_9;
  module_0(
      id_6, id_1, id_6, id_0, id_5, id_6, id_6, id_1
  );
endmodule
