Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Mon Aug  6 20:40:45 2018
| Host             : DESKTOP-1OHCSLD running 64-bit major release  (build 9200)
| Command          : report_power -file soc_lite_top_power_routed.rpt -pb soc_lite_top_power_summary_routed.pb -rpx soc_lite_top_power_routed.rpx
| Design           : soc_lite_top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.281        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.127        |
| Device Static (W)        | 0.153        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        6 |       --- |             --- |
| Slice Logic              |     0.004 |     7400 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3539 |    133800 |            2.64 |
|   CARRY4                 |    <0.001 |      179 |     33450 |            0.54 |
|   Register               |    <0.001 |     1957 |    267600 |            0.73 |
|   F7/F8 Muxes            |    <0.001 |      536 |    133800 |            0.40 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   LUT as Distributed RAM |    <0.001 |       48 |     46200 |            0.10 |
|   Others                 |     0.000 |      733 |       --- |             --- |
| Signals                  |     0.006 |     7913 |       --- |             --- |
| Block RAM                |     0.002 |      320 |       365 |           87.67 |
| PLL                      |     0.100 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        4 |       740 |            0.54 |
| I/O                      |     0.003 |       55 |       400 |           13.75 |
| Static Power             |     0.153 |          |           |                 |
| Total                    |     0.281 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.070 |       0.032 |      0.038 |
| Vccaux    |       1.800 |     0.082 |       0.051 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.000 |      0.008 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------+-----------------+
| Clock             | Domain                         | Constraint (ns) |
+-------------------+--------------------------------+-----------------+
| clk               | clk                            |            10.0 |
| clkfbout_clk_pll  | clk_pll/inst/clkfbout_clk_pll  |            10.0 |
| cpu_clk_clk_pll   | clk_pll/inst/cpu_clk_clk_pll   |            20.0 |
| timer_clk_clk_pll | clk_pll/inst/timer_clk_clk_pll |            10.0 |
+-------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| soc_lite_top                                 |     0.127 |
|   bridge_1x2                                 |    <0.001 |
|   clk_pll                                    |     0.101 |
|     inst                                     |     0.101 |
|   confreg                                    |     0.005 |
|   cpu                                        |     0.014 |
|     cp0_reg                                  |     0.001 |
|     decode_stage                             |    <0.001 |
|     div                                      |     0.002 |
|     exe_stage                                |     0.005 |
|     fetch_stage                              |     0.001 |
|     hazard                                   |    <0.001 |
|     hilo_reg                                 |    <0.001 |
|     mem_stage                                |     0.002 |
|     regfile                                  |    <0.001 |
|       rf_reg_r1_0_31_0_5                     |    <0.001 |
|       rf_reg_r1_0_31_12_17                   |    <0.001 |
|       rf_reg_r1_0_31_18_23                   |    <0.001 |
|       rf_reg_r1_0_31_24_29                   |    <0.001 |
|       rf_reg_r1_0_31_30_31                   |    <0.001 |
|       rf_reg_r1_0_31_6_11                    |    <0.001 |
|       rf_reg_r2_0_31_0_5                     |    <0.001 |
|       rf_reg_r2_0_31_12_17                   |    <0.001 |
|       rf_reg_r2_0_31_18_23                   |    <0.001 |
|       rf_reg_r2_0_31_24_29                   |    <0.001 |
|       rf_reg_r2_0_31_30_31                   |    <0.001 |
|       rf_reg_r2_0_31_6_11                    |    <0.001 |
|     wb_stage                                 |    <0.001 |
|   data_ram                                   |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[24].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[25].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[26].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[27].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[28].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[29].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[30].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[31].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[32].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[33].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[34].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[35].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[36].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[37].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[38].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[39].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[40].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[41].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[42].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[43].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[44].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[45].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[46].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[47].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[48].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[49].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[50].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[51].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[52].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[53].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[54].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[55].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[56].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[57].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[58].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[59].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[60].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[61].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[62].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[63].ram.r                |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_noinit.ram                |    <0.001 |
|   inst_ram                                   |     0.004 |
|     U0                                       |     0.004 |
|       inst_blk_mem_gen                       |     0.004 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|           valid.cstr                         |     0.004 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[100].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[101].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[102].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[103].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[104].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[105].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[106].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[107].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[108].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[109].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[110].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[111].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[112].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[113].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[114].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[115].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[116].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[117].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[118].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[119].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[120].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[121].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[122].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[123].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[124].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[125].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[126].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[127].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[128].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[129].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[130].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[131].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[132].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[133].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[134].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[135].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[136].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[137].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[138].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[139].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[140].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[141].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[142].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[143].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[144].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[145].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[146].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[147].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[148].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[149].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[150].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[151].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[152].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[153].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[154].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[155].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[156].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[157].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[158].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[159].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[160].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[161].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[162].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[163].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[164].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[165].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[166].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[167].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[168].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[169].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[170].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[171].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[172].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[173].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[174].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[175].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[176].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[177].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[178].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[179].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[180].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[181].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[182].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[183].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[184].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[185].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[186].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[187].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[188].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[189].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[190].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[191].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[192].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[193].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[194].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[195].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[196].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[197].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[198].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[199].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[200].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[201].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[202].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[203].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[204].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[205].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[206].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[207].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[208].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[209].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[210].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[211].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[212].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[213].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[214].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[215].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[216].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[217].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[218].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[219].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[220].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[221].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[222].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[223].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[224].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[225].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[226].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[227].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[228].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[229].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[230].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[231].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[232].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[233].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[234].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[235].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[236].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[237].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[238].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[239].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[240].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[241].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[242].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[243].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[244].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[245].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[246].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[247].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[248].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[249].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[24].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[250].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[251].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[252].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[253].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[254].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[255].ram.r               |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[25].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[26].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[27].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[28].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[29].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[30].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[31].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[32].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[33].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[34].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[35].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[36].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[37].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[38].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[39].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[40].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[41].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[42].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[43].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[44].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[45].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[46].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[47].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[48].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[49].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[50].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[51].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[52].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[53].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[54].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[55].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[56].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[57].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[58].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[59].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[60].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[61].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[62].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[63].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[64].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[65].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[66].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[67].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[68].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[69].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[70].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[71].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[72].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[73].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[74].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[75].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[76].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[77].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[78].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[79].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[80].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[81].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[82].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[83].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[84].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[85].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[86].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[87].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[88].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[89].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[90].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[91].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[92].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[93].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[94].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[95].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[96].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[97].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[98].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[99].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
+----------------------------------------------+-----------+


