ncelab: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncelab	08.20-s015: Started on Apr 06, 2016 at 00:59:45 EDT
ncelab
    +access+rwc
    -messages
    worklib.testbench

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
   mips_core core(.clk(clk), .inst_addr(pc), .inst(inst), .inst_1(inst_1),
                                                 |
ncelab: *E,CUVPOM (./src/testbench.v,56|49): Port name 'inst' is invalid or has multiple connections.
   storer storer(store_data, instruc_1.mem_write_en, instruc_2.mem_write_en,
               |
ncelab: *E,CUVWLP (./src/mips_core.sv,656|15): Too many module port connections.
TOOL:	ncelab	08.20-s015: Exiting on Apr 06, 2016 at 00:59:45 EDT  (total: 00:00:00)
