Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 20:30:16 2019
| Host         : LAPTOP-OK1MKUJG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab_3_FIFO_timing_summary_routed.rpt -pb lab_3_FIFO_timing_summary_routed.pb -rpx lab_3_FIFO_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_3_FIFO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 51 register/latch pins with no clock driven by root clock pin: l3fd1/clk_out_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: l3fd2/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.026        0.000                      0                  104        0.103        0.000                      0                  104        3.000        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.026        0.000                      0                  104        0.103        0.000                      0                  104       13.360        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.026ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.704ns (17.209%)  route 3.387ns (82.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.700     3.277    l3fd2/clk_out
    SLICE_X1Y100         FDRE                                         r  l3fd2/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.590   198.569    l3fd2/clk_out1
    SLICE_X1Y100         FDRE                                         r  l3fd2/cnt_reg[25]/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X1Y100         FDRE (Setup_fdre_C_R)       -0.429   198.303    l3fd2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.303    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                195.026    

Slack (MET) :             195.429ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.530%)  route 3.095ns (81.470%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.408     2.985    l3fd2/clk_out
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                195.429    

Slack (MET) :             195.429ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.530%)  route 3.095ns (81.470%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.408     2.985    l3fd2/clk_out
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                195.429    

Slack (MET) :             195.429ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.530%)  route 3.095ns (81.470%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.408     2.985    l3fd2/clk_out
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                195.429    

Slack (MET) :             195.429ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.530%)  route 3.095ns (81.470%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.408     2.985    l3fd2/clk_out
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[24]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.985    
  -------------------------------------------------------------------
                         slack                                195.429    

Slack (MET) :             195.577ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.704ns (19.283%)  route 2.947ns (80.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.260     2.837    l3fd2/clk_out
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[17]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                195.577    

Slack (MET) :             195.577ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.704ns (19.283%)  route 2.947ns (80.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.260     2.837    l3fd2/clk_out
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[18]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                195.577    

Slack (MET) :             195.577ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.704ns (19.283%)  route 2.947ns (80.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.260     2.837    l3fd2/clk_out
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[19]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                195.577    

Slack (MET) :             195.577ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.704ns (19.283%)  route 2.947ns (80.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.260     2.837    l3fd2/clk_out
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.606   198.586    l3fd2/clk_out1
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDRE (Setup_fdre_C_R)       -0.429   198.415    l3fd2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.415    
                         arrival time                          -2.837    
  -------------------------------------------------------------------
                         slack                                195.577    

Slack (MET) :             195.695ns  (required time - arrival time)
  Source:                 l3fd2/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.828ns (21.342%)  route 3.052ns (78.658%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.726    -0.814    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  l3fd2/cnt_reg[13]/Q
                         net (fo=2, routed)           0.796     0.439    l3fd2/cnt_reg_n_0_[13]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     0.563 f  l3fd2/cnt[25]_i_7__0/O
                         net (fo=1, routed)           0.890     1.453    l3fd2/cnt[25]_i_7__0_n_0
    SLICE_X0Y96          LUT6 (Prop_lut6_I3_O)        0.124     1.577 r  l3fd2/cnt[25]_i_3__0/O
                         net (fo=26, routed)          1.365     2.942    l3fd2/clk_out
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.066 r  l3fd2/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     3.066    l3fd2/clk_out_i_1__0_n_0
    SLICE_X0Y100         FDRE                                         r  l3fd2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.590   198.569    l3fd2/clk_out1
    SLICE_X0Y100         FDRE                                         r  l3fd2/clk_out_reg/C
                         clock pessimism              0.480   199.050    
                         clock uncertainty           -0.318   198.732    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.029   198.761    l3fd2/clk_out_reg
  -------------------------------------------------------------------
                         required time                        198.761    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                195.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 l3fd2/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.605    -0.559    l3fd2/clk_out1
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  l3fd2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.299    l3fd2/cnt_reg_n_0_[24]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.139 r  l3fd2/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    l3fd2/cnt_reg[24]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.084 r  l3fd2/cnt_reg[25]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.084    l3fd2/cnt_reg[25]_i_2_n_7
    SLICE_X1Y100         FDRE                                         r  l3fd2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.872    -0.801    l3fd2/clk_out1
    SLICE_X1Y100         FDRE                                         r  l3fd2/cnt_reg[25]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    l3fd2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 l3fd2/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.604    -0.560    l3fd2/clk_out1
    SLICE_X1Y96          FDRE                                         r  l3fd2/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  l3fd2/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119    -0.300    l3fd2/cnt_reg_n_0_[12]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  l3fd2/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    l3fd2/cnt_reg[12]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  l3fd2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.877    -0.796    l3fd2/clk_out1
    SLICE_X1Y96          FDRE                                         r  l3fd2/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.455    l3fd2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 l3fd2/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.604    -0.560    l3fd2/clk_out1
    SLICE_X1Y94          FDRE                                         r  l3fd2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  l3fd2/cnt_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.300    l3fd2/cnt_reg_n_0_[4]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  l3fd2/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    l3fd2/cnt_reg[4]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  l3fd2/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.877    -0.796    l3fd2/clk_out1
    SLICE_X1Y94          FDRE                                         r  l3fd2/cnt_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.455    l3fd2/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 l3fd2/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.604    -0.560    l3fd2/clk_out1
    SLICE_X1Y95          FDRE                                         r  l3fd2/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  l3fd2/cnt_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.300    l3fd2/cnt_reg_n_0_[8]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.192 r  l3fd2/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.192    l3fd2/cnt_reg[8]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  l3fd2/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.877    -0.796    l3fd2/clk_out1
    SLICE_X1Y95          FDRE                                         r  l3fd2/cnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.455    l3fd2/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 l3fd2/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.605    -0.559    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  l3fd2/cnt_reg[16]/Q
                         net (fo=2, routed)           0.119    -0.299    l3fd2/cnt_reg_n_0_[16]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  l3fd2/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    l3fd2/cnt_reg[16]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.878    -0.795    l3fd2/clk_out1
    SLICE_X1Y97          FDRE                                         r  l3fd2/cnt_reg[16]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.454    l3fd2/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 l3fd2/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.605    -0.559    l3fd2/clk_out1
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  l3fd2/cnt_reg[20]/Q
                         net (fo=2, routed)           0.119    -0.299    l3fd2/cnt_reg_n_0_[20]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  l3fd2/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    l3fd2/cnt_reg[20]_i_1_n_4
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.878    -0.795    l3fd2/clk_out1
    SLICE_X1Y98          FDRE                                         r  l3fd2/cnt_reg[20]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.105    -0.454    l3fd2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 l3fd2/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd2/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.605    -0.559    l3fd2/clk_out1
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  l3fd2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.119    -0.299    l3fd2/cnt_reg_n_0_[24]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.191 r  l3fd2/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.191    l3fd2/cnt_reg[24]_i_1_n_4
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.878    -0.795    l3fd2/clk_out1
    SLICE_X1Y99          FDRE                                         r  l3fd2/cnt_reg[24]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.105    -0.454    l3fd2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 l3fd1/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    l3fd1/clk_out1
    SLICE_X51Y96         FDRE                                         r  l3fd1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  l3fd1/clk_out_reg/Q
                         net (fo=2, routed)           0.168    -0.290    l3fd1/clk_out
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.245 r  l3fd1/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.245    l3fd1/clk_out_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  l3fd1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    l3fd1/clk_out1
    SLICE_X51Y96         FDRE                                         r  l3fd1/clk_out_reg/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.508    l3fd1/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 l3fd1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd1/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.565    -0.599    l3fd1/clk_out1
    SLICE_X50Y93         FDRE                                         r  l3fd1/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  l3fd1/cnt_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.310    l3fd1/cnt[11]
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  l3fd1/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.200    l3fd1/cnt0_carry__1_n_5
    SLICE_X50Y93         FDRE                                         r  l3fd1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.835    -0.838    l3fd1/clk_out1
    SLICE_X50Y93         FDRE                                         r  l3fd1/cnt_reg[11]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134    -0.465    l3fd1/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 l3fd1/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            l3fd1/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.564    -0.600    l3fd1/clk_out1
    SLICE_X50Y92         FDRE                                         r  l3fd1/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  l3fd1/cnt_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.311    l3fd1/cnt[7]
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.201 r  l3fd1/cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.201    l3fd1/cnt0_carry__0_n_5
    SLICE_X50Y92         FDRE                                         r  l3fd1/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  cw1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    cw1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  cw1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    cw1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  cw1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.834    -0.839    l3fd1/clk_out1
    SLICE_X50Y92         FDRE                                         r  l3fd1/cnt_reg[7]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.134    -0.466    l3fd1/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { cw1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   cw1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     l3fd1/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y95     l3fd1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y93     l3fd1/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y93     l3fd1/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y93     l3fd1/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y94     l3fd1/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y94     l3fd1/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y94     l3fd1/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     l3fd1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     l3fd1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     l3fd1/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     l3fd1/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     l3fd1/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     l3fd1/cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     l3fd1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     l3fd1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     l3fd1/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     l3fd1/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y93     l3fd1/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y94     l3fd1/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     l3fd1/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cw1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   cw1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  cw1/inst/mmcm_adv_inst/CLKFBOUT



