// Seed: 3792004572
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input tri1 id_3,
    input id_4
);
  generate
    for (id_5 = id_3[1'b0]; ""; id_0 = 1) begin : id_6
      assign id_5 = "";
    end
  endgenerate
endmodule
