module ALU(input clk,op,input[11:0] A,B ,output reg [11:0] out,output reg carry);
  always@(posedge clk)
  {carry,out} = (op==0)?A&B:(op==1)?A+B:0;
endmodule