; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.amd_ip_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_ip_block_version = type { i32, i32, i32, i32, ptr }
%struct.amdgpu_ring_funcs = type { i32, i32, i32, i8, i8, i32, i32, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.amdgpu_irq_src_funcs = type { ptr, ptr }
%struct.arm_delay_ops = type { ptr, ptr, ptr, i32 }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.97, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.79, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.89, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.79 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.89 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.96], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.96 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.93] }
%struct.anon.93 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.97 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.hlist_node = type { ptr, ptr }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.atomic64_t = type { i64 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.108, i32, i32, i32, i32 }
%union.anon.108 = type { %struct.anon.110 }
%struct.anon.110 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.list_head = type { ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_fw_shared = type { i32, [44 x i8], %struct.amdgpu_fw_shared_rb_ptrs_struct, [1 x i8], %struct.amdgpu_fw_shared_multi_queue, %struct.amdgpu_fw_shared_sw_ring }
%struct.amdgpu_fw_shared_rb_ptrs_struct = type { i32, i32 }
%struct.amdgpu_fw_shared_multi_queue = type { i8, i8, i8, i8, [4 x i8] }
%struct.amdgpu_fw_shared_sw_ring = type { i8, [3 x i8] }
%struct.mmsch_v3_0_init_header = type { i32, i32, [2 x %struct.mmsch_v3_0_table_info] }
%struct.mmsch_v3_0_table_info = type { i32, i32, i32 }
%struct.amdgpu_rlc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_nbio_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.ttm_operation_ctx = type { i8, i8, i8, i8, i8, ptr, i64 }
%struct.amdgpu_cs_parser = type { ptr, ptr, ptr, i32, ptr, ptr, ptr, %struct.ww_acquire_ctx, ptr, ptr, %struct.amdgpu_bo_list_entry, %struct.list_head, ptr, i64, i64, i64, i64, %struct.amdgpu_bo_list_entry, i32, ptr }
%struct.ww_acquire_ctx = type { ptr, i32, i32, i16, i16, i32, ptr, ptr, %struct.lockdep_map, i32, i32 }
%struct.amdgpu_bo_list_entry = type { %struct.ttm_validate_buffer, ptr, ptr, i32, ptr, i8 }
%struct.ttm_validate_buffer = type { %struct.list_head, ptr, i32 }
%struct.amdgpu_job = type { %struct.drm_sched_job, ptr, %struct.amdgpu_sync, %struct.amdgpu_sync, ptr, %struct.dma_fence, ptr, i32, i32, i32, i8, i64, i32, i32, i32, i32, i32, i32, i32, i32, i32, i64, i64, i32 }
%struct.drm_sched_job = type { %struct.spsc_node, %struct.list_head, ptr, ptr, %union.anon.92, i64, %struct.atomic_t, i32, ptr, %struct.dma_fence_cb, %struct.xarray, i32 }
%struct.spsc_node = type { ptr }
%union.anon.92 = type { %struct.irq_work }
%struct.irq_work = type { %struct.__call_single_node, ptr, %struct.rcuwait }
%struct.__call_single_node = type { %struct.llist_node, %union.anon.20 }
%struct.llist_node = type { ptr }
%union.anon.20 = type { i32 }
%struct.rcuwait = type { ptr }
%struct.dma_fence = type { ptr, ptr, %union.anon.80, i64, i64, i32, %struct.kref, i32 }
%union.anon.80 = type { i64 }
%struct.amdgpu_ib = type { ptr, i32, i64, ptr, i32 }
%struct.amdgpu_bo_va_mapping = type { ptr, %struct.list_head, %struct.rb_node, i64, i64, i64, i64, i64 }
%struct.amdgpu_bo = type { i32, i32, [3 x %struct.ttm_place], %struct.ttm_placement, %struct.ttm_buffer_object, %struct.ttm_bo_kmap_obj, i64, ptr, ptr, %struct.mmu_interval_notifier, ptr }
%struct.ttm_place = type { i32, i32, i32, i32 }
%struct.ttm_placement = type { i32, ptr, i32, ptr }
%struct.ttm_buffer_object = type { %struct.drm_gem_object, ptr, i32, i32, ptr, %struct.kref, ptr, ptr, i8, %struct.list_head, %struct.list_head, ptr, i32, i32, ptr }
%struct.drm_gem_object = type { %struct.kref, i32, ptr, ptr, %struct.drm_vma_offset_node, i32, i32, ptr, ptr, ptr, %struct.dma_resv, ptr }
%struct.drm_vma_offset_node = type { %struct.rwlock_t, %struct.drm_mm_node, %struct.rb_root, ptr }
%struct.rwlock_t = type { %struct.arch_rwlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_rwlock_t = type { i32 }
%struct.dma_resv = type { %struct.ww_mutex, %struct.seqcount_ww_mutex, ptr, ptr }
%struct.seqcount_ww_mutex = type { %struct.seqcount, ptr }
%struct.seqcount = type { i32, %struct.lockdep_map }
%struct.ttm_bo_kmap_obj = type { ptr, ptr, i32, ptr }
%struct.mmu_interval_notifier = type { %struct.interval_tree_node, ptr, ptr, %struct.hlist_node, i32 }
%struct.interval_tree_node = type { %struct.rb_node, i32, i32, i32 }
%struct.amdgpu_iv_entry = type { ptr, i32, i32, i32, i32, i32, i64, i32, i32, i32, [4 x i32], ptr }

@vcn_v3_0_ip_funcs = internal constant { %struct.amd_ip_funcs, [44 x i8] } { %struct.amd_ip_funcs { ptr @.str, ptr @vcn_v3_0_early_init, ptr null, ptr @vcn_v3_0_sw_init, ptr @vcn_v3_0_sw_fini, ptr null, ptr @vcn_v3_0_hw_init, ptr @vcn_v3_0_hw_fini, ptr null, ptr @vcn_v3_0_suspend, ptr @vcn_v3_0_resume, ptr @vcn_v3_0_is_idle, ptr @vcn_v3_0_wait_for_idle, ptr null, ptr null, ptr null, ptr null, ptr @vcn_v3_0_set_clockgating_state, ptr @vcn_v3_0_set_powergating_state, ptr null, ptr null }, [44 x i8] zeroinitializer }, align 32
@vcn_v3_0_ip_block = dso_local constant { %struct.amdgpu_ip_block_version, [44 x i8] } { %struct.amdgpu_ip_block_version { i32 11, i32 3, i32 0, i32 0, ptr @vcn_v3_0_ip_funcs }, [44 x i8] zeroinitializer }, align 32
@.str = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vcn_v3_0\00", [23 x i8] zeroinitializer }, align 32
@vcn_v3_0_dec_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 6, i32 15, i32 0, i8 0, i8 0, i32 1, i32 0, ptr @vcn_v3_0_dec_ring_get_rptr, ptr @vcn_v3_0_dec_ring_get_wptr, ptr @vcn_v3_0_dec_ring_set_wptr, ptr null, ptr @vcn_v3_0_ring_patch_cs_in_place, i32 102, i32 8, ptr @vcn_v2_0_dec_ring_emit_ib, ptr @vcn_v2_0_dec_ring_emit_fence, ptr null, ptr @vcn_v2_0_dec_ring_emit_vm_flush, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_test_ring, ptr @amdgpu_vcn_dec_ring_test_ib, ptr @vcn_v2_0_dec_ring_insert_nop, ptr @vcn_v2_0_dec_ring_insert_start, ptr @vcn_v2_0_dec_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_dec_ring_emit_wreg, ptr @vcn_v2_0_dec_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v3_0_set_dec_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.2, ptr @.str.3, i32 2079, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"\016[drm] VCN(%d) decode%s is enabled in VM mode\0A\00", [48 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v3_0_set_dec_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c\00", [58 x i8] zeroinitializer }, align 32
@vcn_v3_0_set_dec_ring_funcs._entry_ptr = internal global ptr @vcn_v3_0_set_dec_ring_funcs._entry, section ".printk_index", align 4
@.str.4 = internal constant { [1 x i8], [31 x i8] } zeroinitializer, align 32
@.str.5 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"Can't find BO for addr 0x%08Lx\0A\00", [32 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"VCN messages must be 8 byte aligned!\0A\00", [58 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"Failed validating the VCN message BO (%d)!\0A\00", [52 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"Failed mapping the VCN message (%d)!\0A\00", [58 x i8] zeroinitializer }, align 32
@vcn_v3_0_enc_ring_vm_funcs = internal constant { %struct.amdgpu_ring_funcs, [32 x i8] } { %struct.amdgpu_ring_funcs { i32 7, i32 63, i32 0, i8 0, i8 0, i32 1, i32 0, ptr @vcn_v3_0_enc_ring_get_rptr, ptr @vcn_v3_0_enc_ring_get_wptr, ptr @vcn_v3_0_enc_ring_set_wptr, ptr null, ptr null, i32 45, i32 5, ptr @vcn_v2_0_enc_ring_emit_ib, ptr @vcn_v2_0_enc_ring_emit_fence, ptr null, ptr @vcn_v2_0_enc_ring_emit_vm_flush, ptr null, ptr null, ptr @amdgpu_vcn_enc_ring_test_ring, ptr @amdgpu_vcn_enc_ring_test_ib, ptr @amdgpu_ring_insert_nop, ptr null, ptr @vcn_v2_0_enc_ring_insert_end, ptr @amdgpu_ring_generic_pad_ib, ptr null, ptr null, ptr @amdgpu_vcn_ring_begin_use, ptr @amdgpu_vcn_ring_end_use, ptr null, ptr null, ptr null, ptr @vcn_v2_0_enc_ring_emit_wreg, ptr @vcn_v2_0_enc_ring_emit_reg_wait, ptr @amdgpu_ring_emit_reg_write_reg_wait_helper, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@vcn_v3_0_set_enc_ring_funcs._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.9, ptr @.str.10, ptr @.str.3, i32 2096, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"\016[drm] VCN(%d) encode is enabled in VM mode\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"vcn_v3_0_set_enc_ring_funcs\00", [36 x i8] zeroinitializer }, align 32
@vcn_v3_0_set_enc_ring_funcs._entry_ptr = internal global ptr @vcn_v3_0_set_enc_ring_funcs._entry, section ".printk_index", align 4
@vcn_v3_0_irq_funcs = internal constant { %struct.amdgpu_irq_src_funcs, [24 x i8] } { %struct.amdgpu_irq_src_funcs { ptr @vcn_v3_0_set_interrupt_state, ptr @vcn_v3_0_process_interrupt }, [24 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"Unhandled client id: %d\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"IH: VCN TRAP\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"Unhandled interrupt: %d %d\0A\00", [36 x i8] zeroinitializer }, align 32
@amdgpu_ih_clientid_vcns = internal constant { [2 x i32], [24 x i8] } { [2 x i32] [i32 16, i32 14], [24 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"vcn_dec_%d\00", [21 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"vcn_enc_%d.%d\00", [18 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"dpg pause state changed %d -> %d\00", [63 x i8] zeroinitializer }, align 32
@arm_delay_ops = external dso_local local_unnamed_addr global %struct.arm_delay_ops, align 4
@vcn_v3_0_pause_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.18, ptr @.str.3, i32 1595, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"\014[drm] Register(%d) [%s] failed to reach value 0x%08x != 0x%08x\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"vcn_v3_0_pause_dpg_mode\00", [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_pause_dpg_mode._entry_ptr = internal global ptr @vcn_v3_0_pause_dpg_mode._entry, section ".printk_index", align 4
@.str.19 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_POWER_STATUS\00", [45 x i8] zeroinitializer }, align 32
@vcn_v3_0_pause_dpg_mode._entry.20 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.18, ptr @.str.3, i32 1605, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_pause_dpg_mode._entry_ptr.21 = internal global ptr @vcn_v3_0_pause_dpg_mode._entry.20, section ".printk_index", align 4
@.str.22 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"mmUVD_DPG_PAUSE\00", [16 x i8] zeroinitializer }, align 32
@vcn_v3_0_pause_dpg_mode._entry.23 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.18, ptr @.str.3, i32 1645, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_pause_dpg_mode._entry_ptr.24 = internal global ptr @vcn_v3_0_pause_dpg_mode._entry.23, section ".printk_index", align 4
@vcn_v3_0_hw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.25, ptr @.str.26, ptr @.str.3, i32 298, ptr @.str.27, ptr @.str.28 }, [40 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: ring %s is disabled by hypervisor\0A\00", [53 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"vcn_v3_0_hw_init\00", [47 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\016\00", [29 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@vcn_v3_0_hw_init._entry_ptr = internal global ptr @vcn_v3_0_hw_init._entry, section ".printk_index", align 4
@vcn_v3_0_hw_init._entry.29 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.25, ptr @.str.26, ptr @.str.3, i32 310, ptr @.str.27, ptr @.str.28 }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_hw_init._entry_ptr.30 = internal global ptr @vcn_v3_0_hw_init._entry.29, section ".printk_index", align 4
@vcn_v3_0_hw_init._entry.31 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.32, ptr @.str.26, ptr @.str.3, i32 345, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"\016[drm] VCN decode and encode initialized successfully(under %s).\0A\00", [61 x i8] zeroinitializer }, align 32
@vcn_v3_0_hw_init._entry_ptr.33 = internal global ptr @vcn_v3_0_hw_init._entry.31, section ".printk_index", align 4
@.str.34 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"DPG Mode\00", [23 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"SPG Mode\00", [23 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [117 x i8], [43 x i8] } { [117 x i8] c"failed to init MMSCH. TIME-OUT after %d usec waiting for mmMMSCH_VF_MAILBOX_RESP (expected=0x%08x, readback=0x%08x)\0A\00", [43 x i8] zeroinitializer }, align 32
@vcn_v3_0_wait_for_idle._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.37, ptr @.str.3, i32 2125, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v3_0_wait_for_idle\00", [41 x i8] zeroinitializer }, align 32
@vcn_v3_0_wait_for_idle._entry_ptr = internal global ptr @vcn_v3_0_wait_for_idle._entry, section ".printk_index", align 4
@.str.38 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"mmUVD_STATUS\00", [19 x i8] zeroinitializer }, align 32
@vcn_v3_0_disable_clock_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.39, ptr @.str.3, i32 718, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"vcn_v3_0_disable_clock_gating\00", [34 x i8] zeroinitializer }, align 32
@vcn_v3_0_disable_clock_gating._entry_ptr = internal global ptr @vcn_v3_0_disable_clock_gating._entry, section ".printk_index", align 4
@.str.40 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"mmUVD_CGC_GATE\00", [17 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.41, ptr @.str.3, i32 1518, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"vcn_v3_0_stop\00", [18 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop._entry_ptr = internal global ptr @vcn_v3_0_stop._entry, section ".printk_index", align 4
@vcn_v3_0_stop._entry.42 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.41, ptr @.str.3, i32 1526, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop._entry_ptr.43 = internal global ptr @vcn_v3_0_stop._entry.42, section ".printk_index", align 4
@.str.44 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"mmUVD_LMI_STATUS\00", [47 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop._entry.45 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.41, ptr @.str.3, i32 1536, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop._entry_ptr.46 = internal global ptr @vcn_v3_0_stop._entry.45, section ".printk_index", align 4
@vcn_v3_0_stop_dpg_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.47, ptr @.str.3, i32 1481, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"vcn_v3_0_stop_dpg_mode\00", [41 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry_ptr = internal global ptr @vcn_v3_0_stop_dpg_mode._entry, section ".printk_index", align 4
@vcn_v3_0_stop_dpg_mode._entry.48 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.47, ptr @.str.3, i32 1485, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry_ptr.49 = internal global ptr @vcn_v3_0_stop_dpg_mode._entry.48, section ".printk_index", align 4
@.str.50 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"mmUVD_RB_RPTR\00", [18 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry.51 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.47, ptr @.str.3, i32 1488, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry_ptr.52 = internal global ptr @vcn_v3_0_stop_dpg_mode._entry.51, section ".printk_index", align 4
@.str.53 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"mmUVD_RB_RPTR2\00", [17 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry.54 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.47, ptr @.str.3, i32 1491, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry_ptr.55 = internal global ptr @vcn_v3_0_stop_dpg_mode._entry.54, section ".printk_index", align 4
@.str.56 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"mmUVD_RBC_RB_RPTR\00", [46 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry.57 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.47, ptr @.str.3, i32 1494, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_stop_dpg_mode._entry_ptr.58 = internal global ptr @vcn_v3_0_stop_dpg_mode._entry.57, section ".printk_index", align 4
@vcn_v3_0_enable_static_power_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.59, ptr @.str.3, i32 668, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.59 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"vcn_v3_0_enable_static_power_gating\00", [60 x i8] zeroinitializer }, align 32
@vcn_v3_0_enable_static_power_gating._entry_ptr = internal global ptr @vcn_v3_0_enable_static_power_gating._entry, section ".printk_index", align 4
@.str.60 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"mmUVD_PGFSM_STATUS\00", [45 x i8] zeroinitializer }, align 32
@.str.61 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"VCN[%d] decode not responding, trying to reset the VCPU!!!\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.62 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"VCN[%d] decode not responding, giving up!!!\0A\00", [51 x i8] zeroinitializer }, align 32
@vcn_v3_0_disable_static_power_gating._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.63, ptr @.str.3, i32 598, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.63 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"vcn_v3_0_disable_static_power_gating\00", [59 x i8] zeroinitializer }, align 32
@vcn_v3_0_disable_static_power_gating._entry_ptr = internal global ptr @vcn_v3_0_disable_static_power_gating._entry, section ".printk_index", align 4
@vcn_v3_0_disable_static_power_gating._entry.64 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.17, ptr @.str.63, ptr @.str.3, i32 615, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@vcn_v3_0_disable_static_power_gating._entry_ptr.65 = internal global ptr @vcn_v3_0_disable_static_power_gating._entry.64, section ".printk_index", align 4
@__sancov_gen_cov_switch_values = internal global [5 x i64] [i64 3, i64 32, i64 7, i64 16, i64 17]
@__sancov_gen_cov_switch_values.66 = internal global [4 x i64] [i64 2, i64 32, i64 14, i64 16]
@__sancov_gen_cov_switch_values.67 = internal global [5 x i64] [i64 3, i64 32, i64 119, i64 120, i64 124]
@___asan_gen_.68 = private unnamed_addr constant [18 x i8] c"vcn_v3_0_ip_funcs\00", align 1
@___asan_gen_.70 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2250, i32 34 }
@___asan_gen_.71 = private unnamed_addr constant [18 x i8] c"vcn_v3_0_ip_block\00", align 1
@___asan_gen_.73 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2270, i32 38 }
@___asan_gen_.76 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2251, i32 10 }
@___asan_gen_.77 = private unnamed_addr constant [27 x i8] c"vcn_v3_0_dec_ring_vm_funcs\00", align 1
@___asan_gen_.79 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1935, i32 39 }
@___asan_gen_.94 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2078, i32 3 }
@___asan_gen_.97 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1837, i32 3 }
@___asan_gen_.100 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1844, i32 3 }
@___asan_gen_.103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1852, i32 3 }
@___asan_gen_.106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1858, i32 3 }
@___asan_gen_.107 = private unnamed_addr constant [27 x i8] c"vcn_v3_0_enc_ring_vm_funcs\00", align 1
@___asan_gen_.109 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2035, i32 39 }
@___asan_gen_.118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2096, i32 4 }
@___asan_gen_.119 = private unnamed_addr constant [19 x i8] c"vcn_v3_0_irq_funcs\00", align 1
@___asan_gen_.121 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2232, i32 42 }
@___asan_gen_.124 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2207, i32 3 }
@___asan_gen_.127 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2211, i32 2 }
@___asan_gen_.130 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2224, i32 3 }
@___asan_gen_.131 = private unnamed_addr constant [24 x i8] c"amdgpu_ih_clientid_vcns\00", align 1
@___asan_gen_.133 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 58, i32 12 }
@___asan_gen_.136 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 186, i32 23 }
@___asan_gen_.139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 209, i32 24 }
@___asan_gen_.142 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1588, i32 3 }
@___asan_gen_.154 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1594, i32 15 }
@___asan_gen_.160 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1603, i32 5 }
@___asan_gen_.163 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1644, i32 5 }
@___asan_gen_.178 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 298, i32 5 }
@___asan_gen_.181 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 310, i32 6 }
@___asan_gen_.193 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 344, i32 3 }
@___asan_gen_.196 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1464, i32 4 }
@___asan_gen_.205 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 2124, i32 9 }
@___asan_gen_.214 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 718, i32 2 }
@___asan_gen_.220 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1518, i32 7 }
@___asan_gen_.226 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1526, i32 7 }
@___asan_gen_.229 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1536, i32 7 }
@___asan_gen_.235 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1480, i32 2 }
@___asan_gen_.241 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1485, i32 2 }
@___asan_gen_.247 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1488, i32 2 }
@___asan_gen_.253 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1491, i32 2 }
@___asan_gen_.256 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1493, i32 2 }
@___asan_gen_.265 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 668, i32 3 }
@___asan_gen_.268 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1185, i32 4 }
@___asan_gen_.271 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 1198, i32 4 }
@___asan_gen_.275 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.277 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 597, i32 3 }
@___asan_gen_.278 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.279 = private constant [41 x i8] c"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c\00", align 1
@___asan_gen_.280 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.279, i32 615, i32 3 }
@llvm.compiler.used = appending global [92 x ptr] [ptr @vcn_v3_0_disable_clock_gating._entry, ptr @vcn_v3_0_disable_clock_gating._entry_ptr, ptr @vcn_v3_0_disable_static_power_gating._entry, ptr @vcn_v3_0_disable_static_power_gating._entry.64, ptr @vcn_v3_0_disable_static_power_gating._entry_ptr, ptr @vcn_v3_0_disable_static_power_gating._entry_ptr.65, ptr @vcn_v3_0_enable_static_power_gating._entry, ptr @vcn_v3_0_enable_static_power_gating._entry_ptr, ptr @vcn_v3_0_hw_init._entry, ptr @vcn_v3_0_hw_init._entry.29, ptr @vcn_v3_0_hw_init._entry.31, ptr @vcn_v3_0_hw_init._entry_ptr, ptr @vcn_v3_0_hw_init._entry_ptr.30, ptr @vcn_v3_0_hw_init._entry_ptr.33, ptr @vcn_v3_0_pause_dpg_mode._entry, ptr @vcn_v3_0_pause_dpg_mode._entry.20, ptr @vcn_v3_0_pause_dpg_mode._entry.23, ptr @vcn_v3_0_pause_dpg_mode._entry_ptr, ptr @vcn_v3_0_pause_dpg_mode._entry_ptr.21, ptr @vcn_v3_0_pause_dpg_mode._entry_ptr.24, ptr @vcn_v3_0_set_dec_ring_funcs._entry, ptr @vcn_v3_0_set_dec_ring_funcs._entry_ptr, ptr @vcn_v3_0_set_enc_ring_funcs._entry, ptr @vcn_v3_0_set_enc_ring_funcs._entry_ptr, ptr @vcn_v3_0_stop._entry, ptr @vcn_v3_0_stop._entry.42, ptr @vcn_v3_0_stop._entry.45, ptr @vcn_v3_0_stop._entry_ptr, ptr @vcn_v3_0_stop._entry_ptr.43, ptr @vcn_v3_0_stop._entry_ptr.46, ptr @vcn_v3_0_stop_dpg_mode._entry, ptr @vcn_v3_0_stop_dpg_mode._entry.48, ptr @vcn_v3_0_stop_dpg_mode._entry.51, ptr @vcn_v3_0_stop_dpg_mode._entry.54, ptr @vcn_v3_0_stop_dpg_mode._entry.57, ptr @vcn_v3_0_stop_dpg_mode._entry_ptr, ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.49, ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.52, ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.55, ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.58, ptr @vcn_v3_0_wait_for_idle._entry, ptr @vcn_v3_0_wait_for_idle._entry_ptr, ptr @vcn_v3_0_ip_funcs, ptr @vcn_v3_0_ip_block, ptr @.str, ptr @vcn_v3_0_dec_ring_vm_funcs, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @vcn_v3_0_enc_ring_vm_funcs, ptr @.str.9, ptr @.str.10, ptr @vcn_v3_0_irq_funcs, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @amdgpu_ih_clientid_vcns, ptr @.str.14, ptr @.str.15, ptr @.str.16, ptr @.str.17, ptr @.str.18, ptr @.str.19, ptr @.str.22, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.32, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @.str.37, ptr @.str.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @.str.44, ptr @.str.47, ptr @.str.50, ptr @.str.53, ptr @.str.56, ptr @.str.59, ptr @.str.60, ptr @.str.61, ptr @.str.62, ptr @.str.63], section "llvm.metadata"
@0 = internal global [71 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_ip_funcs to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.68 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.70 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_ip_block to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.71 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.73 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.76 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_dec_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.77 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.79 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_set_dec_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 1, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.94 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.97 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_enc_ring_vm_funcs to i32), i32 160, i32 192, i32 ptrtoint (ptr @___asan_gen_.107 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_set_enc_ring_funcs._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_irq_funcs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.119 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @amdgpu_ih_clientid_vcns to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.131 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.133 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_pause_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_pause_dpg_mode._entry.20 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_pause_dpg_mode._entry.23 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_hw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_hw_init._entry.29 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_hw_init._entry.31 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 117, i32 160, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_wait_for_idle._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_disable_clock_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop._entry.42 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop._entry.45 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop_dpg_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.235 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.235 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop_dpg_mode._entry.48 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop_dpg_mode._entry.51 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop_dpg_mode._entry.54 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_stop_dpg_mode._entry.57 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_enable_static_power_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.59 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.60 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.61 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.268 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.62 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.271 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_disable_static_power_gating._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.277 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.63 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.275 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.277 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @vcn_v3_0_disable_static_power_gating._entry.64 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.278 to i32), i32 ptrtoint (ptr @___asan_gen_.279 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.280 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_early_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %2 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_store1_noabort(i32 %2)
  store i8 2, ptr %num_vcn_inst, align 1
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %3 = ptrtoint ptr %harvest_config to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 0, ptr %harvest_config, align 4
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %4 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 1, ptr %num_enc_rings, align 4
  br label %if.end15

if.else:                                          ; preds = %entry
  %harvest_config4 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %5 = ptrtoint ptr %harvest_config4 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %harvest_config4, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3, i32 %6)
  %cmp = icmp eq i32 %6, 3
  br i1 %cmp, label %if.else.cleanup_crit_edge, label %if.end

if.else.cleanup_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %if.else
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 172, i32 16
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 196641, i32 %8)
  %cmp7 = icmp eq i32 %8, 196641
  %num_enc_rings10 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br i1 %cmp7, label %if.then8, label %if.else11

if.then8:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %9 = ptrtoint ptr %num_enc_rings10 to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 0, ptr %num_enc_rings10, align 4
  br label %if.end15

if.else11:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %num_enc_rings10 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 2, ptr %num_enc_rings10, align 4
  br label %if.end15

if.end15:                                         ; preds = %if.else11, %if.then8, %if.then
  %num_vcn_inst.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %11 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %12)
  %cmp18.not.i = icmp eq i8 %12, 0
  br i1 %cmp18.not.i, label %if.end15.cleanup_crit_edge, label %for.body.lr.ph.i

if.end15.cleanup_crit_edge:                       ; preds = %if.end15
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.body.lr.ph.i:                                 ; preds = %if.end15
  %harvest_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.019.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %13 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %harvest_config.i, align 4
  %shl.i = shl nuw i32 1, %i.019.i
  %and.i = and i32 %14, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end.i:                                         ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  %funcs.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.019.i, i32 4, i32 1
  %15 = ptrtoint ptr %funcs.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr @vcn_v3_0_dec_ring_vm_funcs, ptr %funcs.i, align 4
  %me.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.019.i, i32 4, i32 16
  %16 = ptrtoint ptr %me.i to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %i.019.i, ptr %me.i, align 8
  %call.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, i32 noundef %i.019.i, ptr noundef nonnull @.str.4) #10
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.end.i, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw nsw i32 %i.019.i, 1
  %17 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i = zext i8 %18 to i32
  %cmp.i = icmp ult i32 %inc.i, %conv.i
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %vcn_v3_0_set_dec_ring_funcs.exit

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

vcn_v3_0_set_dec_ring_funcs.exit:                 ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %18)
  %cmp41.not.i = icmp eq i8 %18, 0
  br i1 %cmp41.not.i, label %vcn_v3_0_set_enc_ring_funcs.exitthread-pre-split, label %for.body.lr.ph.i28

for.body.lr.ph.i28:                               ; preds = %vcn_v3_0_set_dec_ring_funcs.exit
  %num_enc_rings.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body.i32

for.body.i32:                                     ; preds = %for.inc21.i.for.body.i32_crit_edge, %for.body.lr.ph.i28
  %i.042.i = phi i32 [ 0, %for.body.lr.ph.i28 ], [ %inc22.i, %for.inc21.i.for.body.i32_crit_edge ]
  %19 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %harvest_config.i, align 4
  %shl.i29 = shl nuw i32 1, %i.042.i
  %and.i30 = and i32 %20, %shl.i29
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i30)
  %tobool.not.i31 = icmp eq i32 %and.i30, 0
  br i1 %tobool.not.i31, label %for.cond3.preheader.i, label %for.body.i32.for.inc21.i_crit_edge

for.body.i32.for.inc21.i_crit_edge:               ; preds = %for.body.i32
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc21.i

for.cond3.preheader.i:                            ; preds = %for.body.i32
  %21 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %num_enc_rings.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %22)
  %cmp538.not.i = icmp eq i32 %22, 0
  br i1 %cmp538.not.i, label %for.cond3.preheader.i.for.inc21.i_crit_edge, label %for.cond3.preheader.i.for.body7.i_crit_edge

for.cond3.preheader.i.for.body7.i_crit_edge:      ; preds = %for.cond3.preheader.i
  br label %for.body7.i

for.cond3.preheader.i.for.inc21.i_crit_edge:      ; preds = %for.cond3.preheader.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc21.i

for.body7.i:                                      ; preds = %for.body7.i.for.body7.i_crit_edge, %for.cond3.preheader.i.for.body7.i_crit_edge
  %j.039.i = phi i32 [ %inc.i35, %for.body7.i.for.body7.i_crit_edge ], [ 0, %for.cond3.preheader.i.for.body7.i_crit_edge ]
  %funcs.i33 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.042.i, i32 5, i32 %j.039.i, i32 1
  %23 = ptrtoint ptr %funcs.i33 to i32
  call void @__asan_store4_noabort(i32 %23)
  store ptr @vcn_v3_0_enc_ring_vm_funcs, ptr %funcs.i33, align 4
  %me.i34 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.042.i, i32 5, i32 %j.039.i, i32 16
  %24 = ptrtoint ptr %me.i34 to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %i.042.i, ptr %me.i34, align 8
  %inc.i35 = add nuw i32 %j.039.i, 1
  %25 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %num_enc_rings.i, align 4
  %cmp5.i = icmp ult i32 %inc.i35, %26
  br i1 %cmp5.i, label %for.body7.i.for.body7.i_crit_edge, label %for.end.i

for.body7.i.for.body7.i_crit_edge:                ; preds = %for.body7.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body7.i

for.end.i:                                        ; preds = %for.body7.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %26)
  %cmp17.not.i = icmp eq i32 %26, 0
  br i1 %cmp17.not.i, label %for.end.i.for.inc21.i_crit_edge, label %do.end.i

for.end.i.for.inc21.i_crit_edge:                  ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc21.i

do.end.i:                                         ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %call.i36 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.9, i32 noundef %i.042.i) #10
  br label %for.inc21.i

for.inc21.i:                                      ; preds = %do.end.i, %for.end.i.for.inc21.i_crit_edge, %for.cond3.preheader.i.for.inc21.i_crit_edge, %for.body.i32.for.inc21.i_crit_edge
  %inc22.i = add nuw nsw i32 %i.042.i, 1
  %27 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i37 = zext i8 %28 to i32
  %cmp.i38 = icmp ult i32 %inc22.i, %conv.i37
  br i1 %cmp.i38, label %for.inc21.i.for.body.i32_crit_edge, label %for.inc21.i.vcn_v3_0_set_enc_ring_funcs.exit_crit_edge

for.inc21.i.vcn_v3_0_set_enc_ring_funcs.exit_crit_edge: ; preds = %for.inc21.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_set_enc_ring_funcs.exit

for.inc21.i.for.body.i32_crit_edge:               ; preds = %for.inc21.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i32

vcn_v3_0_set_enc_ring_funcs.exitthread-pre-split: ; preds = %vcn_v3_0_set_dec_ring_funcs.exit
  call void @__sanitizer_cov_trace_pc() #9
  %29 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %29)
  %.pr = load i8, ptr %num_vcn_inst.i, align 1
  br label %vcn_v3_0_set_enc_ring_funcs.exit

vcn_v3_0_set_enc_ring_funcs.exit:                 ; preds = %vcn_v3_0_set_enc_ring_funcs.exitthread-pre-split, %for.inc21.i.vcn_v3_0_set_enc_ring_funcs.exit_crit_edge
  %30 = phi i8 [ %.pr, %vcn_v3_0_set_enc_ring_funcs.exitthread-pre-split ], [ %28, %for.inc21.i.vcn_v3_0_set_enc_ring_funcs.exit_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %30)
  %cmp18.not.i40 = icmp eq i8 %30, 0
  br i1 %cmp18.not.i40, label %vcn_v3_0_set_enc_ring_funcs.exit.cleanup_crit_edge, label %for.body.lr.ph.i43

vcn_v3_0_set_enc_ring_funcs.exit.cleanup_crit_edge: ; preds = %vcn_v3_0_set_enc_ring_funcs.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.body.lr.ph.i43:                               ; preds = %vcn_v3_0_set_enc_ring_funcs.exit
  %num_enc_rings.i42 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body.i48

for.body.i48:                                     ; preds = %for.inc.i54.for.body.i48_crit_edge, %for.body.lr.ph.i43
  %i.019.i44 = phi i32 [ 0, %for.body.lr.ph.i43 ], [ %inc.i51, %for.inc.i54.for.body.i48_crit_edge ]
  %31 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %harvest_config.i, align 4
  %shl.i45 = shl nuw i32 1, %i.019.i44
  %and.i46 = and i32 %32, %shl.i45
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i46)
  %tobool.not.i47 = icmp eq i32 %and.i46, 0
  br i1 %tobool.not.i47, label %if.end.i50, label %for.body.i48.for.inc.i54_crit_edge

for.body.i48.for.inc.i54_crit_edge:               ; preds = %for.body.i48
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i54

if.end.i50:                                       ; preds = %for.body.i48
  call void @__sanitizer_cov_trace_pc() #9
  %33 = ptrtoint ptr %num_enc_rings.i42 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %num_enc_rings.i42, align 4
  %add.i = add i32 %34, 1
  %irq.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.019.i44, i32 7
  %35 = ptrtoint ptr %irq.i to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %add.i, ptr %irq.i, align 4
  %funcs.i49 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.019.i44, i32 7, i32 2
  %36 = ptrtoint ptr %funcs.i49 to i32
  call void @__asan_store4_noabort(i32 %36)
  store ptr @vcn_v3_0_irq_funcs, ptr %funcs.i49, align 4
  br label %for.inc.i54

for.inc.i54:                                      ; preds = %if.end.i50, %for.body.i48.for.inc.i54_crit_edge
  %inc.i51 = add nuw nsw i32 %i.019.i44, 1
  %37 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i52 = zext i8 %38 to i32
  %cmp.i53 = icmp ult i32 %inc.i51, %conv.i52
  br i1 %cmp.i53, label %for.inc.i54.for.body.i48_crit_edge, label %for.inc.i54.cleanup_crit_edge

for.inc.i54.cleanup_crit_edge:                    ; preds = %for.inc.i54
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.inc.i54.for.body.i48_crit_edge:               ; preds = %for.inc.i54
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i48

cleanup:                                          ; preds = %for.inc.i54.cleanup_crit_edge, %vcn_v3_0_set_enc_ring_funcs.exit.cleanup_crit_edge, %if.end15.cleanup_crit_edge, %if.else.cleanup_crit_edge
  %retval.0 = phi i32 [ -2, %if.else.cleanup_crit_edge ], [ 0, %vcn_v3_0_set_enc_ring_funcs.exit.cleanup_crit_edge ], [ 0, %if.end15.cleanup_crit_edge ], [ 0, %for.inc.i54.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_sw_init(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @amdgpu_vcn_sw_init(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup208_crit_edge

entry.cleanup208_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

if.end:                                           ; preds = %entry
  tail call void @amdgpu_vcn_setup_ucode(ptr noundef %handle) #7
  %call1 = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.end4, label %if.end.cleanup208_crit_edge

if.end.cleanup208_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

if.end4:                                          ; preds = %if.end
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool5.not = icmp eq i32 %and, 0
  br i1 %tobool5.not, label %if.end4.if.end7_crit_edge, label %if.then6

if.end4.if.end7_crit_edge:                        ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7

if.then6:                                         ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #9
  %2 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 144, i32 16
  %3 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %2, align 4
  %shl = shl i32 %4, 1
  br label %if.end7

if.end7:                                          ; preds = %if.then6, %if.end4.if.end7_crit_edge
  %vcn_doorbell_index.0 = phi i32 [ %shl, %if.then6 ], [ 0, %if.end4.if.end7_crit_edge ]
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %5 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %cmp339.not = icmp eq i8 %6, 0
  br i1 %cmp339.not, label %if.end7.for.end192_crit_edge, label %for.body.lr.ph

if.end7.for.end192_crit_edge:                     ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end192

for.body.lr.ph:                                   ; preds = %if.end7
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9
  %context_id = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 4
  %ib_vmid = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 5
  %ib_bar_low = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 6
  %ib_bar_high = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 7
  %ib_size = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 8
  %gp_scratch8 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 9
  %scratch9 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 10
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 1
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 2
  %nop = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 9, i32 3
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  %7 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 144, i32 16
  br label %for.body

for.body:                                         ; preds = %for.inc190.for.body_crit_edge, %for.body.lr.ph
  %i.0340 = phi i32 [ 0, %for.body.lr.ph ], [ %inc191, %for.inc190.for.body_crit_edge ]
  %8 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %harvest_config, align 4
  %shl10 = shl nuw i32 1, %i.0340
  %and11 = and i32 %9, %shl10
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and11)
  %tobool12.not = icmp eq i32 %and11, 0
  br i1 %tobool12.not, label %if.end14, label %for.body.for.inc190_crit_edge

for.body.for.inc190_crit_edge:                    ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc190

if.end14:                                         ; preds = %for.body
  %10 = ptrtoint ptr %context_id to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 39, ptr %context_id, align 4
  %11 = ptrtoint ptr %ib_vmid to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 1073, ptr %ib_vmid, align 4
  %12 = ptrtoint ptr %ib_bar_low to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 948, ptr %ib_bar_low, align 4
  %13 = ptrtoint ptr %ib_bar_high to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 949, ptr %ib_bar_high, align 4
  %14 = ptrtoint ptr %ib_size to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 604, ptr %ib_size, align 4
  %15 = ptrtoint ptr %gp_scratch8 to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 102, ptr %gp_scratch8, align 4
  %16 = ptrtoint ptr %scratch9 to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 49181, ptr %scratch9, align 4
  %arrayidx28 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.0340
  %17 = ptrtoint ptr %arrayidx28 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %arrayidx28, align 4
  %arrayidx29 = getelementptr i32, ptr %18, i32 1
  %19 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx29, align 4
  %add = add i32 %20, 29
  %external = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 8
  %scratch932 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 8, i32 10
  %21 = ptrtoint ptr %scratch932 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %add, ptr %scratch932, align 8
  %22 = ptrtoint ptr %internal to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 16, ptr %internal, align 4
  %23 = load ptr, ptr %arrayidx28, align 4
  %arrayidx38 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx38, align 4
  %add39 = add i32 %25, 144
  %26 = ptrtoint ptr %external to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 %add39, ptr %external, align 8
  %27 = ptrtoint ptr %data1 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 17, ptr %data1, align 4
  %28 = load ptr, ptr %arrayidx28, align 4
  %arrayidx50 = getelementptr i32, ptr %28, i32 1
  %29 = ptrtoint ptr %arrayidx50 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %arrayidx50, align 4
  %add51 = add i32 %30, 145
  %data156 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 8, i32 1
  %31 = ptrtoint ptr %data156 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %add51, ptr %data156, align 4
  %32 = ptrtoint ptr %cmd to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 15, ptr %cmd, align 4
  %33 = load ptr, ptr %arrayidx28, align 4
  %arrayidx62 = getelementptr i32, ptr %33, i32 1
  %34 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %arrayidx62, align 4
  %add63 = add i32 %35, 143
  %cmd68 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 8, i32 2
  %36 = ptrtoint ptr %cmd68 to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 %add63, ptr %cmd68, align 8
  %37 = ptrtoint ptr %nop to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 41, ptr %nop, align 4
  %38 = load ptr, ptr %arrayidx28, align 4
  %arrayidx74 = getelementptr i32, ptr %38, i32 1
  %39 = ptrtoint ptr %arrayidx74 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %arrayidx74, align 4
  %add75 = add i32 %40, 169
  %nop80 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 8, i32 3
  %41 = ptrtoint ptr %nop80 to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %add75, ptr %nop80, align 4
  %arrayidx81 = getelementptr [2 x i32], ptr @amdgpu_ih_clientid_vcns, i32 0, i32 %i.0340
  %42 = ptrtoint ptr %arrayidx81 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx81, align 4
  %irq = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 7
  %call85 = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef %43, i32 noundef 124, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call85)
  %tobool86.not = icmp eq i32 %call85, 0
  br i1 %tobool86.not, label %if.end88, label %if.end14.cleanup208_crit_edge

if.end14.cleanup208_crit_edge:                    ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

if.end88:                                         ; preds = %if.end14
  %sched_score = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 6
  %call.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %sched_score, i32 noundef 4) #7
  %44 = ptrtoint ptr %sched_score to i32
  call void @__asan_store4_noabort(i32 %44)
  store volatile i32 0, ptr %sched_score, align 4
  %ring_dec = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 4
  %use_doorbell = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 4, i32 24
  %45 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_store1_noabort(i32 %45)
  store i8 1, ptr %use_doorbell, align 4
  %46 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %virt, align 8
  %and97 = and i32 %47, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and97)
  %tobool98.not = icmp eq i32 %and97, 0
  br i1 %tobool98.not, label %if.else, label %if.then99

if.then99:                                        ; preds = %if.end88
  call void @__sanitizer_cov_trace_pc() #9
  %48 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %num_enc_rings, align 4
  %add101 = add i32 %49, 1
  %mul = mul i32 %add101, %i.0340
  %add102 = add i32 %mul, %vcn_doorbell_index.0
  br label %if.end110

if.else:                                          ; preds = %if.end88
  call void @__sanitizer_cov_trace_pc() #9
  %50 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %7, align 4
  %shl106 = shl i32 %51, 1
  %mul107 = shl i32 %i.0340, 3
  %add108 = add i32 %shl106, %mul107
  br label %if.end110

if.end110:                                        ; preds = %if.else, %if.then99
  %add102.sink = phi i32 [ %add108, %if.else ], [ %add102, %if.then99 ]
  %52 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 4, i32 23
  %53 = ptrtoint ptr %52 to i32
  call void @__asan_store4_noabort(i32 %53)
  store i32 %add102.sink, ptr %52, align 8
  %name = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 4, i32 29
  %call111 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %name, ptr noundef nonnull @.str.14, i32 noundef %i.0340)
  %call120 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %ring_dec, i32 noundef 512, ptr noundef %irq, i32 noundef 0, i32 noundef 1, ptr noundef %sched_score) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call120)
  %tobool121.not = icmp eq i32 %call120, 0
  br i1 %tobool121.not, label %for.cond124.preheader, label %if.end110.cleanup208_crit_edge

if.end110.cleanup208_crit_edge:                   ; preds = %if.end110
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

for.cond124.preheader:                            ; preds = %if.end110
  %54 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %55)
  %cmp127335.not = icmp eq i32 %55, 0
  br i1 %cmp127335.not, label %for.cond124.preheader.for.end_crit_edge, label %for.body129.lr.ph

for.cond124.preheader.for.end_crit_edge:          ; preds = %for.cond124.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body129.lr.ph:                                ; preds = %for.cond124.preheader
  %mul165 = shl i32 %i.0340, 3
  %add163 = or i32 %mul165, 2
  br label %for.body129

for.cond124:                                      ; preds = %cleanup
  %inc = add nuw i32 %j.0336, 1
  %56 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %num_enc_rings, align 4
  %cmp127 = icmp ult i32 %inc, %57
  br i1 %cmp127, label %for.cond124.for.body129_crit_edge, label %for.cond124.for.end_crit_edge

for.cond124.for.end_crit_edge:                    ; preds = %for.cond124
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.cond124.for.body129_crit_edge:                ; preds = %for.cond124
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body129

for.body129:                                      ; preds = %for.cond124.for.body129_crit_edge, %for.body129.lr.ph
  %j.0336 = phi i32 [ 0, %for.body129.lr.ph ], [ %inc, %for.cond124.for.body129_crit_edge ]
  %call130 = tail call i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef %j.0336) #7
  %add132 = add i32 %j.0336, 119
  %call137 = tail call i32 @amdgpu_irq_add_id(ptr noundef %handle, i32 noundef %43, i32 noundef %add132, ptr noundef %irq) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call137)
  %tobool138.not = icmp eq i32 %call137, 0
  br i1 %tobool138.not, label %if.end140, label %for.body129.cleanup208_crit_edge

for.body129.cleanup208_crit_edge:                 ; preds = %for.body129
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

if.end140:                                        ; preds = %for.body129
  %arrayidx144 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 5, i32 %j.0336
  %use_doorbell145 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 5, i32 %j.0336, i32 24
  %58 = ptrtoint ptr %use_doorbell145 to i32
  call void @__asan_store1_noabort(i32 %58)
  store i8 1, ptr %use_doorbell145, align 4
  %59 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %virt, align 8
  %and148 = and i32 %60, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and148)
  %tobool149.not = icmp eq i32 %and148, 0
  br i1 %tobool149.not, label %if.else159, label %if.then150

if.then150:                                       ; preds = %if.end140
  call void @__sanitizer_cov_trace_pc() #9
  %61 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %num_enc_rings, align 4
  %add153 = add i32 %62, 1
  %mul154 = mul i32 %add153, %i.0340
  %add155 = add nuw i32 %j.0336, 1
  %add156 = add i32 %add155, %vcn_doorbell_index.0
  %add157 = add i32 %add156, %mul154
  br label %cleanup

if.else159:                                       ; preds = %if.end140
  call void @__sanitizer_cov_trace_pc() #9
  %63 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %7, align 4
  %shl162 = shl i32 %64, 1
  %add164 = add i32 %add163, %j.0336
  %add166 = add i32 %add164, %shl162
  br label %cleanup

cleanup:                                          ; preds = %if.else159, %if.then150
  %add157.sink = phi i32 [ %add166, %if.else159 ], [ %add157, %if.then150 ]
  %65 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 5, i32 %j.0336, i32 23
  %66 = ptrtoint ptr %65 to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 %add157.sink, ptr %65, align 8
  %name169 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 5, i32 %j.0336, i32 29
  %call171 = tail call i32 (ptr, ptr, ...) @sprintf(ptr noundef %name169, ptr noundef nonnull @.str.15, i32 noundef %i.0340, i32 noundef %j.0336)
  %call180 = tail call i32 @amdgpu_ring_init(ptr noundef %handle, ptr noundef %arrayidx144, i32 noundef 512, ptr noundef %irq, i32 noundef 0, i32 noundef %call130, ptr noundef %sched_score) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call180)
  %tobool181.not = icmp eq i32 %call180, 0
  br i1 %tobool181.not, label %for.cond124, label %cleanup.cleanup208_crit_edge

cleanup.cleanup208_crit_edge:                     ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

for.end:                                          ; preds = %for.cond124.for.end_crit_edge, %for.cond124.preheader.for.end_crit_edge
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0340, i32 15
  %67 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %69 = ptrtoint ptr %68 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load volatile i32, ptr %68, align 4
  %or = or i32 %70, 1073938432
  store volatile i32 %or, ptr %68, align 4
  %sw_ring = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %68, i32 0, i32 5
  %71 = ptrtoint ptr %sw_ring to i32
  call void @__asan_store1_noabort(i32 %71)
  store volatile i8 0, ptr %sw_ring, align 1
  br label %for.inc190

for.inc190:                                       ; preds = %for.end, %for.body.for.inc190_crit_edge
  %inc191 = add nuw nsw i32 %i.0340, 1
  %72 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %72)
  %73 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %73 to i32
  %cmp = icmp ult i32 %inc191, %conv
  br i1 %cmp, label %for.inc190.for.body_crit_edge, label %for.inc190.for.end192_crit_edge

for.inc190.for.end192_crit_edge:                  ; preds = %for.inc190
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end192

for.inc190.for.body_crit_edge:                    ; preds = %for.inc190
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end192:                                       ; preds = %for.inc190.for.end192_crit_edge, %if.end7.for.end192_crit_edge
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and195 = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and195)
  %tobool196.not = icmp eq i32 %and195, 0
  br i1 %tobool196.not, label %for.end192.if.end202_crit_edge, label %if.then197

for.end192.if.end202_crit_edge:                   ; preds = %for.end192
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end202

if.then197:                                       ; preds = %for.end192
  %call198 = tail call i32 @amdgpu_virt_alloc_mm_table(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call198)
  %tobool199.not = icmp eq i32 %call198, 0
  br i1 %tobool199.not, label %if.then197.if.end202_crit_edge, label %if.then197.cleanup208_crit_edge

if.then197.cleanup208_crit_edge:                  ; preds = %if.then197
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

if.then197.if.end202_crit_edge:                   ; preds = %if.then197
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end202

if.end202:                                        ; preds = %if.then197.if.end202_crit_edge, %for.end192.if.end202_crit_edge
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %76 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %pg_flags, align 4
  %and203 = and i32 %77, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and203)
  %tobool204.not = icmp eq i32 %and203, 0
  br i1 %tobool204.not, label %if.end202.cleanup208_crit_edge, label %if.then205

if.end202.cleanup208_crit_edge:                   ; preds = %if.end202
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup208

if.then205:                                       ; preds = %if.end202
  call void @__sanitizer_cov_trace_pc() #9
  %pause_dpg_mode = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 14
  %78 = ptrtoint ptr %pause_dpg_mode to i32
  call void @__asan_store4_noabort(i32 %78)
  store ptr @vcn_v3_0_pause_dpg_mode, ptr %pause_dpg_mode, align 8
  br label %cleanup208

cleanup208:                                       ; preds = %if.then205, %if.end202.cleanup208_crit_edge, %if.then197.cleanup208_crit_edge, %cleanup.cleanup208_crit_edge, %for.body129.cleanup208_crit_edge, %if.end110.cleanup208_crit_edge, %if.end14.cleanup208_crit_edge, %if.end.cleanup208_crit_edge, %entry.cleanup208_crit_edge
  %retval.4 = phi i32 [ %call, %entry.cleanup208_crit_edge ], [ %call1, %if.end.cleanup208_crit_edge ], [ %call198, %if.then197.cleanup208_crit_edge ], [ 0, %if.then205 ], [ 0, %if.end202.cleanup208_crit_edge ], [ %call137, %for.body129.cleanup208_crit_edge ], [ %call180, %cleanup.cleanup208_crit_edge ], [ %call85, %if.end14.cleanup208_crit_edge ], [ %call120, %if.end110.cleanup208_crit_edge ]
  ret i32 %retval.4
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_sw_fini(ptr noundef %handle) #0 align 64 {
entry:
  %idx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %idx) #7
  %0 = ptrtoint ptr %idx to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %idx, align 4, !annotation !142
  %ddev.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 2
  %call1 = call zeroext i1 @drm_dev_enter(ptr noundef %ddev.i, ptr noundef nonnull %idx) #7
  br i1 %call1, label %for.cond.preheader, label %entry.if.end6_crit_edge

entry.if.end6_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6

for.cond.preheader:                               ; preds = %entry
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %1 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %1)
  %2 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %2)
  %cmp34.not = icmp eq i8 %2, 0
  br i1 %cmp34.not, label %for.cond.preheader.for.end_crit_edge, label %for.body.lr.ph

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  br label %for.body

for.body:                                         ; preds = %cleanup.for.body_crit_edge, %for.body.lr.ph
  %i.035 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %cleanup.for.body_crit_edge ]
  %3 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.035
  %and = and i32 %4, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.035, i32 15
  %5 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %7 = ptrtoint ptr %6 to i32
  call void @__asan_store4_noabort(i32 %7)
  store volatile i32 0, ptr %6, align 4
  %sw_ring = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %6, i32 0, i32 5
  %8 = ptrtoint ptr %sw_ring to i32
  call void @__asan_store1_noabort(i32 %8)
  store volatile i8 0, ptr %sw_ring, align 1
  br label %cleanup

cleanup:                                          ; preds = %if.end, %for.body.cleanup_crit_edge
  %inc = add nuw nsw i32 %i.035, 1
  %9 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %10 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %cleanup.for.body_crit_edge, label %cleanup.for.end_crit_edge

cleanup.for.end_crit_edge:                        ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

cleanup.for.body_crit_edge:                       ; preds = %cleanup
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %cleanup.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %11 = ptrtoint ptr %idx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %idx, align 4
  call void @drm_dev_exit(i32 noundef %12) #7
  br label %if.end6

if.end6:                                          ; preds = %for.end, %entry.if.end6_crit_edge
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %13 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %virt, align 8
  %and7 = and i32 %14, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7)
  %tobool8.not = icmp eq i32 %and7, 0
  br i1 %tobool8.not, label %if.end6.if.end10_crit_edge, label %if.then9

if.end6.if.end10_crit_edge:                       ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end10

if.then9:                                         ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #9
  call void @amdgpu_virt_free_mm_table(ptr noundef %handle) #7
  br label %if.end10

if.end10:                                         ; preds = %if.then9, %if.end6.if.end10_crit_edge
  %call11 = call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11)
  %tobool12.not = icmp eq i32 %call11, 0
  br i1 %tobool12.not, label %if.end14, label %if.end10.cleanup16_crit_edge

if.end10.cleanup16_crit_edge:                     ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup16

if.end14:                                         ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #9
  %call15 = call i32 @amdgpu_vcn_sw_fini(ptr noundef %handle) #7
  br label %cleanup16

cleanup16:                                        ; preds = %if.end14, %if.end10.cleanup16_crit_edge
  %retval.0 = phi i32 [ %call15, %if.end14 ], [ %call11, %if.end10.cleanup16_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %idx) #7
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_hw_init(ptr noundef %handle) #0 align 64 {
entry:
  %header.i = alloca %struct.mmsch_v3_0_init_header, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.cond44.preheader, label %if.then

for.cond44.preheader:                             ; preds = %entry
  %num_vcn_inst46 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %2 = ptrtoint ptr %num_vcn_inst46 to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %num_vcn_inst46, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp48178.not = icmp eq i8 %3, 0
  br i1 %cmp48178.not, label %for.cond44.preheader.if.end97_crit_edge, label %for.body50.lr.ph

for.cond44.preheader.if.end97_crit_edge:          ; preds = %for.cond44.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end97

for.body50.lr.ph:                                 ; preds = %for.cond44.preheader
  %harvest_config52 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 101, i32 4
  %num_enc_rings69 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body50

if.then:                                          ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 32, ptr nonnull %header.i) #7
  %4 = getelementptr inbounds %struct.mmsch_v3_0_init_header, ptr %header.i, i32 0, i32 1
  %5 = getelementptr inbounds %struct.mmsch_v3_0_init_header, ptr %header.i, i32 0, i32 2
  %6 = ptrtoint ptr %header.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 196608, ptr %header.i, align 4
  %7 = ptrtoint ptr %4 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 8, ptr %4, align 4
  %8 = call ptr @memset(ptr %5, i32 0, i32 24)
  %cpu_addr.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132, i32 8, i32 1
  %num_vcn_inst.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %9 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %cmp161345.not.i = icmp eq i8 %10, 0
  br i1 %cmp161345.not.i, label %if.then.for.end482.i_crit_edge, label %for.body18.lr.ph.i

if.then.for.end482.i_crit_edge:                   ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end482.i

for.body18.lr.ph.i:                               ; preds = %if.then
  %11 = ptrtoint ptr %cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %cpu_addr.i, align 4
  %add.ptr.i = getelementptr i32, ptr %12, i32 8
  %harvest_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 2
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %firmware.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112
  %num_enc_rings.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body18.i

for.body18.i:                                     ; preds = %for.inc480.i.for.body18.i_crit_edge, %for.body18.lr.ph.i
  %table_loc.01351.i = phi ptr [ %add.ptr.i, %for.body18.lr.ph.i ], [ %table_loc.3.i, %for.inc480.i.for.body18.i_crit_edge ]
  %i.11348.i = phi i32 [ 0, %for.body18.lr.ph.i ], [ %inc481.i, %for.inc480.i.for.body18.i_crit_edge ]
  %direct_rd_mod_wt.sroa.0.01347.i = phi i32 [ 3, %for.body18.lr.ph.i ], [ %direct_rd_mod_wt.sroa.0.1.i, %for.inc480.i.for.body18.i_crit_edge ]
  %direct_wt.sroa.0.01346.i = phi i32 [ 0, %for.body18.lr.ph.i ], [ %direct_wt.sroa.0.3.i, %for.inc480.i.for.body18.i_crit_edge ]
  %13 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %harvest_config.i, align 4
  %shl.i = shl nuw i32 1, %i.11348.i
  %and.i = and i32 %14, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %for.body18.i.for.inc480.i_crit_edge

for.body18.i.for.inc480.i_crit_edge:              ; preds = %for.body18.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc480.i

if.end.i:                                         ; preds = %for.body18.i
  %arrayidx21.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.11348.i
  %15 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx22.i = getelementptr i32, ptr %16, i32 1
  %17 = ptrtoint ptr %arrayidx22.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %arrayidx22.i, align 4
  %add.i = shl i32 %18, 4
  %bf.shl.i = add i32 %add.i, 2048
  %bf.clear25.i = and i32 %direct_rd_mod_wt.sroa.0.01347.i, 15
  %bf.set26.i = or i32 %bf.shl.i, %bf.clear25.i
  %19 = ptrtoint ptr %table_loc.01351.i to i32
  call void @__asan_storeN_noabort(i32 %19, i32 4)
  store i32 %bf.set26.i, ptr %table_loc.01351.i, align 1
  %direct_rd_mod_wt.sroa.8.0.table_loc.0.sroa_idx.i = getelementptr inbounds i8, ptr %table_loc.01351.i, i32 4
  %20 = ptrtoint ptr %direct_rd_mod_wt.sroa.8.0.table_loc.0.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %20, i32 4)
  store i32 4, ptr %direct_rd_mod_wt.sroa.8.0.table_loc.0.sroa_idx.i, align 1
  %direct_rd_mod_wt.sroa.9.0.table_loc.0.sroa_idx.i = getelementptr inbounds i8, ptr %table_loc.01351.i, i32 8
  %21 = ptrtoint ptr %direct_rd_mod_wt.sroa.9.0.table_loc.0.sroa_idx.i to i32
  call void @__asan_storeN_noabort(i32 %21, i32 4)
  store i32 -5, ptr %direct_rd_mod_wt.sroa.9.0.table_loc.0.sroa_idx.i, align 1
  %add.ptr27.i = getelementptr i32, ptr %table_loc.01351.i, i32 3
  %22 = ptrtoint ptr %fw.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %fw.i, align 8
  %24 = ptrtoint ptr %23 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %23, align 4
  %add32.i = add i32 %25, 4099
  %and33.i = and i32 %add32.i, -4096
  %26 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %27)
  %cmp34.i = icmp eq i32 %27, 2
  %28 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx41.i = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx41.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx41.i, align 4
  %add42.i = shl i32 %31, 4
  %bf.shl46.i = add i32 %add42.i, 17344
  %bf.clear47.i = and i32 %direct_wt.sroa.0.01346.i, 15
  %bf.set48.i = or i32 %bf.shl46.i, %bf.clear47.i
  br i1 %cmp34.i, label %if.then36.i, label %if.else.i

if.then36.i:                                      ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %add50.i = add nuw nsw i32 %i.11348.i, 28
  %tmr_mc_addr_lo.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add50.i, i32 5
  %32 = ptrtoint ptr %tmr_mc_addr_lo.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %tmr_mc_addr_lo.i, align 8
  %direct_wt.sroa.68.0.insert.ext1324.i = zext i32 %33 to i64
  %direct_wt.sroa.0.0.insert.ext1241.i = zext i32 %bf.set48.i to i64
  %direct_wt.sroa.0.0.insert.shift1242.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1241.i, 32
  %direct_wt.sroa.0.0.insert.insert1244.i = or i64 %direct_wt.sroa.0.0.insert.shift1242.i, %direct_wt.sroa.68.0.insert.ext1324.i
  %34 = ptrtoint ptr %add.ptr27.i to i32
  call void @__asan_storeN_noabort(i32 %34, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1244.i, ptr %add.ptr27.i, align 1
  %add.ptr52.i = getelementptr i32, ptr %table_loc.01351.i, i32 5
  %35 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx58.i = getelementptr i32, ptr %36, i32 1
  %37 = ptrtoint ptr %arrayidx58.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx58.i, align 4
  %add59.i = shl i32 %38, 4
  %bf.shl63.i = add i32 %add59.i, 17360
  %bf.set65.i = or i32 %bf.shl63.i, %bf.clear47.i
  %tmr_mc_addr_hi.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add50.i, i32 6
  %39 = ptrtoint ptr %tmr_mc_addr_hi.i to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %tmr_mc_addr_hi.i, align 4
  %direct_wt.sroa.68.0.insert.ext1328.i = zext i32 %40 to i64
  %direct_wt.sroa.0.0.insert.ext1246.i = zext i32 %bf.set65.i to i64
  %direct_wt.sroa.0.0.insert.shift1247.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1246.i, 32
  %direct_wt.sroa.0.0.insert.insert1249.i = or i64 %direct_wt.sroa.0.0.insert.shift1247.i, %direct_wt.sroa.68.0.insert.ext1328.i
  %41 = ptrtoint ptr %add.ptr52.i to i32
  call void @__asan_storeN_noabort(i32 %41, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1249.i, ptr %add.ptr52.i, align 1
  %42 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx77.i = getelementptr i32, ptr %42, i32 1
  %43 = ptrtoint ptr %arrayidx77.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx77.i, align 4
  %add78.i = shl i32 %44, 4
  %bf.shl82.i = add i32 %add78.i, 5120
  %bf.set84.i = or i32 %bf.shl82.i, %bf.clear47.i
  %direct_wt.sroa.0.0.insert.ext1251.i = zext i32 %bf.set84.i to i64
  %direct_wt.sroa.0.0.insert.shift1252.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1251.i, 32
  br label %if.end144.i

if.else.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  %gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 2
  %45 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %45)
  %46 = load i64, ptr %gpu_addr.i, align 8
  %direct_wt.sroa.68.0.insert.ext.i = and i64 %46, 4294967295
  %direct_wt.sroa.0.0.insert.ext.i = zext i32 %bf.set48.i to i64
  %direct_wt.sroa.0.0.insert.shift.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext.i, 32
  %direct_wt.sroa.0.0.insert.insert.i = or i64 %direct_wt.sroa.68.0.insert.ext.i, %direct_wt.sroa.0.0.insert.shift.i
  %47 = ptrtoint ptr %add.ptr27.i to i32
  call void @__asan_storeN_noabort(i32 %47, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert.i, ptr %add.ptr27.i, align 1
  %add.ptr106.i = getelementptr i32, ptr %table_loc.01351.i, i32 5
  %48 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx112.i = getelementptr i32, ptr %49, i32 1
  %50 = ptrtoint ptr %arrayidx112.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx112.i, align 4
  %add113.i = shl i32 %51, 4
  %bf.shl117.i = add i32 %add113.i, 17360
  %bf.set119.i = or i32 %bf.shl117.i, %bf.clear47.i
  %52 = load i64, ptr %gpu_addr.i, align 8
  %direct_wt.sroa.0.0.insert.ext1156.i = zext i32 %bf.set119.i to i64
  %direct_wt.sroa.0.0.insert.insert1159.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext1156.i, i64 %52, i64 32) #7
  %53 = ptrtoint ptr %add.ptr106.i to i32
  call void @__asan_storeN_noabort(i32 %53, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1159.i, ptr %add.ptr106.i, align 1
  %54 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx133.i = getelementptr i32, ptr %55, i32 1
  %56 = ptrtoint ptr %arrayidx133.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx133.i, align 4
  %add134.i = shl i32 %57, 4
  %bf.shl138.i = add i32 %add134.i, 5120
  %bf.set140.i = or i32 %bf.shl138.i, %bf.clear47.i
  %direct_wt.sroa.0.0.insert.ext1161.i = zext i32 %bf.set140.i to i64
  %direct_wt.sroa.0.0.insert.shift1162.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1161.i, 32
  %direct_wt.sroa.0.0.insert.insert1164.i = or i64 %direct_wt.sroa.0.0.insert.shift1162.i, 32
  br label %if.end144.i

if.end144.i:                                      ; preds = %if.else.i, %if.then36.i
  %direct_wt.sroa.0.0.insert.insert1164.sink.i = phi i64 [ %direct_wt.sroa.0.0.insert.shift1252.i, %if.then36.i ], [ %direct_wt.sroa.0.0.insert.insert1164.i, %if.else.i ]
  %direct_wt.sroa.0.1.i = phi i32 [ %bf.set84.i, %if.then36.i ], [ %bf.set140.i, %if.else.i ]
  %offset.0.i = phi i32 [ 0, %if.then36.i ], [ %and33.i, %if.else.i ]
  %58 = getelementptr i32, ptr %table_loc.01351.i, i32 7
  %59 = ptrtoint ptr %58 to i32
  call void @__asan_storeN_noabort(i32 %59, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1164.sink.i, ptr %58, align 1
  %table_loc.1.i = getelementptr i32, ptr %table_loc.01351.i, i32 9
  %60 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx149.i = getelementptr i32, ptr %61, i32 1
  %62 = ptrtoint ptr %arrayidx149.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx149.i, align 4
  %add150.i = shl i32 %63, 4
  %bf.shl154.i = add i32 %add150.i, 5136
  %bf.clear155.i = and i32 %direct_wt.sroa.0.1.i, 15
  %bf.set156.i = or i32 %bf.shl154.i, %bf.clear155.i
  %direct_wt.sroa.68.0.insert.ext1264.i = zext i32 %and33.i to i64
  %direct_wt.sroa.0.0.insert.ext1166.i = zext i32 %bf.set156.i to i64
  %direct_wt.sroa.0.0.insert.shift1167.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1166.i, 32
  %direct_wt.sroa.0.0.insert.insert1169.i = or i64 %direct_wt.sroa.0.0.insert.shift1167.i, %direct_wt.sroa.68.0.insert.ext1264.i
  %64 = ptrtoint ptr %table_loc.1.i to i32
  call void @__asan_storeN_noabort(i32 %64, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1169.i, ptr %table_loc.1.i, align 1
  %add.ptr158.i = getelementptr i32, ptr %table_loc.01351.i, i32 11
  %gpu_addr163.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 2
  %65 = ptrtoint ptr %gpu_addr163.i to i32
  call void @__asan_load8_noabort(i32 %65)
  %66 = load i64, ptr %gpu_addr163.i, align 8
  %conv164.i = zext i32 %offset.0.i to i64
  %add165.i = add i64 %66, %conv164.i
  %67 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx170.i = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx170.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx170.i, align 4
  %add171.i = shl i32 %69, 4
  %bf.shl175.i = add i32 %add171.i, 18048
  %bf.set177.i = or i32 %bf.shl175.i, %bf.clear155.i
  %direct_wt.sroa.68.0.insert.ext1268.i = and i64 %add165.i, 4294967295
  %direct_wt.sroa.0.0.insert.ext1171.i = zext i32 %bf.set177.i to i64
  %direct_wt.sroa.0.0.insert.shift1172.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1171.i, 32
  %direct_wt.sroa.0.0.insert.insert1174.i = or i64 %direct_wt.sroa.0.0.insert.shift1172.i, %direct_wt.sroa.68.0.insert.ext1268.i
  %70 = ptrtoint ptr %add.ptr158.i to i32
  call void @__asan_storeN_noabort(i32 %70, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1174.i, ptr %add.ptr158.i, align 1
  %add.ptr181.i = getelementptr i32, ptr %table_loc.01351.i, i32 13
  %71 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx187.i = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx187.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx187.i, align 4
  %add188.i = shl i32 %73, 4
  %bf.shl192.i = add i32 %add188.i, 18064
  %bf.set194.i = or i32 %bf.shl192.i, %bf.clear155.i
  %direct_wt.sroa.0.0.insert.ext1176.i = zext i32 %bf.set194.i to i64
  %direct_wt.sroa.0.0.insert.insert1179.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext1176.i, i64 %add165.i, i64 32) #7
  %74 = ptrtoint ptr %add.ptr181.i to i32
  call void @__asan_storeN_noabort(i32 %74, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1179.i, ptr %add.ptr181.i, align 1
  %add.ptr199.i = getelementptr i32, ptr %table_loc.01351.i, i32 15
  %75 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx205.i = getelementptr i32, ptr %76, i32 1
  %77 = ptrtoint ptr %arrayidx205.i to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load i32, ptr %arrayidx205.i, align 4
  %add206.i = shl i32 %78, 4
  %bf.shl210.i = add i32 %add206.i, 5152
  %bf.set212.i = or i32 %bf.shl210.i, %bf.clear155.i
  %direct_wt.sroa.0.0.insert.ext1181.i = zext i32 %bf.set212.i to i64
  %direct_wt.sroa.0.0.insert.shift1182.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1181.i, 32
  %79 = ptrtoint ptr %add.ptr199.i to i32
  call void @__asan_storeN_noabort(i32 %79, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.shift1182.i, ptr %add.ptr199.i, align 1
  %add.ptr214.i = getelementptr i32, ptr %table_loc.01351.i, i32 17
  %80 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx220.i = getelementptr i32, ptr %80, i32 1
  %81 = ptrtoint ptr %arrayidx220.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %arrayidx220.i, align 4
  %add221.i = shl i32 %82, 4
  %bf.shl225.i = add i32 %add221.i, 5168
  %bf.set227.i = or i32 %bf.shl225.i, %bf.clear155.i
  %direct_wt.sroa.0.0.insert.ext1186.i = zext i32 %bf.set227.i to i64
  %direct_wt.sroa.0.0.insert.shift1187.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1186.i, 32
  %direct_wt.sroa.0.0.insert.insert1189.i = or i64 %direct_wt.sroa.0.0.insert.shift1187.i, 131072
  %83 = ptrtoint ptr %add.ptr214.i to i32
  call void @__asan_storeN_noabort(i32 %83, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1189.i, ptr %add.ptr214.i, align 1
  %add.ptr229.i = getelementptr i32, ptr %table_loc.01351.i, i32 19
  %84 = ptrtoint ptr %gpu_addr163.i to i32
  call void @__asan_load8_noabort(i32 %84)
  %85 = load i64, ptr %gpu_addr163.i, align 8
  %add236.i = add nuw nsw i64 %conv164.i, 131072
  %add237.i = add i64 %add236.i, %85
  %86 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx242.i = getelementptr i32, ptr %86, i32 1
  %87 = ptrtoint ptr %arrayidx242.i to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %arrayidx242.i, align 4
  %add243.i = shl i32 %88, 4
  %bf.shl247.i = add i32 %add243.i, 18112
  %bf.set249.i = or i32 %bf.shl247.i, %bf.clear155.i
  %direct_wt.sroa.68.0.insert.ext1284.i = and i64 %add237.i, 4294967295
  %direct_wt.sroa.0.0.insert.ext1191.i = zext i32 %bf.set249.i to i64
  %direct_wt.sroa.0.0.insert.shift1192.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1191.i, 32
  %direct_wt.sroa.0.0.insert.insert1194.i = or i64 %direct_wt.sroa.0.0.insert.shift1192.i, %direct_wt.sroa.68.0.insert.ext1284.i
  %89 = ptrtoint ptr %add.ptr229.i to i32
  call void @__asan_storeN_noabort(i32 %89, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1194.i, ptr %add.ptr229.i, align 1
  %add.ptr253.i = getelementptr i32, ptr %table_loc.01351.i, i32 21
  %90 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx259.i = getelementptr i32, ptr %90, i32 1
  %91 = ptrtoint ptr %arrayidx259.i to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load i32, ptr %arrayidx259.i, align 4
  %add260.i = shl i32 %92, 4
  %bf.shl264.i = add i32 %add260.i, 18128
  %bf.set266.i = or i32 %bf.shl264.i, %bf.clear155.i
  %direct_wt.sroa.0.0.insert.ext1196.i = zext i32 %bf.set266.i to i64
  %direct_wt.sroa.0.0.insert.insert1199.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext1196.i, i64 %add237.i, i64 32) #7
  %93 = ptrtoint ptr %add.ptr253.i to i32
  call void @__asan_storeN_noabort(i32 %93, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1199.i, ptr %add.ptr253.i, align 1
  %add.ptr271.i = getelementptr i32, ptr %table_loc.01351.i, i32 23
  %94 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx277.i = getelementptr i32, ptr %95, i32 1
  %96 = ptrtoint ptr %arrayidx277.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %arrayidx277.i, align 4
  %add278.i = shl i32 %97, 4
  %bf.shl282.i = add i32 %add278.i, 5184
  %bf.set284.i = or i32 %bf.shl282.i, %bf.clear155.i
  %direct_wt.sroa.0.0.insert.ext1201.i = zext i32 %bf.set284.i to i64
  %direct_wt.sroa.0.0.insert.shift1202.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1201.i, 32
  %98 = ptrtoint ptr %add.ptr271.i to i32
  call void @__asan_storeN_noabort(i32 %98, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.shift1202.i, ptr %add.ptr271.i, align 1
  %add.ptr286.i = getelementptr i32, ptr %table_loc.01351.i, i32 25
  %99 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx292.i = getelementptr i32, ptr %99, i32 1
  %100 = ptrtoint ptr %arrayidx292.i to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %arrayidx292.i, align 4
  %add293.i = shl i32 %101, 4
  %bf.shl297.i = add i32 %add293.i, 5200
  %bf.set299.i = or i32 %bf.shl297.i, %bf.clear155.i
  %direct_wt.sroa.0.0.insert.ext1206.i = zext i32 %bf.set299.i to i64
  %direct_wt.sroa.0.0.insert.shift1207.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1206.i, 32
  %direct_wt.sroa.0.0.insert.insert1209.i = or i64 %direct_wt.sroa.0.0.insert.shift1207.i, 524288
  %102 = ptrtoint ptr %add.ptr286.i to i32
  call void @__asan_storeN_noabort(i32 %102, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1209.i, ptr %add.ptr286.i, align 1
  %add.ptr301.i = getelementptr i32, ptr %table_loc.01351.i, i32 27
  %103 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %num_enc_rings.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %104)
  %cmp3051337.not.i = icmp eq i32 %104, 0
  br i1 %cmp3051337.not.i, label %if.end144.i.for.end366.i_crit_edge, label %if.end144.i.for.body307.i_crit_edge

if.end144.i.for.body307.i_crit_edge:              ; preds = %if.end144.i
  br label %for.body307.i

if.end144.i.for.end366.i_crit_edge:               ; preds = %if.end144.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end366.i

for.body307.i:                                    ; preds = %for.body307.i.for.body307.i_crit_edge, %if.end144.i.for.body307.i_crit_edge
  %table_size.11341.i = phi i32 [ %add363.i, %for.body307.i.for.body307.i_crit_edge ], [ 27, %if.end144.i.for.body307.i_crit_edge ]
  %table_loc.21340.i = phi ptr [ %add.ptr362.i, %for.body307.i.for.body307.i_crit_edge ], [ %add.ptr301.i, %if.end144.i.for.body307.i_crit_edge ]
  %j.01339.i = phi i32 [ %inc365.i, %for.body307.i.for.body307.i_crit_edge ], [ 0, %if.end144.i.for.body307.i_crit_edge ]
  %direct_wt.sroa.0.21338.i = phi i32 [ %bf.set359.i, %for.body307.i.for.body307.i_crit_edge ], [ %bf.set299.i, %if.end144.i.for.body307.i_crit_edge ]
  %wptr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 5, i32 %j.01339.i, i32 7
  %105 = ptrtoint ptr %wptr.i to i32
  call void @__asan_store8_noabort(i32 %105)
  store i64 0, ptr %wptr.i, align 8
  %gpu_addr312.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 5, i32 %j.01339.i, i32 12
  %106 = ptrtoint ptr %gpu_addr312.i to i32
  call void @__asan_load8_noabort(i32 %106)
  %107 = load i64, ptr %gpu_addr312.i, align 8
  %108 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx317.i = getelementptr i32, ptr %109, i32 1
  %110 = ptrtoint ptr %arrayidx317.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %arrayidx317.i, align 4
  %add318.i = shl i32 %111, 4
  %bf.shl322.i = add i32 %add318.i, 2720
  %bf.clear323.i = and i32 %direct_wt.sroa.0.21338.i, 15
  %bf.set324.i = or i32 %bf.shl322.i, %bf.clear323.i
  %direct_wt.sroa.68.0.insert.ext1312.i = and i64 %107, 4294967295
  %direct_wt.sroa.0.0.insert.ext1226.i = zext i32 %bf.set324.i to i64
  %direct_wt.sroa.0.0.insert.shift1227.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1226.i, 32
  %direct_wt.sroa.0.0.insert.insert1229.i = or i64 %direct_wt.sroa.0.0.insert.shift1227.i, %direct_wt.sroa.68.0.insert.ext1312.i
  %112 = ptrtoint ptr %table_loc.21340.i to i32
  call void @__asan_storeN_noabort(i32 %112, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1229.i, ptr %table_loc.21340.i, align 1
  %add.ptr328.i = getelementptr i32, ptr %table_loc.21340.i, i32 2
  %113 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx334.i = getelementptr i32, ptr %113, i32 1
  %114 = ptrtoint ptr %arrayidx334.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %arrayidx334.i, align 4
  %add335.i = shl i32 %115, 4
  %bf.shl339.i = add i32 %add335.i, 2736
  %bf.set341.i = or i32 %bf.shl339.i, %bf.clear323.i
  %direct_wt.sroa.0.0.insert.ext1231.i = zext i32 %bf.set341.i to i64
  %direct_wt.sroa.0.0.insert.insert1234.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext1231.i, i64 %107, i64 32) #7
  %116 = ptrtoint ptr %add.ptr328.i to i32
  call void @__asan_storeN_noabort(i32 %116, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1234.i, ptr %add.ptr328.i, align 1
  %add.ptr346.i = getelementptr i32, ptr %table_loc.21340.i, i32 4
  %117 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx352.i = getelementptr i32, ptr %118, i32 1
  %119 = ptrtoint ptr %arrayidx352.i to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx352.i, align 4
  %add353.i = shl i32 %120, 4
  %bf.shl357.i = add i32 %add353.i, 2752
  %bf.set359.i = or i32 %bf.shl357.i, %bf.clear323.i
  %ring_size.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 5, i32 %j.01339.i, i32 9
  %121 = ptrtoint ptr %ring_size.i to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %ring_size.i, align 8
  %div3601150.i = lshr i32 %122, 2
  %direct_wt.sroa.68.0.insert.ext1320.i = zext i32 %div3601150.i to i64
  %direct_wt.sroa.0.0.insert.ext1236.i = zext i32 %bf.set359.i to i64
  %direct_wt.sroa.0.0.insert.shift1237.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1236.i, 32
  %direct_wt.sroa.0.0.insert.insert1239.i = or i64 %direct_wt.sroa.0.0.insert.shift1237.i, %direct_wt.sroa.68.0.insert.ext1320.i
  %123 = ptrtoint ptr %add.ptr346.i to i32
  call void @__asan_storeN_noabort(i32 %123, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1239.i, ptr %add.ptr346.i, align 1
  %add.ptr362.i = getelementptr i32, ptr %table_loc.21340.i, i32 6
  %add363.i = add i32 %table_size.11341.i, 6
  %inc365.i = add nuw i32 %j.01339.i, 1
  %124 = ptrtoint ptr %num_enc_rings.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %num_enc_rings.i, align 4
  %cmp305.i = icmp ult i32 %inc365.i, %125
  br i1 %cmp305.i, label %for.body307.i.for.body307.i_crit_edge, label %for.body307.i.for.end366.i_crit_edge

for.body307.i.for.end366.i_crit_edge:             ; preds = %for.body307.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end366.i

for.body307.i.for.body307.i_crit_edge:            ; preds = %for.body307.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body307.i

for.end366.i:                                     ; preds = %for.body307.i.for.end366.i_crit_edge, %if.end144.i.for.end366.i_crit_edge
  %direct_wt.sroa.0.2.lcssa.i = phi i32 [ %bf.set299.i, %if.end144.i.for.end366.i_crit_edge ], [ %bf.set359.i, %for.body307.i.for.end366.i_crit_edge ]
  %table_loc.2.lcssa.i = phi ptr [ %add.ptr301.i, %if.end144.i.for.end366.i_crit_edge ], [ %add.ptr362.i, %for.body307.i.for.end366.i_crit_edge ]
  %table_size.1.lcssa.i = phi i32 [ 27, %if.end144.i.for.end366.i_crit_edge ], [ %add363.i, %for.body307.i.for.end366.i_crit_edge ]
  %wptr370.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 4, i32 7
  %126 = ptrtoint ptr %wptr370.i to i32
  call void @__asan_store8_noabort(i32 %126)
  store i64 0, ptr %wptr370.i, align 8
  %gpu_addr371.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 4, i32 12
  %127 = ptrtoint ptr %gpu_addr371.i to i32
  call void @__asan_load8_noabort(i32 %127)
  %128 = load i64, ptr %gpu_addr371.i, align 8
  %129 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx376.i = getelementptr i32, ptr %130, i32 1
  %131 = ptrtoint ptr %arrayidx376.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %arrayidx376.i, align 4
  %add377.i = shl i32 %132, 4
  %bf.shl381.i = add i32 %add377.i, 17184
  %bf.clear382.i = and i32 %direct_wt.sroa.0.2.lcssa.i, 15
  %bf.set383.i = or i32 %bf.shl381.i, %bf.clear382.i
  %direct_wt.sroa.68.0.insert.ext1300.i = and i64 %128, 4294967295
  %direct_wt.sroa.0.0.insert.ext1211.i = zext i32 %bf.set383.i to i64
  %direct_wt.sroa.0.0.insert.shift1212.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1211.i, 32
  %direct_wt.sroa.0.0.insert.insert1214.i = or i64 %direct_wt.sroa.0.0.insert.shift1212.i, %direct_wt.sroa.68.0.insert.ext1300.i
  %133 = ptrtoint ptr %table_loc.2.lcssa.i to i32
  call void @__asan_storeN_noabort(i32 %133, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1214.i, ptr %table_loc.2.lcssa.i, align 1
  %add.ptr387.i = getelementptr i32, ptr %table_loc.2.lcssa.i, i32 2
  %134 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx393.i = getelementptr i32, ptr %134, i32 1
  %135 = ptrtoint ptr %arrayidx393.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %arrayidx393.i, align 4
  %add394.i = shl i32 %136, 4
  %bf.shl398.i = add i32 %add394.i, 17200
  %bf.set400.i = or i32 %bf.shl398.i, %bf.clear382.i
  %direct_wt.sroa.0.0.insert.ext1216.i = zext i32 %bf.set400.i to i64
  %direct_wt.sroa.0.0.insert.insert1219.i = tail call i64 @llvm.fshl.i64(i64 %direct_wt.sroa.0.0.insert.ext1216.i, i64 %128, i64 32) #7
  %137 = ptrtoint ptr %add.ptr387.i to i32
  call void @__asan_storeN_noabort(i32 %137, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1219.i, ptr %add.ptr387.i, align 1
  %add.ptr405.i = getelementptr i32, ptr %table_loc.2.lcssa.i, i32 4
  %ring_size407.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.11348.i, i32 4, i32 9
  %138 = ptrtoint ptr %ring_size407.i to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load i32, ptr %ring_size407.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %139)
  %cmp.i.i = icmp ugt i32 %139, 1
  %sub.i1151.i = add i32 %139, -1
  %140 = tail call i32 @llvm.ctlz.i32(i32 %sub.i1151.i, i1 false) #7, !range !143
  %add.i.i = sub nsw i32 0, %140
  %add.i.i.op = and i32 %add.i.i, 31
  %add.i.i.op.op = or i32 %add.i.i.op, 285278464
  %or449.i = select i1 %cmp.i.i, i32 %add.i.i.op.op, i32 285278464
  %141 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %arrayidx21.i, align 4
  %arrayidx454.i = getelementptr i32, ptr %142, i32 1
  %143 = ptrtoint ptr %arrayidx454.i to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %arrayidx454.i, align 4
  %add455.i = shl i32 %144, 4
  %bf.shl459.i = add i32 %add455.i, 11744
  %bf.set461.i = or i32 %bf.shl459.i, %bf.clear382.i
  %direct_wt.sroa.68.0.insert.ext1308.i = zext i32 %or449.i to i64
  %direct_wt.sroa.0.0.insert.ext1221.i = zext i32 %bf.set461.i to i64
  %direct_wt.sroa.0.0.insert.shift1222.i = shl nuw i64 %direct_wt.sroa.0.0.insert.ext1221.i, 32
  %direct_wt.sroa.0.0.insert.insert1224.i = or i64 %direct_wt.sroa.0.0.insert.shift1222.i, %direct_wt.sroa.68.0.insert.ext1308.i
  %145 = ptrtoint ptr %add.ptr405.i to i32
  call void @__asan_storeN_noabort(i32 %145, i32 8)
  store i64 %direct_wt.sroa.0.0.insert.insert1224.i, ptr %add.ptr405.i, align 1
  %add.ptr463.i = getelementptr i32, ptr %table_loc.2.lcssa.i, i32 6
  %146 = ptrtoint ptr %add.ptr463.i to i32
  call void @__asan_storeN_noabort(i32 %146, i32 4)
  store i32 15, ptr %add.ptr463.i, align 1
  %add.ptr466.i = getelementptr i32, ptr %table_loc.2.lcssa.i, i32 7
  %add467.i = add i32 %table_size.1.lcssa.i, 7
  %arrayidx469.i = getelementptr %struct.mmsch_v3_0_init_header, ptr %header.i, i32 0, i32 2, i32 %i.11348.i
  %147 = ptrtoint ptr %arrayidx469.i to i32
  call void @__asan_store4_noabort(i32 %147)
  store i32 0, ptr %arrayidx469.i, align 4
  %148 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %4, align 4
  %table_offset474.i = getelementptr %struct.mmsch_v3_0_init_header, ptr %header.i, i32 0, i32 2, i32 %i.11348.i, i32 1
  %150 = ptrtoint ptr %table_offset474.i to i32
  call void @__asan_store4_noabort(i32 %150)
  store i32 %149, ptr %table_offset474.i, align 4
  %table_size477.i = getelementptr %struct.mmsch_v3_0_init_header, ptr %header.i, i32 0, i32 2, i32 %i.11348.i, i32 2
  %151 = ptrtoint ptr %table_size477.i to i32
  call void @__asan_store4_noabort(i32 %151)
  store i32 %add467.i, ptr %table_size477.i, align 4
  %152 = load i32, ptr %4, align 4
  %add479.i = add i32 %152, %add467.i
  store i32 %add479.i, ptr %4, align 4
  br label %for.inc480.i

for.inc480.i:                                     ; preds = %for.end366.i, %for.body18.i.for.inc480.i_crit_edge
  %direct_wt.sroa.0.3.i = phi i32 [ %bf.set461.i, %for.end366.i ], [ %direct_wt.sroa.0.01346.i, %for.body18.i.for.inc480.i_crit_edge ]
  %direct_rd_mod_wt.sroa.0.1.i = phi i32 [ %bf.set26.i, %for.end366.i ], [ %direct_rd_mod_wt.sroa.0.01347.i, %for.body18.i.for.inc480.i_crit_edge ]
  %table_loc.3.i = phi ptr [ %add.ptr466.i, %for.end366.i ], [ %table_loc.01351.i, %for.body18.i.for.inc480.i_crit_edge ]
  %inc481.i = add nuw nsw i32 %i.11348.i, 1
  %153 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %153)
  %154 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i = zext i8 %154 to i32
  %cmp16.i = icmp ult i32 %inc481.i, %conv.i
  br i1 %cmp16.i, label %for.inc480.i.for.body18.i_crit_edge, label %for.inc480.i.for.end482.i_crit_edge

for.inc480.i.for.end482.i_crit_edge:              ; preds = %for.inc480.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end482.i

for.inc480.i.for.body18.i_crit_edge:              ; preds = %for.inc480.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body18.i

for.end482.i:                                     ; preds = %for.inc480.i.for.end482.i_crit_edge, %if.then.for.end482.i_crit_edge
  %155 = ptrtoint ptr %cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load ptr, ptr %cpu_addr.i, align 4
  %157 = call ptr @memcpy(ptr %156, ptr %header.i, i32 32)
  %gpu_addr484.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132, i32 8, i32 2
  %158 = ptrtoint ptr %gpu_addr484.i to i32
  call void @__asan_load8_noabort(i32 %158)
  %159 = load i64, ptr %gpu_addr484.i, align 8
  %160 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %virt, align 8
  %and486.i = and i32 %161, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and486.i)
  %tobool487.not.i = icmp eq i32 %and486.i, 0
  br i1 %tobool487.not.i, label %for.end482.i.cond.false506.i_crit_edge, label %land.lhs.true.i

for.end482.i.cond.false506.i_crit_edge:           ; preds = %for.end482.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false506.i

land.lhs.true.i:                                  ; preds = %for.end482.i
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %162 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %funcs.i, align 4
  %tobool488.not.i = icmp eq ptr %163, null
  br i1 %tobool488.not.i, label %land.lhs.true.i.cond.false506.i_crit_edge, label %land.lhs.true489.i

land.lhs.true.i.cond.false506.i_crit_edge:        ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false506.i

land.lhs.true489.i:                               ; preds = %land.lhs.true.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %163, i32 0, i32 12
  %164 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool493.not.i = icmp eq ptr %165, null
  br i1 %tobool493.not.i, label %land.lhs.true489.i.cond.false506.i_crit_edge, label %cond.true494.i

land.lhs.true489.i.cond.false506.i_crit_edge:     ; preds = %land.lhs.true489.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false506.i

cond.true494.i:                                   ; preds = %land.lhs.true489.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx500.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %166 = ptrtoint ptr %arrayidx500.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %arrayidx500.i, align 8
  %168 = ptrtoint ptr %167 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load i32, ptr %167, align 4
  %add503.i = add i32 %169, 12
  %conv505.i = trunc i64 %159 to i32
  tail call void %165(ptr noundef %handle, i32 noundef %add503.i, i32 noundef %conv505.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end514.i

cond.false506.i:                                  ; preds = %land.lhs.true489.i.cond.false506.i_crit_edge, %land.lhs.true.i.cond.false506.i_crit_edge, %for.end482.i.cond.false506.i_crit_edge
  %arrayidx508.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %170 = ptrtoint ptr %arrayidx508.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %arrayidx508.i, align 8
  %172 = ptrtoint ptr %171 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %171, align 4
  %add511.i = add i32 %173, 12
  %conv513.i = trunc i64 %159 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add511.i, i32 noundef %conv513.i, i32 noundef 0) #7
  br label %cond.end514.i

cond.end514.i:                                    ; preds = %cond.false506.i, %cond.true494.i
  %174 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %virt, align 8
  %and517.i = and i32 %175, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and517.i)
  %tobool518.not.i = icmp eq i32 %and517.i, 0
  br i1 %tobool518.not.i, label %cond.end514.i.cond.false543.i_crit_edge, label %land.lhs.true519.i

cond.end514.i.cond.false543.i_crit_edge:          ; preds = %cond.end514.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i

land.lhs.true519.i:                               ; preds = %cond.end514.i
  %funcs522.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %176 = ptrtoint ptr %funcs522.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %funcs522.i, align 4
  %tobool523.not.i = icmp eq ptr %177, null
  br i1 %tobool523.not.i, label %land.lhs.true519.i.cond.false543.i_crit_edge, label %land.lhs.true524.i

land.lhs.true519.i.cond.false543.i_crit_edge:     ; preds = %land.lhs.true519.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i

land.lhs.true524.i:                               ; preds = %land.lhs.true519.i
  %sriov_wreg528.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %177, i32 0, i32 12
  %178 = ptrtoint ptr %sriov_wreg528.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %sriov_wreg528.i, align 4
  %tobool529.not.i = icmp eq ptr %179, null
  br i1 %tobool529.not.i, label %land.lhs.true524.i.cond.false543.i_crit_edge, label %cond.true530.i

land.lhs.true524.i.cond.false543.i_crit_edge:     ; preds = %land.lhs.true524.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i

cond.true530.i:                                   ; preds = %land.lhs.true524.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx536.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %180 = ptrtoint ptr %arrayidx536.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %arrayidx536.i, align 8
  %182 = ptrtoint ptr %181 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %181, align 4
  %add539.i = add i32 %183, 13
  %shr540.i = lshr i64 %159, 32
  %conv542.i = trunc i64 %shr540.i to i32
  tail call void %179(ptr noundef %handle, i32 noundef %add539.i, i32 noundef %conv542.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end552.i

cond.false543.i:                                  ; preds = %land.lhs.true524.i.cond.false543.i_crit_edge, %land.lhs.true519.i.cond.false543.i_crit_edge, %cond.end514.i.cond.false543.i_crit_edge
  %arrayidx545.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %184 = ptrtoint ptr %arrayidx545.i to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %arrayidx545.i, align 8
  %186 = ptrtoint ptr %185 to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %185, align 4
  %add548.i = add i32 %187, 13
  %shr549.i = lshr i64 %159, 32
  %conv551.i = trunc i64 %shr549.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add548.i, i32 noundef %conv551.i, i32 noundef 0) #7
  br label %cond.end552.i

cond.end552.i:                                    ; preds = %cond.false543.i, %cond.true530.i
  %188 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %virt, align 8
  %and555.i = and i32 %189, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and555.i)
  %tobool556.not.i = icmp eq i32 %and555.i, 0
  br i1 %tobool556.not.i, label %cond.end552.i.cond.false578.i_crit_edge, label %land.lhs.true557.i

cond.end552.i.cond.false578.i_crit_edge:          ; preds = %cond.end552.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false578.i

land.lhs.true557.i:                               ; preds = %cond.end552.i
  %funcs560.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %190 = ptrtoint ptr %funcs560.i to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %funcs560.i, align 4
  %tobool561.not.i = icmp eq ptr %191, null
  br i1 %tobool561.not.i, label %land.lhs.true557.i.cond.false578.i_crit_edge, label %land.lhs.true562.i

land.lhs.true557.i.cond.false578.i_crit_edge:     ; preds = %land.lhs.true557.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false578.i

land.lhs.true562.i:                               ; preds = %land.lhs.true557.i
  %sriov_rreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %191, i32 0, i32 13
  %192 = ptrtoint ptr %sriov_rreg.i to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %sriov_rreg.i, align 4
  %tobool566.not.i = icmp eq ptr %193, null
  br i1 %tobool566.not.i, label %land.lhs.true562.i.cond.false578.i_crit_edge, label %cond.true567.i

land.lhs.true562.i.cond.false578.i_crit_edge:     ; preds = %land.lhs.true562.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false578.i

cond.true567.i:                                   ; preds = %land.lhs.true562.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx573.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %194 = ptrtoint ptr %arrayidx573.i to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %arrayidx573.i, align 8
  %196 = ptrtoint ptr %195 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %195, align 4
  %add576.i = add i32 %197, 11
  %call577.i = tail call i32 %193(ptr noundef %handle, i32 noundef %add576.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end585.i

cond.false578.i:                                  ; preds = %land.lhs.true562.i.cond.false578.i_crit_edge, %land.lhs.true557.i.cond.false578.i_crit_edge, %cond.end552.i.cond.false578.i_crit_edge
  %arrayidx580.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %198 = ptrtoint ptr %arrayidx580.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %arrayidx580.i, align 8
  %200 = ptrtoint ptr %199 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %199, align 4
  %add583.i = add i32 %201, 11
  %call584.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add583.i, i32 noundef 0) #7
  br label %cond.end585.i

cond.end585.i:                                    ; preds = %cond.false578.i, %cond.true567.i
  %cond586.i = phi i32 [ %call577.i, %cond.true567.i ], [ %call584.i, %cond.false578.i ]
  %and587.i = and i32 %cond586.i, -32
  %202 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load i32, ptr %virt, align 8
  %and591.i = and i32 %203, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and591.i)
  %tobool592.not.i = icmp eq i32 %and591.i, 0
  br i1 %tobool592.not.i, label %cond.end585.i.cond.false614.i_crit_edge, label %land.lhs.true593.i

cond.end585.i.cond.false614.i_crit_edge:          ; preds = %cond.end585.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614.i

land.lhs.true593.i:                               ; preds = %cond.end585.i
  %funcs596.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %204 = ptrtoint ptr %funcs596.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %funcs596.i, align 4
  %tobool597.not.i = icmp eq ptr %205, null
  br i1 %tobool597.not.i, label %land.lhs.true593.i.cond.false614.i_crit_edge, label %land.lhs.true598.i

land.lhs.true593.i.cond.false614.i_crit_edge:     ; preds = %land.lhs.true593.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614.i

land.lhs.true598.i:                               ; preds = %land.lhs.true593.i
  %sriov_wreg602.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %205, i32 0, i32 12
  %206 = ptrtoint ptr %sriov_wreg602.i to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %sriov_wreg602.i, align 4
  %tobool603.not.i = icmp eq ptr %207, null
  br i1 %tobool603.not.i, label %land.lhs.true598.i.cond.false614.i_crit_edge, label %cond.true604.i

land.lhs.true598.i.cond.false614.i_crit_edge:     ; preds = %land.lhs.true598.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614.i

cond.true604.i:                                   ; preds = %land.lhs.true598.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx610.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %208 = ptrtoint ptr %arrayidx610.i to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %arrayidx610.i, align 8
  %210 = ptrtoint ptr %209 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %209, align 4
  %add613.i = add i32 %211, 11
  tail call void %207(ptr noundef %handle, i32 noundef %add613.i, i32 noundef %and587.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end620.i

cond.false614.i:                                  ; preds = %land.lhs.true598.i.cond.false614.i_crit_edge, %land.lhs.true593.i.cond.false614.i_crit_edge, %cond.end585.i.cond.false614.i_crit_edge
  %arrayidx616.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %212 = ptrtoint ptr %arrayidx616.i to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %arrayidx616.i, align 8
  %214 = ptrtoint ptr %213 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %213, align 4
  %add619.i = add i32 %215, 11
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add619.i, i32 noundef %and587.i, i32 noundef 0) #7
  br label %cond.end620.i

cond.end620.i:                                    ; preds = %cond.false614.i, %cond.true604.i
  %216 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %4, align 4
  %218 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load i32, ptr %virt, align 8
  %and624.i = and i32 %219, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and624.i)
  %tobool625.not.i = icmp eq i32 %and624.i, 0
  br i1 %tobool625.not.i, label %cond.end620.i.cond.false647.i_crit_edge, label %land.lhs.true626.i

cond.end620.i.cond.false647.i_crit_edge:          ; preds = %cond.end620.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false647.i

land.lhs.true626.i:                               ; preds = %cond.end620.i
  %funcs629.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %220 = ptrtoint ptr %funcs629.i to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %funcs629.i, align 4
  %tobool630.not.i = icmp eq ptr %221, null
  br i1 %tobool630.not.i, label %land.lhs.true626.i.cond.false647.i_crit_edge, label %land.lhs.true631.i

land.lhs.true626.i.cond.false647.i_crit_edge:     ; preds = %land.lhs.true626.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false647.i

land.lhs.true631.i:                               ; preds = %land.lhs.true626.i
  %sriov_wreg635.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %221, i32 0, i32 12
  %222 = ptrtoint ptr %sriov_wreg635.i to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load ptr, ptr %sriov_wreg635.i, align 4
  %tobool636.not.i = icmp eq ptr %223, null
  br i1 %tobool636.not.i, label %land.lhs.true631.i.cond.false647.i_crit_edge, label %cond.true637.i

land.lhs.true631.i.cond.false647.i_crit_edge:     ; preds = %land.lhs.true631.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false647.i

cond.true637.i:                                   ; preds = %land.lhs.true631.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx643.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %224 = ptrtoint ptr %arrayidx643.i to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %arrayidx643.i, align 8
  %226 = ptrtoint ptr %225 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load i32, ptr %225, align 4
  %add646.i = add i32 %227, 14
  tail call void %223(ptr noundef %handle, i32 noundef %add646.i, i32 noundef %217, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end653.i

cond.false647.i:                                  ; preds = %land.lhs.true631.i.cond.false647.i_crit_edge, %land.lhs.true626.i.cond.false647.i_crit_edge, %cond.end620.i.cond.false647.i_crit_edge
  %arrayidx649.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %228 = ptrtoint ptr %arrayidx649.i to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %arrayidx649.i, align 8
  %230 = ptrtoint ptr %229 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load i32, ptr %229, align 4
  %add652.i = add i32 %231, 14
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add652.i, i32 noundef %217, i32 noundef 0) #7
  br label %cond.end653.i

cond.end653.i:                                    ; preds = %cond.false647.i, %cond.true637.i
  %232 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %virt, align 8
  %and656.i = and i32 %233, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and656.i)
  %tobool657.not.i = icmp eq i32 %and656.i, 0
  br i1 %tobool657.not.i, label %cond.end653.i.cond.false679.i_crit_edge, label %land.lhs.true658.i

cond.end653.i.cond.false679.i_crit_edge:          ; preds = %cond.end653.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false679.i

land.lhs.true658.i:                               ; preds = %cond.end653.i
  %funcs661.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %234 = ptrtoint ptr %funcs661.i to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %funcs661.i, align 4
  %tobool662.not.i = icmp eq ptr %235, null
  br i1 %tobool662.not.i, label %land.lhs.true658.i.cond.false679.i_crit_edge, label %land.lhs.true663.i

land.lhs.true658.i.cond.false679.i_crit_edge:     ; preds = %land.lhs.true658.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false679.i

land.lhs.true663.i:                               ; preds = %land.lhs.true658.i
  %sriov_wreg667.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %235, i32 0, i32 12
  %236 = ptrtoint ptr %sriov_wreg667.i to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %sriov_wreg667.i, align 4
  %tobool668.not.i = icmp eq ptr %237, null
  br i1 %tobool668.not.i, label %land.lhs.true663.i.cond.false679.i_crit_edge, label %cond.true669.i

land.lhs.true663.i.cond.false679.i_crit_edge:     ; preds = %land.lhs.true663.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false679.i

cond.true669.i:                                   ; preds = %land.lhs.true663.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx675.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %238 = ptrtoint ptr %arrayidx675.i to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %arrayidx675.i, align 8
  %240 = ptrtoint ptr %239 to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %239, align 4
  %add678.i = add i32 %241, 19
  tail call void %237(ptr noundef %handle, i32 noundef %add678.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end685.i

cond.false679.i:                                  ; preds = %land.lhs.true663.i.cond.false679.i_crit_edge, %land.lhs.true658.i.cond.false679.i_crit_edge, %cond.end653.i.cond.false679.i_crit_edge
  %arrayidx681.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %242 = ptrtoint ptr %arrayidx681.i to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %arrayidx681.i, align 8
  %244 = ptrtoint ptr %243 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load i32, ptr %243, align 4
  %add684.i = add i32 %245, 19
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add684.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end685.i

cond.end685.i:                                    ; preds = %cond.false679.i, %cond.true669.i
  %246 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load i32, ptr %virt, align 8
  %and688.i = and i32 %247, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and688.i)
  %tobool689.not.i = icmp eq i32 %and688.i, 0
  br i1 %tobool689.not.i, label %cond.end685.i.cond.false711.i_crit_edge, label %land.lhs.true690.i

cond.end685.i.cond.false711.i_crit_edge:          ; preds = %cond.end685.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false711.i

land.lhs.true690.i:                               ; preds = %cond.end685.i
  %funcs693.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %248 = ptrtoint ptr %funcs693.i to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %funcs693.i, align 4
  %tobool694.not.i = icmp eq ptr %249, null
  br i1 %tobool694.not.i, label %land.lhs.true690.i.cond.false711.i_crit_edge, label %land.lhs.true695.i

land.lhs.true690.i.cond.false711.i_crit_edge:     ; preds = %land.lhs.true690.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false711.i

land.lhs.true695.i:                               ; preds = %land.lhs.true690.i
  %sriov_wreg699.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %249, i32 0, i32 12
  %250 = ptrtoint ptr %sriov_wreg699.i to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load ptr, ptr %sriov_wreg699.i, align 4
  %tobool700.not.i = icmp eq ptr %251, null
  br i1 %tobool700.not.i, label %land.lhs.true695.i.cond.false711.i_crit_edge, label %cond.true701.i

land.lhs.true695.i.cond.false711.i_crit_edge:     ; preds = %land.lhs.true695.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false711.i

cond.true701.i:                                   ; preds = %land.lhs.true695.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx707.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %252 = ptrtoint ptr %arrayidx707.i to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load ptr, ptr %arrayidx707.i, align 8
  %254 = ptrtoint ptr %253 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load i32, ptr %253, align 4
  %add710.i = add i32 %255, 18
  tail call void %251(ptr noundef %handle, i32 noundef %add710.i, i32 noundef 268435457, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end717.i

cond.false711.i:                                  ; preds = %land.lhs.true695.i.cond.false711.i_crit_edge, %land.lhs.true690.i.cond.false711.i_crit_edge, %cond.end685.i.cond.false711.i_crit_edge
  %arrayidx713.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  %256 = ptrtoint ptr %arrayidx713.i to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %arrayidx713.i, align 8
  %258 = ptrtoint ptr %257 to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load i32, ptr %257, align 4
  %add716.i = add i32 %259, 18
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add716.i, i32 noundef 268435457, i32 noundef 0) #7
  br label %cond.end717.i

cond.end717.i:                                    ; preds = %cond.false711.i, %cond.true701.i
  %funcs728.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %arrayidx742.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16
  br label %while.cond.i

while.cond.i:                                     ; preds = %if.end759.i.while.cond.i_crit_edge, %cond.end717.i
  %tmp.0.i = phi i32 [ 0, %cond.end717.i ], [ %add760.i, %if.end759.i.while.cond.i_crit_edge ]
  %260 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %virt, align 8
  %and723.i = and i32 %261, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and723.i)
  %tobool724.not.i = icmp eq i32 %and723.i, 0
  br i1 %tobool724.not.i, label %while.cond.i.cond.false747.i_crit_edge, label %land.lhs.true725.i

while.cond.i.cond.false747.i_crit_edge:           ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false747.i

land.lhs.true725.i:                               ; preds = %while.cond.i
  %262 = ptrtoint ptr %funcs728.i to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %funcs728.i, align 4
  %tobool729.not.i = icmp eq ptr %263, null
  br i1 %tobool729.not.i, label %land.lhs.true725.i.cond.false747.i_crit_edge, label %land.lhs.true730.i

land.lhs.true725.i.cond.false747.i_crit_edge:     ; preds = %land.lhs.true725.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false747.i

land.lhs.true730.i:                               ; preds = %land.lhs.true725.i
  %sriov_rreg734.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %263, i32 0, i32 13
  %264 = ptrtoint ptr %sriov_rreg734.i to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %sriov_rreg734.i, align 4
  %tobool735.not.i = icmp eq ptr %265, null
  br i1 %tobool735.not.i, label %land.lhs.true730.i.cond.false747.i_crit_edge, label %cond.true736.i

land.lhs.true730.i.cond.false747.i_crit_edge:     ; preds = %land.lhs.true730.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false747.i

cond.true736.i:                                   ; preds = %land.lhs.true730.i
  call void @__sanitizer_cov_trace_pc() #9
  %266 = ptrtoint ptr %arrayidx742.i to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %arrayidx742.i, align 8
  %268 = ptrtoint ptr %267 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load i32, ptr %267, align 4
  %add745.i = add i32 %269, 19
  %call746.i = tail call i32 %265(ptr noundef %handle, i32 noundef %add745.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end754.i

cond.false747.i:                                  ; preds = %land.lhs.true730.i.cond.false747.i_crit_edge, %land.lhs.true725.i.cond.false747.i_crit_edge, %while.cond.i.cond.false747.i_crit_edge
  %270 = ptrtoint ptr %arrayidx742.i to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %arrayidx742.i, align 8
  %272 = ptrtoint ptr %271 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load i32, ptr %271, align 4
  %add752.i = add i32 %273, 19
  %call753.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add752.i, i32 noundef 0) #7
  br label %cond.end754.i

cond.end754.i:                                    ; preds = %cond.false747.i, %cond.true736.i
  %cond755.i = phi i32 [ %call746.i, %cond.true736.i ], [ %call753.i, %cond.false747.i ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 268435458, i32 %cond755.i)
  %cmp756.i = icmp eq i32 %cond755.i, 268435458
  br i1 %cmp756.i, label %vcn_v3_0_start_sriov.exit, label %if.end759.i

if.end759.i:                                      ; preds = %cond.end754.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %274 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %274(i32 noundef 2147480) #7
  %add760.i = add nuw nsw i32 %tmp.0.i, 10
  %cmp761.i = icmp ugt i32 %tmp.0.i, 989
  br i1 %cmp761.i, label %vcn_v3_0_start_sriov.exit.thread, label %if.end759.i.while.cond.i_crit_edge

if.end759.i.while.cond.i_crit_edge:               ; preds = %if.end759.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i

vcn_v3_0_start_sriov.exit.thread:                 ; preds = %if.end759.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.36, i32 noundef 1000, i32 noundef 268435458, i32 noundef %cond755.i) #7
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %header.i) #7
  br label %if.end97

vcn_v3_0_start_sriov.exit:                        ; preds = %cond.end754.i
  call void @llvm.lifetime.end.p0(i64 32, ptr nonnull %header.i) #7
  %275 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %275)
  %276 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %276)
  %cmp170.not = icmp eq i8 %276, 0
  br i1 %cmp170.not, label %vcn_v3_0_start_sriov.exit.do.end93_crit_edge, label %for.body.lr.ph

vcn_v3_0_start_sriov.exit.do.end93_crit_edge:     ; preds = %vcn_v3_0_start_sriov.exit
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end93

for.body.lr.ph:                                   ; preds = %vcn_v3_0_start_sriov.exit
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %num_enc_rings = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 3
  br label %for.body

for.body:                                         ; preds = %for.inc40.for.body_crit_edge, %for.body.lr.ph
  %i.0171 = phi i32 [ 0, %for.body.lr.ph ], [ %inc41, %for.inc40.for.body_crit_edge ]
  %277 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.0171
  %and5 = and i32 %278, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5)
  %tobool6.not = icmp eq i32 %and5, 0
  br i1 %tobool6.not, label %if.end8, label %for.body.for.inc40_crit_edge

for.body.for.inc40_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc40

if.end8:                                          ; preds = %for.body
  %call10 = tail call zeroext i1 @amdgpu_vcn_is_disabled_vcn(ptr noundef %handle, i32 noundef 1, i32 noundef %i.0171) #7
  br i1 %call10, label %if.then11, label %if.else

if.then11:                                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #9
  %ready = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 4, i32 3, i32 17
  %279 = ptrtoint ptr %ready to i32
  call void @__asan_store1_noabort(i32 %279)
  store i8 0, ptr %ready, align 4
  %280 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load ptr, ptr %handle, align 8
  %name = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 4, i32 29
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %281, ptr noundef nonnull @.str.25, ptr noundef %name) #10
  br label %if.end14

if.else:                                          ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #9
  %ring_dec = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 4
  %wptr = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 4, i32 7
  %282 = call ptr @memset(ptr %wptr, i32 0, i32 16)
  tail call void @vcn_v3_0_dec_ring_set_wptr(ptr noundef %ring_dec)
  %ready13 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 4, i32 3, i32 17
  %283 = ptrtoint ptr %ready13 to i32
  call void @__asan_store1_noabort(i32 %283)
  store i8 1, ptr %ready13, align 4
  br label %if.end14

if.end14:                                         ; preds = %if.else, %if.then11
  %284 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load i32, ptr %num_enc_rings, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %285)
  %cmp17166.not = icmp eq i32 %285, 0
  br i1 %cmp17166.not, label %if.end14.for.inc40_crit_edge, label %if.end14.for.body19_crit_edge

if.end14.for.body19_crit_edge:                    ; preds = %if.end14
  br label %for.body19

if.end14.for.inc40_crit_edge:                     ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc40

for.body19:                                       ; preds = %for.inc.for.body19_crit_edge, %if.end14.for.body19_crit_edge
  %j.0167 = phi i32 [ %inc, %for.inc.for.body19_crit_edge ], [ 0, %if.end14.for.body19_crit_edge ]
  %call24 = tail call zeroext i1 @amdgpu_vcn_is_disabled_vcn(ptr noundef %handle, i32 noundef 0, i32 noundef %i.0171) #7
  br i1 %call24, label %if.then25, label %if.else34

if.then25:                                        ; preds = %for.body19
  call void @__sanitizer_cov_trace_pc() #9
  %ready27 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 5, i32 %j.0167, i32 3, i32 17
  %286 = ptrtoint ptr %ready27 to i32
  call void @__asan_store1_noabort(i32 %286)
  store i8 0, ptr %ready27, align 4
  %287 = ptrtoint ptr %handle to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %handle, align 8
  %name32 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 5, i32 %j.0167, i32 29
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %288, ptr noundef nonnull @.str.25, ptr noundef %name32) #10
  br label %for.inc

if.else34:                                        ; preds = %for.body19
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx23 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 5, i32 %j.0167
  %wptr35 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 5, i32 %j.0167, i32 7
  %289 = call ptr @memset(ptr %wptr35, i32 0, i32 16)
  tail call void @vcn_v3_0_enc_ring_set_wptr(ptr noundef %arrayidx23)
  %ready38 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.0171, i32 5, i32 %j.0167, i32 3, i32 17
  %290 = ptrtoint ptr %ready38 to i32
  call void @__asan_store1_noabort(i32 %290)
  store i8 1, ptr %ready38, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.else34, %if.then25
  %inc = add nuw i32 %j.0167, 1
  %291 = ptrtoint ptr %num_enc_rings to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load i32, ptr %num_enc_rings, align 4
  %cmp17 = icmp ult i32 %inc, %292
  br i1 %cmp17, label %for.inc.for.body19_crit_edge, label %for.inc.for.inc40_crit_edge

for.inc.for.inc40_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc40

for.inc.for.body19_crit_edge:                     ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body19

for.inc40:                                        ; preds = %for.inc.for.inc40_crit_edge, %if.end14.for.inc40_crit_edge, %for.body.for.inc40_crit_edge
  %inc41 = add nuw nsw i32 %i.0171, 1
  %293 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %293)
  %294 = load i8, ptr %num_vcn_inst.i, align 1
  %conv = zext i8 %294 to i32
  %cmp = icmp ult i32 %inc41, %conv
  br i1 %cmp, label %for.inc40.for.body_crit_edge, label %for.inc40.do.end93_crit_edge

for.inc40.do.end93_crit_edge:                     ; preds = %for.inc40
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end93

for.inc40.for.body_crit_edge:                     ; preds = %for.inc40
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.body50:                                       ; preds = %for.inc85.for.body50_crit_edge, %for.body50.lr.ph
  %r.0182 = phi i32 [ -1, %for.body50.lr.ph ], [ %r.2, %for.inc85.for.body50_crit_edge ]
  %i.1179 = phi i32 [ 0, %for.body50.lr.ph ], [ %inc86, %for.inc85.for.body50_crit_edge ]
  %295 = ptrtoint ptr %harvest_config52 to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load i32, ptr %harvest_config52, align 4
  %shl53 = shl nuw i32 1, %i.1179
  %and54 = and i32 %296, %shl53
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and54)
  %tobool55.not = icmp eq i32 %and54, 0
  br i1 %tobool55.not, label %if.end57, label %for.body50.for.inc85_crit_edge

for.body50.for.inc85_crit_edge:                   ; preds = %for.body50
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc85

if.end57:                                         ; preds = %for.body50
  %ring_dec61 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.1179, i32 4
  %297 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load ptr, ptr %funcs, align 8
  %vcn_doorbell_range = getelementptr inbounds %struct.amdgpu_nbio_funcs, ptr %298, i32 0, i32 11
  %299 = ptrtoint ptr %vcn_doorbell_range to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load ptr, ptr %vcn_doorbell_range, align 4
  %use_doorbell = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.1179, i32 4, i32 24
  %301 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %301)
  %302 = load i8, ptr %use_doorbell, align 4, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %302)
  %tobool62 = icmp ne i8 %302, 0
  %doorbell_index = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.1179, i32 4, i32 23
  %303 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load i32, ptr %doorbell_index, align 8
  tail call void %300(ptr noundef %handle, i1 noundef zeroext %tobool62, i32 noundef %304, i32 noundef %i.1179) #7
  %call63 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %ring_dec61) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call63)
  %tobool64.not = icmp eq i32 %call63, 0
  br i1 %tobool64.not, label %for.cond67.preheader, label %if.end57.if.end97_crit_edge

if.end57.if.end97_crit_edge:                      ; preds = %if.end57
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end97

for.cond67.preheader:                             ; preds = %if.end57
  %305 = ptrtoint ptr %num_enc_rings69 to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load i32, ptr %num_enc_rings69, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %306)
  %cmp70175.not = icmp eq i32 %306, 0
  br i1 %cmp70175.not, label %for.cond67.preheader.for.inc85_crit_edge, label %for.cond67.preheader.for.body72_crit_edge

for.cond67.preheader.for.body72_crit_edge:        ; preds = %for.cond67.preheader
  br label %for.body72

for.cond67.preheader.for.inc85_crit_edge:         ; preds = %for.cond67.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc85

for.cond67:                                       ; preds = %for.body72
  %inc83 = add nuw i32 %j.1176, 1
  %307 = ptrtoint ptr %num_enc_rings69 to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load i32, ptr %num_enc_rings69, align 4
  %cmp70 = icmp ult i32 %inc83, %308
  br i1 %cmp70, label %for.cond67.for.body72_crit_edge, label %for.cond67.for.inc85_crit_edge

for.cond67.for.inc85_crit_edge:                   ; preds = %for.cond67
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc85

for.cond67.for.body72_crit_edge:                  ; preds = %for.cond67
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body72

for.body72:                                       ; preds = %for.cond67.for.body72_crit_edge, %for.cond67.preheader.for.body72_crit_edge
  %j.1176 = phi i32 [ %inc83, %for.cond67.for.body72_crit_edge ], [ 0, %for.cond67.preheader.for.body72_crit_edge ]
  %arrayidx77 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.1179, i32 5, i32 %j.1176
  %call78 = tail call i32 @amdgpu_ring_test_helper(ptr noundef %arrayidx77) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call78)
  %tobool79.not = icmp eq i32 %call78, 0
  br i1 %tobool79.not, label %for.cond67, label %for.body72.if.end97_crit_edge

for.body72.if.end97_crit_edge:                    ; preds = %for.body72
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end97

for.inc85:                                        ; preds = %for.cond67.for.inc85_crit_edge, %for.cond67.preheader.for.inc85_crit_edge, %for.body50.for.inc85_crit_edge
  %r.2 = phi i32 [ %r.0182, %for.body50.for.inc85_crit_edge ], [ 0, %for.cond67.preheader.for.inc85_crit_edge ], [ 0, %for.cond67.for.inc85_crit_edge ]
  %inc86 = add nuw nsw i32 %i.1179, 1
  %309 = ptrtoint ptr %num_vcn_inst46 to i32
  call void @__asan_load1_noabort(i32 %309)
  %310 = load i8, ptr %num_vcn_inst46, align 1
  %conv47 = zext i8 %310 to i32
  %cmp48 = icmp ult i32 %inc86, %conv47
  br i1 %cmp48, label %for.inc85.for.body50_crit_edge, label %done

for.inc85.for.body50_crit_edge:                   ; preds = %for.inc85
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body50

done:                                             ; preds = %for.inc85
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %r.2)
  %tobool89.not = icmp eq i32 %r.2, 0
  br i1 %tobool89.not, label %done.do.end93_crit_edge, label %done.if.end97_crit_edge

done.if.end97_crit_edge:                          ; preds = %done
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end97

done.do.end93_crit_edge:                          ; preds = %done
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.end93

do.end93:                                         ; preds = %done.do.end93_crit_edge, %for.inc40.do.end93_crit_edge, %vcn_v3_0_start_sriov.exit.do.end93_crit_edge
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %311 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %311)
  %312 = load i32, ptr %pg_flags, align 4
  %and94 = and i32 %312, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and94)
  %tobool95.not = icmp eq i32 %and94, 0
  %cond = select i1 %tobool95.not, ptr @.str.35, ptr @.str.34
  %call96 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.32, ptr noundef nonnull %cond) #10
  br label %if.end97

if.end97:                                         ; preds = %do.end93, %done.if.end97_crit_edge, %for.body72.if.end97_crit_edge, %if.end57.if.end97_crit_edge, %vcn_v3_0_start_sriov.exit.thread, %for.cond44.preheader.if.end97_crit_edge
  %r.3156 = phi i32 [ 0, %do.end93 ], [ %r.2, %done.if.end97_crit_edge ], [ -16, %vcn_v3_0_start_sriov.exit.thread ], [ -1, %for.cond44.preheader.if.end97_crit_edge ], [ %call78, %for.body72.if.end97_crit_edge ], [ %call63, %if.end57.if.end97_crit_edge ]
  ret i32 %r.3156
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_hw_fini(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %idle_work = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 1
  %call = tail call zeroext i1 @cancel_delayed_work_sync(ptr noundef %idle_work) #7
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp62.not = icmp eq i8 %1, 0
  br i1 %cmp62.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %cur_state = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.063 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.063
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and4 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4)
  %tobool5.not = icmp eq i32 %and4, 0
  br i1 %tobool5.not, label %if.then6, label %if.end.for.inc_crit_edge

if.end.for.inc_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.then6:                                         ; preds = %if.end
  %6 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %pg_flags, align 4
  %and7 = and i32 %7, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7)
  %tobool8.not = icmp eq i32 %and7, 0
  br i1 %tobool8.not, label %lor.lhs.false, label %if.then6.if.then38_crit_edge

if.then6.if.then38_crit_edge:                     ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then38

lor.lhs.false:                                    ; preds = %if.then6
  %8 = ptrtoint ptr %cur_state to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %cur_state, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp10.not = icmp eq i32 %9, 0
  br i1 %cmp10.not, label %lor.lhs.false.for.inc_crit_edge, label %cond.false

lor.lhs.false.for.inc_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

cond.false:                                       ; preds = %lor.lhs.false
  %arrayidx33 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.063
  %10 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx33, align 4
  %arrayidx34 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx34, align 4
  %add35 = add i32 %13, 128
  %call36 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add35, i32 noundef 0) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call36)
  %tobool37.not = icmp eq i32 %call36, 0
  br i1 %tobool37.not, label %cond.false.for.inc_crit_edge, label %cond.false.if.then38_crit_edge

cond.false.if.then38_crit_edge:                   ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then38

cond.false.for.inc_crit_edge:                     ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.then38:                                        ; preds = %cond.false.if.then38_crit_edge, %if.then6.if.then38_crit_edge
  %call39 = tail call i32 @vcn_v3_0_set_powergating_state(ptr noundef %handle, i32 noundef 0)
  br label %for.inc

for.inc:                                          ; preds = %if.then38, %cond.false.for.inc_crit_edge, %lor.lhs.false.for.inc_crit_edge, %if.end.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.063, 1
  %14 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %15 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_suspend(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @vcn_v3_0_hw_fini(ptr noundef %handle)
  %call1 = tail call i32 @amdgpu_vcn_suspend(ptr noundef %handle) #7
  ret i32 %call1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_resume(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @amdgpu_vcn_resume(ptr noundef %handle) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %call1 = tail call i32 @vcn_v3_0_hw_init(ptr noundef %handle)
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal zeroext i1 @vcn_v3_0_is_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp43.not = icmp eq i8 %1, 0
  br i1 %cmp43.not, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %ret.048 = phi i32 [ 1, %for.body.lr.ph ], [ %ret.1, %for.inc.for.body_crit_edge ]
  %i.044 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.044
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and3 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3)
  %tobool4.not = icmp eq i32 %and3, 0
  br i1 %tobool4.not, label %if.end.cond.false_crit_edge, label %land.lhs.true

if.end.cond.false_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.end
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool5.not = icmp eq ptr %7, null
  br i1 %tobool5.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true6

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true6:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool10.not = icmp eq ptr %9, null
  br i1 %tobool10.not, label %land.lhs.true6.cond.false_crit_edge, label %cond.true

land.lhs.true6.cond.false_crit_edge:              ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true6
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.044
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 128
  %call = tail call i32 %9(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true6.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.end.cond.false_crit_edge
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.044
  %14 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx20, align 4
  %add21 = add i32 %17, 128
  %call22 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add21, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call22, %cond.false ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %cond)
  %cmp23 = icmp eq i32 %cond, 2
  %conv24 = zext i1 %cmp23 to i32
  %and25 = and i32 %ret.048, %conv24
  br label %for.inc

for.inc:                                          ; preds = %cond.end, %for.body.for.inc_crit_edge
  %ret.1 = phi i32 [ %ret.048, %for.body.for.inc_crit_edge ], [ %and25, %cond.end ]
  %inc = add nuw nsw i32 %i.044, 1
  %18 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %19 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  %ret.0.lcssa = phi i32 [ 1, %entry.for.end_crit_edge ], [ %ret.1, %for.inc.for.end_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %ret.0.lcssa)
  %tobool26 = icmp ne i32 %ret.0.lcssa, 0
  ret i1 %tobool26
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_wait_for_idle(ptr noundef %handle) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp55.not = icmp eq i8 %1, 0
  br i1 %cmp55.not, label %entry.cleanup_crit_edge, label %for.body.lr.ph

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.056 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.056
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  %arrayidx4 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.056
  %4 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx4, align 4
  %arrayidx5 = getelementptr i32, ptr %5, i32 1
  %6 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %arrayidx5, align 4
  %add = add i32 %7, 128
  %call = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add, i32 noundef 0) #7
  %8 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end13.while.cond_crit_edge, %if.end
  %old_.0 = phi i32 [ 0, %if.end ], [ %old_.1, %if.end13.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call, %if.end ], [ %call19, %if.end13.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %9, %if.end ], [ %dec, %if.end13.while.cond_crit_edge ]
  %and6 = and i32 %tmp_.0, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6)
  %cmp7.not.not = icmp eq i32 %and6, 0
  br i1 %cmp7.not.not, label %while.body, label %while.cond.for.inc_crit_edge

while.cond.for.inc_crit_edge:                     ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp9.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp9.not, label %if.else, label %if.then11

if.then11:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %10 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %usec_timeout, align 8
  br label %if.end13

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %12 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %12(i32 noundef 214748) #7
  br label %if.end13

if.end13:                                         ; preds = %if.else, %if.then11
  %old_.1 = phi i32 [ %tmp_.0, %if.then11 ], [ %old_.0, %if.else ]
  %loop.1 = phi i32 [ %11, %if.then11 ], [ %loop.0, %if.else ]
  %13 = ptrtoint ptr %arrayidx4 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %arrayidx4, align 4
  %arrayidx17 = getelementptr i32, ptr %14, i32 1
  %15 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %arrayidx17, align 4
  %add18 = add i32 %16, 128
  %call19 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add18, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool20.not = icmp eq i32 %dec, 0
  br i1 %tobool20.not, label %while.end.thread, label %if.end13.while.cond_crit_edge

if.end13.while.cond_crit_edge:                    ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

while.end.thread:                                 ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #9
  %and23 = and i32 %call19, 2
  %call24 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.056, ptr noundef nonnull @.str.38, i32 noundef 2, i32 noundef %and23) #10
  br label %cleanup

for.inc:                                          ; preds = %while.cond.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.056, 1
  %17 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %18 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.cleanup_crit_edge

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %while.end.thread, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -110, %while.end.thread ], [ 0, %entry.cleanup_crit_edge ], [ 0, %for.inc.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_set_clockgating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp = icmp eq i32 %state, 0
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %0 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %1)
  %cmp154.not = icmp eq i8 %1, 0
  br i1 %cmp154.not, label %entry.cleanup_crit_edge, label %for.body.lr.ph

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.055 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %2 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.055
  %and = and i32 %3, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool4.not = icmp eq i32 %and, 0
  br i1 %tobool4.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.end:                                           ; preds = %for.body
  br i1 %cmp, label %if.then6, label %if.else

if.then6:                                         ; preds = %if.end
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and7 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7)
  %tobool8.not = icmp eq i32 %and7, 0
  br i1 %tobool8.not, label %if.then6.cond.false_crit_edge, label %land.lhs.true

if.then6.cond.false_crit_edge:                    ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then6
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool9.not = icmp eq ptr %7, null
  br i1 %tobool9.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true10

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true10:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool14.not = icmp eq ptr %9, null
  br i1 %tobool14.not, label %land.lhs.true10.cond.false_crit_edge, label %cond.true

land.lhs.true10.cond.false_crit_edge:             ; preds = %land.lhs.true10
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true10
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.055
  %10 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx20, align 4
  %add = add i32 %13, 128
  %call = tail call i32 %9(ptr noundef %handle, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true10.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then6.cond.false_crit_edge
  %arrayidx23 = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.055
  %14 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx23, align 4
  %arrayidx24 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx24, align 4
  %add25 = add i32 %17, 128
  %call26 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add25, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond27 = phi i32 [ %call, %cond.true ], [ %call26, %cond.false ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %cond27)
  %cmp28.not = icmp eq i32 %cond27, 2
  br i1 %cmp28.not, label %if.end31, label %cond.end.cleanup_crit_edge

cond.end.cleanup_crit_edge:                       ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end31:                                         ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v3_0_enable_clock_gating(ptr noundef %handle, i32 noundef %i.055)
  br label %for.inc

if.else:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  tail call fastcc void @vcn_v3_0_disable_clock_gating(ptr noundef %handle, i32 noundef %i.055)
  br label %for.inc

for.inc:                                          ; preds = %if.else, %if.end31, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.055, 1
  %18 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %19 to i32
  %cmp1 = icmp ult i32 %inc, %conv
  br i1 %cmp1, label %for.inc.for.body_crit_edge, label %for.inc.cleanup_crit_edge

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %cond.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ 0, %for.inc.cleanup_crit_edge ], [ -16, %cond.end.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_set_powergating_state(ptr noundef %handle, i32 noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %cur_state2 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 4
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %2 = ptrtoint ptr %cur_state2 to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 1, ptr %cur_state2, align 8
  br label %cleanup

if.end:                                           ; preds = %entry
  %3 = ptrtoint ptr %cur_state2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %cur_state2, align 8
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %state)
  %cmp = icmp eq i32 %4, %state
  br i1 %cmp, label %if.end.cleanup_crit_edge, label %if.end4

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup

if.end4:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %state)
  %cmp5 = icmp eq i32 %state, 0
  br i1 %cmp5, label %if.then6, label %if.else

if.then6:                                         ; preds = %if.end4
  %num_vcn_inst.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %5 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %num_vcn_inst.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %cmp619.not.i = icmp eq i8 %6, 0
  br i1 %cmp619.not.i, label %if.then6.for.end.i_crit_edge, label %for.body.lr.ph.i

if.then6.for.end.i_crit_edge:                     ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

for.body.lr.ph.i:                                 ; preds = %if.then6
  %harvest_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %pg_flags.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %usec_timeout.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.0620.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %7 = ptrtoint ptr %harvest_config.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %harvest_config.i, align 4
  %shl.i = shl nuw i32 1, %i.0620.i
  %and.i = and i32 %8, %shl.i
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end.i:                                         ; preds = %for.body.i
  %9 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %pg_flags.i, align 4
  %and3.i = and i32 %10, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i)
  %tobool4.not.i = icmp eq i32 %and3.i, 0
  %arrayidx7.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.0620.i
  %11 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx8.i = getelementptr i32, ptr %12, i32 1
  %13 = ptrtoint ptr %arrayidx8.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %arrayidx8.i, align 4
  br i1 %tobool4.not.i, label %if.end6.i, label %if.then5.i

if.then5.i:                                       ; preds = %if.end.i
  %add.i.i = add i32 %14, 4
  %call.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i.i, i32 noundef 0) #7
  %15 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond.i.i

while.cond.i.i:                                   ; preds = %if.end.i.i.while.cond.i.i_crit_edge, %if.then5.i
  %loop.0.i.i = phi i32 [ %16, %if.then5.i ], [ %dec.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %tmp_.0.i.i = phi i32 [ %call.i.i, %if.then5.i ], [ %call10.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %old_.0.i.i = phi i32 [ 0, %if.then5.i ], [ %tmp_.0.i.i, %if.end.i.i.while.cond.i.i_crit_edge ]
  %and.i.i = and i32 %tmp_.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and.i.i)
  %cmp.not.i.i = icmp eq i32 %and.i.i, 1
  br i1 %cmp.not.i.i, label %while.cond.i.i.while.end.i.i_crit_edge, label %while.body.i.i

while.cond.i.i.while.end.i.i_crit_edge:           ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end.i.i

while.body.i.i:                                   ; preds = %while.cond.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i.i, i32 %tmp_.0.i.i)
  %cmp3.not.i.i = icmp eq i32 %old_.0.i.i, %tmp_.0.i.i
  br i1 %cmp3.not.i.i, label %if.else.i.i, label %if.then.i.i

if.then.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %17 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end.i.i

if.else.i.i:                                      ; preds = %while.body.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %19 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %19(i32 noundef 214748) #7
  br label %if.end.i.i

if.end.i.i:                                       ; preds = %if.else.i.i, %if.then.i.i
  %loop.1.i.i = phi i32 [ %18, %if.then.i.i ], [ %loop.0.i.i, %if.else.i.i ]
  %20 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx8.i.i = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx8.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx8.i.i, align 4
  %add9.i.i = add i32 %23, 4
  %call10.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add9.i.i, i32 noundef 0) #7
  %dec.i.i = add i32 %loop.1.i.i, -1
  %tobool.not.i.i = icmp eq i32 %dec.i.i, 0
  br i1 %tobool.not.i.i, label %do.end.i.i, label %if.end.i.i.while.cond.i.i_crit_edge

if.end.i.i.while.cond.i.i_crit_edge:              ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i

do.end.i.i:                                       ; preds = %if.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and14.i.i = and i32 %call10.i.i, 3
  %call15.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.19, i32 noundef 1, i32 noundef %and14.i.i) #10
  br label %while.end.i.i

while.end.i.i:                                    ; preds = %do.end.i.i, %while.cond.i.i.while.end.i.i_crit_edge
  %24 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %virt, align 8
  %and20.i.i = and i32 %25, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20.i.i)
  %tobool21.not.i.i = icmp eq i32 %and20.i.i, 0
  br i1 %tobool21.not.i.i, label %while.end.i.i.cond.false.i.i_crit_edge, label %land.lhs.true.i.i

while.end.i.i.cond.false.i.i_crit_edge:           ; preds = %while.end.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true.i.i:                                ; preds = %while.end.i.i
  %26 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %funcs.i.i, align 4
  %tobool22.not.i.i = icmp eq ptr %27, null
  br i1 %tobool22.not.i.i, label %land.lhs.true.i.i.cond.false.i.i_crit_edge, label %land.lhs.true23.i.i

land.lhs.true.i.i.cond.false.i.i_crit_edge:       ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

land.lhs.true23.i.i:                              ; preds = %land.lhs.true.i.i
  %sriov_rreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %27, i32 0, i32 13
  %28 = ptrtoint ptr %sriov_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %sriov_rreg.i.i, align 4
  %tobool27.not.i.i = icmp eq ptr %29, null
  br i1 %tobool27.not.i.i, label %land.lhs.true23.i.i.cond.false.i.i_crit_edge, label %cond.true.i.i

land.lhs.true23.i.i.cond.false.i.i_crit_edge:     ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i

cond.true.i.i:                                    ; preds = %land.lhs.true23.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %30 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx35.i.i = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx35.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx35.i.i, align 4
  %add36.i.i = add i32 %33, 174
  %call37.i.i = tail call i32 %29(ptr noundef %handle, i32 noundef %add36.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i

cond.false.i.i:                                   ; preds = %land.lhs.true23.i.i.cond.false.i.i_crit_edge, %land.lhs.true.i.i.cond.false.i.i_crit_edge, %while.end.i.i.cond.false.i.i_crit_edge
  %34 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx41.i.i = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx41.i.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx41.i.i, align 4
  %add42.i.i = add i32 %37, 174
  %call43.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add42.i.i, i32 noundef 0) #7
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %cond.false.i.i, %cond.true.i.i
  %cond.i.i = phi i32 [ %call37.i.i, %cond.true.i.i ], [ %call43.i.i, %cond.false.i.i ]
  %38 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx51.i.i = getelementptr i32, ptr %39, i32 1
  %40 = ptrtoint ptr %arrayidx51.i.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %arrayidx51.i.i, align 4
  %add52.i.i = add i32 %41, 173
  %call53.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add52.i.i, i32 noundef 0) #7
  %42 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond56.i.i

while.cond56.i.i:                                 ; preds = %if.end64.i.i.while.cond56.i.i_crit_edge, %cond.end.i.i
  %loop54.0.i.i = phi i32 [ %43, %cond.end.i.i ], [ %dec71.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %tmp_47.0.i.i = phi i32 [ %call53.i.i, %cond.end.i.i ], [ %call70.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  %old_46.0.i.i = phi i32 [ 0, %cond.end.i.i ], [ %tmp_47.0.i.i, %if.end64.i.i.while.cond56.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_47.0.i.i, i32 %cond.i.i)
  %cmp58.not.i.i = icmp eq i32 %tmp_47.0.i.i, %cond.i.i
  br i1 %cmp58.not.i.i, label %while.cond56.i.i.while.end81.i.i_crit_edge, label %while.body59.i.i

while.cond56.i.i.while.end81.i.i_crit_edge:       ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end81.i.i

while.body59.i.i:                                 ; preds = %while.cond56.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_46.0.i.i, i32 %tmp_47.0.i.i)
  %cmp60.not.i.i = icmp eq i32 %old_46.0.i.i, %tmp_47.0.i.i
  br i1 %cmp60.not.i.i, label %if.else63.i.i, label %if.then61.i.i

if.then61.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %44 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end64.i.i

if.else63.i.i:                                    ; preds = %while.body59.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %46 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %46(i32 noundef 214748) #7
  br label %if.end64.i.i

if.end64.i.i:                                     ; preds = %if.else63.i.i, %if.then61.i.i
  %loop54.1.i.i = phi i32 [ %45, %if.then61.i.i ], [ %loop54.0.i.i, %if.else63.i.i ]
  %47 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx68.i.i = getelementptr i32, ptr %48, i32 1
  %49 = ptrtoint ptr %arrayidx68.i.i to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %arrayidx68.i.i, align 4
  %add69.i.i = add i32 %50, 173
  %call70.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add69.i.i, i32 noundef 0) #7
  %dec71.i.i = add i32 %loop54.1.i.i, -1
  %tobool72.not.i.i = icmp eq i32 %dec71.i.i, 0
  br i1 %tobool72.not.i.i, label %do.end76.i.i, label %if.end64.i.i.while.cond56.i.i_crit_edge

if.end64.i.i.while.cond56.i.i_crit_edge:          ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond56.i.i

do.end76.i.i:                                     ; preds = %if.end64.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call79.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.50, i32 noundef %cond.i.i, i32 noundef %call70.i.i) #10
  br label %while.end81.i.i

while.end81.i.i:                                  ; preds = %do.end76.i.i, %while.cond56.i.i.while.end81.i.i_crit_edge
  %51 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %virt, align 8
  %and87.i.i = and i32 %52, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and87.i.i)
  %tobool88.not.i.i = icmp eq i32 %and87.i.i, 0
  br i1 %tobool88.not.i.i, label %while.end81.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true89.i.i

while.end81.i.i.cond.false111.i.i_crit_edge:      ; preds = %while.end81.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true89.i.i:                              ; preds = %while.end81.i.i
  %53 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %funcs.i.i, align 4
  %tobool93.not.i.i = icmp eq ptr %54, null
  br i1 %tobool93.not.i.i, label %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, label %land.lhs.true94.i.i

land.lhs.true89.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true89.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

land.lhs.true94.i.i:                              ; preds = %land.lhs.true89.i.i
  %sriov_rreg98.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %54, i32 0, i32 13
  %55 = ptrtoint ptr %sriov_rreg98.i.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %sriov_rreg98.i.i, align 4
  %tobool99.not.i.i = icmp eq ptr %56, null
  br i1 %tobool99.not.i.i, label %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, label %cond.true100.i.i

land.lhs.true94.i.i.cond.false111.i.i_crit_edge:  ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false111.i.i

cond.true100.i.i:                                 ; preds = %land.lhs.true94.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %57 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx108.i.i = getelementptr i32, ptr %58, i32 1
  %59 = ptrtoint ptr %arrayidx108.i.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %arrayidx108.i.i, align 4
  %add109.i.i = add i32 %60, 179
  %call110.i.i = tail call i32 %56(ptr noundef %handle, i32 noundef %add109.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end118.i.i

cond.false111.i.i:                                ; preds = %land.lhs.true94.i.i.cond.false111.i.i_crit_edge, %land.lhs.true89.i.i.cond.false111.i.i_crit_edge, %while.end81.i.i.cond.false111.i.i_crit_edge
  %61 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx115.i.i = getelementptr i32, ptr %62, i32 1
  %63 = ptrtoint ptr %arrayidx115.i.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %arrayidx115.i.i, align 4
  %add116.i.i = add i32 %64, 179
  %call117.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add116.i.i, i32 noundef 0) #7
  br label %cond.end118.i.i

cond.end118.i.i:                                  ; preds = %cond.false111.i.i, %cond.true100.i.i
  %cond119.i.i = phi i32 [ %call110.i.i, %cond.true100.i.i ], [ %call117.i.i, %cond.false111.i.i ]
  %65 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx127.i.i = getelementptr i32, ptr %66, i32 1
  %67 = ptrtoint ptr %arrayidx127.i.i to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %arrayidx127.i.i, align 4
  %add128.i.i = add i32 %68, 178
  %call129.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add128.i.i, i32 noundef 0) #7
  %69 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond132.i.i

while.cond132.i.i:                                ; preds = %if.end140.i.i.while.cond132.i.i_crit_edge, %cond.end118.i.i
  %old_122.0.i.i = phi i32 [ 0, %cond.end118.i.i ], [ %old_122.1.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %tmp_123.0.i.i = phi i32 [ %call129.i.i, %cond.end118.i.i ], [ %call146.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  %loop130.0.i.i = phi i32 [ %70, %cond.end118.i.i ], [ %dec147.i.i, %if.end140.i.i.while.cond132.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_123.0.i.i, i32 %cond119.i.i)
  %cmp134.not.i.i = icmp eq i32 %tmp_123.0.i.i, %cond119.i.i
  br i1 %cmp134.not.i.i, label %while.cond132.i.i.while.end157.i.i_crit_edge, label %while.body135.i.i

while.cond132.i.i.while.end157.i.i_crit_edge:     ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end157.i.i

while.body135.i.i:                                ; preds = %while.cond132.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_122.0.i.i, i32 %tmp_123.0.i.i)
  %cmp136.not.i.i = icmp eq i32 %old_122.0.i.i, %tmp_123.0.i.i
  br i1 %cmp136.not.i.i, label %if.else139.i.i, label %if.then137.i.i

if.then137.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %71 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end140.i.i

if.else139.i.i:                                   ; preds = %while.body135.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %73 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %73(i32 noundef 214748) #7
  br label %if.end140.i.i

if.end140.i.i:                                    ; preds = %if.else139.i.i, %if.then137.i.i
  %old_122.1.i.i = phi i32 [ %tmp_123.0.i.i, %if.then137.i.i ], [ %old_122.0.i.i, %if.else139.i.i ]
  %loop130.1.i.i = phi i32 [ %72, %if.then137.i.i ], [ %loop130.0.i.i, %if.else139.i.i ]
  %74 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx144.i.i = getelementptr i32, ptr %75, i32 1
  %76 = ptrtoint ptr %arrayidx144.i.i to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %arrayidx144.i.i, align 4
  %add145.i.i = add i32 %77, 178
  %call146.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add145.i.i, i32 noundef 0) #7
  %dec147.i.i = add i32 %loop130.1.i.i, -1
  %tobool148.not.i.i = icmp eq i32 %dec147.i.i, 0
  br i1 %tobool148.not.i.i, label %do.end152.i.i, label %if.end140.i.i.while.cond132.i.i_crit_edge

if.end140.i.i.while.cond132.i.i_crit_edge:        ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond132.i.i

do.end152.i.i:                                    ; preds = %if.end140.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call155.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.53, i32 noundef %cond119.i.i, i32 noundef %call146.i.i) #10
  br label %while.end157.i.i

while.end157.i.i:                                 ; preds = %do.end152.i.i, %while.cond132.i.i.while.end157.i.i_crit_edge
  %78 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %virt, align 8
  %and163.i.i = and i32 %79, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and163.i.i)
  %tobool164.not.i.i = icmp eq i32 %and163.i.i, 0
  br i1 %tobool164.not.i.i, label %while.end157.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true165.i.i

while.end157.i.i.cond.false187.i.i_crit_edge:     ; preds = %while.end157.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true165.i.i:                             ; preds = %while.end157.i.i
  %80 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %funcs.i.i, align 4
  %tobool169.not.i.i = icmp eq ptr %81, null
  br i1 %tobool169.not.i.i, label %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, label %land.lhs.true170.i.i

land.lhs.true165.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true165.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

land.lhs.true170.i.i:                             ; preds = %land.lhs.true165.i.i
  %sriov_rreg174.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %81, i32 0, i32 13
  %82 = ptrtoint ptr %sriov_rreg174.i.i to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %sriov_rreg174.i.i, align 4
  %tobool175.not.i.i = icmp eq ptr %83, null
  br i1 %tobool175.not.i.i, label %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, label %cond.true176.i.i

land.lhs.true170.i.i.cond.false187.i.i_crit_edge: ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187.i.i

cond.true176.i.i:                                 ; preds = %land.lhs.true170.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %84 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx184.i.i = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx184.i.i to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx184.i.i, align 4
  %add185.i.i = add i32 %87, 737
  %call186.i.i = tail call i32 %83(ptr noundef %handle, i32 noundef %add185.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end194.i.i

cond.false187.i.i:                                ; preds = %land.lhs.true170.i.i.cond.false187.i.i_crit_edge, %land.lhs.true165.i.i.cond.false187.i.i_crit_edge, %while.end157.i.i.cond.false187.i.i_crit_edge
  %88 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx191.i.i = getelementptr i32, ptr %89, i32 1
  %90 = ptrtoint ptr %arrayidx191.i.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx191.i.i, align 4
  %add192.i.i = add i32 %91, 737
  %call193.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add192.i.i, i32 noundef 0) #7
  br label %cond.end194.i.i

cond.end194.i.i:                                  ; preds = %cond.false187.i.i, %cond.true176.i.i
  %cond195.i.i = phi i32 [ %call186.i.i, %cond.true176.i.i ], [ %call193.i.i, %cond.false187.i.i ]
  %and196.i.i = and i32 %cond195.i.i, 2147483647
  %92 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx204.i.i = getelementptr i32, ptr %93, i32 1
  %94 = ptrtoint ptr %arrayidx204.i.i to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load i32, ptr %arrayidx204.i.i, align 4
  %add205.i.i = add i32 %95, 736
  %call206.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add205.i.i, i32 noundef 0) #7
  %96 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond209.i.i

while.cond209.i.i:                                ; preds = %if.end217.i.i.while.cond209.i.i_crit_edge, %cond.end194.i.i
  %old_199.0.i.i = phi i32 [ 0, %cond.end194.i.i ], [ %old_199.1.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  %tmp_200.0.i.i = phi i32 [ %call206.i.i, %cond.end194.i.i ], [ %call223.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  %loop207.0.i.i = phi i32 [ %97, %cond.end194.i.i ], [ %dec224.i.i, %if.end217.i.i.while.cond209.i.i_crit_edge ]
  call void @__sanitizer_cov_trace_cmp4(i32 %tmp_200.0.i.i, i32 %and196.i.i)
  %cmp211.not.i.i = icmp eq i32 %tmp_200.0.i.i, %and196.i.i
  br i1 %cmp211.not.i.i, label %while.cond209.i.i.while.end234.i.i_crit_edge, label %while.body212.i.i

while.cond209.i.i.while.end234.i.i_crit_edge:     ; preds = %while.cond209.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end234.i.i

while.body212.i.i:                                ; preds = %while.cond209.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_199.0.i.i, i32 %tmp_200.0.i.i)
  %cmp213.not.i.i = icmp eq i32 %old_199.0.i.i, %tmp_200.0.i.i
  br i1 %cmp213.not.i.i, label %if.else216.i.i, label %if.then214.i.i

if.then214.i.i:                                   ; preds = %while.body212.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %98 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end217.i.i

if.else216.i.i:                                   ; preds = %while.body212.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %100 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %100(i32 noundef 214748) #7
  br label %if.end217.i.i

if.end217.i.i:                                    ; preds = %if.else216.i.i, %if.then214.i.i
  %old_199.1.i.i = phi i32 [ %tmp_200.0.i.i, %if.then214.i.i ], [ %old_199.0.i.i, %if.else216.i.i ]
  %loop207.1.i.i = phi i32 [ %99, %if.then214.i.i ], [ %loop207.0.i.i, %if.else216.i.i ]
  %101 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx221.i.i = getelementptr i32, ptr %102, i32 1
  %103 = ptrtoint ptr %arrayidx221.i.i to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load i32, ptr %arrayidx221.i.i, align 4
  %add222.i.i = add i32 %104, 736
  %call223.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add222.i.i, i32 noundef 0) #7
  %dec224.i.i = add i32 %loop207.1.i.i, -1
  %tobool225.not.i.i = icmp eq i32 %dec224.i.i, 0
  br i1 %tobool225.not.i.i, label %do.end229.i.i, label %if.end217.i.i.while.cond209.i.i_crit_edge

if.end217.i.i.while.cond209.i.i_crit_edge:        ; preds = %if.end217.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond209.i.i

do.end229.i.i:                                    ; preds = %if.end217.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %call232.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.56, i32 noundef %and196.i.i, i32 noundef %call223.i.i) #10
  br label %while.end234.i.i

while.end234.i.i:                                 ; preds = %do.end229.i.i, %while.cond209.i.i.while.end234.i.i_crit_edge
  %105 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx245.i.i = getelementptr i32, ptr %106, i32 1
  %107 = ptrtoint ptr %arrayidx245.i.i to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %arrayidx245.i.i, align 4
  %add246.i.i = add i32 %108, 4
  %call247.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add246.i.i, i32 noundef 0) #7
  %109 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond250.i.i

while.cond250.i.i:                                ; preds = %if.end258.i.i.while.cond250.i.i_crit_edge, %while.end234.i.i
  %old_240.0.i.i = phi i32 [ 0, %while.end234.i.i ], [ %old_240.1.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %tmp_241.0.i.i = phi i32 [ %call247.i.i, %while.end234.i.i ], [ %call264.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %loop248.0.i.i = phi i32 [ %110, %while.end234.i.i ], [ %dec265.i.i, %if.end258.i.i.while.cond250.i.i_crit_edge ]
  %and251.i.i = and i32 %tmp_241.0.i.i, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and251.i.i)
  %cmp252.not.i.i = icmp eq i32 %and251.i.i, 1
  br i1 %cmp252.not.i.i, label %while.cond250.i.i.vcn_v3_0_stop_dpg_mode.exit.i_crit_edge, label %while.body253.i.i

while.cond250.i.i.vcn_v3_0_stop_dpg_mode.exit.i_crit_edge: ; preds = %while.cond250.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_stop_dpg_mode.exit.i

while.body253.i.i:                                ; preds = %while.cond250.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_240.0.i.i, i32 %tmp_241.0.i.i)
  %cmp254.not.i.i = icmp eq i32 %old_240.0.i.i, %tmp_241.0.i.i
  br i1 %cmp254.not.i.i, label %if.else257.i.i, label %if.then255.i.i

if.then255.i.i:                                   ; preds = %while.body253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %111 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end258.i.i

if.else257.i.i:                                   ; preds = %while.body253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %113 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %113(i32 noundef 214748) #7
  br label %if.end258.i.i

if.end258.i.i:                                    ; preds = %if.else257.i.i, %if.then255.i.i
  %old_240.1.i.i = phi i32 [ %tmp_241.0.i.i, %if.then255.i.i ], [ %old_240.0.i.i, %if.else257.i.i ]
  %loop248.1.i.i = phi i32 [ %112, %if.then255.i.i ], [ %loop248.0.i.i, %if.else257.i.i ]
  %114 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx262.i.i = getelementptr i32, ptr %115, i32 1
  %116 = ptrtoint ptr %arrayidx262.i.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %arrayidx262.i.i, align 4
  %add263.i.i = add i32 %117, 4
  %call264.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add263.i.i, i32 noundef 0) #7
  %dec265.i.i = add i32 %loop248.1.i.i, -1
  %tobool266.not.i.i = icmp eq i32 %dec265.i.i, 0
  br i1 %tobool266.not.i.i, label %do.end270.i.i, label %if.end258.i.i.while.cond250.i.i_crit_edge

if.end258.i.i.while.cond250.i.i_crit_edge:        ; preds = %if.end258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond250.i.i

do.end270.i.i:                                    ; preds = %if.end258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %and272.i.i = and i32 %call264.i.i, 3
  %call273.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.19, i32 noundef 1, i32 noundef %and272.i.i) #10
  br label %vcn_v3_0_stop_dpg_mode.exit.i

vcn_v3_0_stop_dpg_mode.exit.i:                    ; preds = %do.end270.i.i, %while.cond250.i.i.vcn_v3_0_stop_dpg_mode.exit.i_crit_edge
  %118 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx284.i.i = getelementptr i32, ptr %119, i32 1
  %120 = ptrtoint ptr %arrayidx284.i.i to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load i32, ptr %arrayidx284.i.i, align 4
  %add285.i.i = add i32 %121, 4
  %call286.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add285.i.i, i32 noundef 0) #7
  %and287.i.i = and i32 %call286.i.i, -5
  %122 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx291.i.i = getelementptr i32, ptr %123, i32 1
  %124 = ptrtoint ptr %arrayidx291.i.i to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load i32, ptr %arrayidx291.i.i, align 4
  %add292.i.i = add i32 %125, 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add292.i.i, i32 noundef %and287.i.i, i32 noundef 0) #7
  br label %for.inc.i

if.end6.i:                                        ; preds = %if.end.i
  %add.i = add i32 %14, 128
  %call9.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add.i, i32 noundef 0) #7
  %126 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond.i

while.cond.i:                                     ; preds = %if.end17.i.while.cond.i_crit_edge, %if.end6.i
  %loop.0.i = phi i32 [ %127, %if.end6.i ], [ %dec.i, %if.end17.i.while.cond.i_crit_edge ]
  %tmp_.0.i = phi i32 [ %call9.i, %if.end6.i ], [ %call23.i, %if.end17.i.while.cond.i_crit_edge ]
  %old_.0.i = phi i32 [ 0, %if.end6.i ], [ %tmp_.0.i, %if.end17.i.while.cond.i_crit_edge ]
  %and10.i = and i32 %tmp_.0.i, 7
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and10.i)
  %cmp11.not.i = icmp eq i32 %and10.i, 2
  br i1 %cmp11.not.i, label %if.end36.i, label %while.body.i

while.body.i:                                     ; preds = %while.cond.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i, i32 %tmp_.0.i)
  %cmp13.not.i = icmp eq i32 %old_.0.i, %tmp_.0.i
  br i1 %cmp13.not.i, label %if.else.i, label %if.then15.i

if.then15.i:                                      ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #9
  %128 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end17.i

if.else.i:                                        ; preds = %while.body.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %130 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %130(i32 noundef 214748) #7
  br label %if.end17.i

if.end17.i:                                       ; preds = %if.else.i, %if.then15.i
  %loop.1.i = phi i32 [ %129, %if.then15.i ], [ %loop.0.i, %if.else.i ]
  %131 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx21.i = getelementptr i32, ptr %132, i32 1
  %133 = ptrtoint ptr %arrayidx21.i to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load i32, ptr %arrayidx21.i, align 4
  %add22.i = add i32 %134, 128
  %call23.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add22.i, i32 noundef 0) #7
  %dec.i = add i32 %loop.1.i, -1
  %tobool24.not.i = icmp eq i32 %dec.i, 0
  br i1 %tobool24.not.i, label %while.end.i, label %if.end17.i.while.cond.i_crit_edge

if.end17.i.while.cond.i_crit_edge:                ; preds = %if.end17.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i

while.end.i:                                      ; preds = %if.end17.i
  call void @__sanitizer_cov_trace_pc() #9
  %and28.i = and i32 %call23.i, 7
  %call29.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.38, i32 noundef 2, i32 noundef %and28.i) #10
  br label %cleanup

if.end36.i:                                       ; preds = %while.cond.i
  %135 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx44.i = getelementptr i32, ptr %136, i32 1
  %137 = ptrtoint ptr %arrayidx44.i to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %arrayidx44.i, align 4
  %add45.i = add i32 %138, 1193
  %call46.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add45.i, i32 noundef 0) #7
  %139 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond49.i

while.cond49.i:                                   ; preds = %if.end59.i.while.cond49.i_crit_edge, %if.end36.i
  %old_39.0.i = phi i32 [ 0, %if.end36.i ], [ %old_39.1.i, %if.end59.i.while.cond49.i_crit_edge ]
  %tmp_40.0.i = phi i32 [ %call46.i, %if.end36.i ], [ %call65.i, %if.end59.i.while.cond49.i_crit_edge ]
  %loop47.0.i = phi i32 [ %140, %if.end36.i ], [ %dec66.i, %if.end59.i.while.cond49.i_crit_edge ]
  %and50.i = and i32 %tmp_40.0.i, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 15, i32 %and50.i)
  %cmp51.not.i = icmp eq i32 %and50.i, 15
  br i1 %cmp51.not.i, label %if.end82.i, label %while.body53.i

while.body53.i:                                   ; preds = %while.cond49.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_39.0.i, i32 %tmp_40.0.i)
  %cmp54.not.i = icmp eq i32 %old_39.0.i, %tmp_40.0.i
  br i1 %cmp54.not.i, label %if.else58.i, label %if.then56.i

if.then56.i:                                      ; preds = %while.body53.i
  call void @__sanitizer_cov_trace_pc() #9
  %141 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end59.i

if.else58.i:                                      ; preds = %while.body53.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %143 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %143(i32 noundef 214748) #7
  br label %if.end59.i

if.end59.i:                                       ; preds = %if.else58.i, %if.then56.i
  %old_39.1.i = phi i32 [ %tmp_40.0.i, %if.then56.i ], [ %old_39.0.i, %if.else58.i ]
  %loop47.1.i = phi i32 [ %142, %if.then56.i ], [ %loop47.0.i, %if.else58.i ]
  %144 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx63.i = getelementptr i32, ptr %145, i32 1
  %146 = ptrtoint ptr %arrayidx63.i to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %arrayidx63.i, align 4
  %add64.i = add i32 %147, 1193
  %call65.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add64.i, i32 noundef 0) #7
  %dec66.i = add i32 %loop47.1.i, -1
  %tobool67.not.i = icmp eq i32 %dec66.i, 0
  br i1 %tobool67.not.i, label %while.end76.i, label %if.end59.i.while.cond49.i_crit_edge

if.end59.i.while.cond49.i_crit_edge:              ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond49.i

while.end76.i:                                    ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #9
  %and73.i = and i32 %call65.i, 15
  %call74.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.44, i32 noundef 15, i32 noundef %and73.i) #10
  br label %cleanup

if.end82.i:                                       ; preds = %while.cond49.i
  %148 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load i32, ptr %virt, align 8
  %and83.i = and i32 %149, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and83.i)
  %tobool84.not.i = icmp eq i32 %and83.i, 0
  br i1 %tobool84.not.i, label %if.end82.i.cond.false.i_crit_edge, label %land.lhs.true.i

if.end82.i.cond.false.i_crit_edge:                ; preds = %if.end82.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.end82.i
  %150 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %funcs.i.i, align 4
  %tobool85.not.i = icmp eq ptr %151, null
  br i1 %tobool85.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true86.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true86.i:                                ; preds = %land.lhs.true.i
  %sriov_rreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %151, i32 0, i32 13
  %152 = ptrtoint ptr %sriov_rreg.i to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %sriov_rreg.i, align 4
  %tobool90.not.i = icmp eq ptr %153, null
  br i1 %tobool90.not.i, label %land.lhs.true86.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true86.i.cond.false.i_crit_edge:         ; preds = %land.lhs.true86.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true86.i
  call void @__sanitizer_cov_trace_pc() #9
  %154 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx98.i = getelementptr i32, ptr %155, i32 1
  %156 = ptrtoint ptr %arrayidx98.i to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load i32, ptr %arrayidx98.i, align 4
  %add99.i = add i32 %157, 1190
  %call100.i = tail call i32 %153(ptr noundef %handle, i32 noundef %add99.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true86.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.end82.i.cond.false.i_crit_edge
  %158 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx104.i = getelementptr i32, ptr %159, i32 1
  %160 = ptrtoint ptr %arrayidx104.i to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load i32, ptr %arrayidx104.i, align 4
  %add105.i = add i32 %161, 1190
  %call106.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add105.i, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %cond.i = phi i32 [ %call100.i, %cond.true.i ], [ %call106.i, %cond.false.i ]
  %or.i = or i32 %cond.i, 256
  %162 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %virt, align 8
  %and109.i = and i32 %163, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and109.i)
  %tobool110.not.i = icmp eq i32 %and109.i, 0
  br i1 %tobool110.not.i, label %cond.end.i.cond.false131.i_crit_edge, label %land.lhs.true111.i

cond.end.i.cond.false131.i_crit_edge:             ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false131.i

land.lhs.true111.i:                               ; preds = %cond.end.i
  %164 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %funcs.i.i, align 4
  %tobool115.not.i = icmp eq ptr %165, null
  br i1 %tobool115.not.i, label %land.lhs.true111.i.cond.false131.i_crit_edge, label %land.lhs.true116.i

land.lhs.true111.i.cond.false131.i_crit_edge:     ; preds = %land.lhs.true111.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false131.i

land.lhs.true116.i:                               ; preds = %land.lhs.true111.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %165, i32 0, i32 12
  %166 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool120.not.i = icmp eq ptr %167, null
  br i1 %tobool120.not.i, label %land.lhs.true116.i.cond.false131.i_crit_edge, label %cond.true121.i

land.lhs.true116.i.cond.false131.i_crit_edge:     ; preds = %land.lhs.true116.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false131.i

cond.true121.i:                                   ; preds = %land.lhs.true116.i
  call void @__sanitizer_cov_trace_pc() #9
  %168 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx129.i = getelementptr i32, ptr %169, i32 1
  %170 = ptrtoint ptr %arrayidx129.i to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %arrayidx129.i, align 4
  %add130.i = add i32 %171, 1190
  tail call void %167(ptr noundef %handle, i32 noundef %add130.i, i32 noundef %or.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end137.i

cond.false131.i:                                  ; preds = %land.lhs.true116.i.cond.false131.i_crit_edge, %land.lhs.true111.i.cond.false131.i_crit_edge, %cond.end.i.cond.false131.i_crit_edge
  %172 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx135.i = getelementptr i32, ptr %173, i32 1
  %174 = ptrtoint ptr %arrayidx135.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %arrayidx135.i, align 4
  %add136.i = add i32 %175, 1190
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add136.i, i32 noundef %or.i, i32 noundef 0) #7
  br label %cond.end137.i

cond.end137.i:                                    ; preds = %cond.false131.i, %cond.true121.i
  %176 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx145.i = getelementptr i32, ptr %177, i32 1
  %178 = ptrtoint ptr %arrayidx145.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %arrayidx145.i, align 4
  %add146.i = add i32 %179, 1193
  %call147.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add146.i, i32 noundef 0) #7
  %180 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond150.i

while.cond150.i:                                  ; preds = %if.end160.i.while.cond150.i_crit_edge, %cond.end137.i
  %old_140.0.i = phi i32 [ 0, %cond.end137.i ], [ %old_140.1.i, %if.end160.i.while.cond150.i_crit_edge ]
  %tmp_141.0.i = phi i32 [ %call147.i, %cond.end137.i ], [ %call166.i, %if.end160.i.while.cond150.i_crit_edge ]
  %loop148.0.i = phi i32 [ %181, %cond.end137.i ], [ %dec167.i, %if.end160.i.while.cond150.i_crit_edge ]
  %and151.i = and i32 %tmp_141.0.i, 576
  call void @__sanitizer_cov_trace_const_cmp4(i32 576, i32 %and151.i)
  %cmp152.not.i = icmp eq i32 %and151.i, 576
  br i1 %cmp152.not.i, label %do.body184.i, label %while.body154.i

while.body154.i:                                  ; preds = %while.cond150.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_140.0.i, i32 %tmp_141.0.i)
  %cmp155.not.i = icmp eq i32 %old_140.0.i, %tmp_141.0.i
  br i1 %cmp155.not.i, label %if.else159.i, label %if.then157.i

if.then157.i:                                     ; preds = %while.body154.i
  call void @__sanitizer_cov_trace_pc() #9
  %182 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end160.i

if.else159.i:                                     ; preds = %while.body154.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %184 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %184(i32 noundef 214748) #7
  br label %if.end160.i

if.end160.i:                                      ; preds = %if.else159.i, %if.then157.i
  %old_140.1.i = phi i32 [ %tmp_141.0.i, %if.then157.i ], [ %old_140.0.i, %if.else159.i ]
  %loop148.1.i = phi i32 [ %183, %if.then157.i ], [ %loop148.0.i, %if.else159.i ]
  %185 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx164.i = getelementptr i32, ptr %186, i32 1
  %187 = ptrtoint ptr %arrayidx164.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load i32, ptr %arrayidx164.i, align 4
  %add165.i = add i32 %188, 1193
  %call166.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add165.i, i32 noundef 0) #7
  %dec167.i = add i32 %loop148.1.i, -1
  %tobool168.not.i = icmp eq i32 %dec167.i, 0
  br i1 %tobool168.not.i, label %while.end177.i, label %if.end160.i.while.cond150.i_crit_edge

if.end160.i.while.cond150.i_crit_edge:            ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond150.i

while.end177.i:                                   ; preds = %if.end160.i
  call void @__sanitizer_cov_trace_pc() #9
  %and174.i = and i32 %call166.i, 576
  %call175.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.44, i32 noundef 576, i32 noundef %and174.i) #10
  br label %cleanup

do.body184.i:                                     ; preds = %while.cond150.i
  %189 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx189.i = getelementptr i32, ptr %190, i32 1
  %191 = ptrtoint ptr %arrayidx189.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load i32, ptr %arrayidx189.i, align 4
  %add190.i = add i32 %192, 198
  %call191.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add190.i, i32 noundef 0) #7
  %or193.i = or i32 %call191.i, 8
  %193 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx197.i = getelementptr i32, ptr %194, i32 1
  %195 = ptrtoint ptr %arrayidx197.i to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load i32, ptr %arrayidx197.i, align 4
  %add198.i = add i32 %196, 198
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add198.i, i32 noundef %or193.i, i32 noundef 0) #7
  %197 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx206.i = getelementptr i32, ptr %198, i32 1
  %199 = ptrtoint ptr %arrayidx206.i to i32
  call void @__asan_load4_noabort(i32 %199)
  %200 = load i32, ptr %arrayidx206.i, align 4
  %add207.i = add i32 %200, 342
  %call208.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add207.i, i32 noundef 0) #7
  %or210.i = or i32 %call208.i, 268435456
  %201 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %201)
  %202 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx214.i = getelementptr i32, ptr %202, i32 1
  %203 = ptrtoint ptr %arrayidx214.i to i32
  call void @__asan_load4_noabort(i32 %203)
  %204 = load i32, ptr %arrayidx214.i, align 4
  %add215.i = add i32 %204, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add215.i, i32 noundef %or210.i, i32 noundef 0) #7
  %205 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %205)
  %206 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx223.i = getelementptr i32, ptr %206, i32 1
  %207 = ptrtoint ptr %arrayidx223.i to i32
  call void @__asan_load4_noabort(i32 %207)
  %208 = load i32, ptr %arrayidx223.i, align 4
  %add224.i = add i32 %208, 342
  %call225.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add224.i, i32 noundef 0) #7
  %and226.i = and i32 %call225.i, -513
  %209 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %209)
  %210 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx231.i = getelementptr i32, ptr %210, i32 1
  %211 = ptrtoint ptr %arrayidx231.i to i32
  call void @__asan_load4_noabort(i32 %211)
  %212 = load i32, ptr %arrayidx231.i, align 4
  %add232.i = add i32 %212, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add232.i, i32 noundef %and226.i, i32 noundef 0) #7
  %213 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load i32, ptr %virt, align 8
  %and237.i = and i32 %214, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and237.i)
  %tobool238.not.i = icmp eq i32 %and237.i, 0
  br i1 %tobool238.not.i, label %do.body184.i.cond.false261.i_crit_edge, label %land.lhs.true239.i

do.body184.i.cond.false261.i_crit_edge:           ; preds = %do.body184.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261.i

land.lhs.true239.i:                               ; preds = %do.body184.i
  %215 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load ptr, ptr %funcs.i.i, align 4
  %tobool243.not.i = icmp eq ptr %216, null
  br i1 %tobool243.not.i, label %land.lhs.true239.i.cond.false261.i_crit_edge, label %land.lhs.true244.i

land.lhs.true239.i.cond.false261.i_crit_edge:     ; preds = %land.lhs.true239.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261.i

land.lhs.true244.i:                               ; preds = %land.lhs.true239.i
  %sriov_rreg248.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %216, i32 0, i32 13
  %217 = ptrtoint ptr %sriov_rreg248.i to i32
  call void @__asan_load4_noabort(i32 %217)
  %218 = load ptr, ptr %sriov_rreg248.i, align 4
  %tobool249.not.i = icmp eq ptr %218, null
  br i1 %tobool249.not.i, label %land.lhs.true244.i.cond.false261.i_crit_edge, label %cond.true250.i

land.lhs.true244.i.cond.false261.i_crit_edge:     ; preds = %land.lhs.true244.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false261.i

cond.true250.i:                                   ; preds = %land.lhs.true244.i
  call void @__sanitizer_cov_trace_pc() #9
  %219 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx258.i = getelementptr i32, ptr %220, i32 1
  %221 = ptrtoint ptr %arrayidx258.i to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %arrayidx258.i, align 4
  %add259.i = add i32 %222, 132
  %call260.i = tail call i32 %218(ptr noundef %handle, i32 noundef %add259.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end268.i

cond.false261.i:                                  ; preds = %land.lhs.true244.i.cond.false261.i_crit_edge, %land.lhs.true239.i.cond.false261.i_crit_edge, %do.body184.i.cond.false261.i_crit_edge
  %223 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %223)
  %224 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx265.i = getelementptr i32, ptr %224, i32 1
  %225 = ptrtoint ptr %arrayidx265.i to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %arrayidx265.i, align 4
  %add266.i = add i32 %226, 132
  %call267.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add266.i, i32 noundef 0) #7
  br label %cond.end268.i

cond.end268.i:                                    ; preds = %cond.false261.i, %cond.true250.i
  %cond269.i = phi i32 [ %call260.i, %cond.true250.i ], [ %call267.i, %cond.false261.i ]
  %or270.i = or i32 %cond269.i, 8192
  %227 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load i32, ptr %virt, align 8
  %and273.i = and i32 %228, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and273.i)
  %tobool274.not.i = icmp eq i32 %and273.i, 0
  br i1 %tobool274.not.i, label %cond.end268.i.cond.false296.i_crit_edge, label %land.lhs.true275.i

cond.end268.i.cond.false296.i_crit_edge:          ; preds = %cond.end268.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i

land.lhs.true275.i:                               ; preds = %cond.end268.i
  %229 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load ptr, ptr %funcs.i.i, align 4
  %tobool279.not.i = icmp eq ptr %230, null
  br i1 %tobool279.not.i, label %land.lhs.true275.i.cond.false296.i_crit_edge, label %land.lhs.true280.i

land.lhs.true275.i.cond.false296.i_crit_edge:     ; preds = %land.lhs.true275.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i

land.lhs.true280.i:                               ; preds = %land.lhs.true275.i
  %sriov_wreg284.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %230, i32 0, i32 12
  %231 = ptrtoint ptr %sriov_wreg284.i to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %sriov_wreg284.i, align 4
  %tobool285.not.i = icmp eq ptr %232, null
  br i1 %tobool285.not.i, label %land.lhs.true280.i.cond.false296.i_crit_edge, label %cond.true286.i

land.lhs.true280.i.cond.false296.i_crit_edge:     ; preds = %land.lhs.true280.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false296.i

cond.true286.i:                                   ; preds = %land.lhs.true280.i
  call void @__sanitizer_cov_trace_pc() #9
  %233 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx294.i = getelementptr i32, ptr %234, i32 1
  %235 = ptrtoint ptr %arrayidx294.i to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load i32, ptr %arrayidx294.i, align 4
  %add295.i = add i32 %236, 132
  tail call void %232(ptr noundef %handle, i32 noundef %add295.i, i32 noundef %or270.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end302.i

cond.false296.i:                                  ; preds = %land.lhs.true280.i.cond.false296.i_crit_edge, %land.lhs.true275.i.cond.false296.i_crit_edge, %cond.end268.i.cond.false296.i_crit_edge
  %237 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx300.i = getelementptr i32, ptr %238, i32 1
  %239 = ptrtoint ptr %arrayidx300.i to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %arrayidx300.i, align 4
  %add301.i = add i32 %240, 132
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add301.i, i32 noundef %or270.i, i32 noundef 0) #7
  br label %cond.end302.i

cond.end302.i:                                    ; preds = %cond.false296.i, %cond.true286.i
  %241 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load i32, ptr %virt, align 8
  %and305.i = and i32 %242, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and305.i)
  %tobool306.not.i = icmp eq i32 %and305.i, 0
  br i1 %tobool306.not.i, label %cond.end302.i.cond.false329.i_crit_edge, label %land.lhs.true307.i

cond.end302.i.cond.false329.i_crit_edge:          ; preds = %cond.end302.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329.i

land.lhs.true307.i:                               ; preds = %cond.end302.i
  %243 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load ptr, ptr %funcs.i.i, align 4
  %tobool311.not.i = icmp eq ptr %244, null
  br i1 %tobool311.not.i, label %land.lhs.true307.i.cond.false329.i_crit_edge, label %land.lhs.true312.i

land.lhs.true307.i.cond.false329.i_crit_edge:     ; preds = %land.lhs.true307.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329.i

land.lhs.true312.i:                               ; preds = %land.lhs.true307.i
  %sriov_rreg316.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %244, i32 0, i32 13
  %245 = ptrtoint ptr %sriov_rreg316.i to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %sriov_rreg316.i, align 4
  %tobool317.not.i = icmp eq ptr %246, null
  br i1 %tobool317.not.i, label %land.lhs.true312.i.cond.false329.i_crit_edge, label %cond.true318.i

land.lhs.true312.i.cond.false329.i_crit_edge:     ; preds = %land.lhs.true312.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false329.i

cond.true318.i:                                   ; preds = %land.lhs.true312.i
  call void @__sanitizer_cov_trace_pc() #9
  %247 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx326.i = getelementptr i32, ptr %248, i32 1
  %249 = ptrtoint ptr %arrayidx326.i to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load i32, ptr %arrayidx326.i, align 4
  %add327.i = add i32 %250, 132
  %call328.i = tail call i32 %246(ptr noundef %handle, i32 noundef %add327.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end336.i

cond.false329.i:                                  ; preds = %land.lhs.true312.i.cond.false329.i_crit_edge, %land.lhs.true307.i.cond.false329.i_crit_edge, %cond.end302.i.cond.false329.i_crit_edge
  %251 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %251)
  %252 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx333.i = getelementptr i32, ptr %252, i32 1
  %253 = ptrtoint ptr %arrayidx333.i to i32
  call void @__asan_load4_noabort(i32 %253)
  %254 = load i32, ptr %arrayidx333.i, align 4
  %add334.i = add i32 %254, 132
  %call335.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add334.i, i32 noundef 0) #7
  br label %cond.end336.i

cond.end336.i:                                    ; preds = %cond.false329.i, %cond.true318.i
  %cond337.i = phi i32 [ %call328.i, %cond.true318.i ], [ %call335.i, %cond.false329.i ]
  %or338.i = or i32 %cond337.i, 4
  %255 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %255)
  %256 = load i32, ptr %virt, align 8
  %and341.i = and i32 %256, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and341.i)
  %tobool342.not.i = icmp eq i32 %and341.i, 0
  br i1 %tobool342.not.i, label %cond.end336.i.cond.false364.i_crit_edge, label %land.lhs.true343.i

cond.end336.i.cond.false364.i_crit_edge:          ; preds = %cond.end336.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false364.i

land.lhs.true343.i:                               ; preds = %cond.end336.i
  %257 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %257)
  %258 = load ptr, ptr %funcs.i.i, align 4
  %tobool347.not.i = icmp eq ptr %258, null
  br i1 %tobool347.not.i, label %land.lhs.true343.i.cond.false364.i_crit_edge, label %land.lhs.true348.i

land.lhs.true343.i.cond.false364.i_crit_edge:     ; preds = %land.lhs.true343.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false364.i

land.lhs.true348.i:                               ; preds = %land.lhs.true343.i
  %sriov_wreg352.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %258, i32 0, i32 12
  %259 = ptrtoint ptr %sriov_wreg352.i to i32
  call void @__asan_load4_noabort(i32 %259)
  %260 = load ptr, ptr %sriov_wreg352.i, align 4
  %tobool353.not.i = icmp eq ptr %260, null
  br i1 %tobool353.not.i, label %land.lhs.true348.i.cond.false364.i_crit_edge, label %cond.true354.i

land.lhs.true348.i.cond.false364.i_crit_edge:     ; preds = %land.lhs.true348.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false364.i

cond.true354.i:                                   ; preds = %land.lhs.true348.i
  call void @__sanitizer_cov_trace_pc() #9
  %261 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %261)
  %262 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx362.i = getelementptr i32, ptr %262, i32 1
  %263 = ptrtoint ptr %arrayidx362.i to i32
  call void @__asan_load4_noabort(i32 %263)
  %264 = load i32, ptr %arrayidx362.i, align 4
  %add363.i = add i32 %264, 132
  tail call void %260(ptr noundef %handle, i32 noundef %add363.i, i32 noundef %or338.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end370.i

cond.false364.i:                                  ; preds = %land.lhs.true348.i.cond.false364.i_crit_edge, %land.lhs.true343.i.cond.false364.i_crit_edge, %cond.end336.i.cond.false364.i_crit_edge
  %265 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %265)
  %266 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx368.i = getelementptr i32, ptr %266, i32 1
  %267 = ptrtoint ptr %arrayidx368.i to i32
  call void @__asan_load4_noabort(i32 %267)
  %268 = load i32, ptr %arrayidx368.i, align 4
  %add369.i = add i32 %268, 132
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add369.i, i32 noundef %or338.i, i32 noundef 0) #7
  br label %cond.end370.i

cond.end370.i:                                    ; preds = %cond.false364.i, %cond.true354.i
  %269 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %269)
  %270 = load i32, ptr %virt, align 8
  %and373.i = and i32 %270, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and373.i)
  %tobool374.not.i = icmp eq i32 %and373.i, 0
  br i1 %tobool374.not.i, label %cond.end370.i.cond.false396.i_crit_edge, label %land.lhs.true375.i

cond.end370.i.cond.false396.i_crit_edge:          ; preds = %cond.end370.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false396.i

land.lhs.true375.i:                               ; preds = %cond.end370.i
  %271 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load ptr, ptr %funcs.i.i, align 4
  %tobool379.not.i = icmp eq ptr %272, null
  br i1 %tobool379.not.i, label %land.lhs.true375.i.cond.false396.i_crit_edge, label %land.lhs.true380.i

land.lhs.true375.i.cond.false396.i_crit_edge:     ; preds = %land.lhs.true375.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false396.i

land.lhs.true380.i:                               ; preds = %land.lhs.true375.i
  %sriov_wreg384.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %272, i32 0, i32 12
  %273 = ptrtoint ptr %sriov_wreg384.i to i32
  call void @__asan_load4_noabort(i32 %273)
  %274 = load ptr, ptr %sriov_wreg384.i, align 4
  %tobool385.not.i = icmp eq ptr %274, null
  br i1 %tobool385.not.i, label %land.lhs.true380.i.cond.false396.i_crit_edge, label %cond.true386.i

land.lhs.true380.i.cond.false396.i_crit_edge:     ; preds = %land.lhs.true380.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false396.i

cond.true386.i:                                   ; preds = %land.lhs.true380.i
  call void @__sanitizer_cov_trace_pc() #9
  %275 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %275)
  %276 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx394.i = getelementptr i32, ptr %276, i32 1
  %277 = ptrtoint ptr %arrayidx394.i to i32
  call void @__asan_load4_noabort(i32 %277)
  %278 = load i32, ptr %arrayidx394.i, align 4
  %add395.i = add i32 %278, 128
  tail call void %274(ptr noundef %handle, i32 noundef %add395.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end402.i

cond.false396.i:                                  ; preds = %land.lhs.true380.i.cond.false396.i_crit_edge, %land.lhs.true375.i.cond.false396.i_crit_edge, %cond.end370.i.cond.false396.i_crit_edge
  %279 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %279)
  %280 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx400.i = getelementptr i32, ptr %280, i32 1
  %281 = ptrtoint ptr %arrayidx400.i to i32
  call void @__asan_load4_noabort(i32 %281)
  %282 = load i32, ptr %arrayidx400.i, align 4
  %add401.i = add i32 %282, 128
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add401.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end402.i

cond.end402.i:                                    ; preds = %cond.false396.i, %cond.true386.i
  tail call fastcc void @vcn_v3_0_enable_clock_gating(ptr noundef %handle, i32 noundef %i.0620.i) #7
  %283 = ptrtoint ptr %pg_flags.i to i32
  call void @__asan_load4_noabort(i32 %283)
  %284 = load i32, ptr %pg_flags.i, align 4
  %and.i587.i = and i32 %284, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i587.i)
  %tobool.not.i588.i = icmp eq i32 %and.i587.i, 0
  br i1 %tobool.not.i588.i, label %cond.end402.i.for.inc.i_crit_edge, label %if.then.i590.i

cond.end402.i.for.inc.i_crit_edge:                ; preds = %cond.end402.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.then.i590.i:                                   ; preds = %cond.end402.i
  %285 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %285)
  %286 = load i32, ptr %virt, align 8
  %and1.i.i = and i32 %286, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1.i.i)
  %tobool2.not.i.i = icmp eq i32 %and1.i.i, 0
  br i1 %tobool2.not.i.i, label %if.then.i590.i.cond.false.i597.i_crit_edge, label %land.lhs.true.i592.i

if.then.i590.i.cond.false.i597.i_crit_edge:       ; preds = %if.then.i590.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i597.i

land.lhs.true.i592.i:                             ; preds = %if.then.i590.i
  %287 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %287)
  %288 = load ptr, ptr %funcs.i.i, align 4
  %tobool3.not.i.i = icmp eq ptr %288, null
  br i1 %tobool3.not.i.i, label %land.lhs.true.i592.i.cond.false.i597.i_crit_edge, label %land.lhs.true4.i.i

land.lhs.true.i592.i.cond.false.i597.i_crit_edge: ; preds = %land.lhs.true.i592.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i597.i

land.lhs.true4.i.i:                               ; preds = %land.lhs.true.i592.i
  %sriov_rreg.i593.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %288, i32 0, i32 13
  %289 = ptrtoint ptr %sriov_rreg.i593.i to i32
  call void @__asan_load4_noabort(i32 %289)
  %290 = load ptr, ptr %sriov_rreg.i593.i, align 4
  %tobool8.not.i.i = icmp eq ptr %290, null
  br i1 %tobool8.not.i.i, label %land.lhs.true4.i.i.cond.false.i597.i_crit_edge, label %cond.true.i596.i

land.lhs.true4.i.i.cond.false.i597.i_crit_edge:   ; preds = %land.lhs.true4.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i597.i

cond.true.i596.i:                                 ; preds = %land.lhs.true4.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %291 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %291)
  %292 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx14.i.i = getelementptr i32, ptr %292, i32 1
  %293 = ptrtoint ptr %arrayidx14.i.i to i32
  call void @__asan_load4_noabort(i32 %293)
  %294 = load i32, ptr %arrayidx14.i.i, align 4
  %add.i594.i = add i32 %294, 4
  %call.i595.i = tail call i32 %290(ptr noundef %handle, i32 noundef %add.i594.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i599.i

cond.false.i597.i:                                ; preds = %land.lhs.true4.i.i.cond.false.i597.i_crit_edge, %land.lhs.true.i592.i.cond.false.i597.i_crit_edge, %if.then.i590.i.cond.false.i597.i_crit_edge
  %295 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %295)
  %296 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx18.i.i = getelementptr i32, ptr %296, i32 1
  %297 = ptrtoint ptr %arrayidx18.i.i to i32
  call void @__asan_load4_noabort(i32 %297)
  %298 = load i32, ptr %arrayidx18.i.i, align 4
  %add19.i.i = add i32 %298, 4
  %call20.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add19.i.i, i32 noundef 0) #7
  br label %cond.end.i599.i

cond.end.i599.i:                                  ; preds = %cond.false.i597.i, %cond.true.i596.i
  %cond.i598.i = phi i32 [ %call.i595.i, %cond.true.i596.i ], [ %call20.i.i, %cond.false.i597.i ]
  %and21.i.i = and i32 %cond.i598.i, -4
  %or.i.i = or i32 %and21.i.i, 1
  %299 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %299)
  %300 = load i32, ptr %virt, align 8
  %and24.i.i = and i32 %300, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and24.i.i)
  %tobool25.not.i.i = icmp eq i32 %and24.i.i, 0
  br i1 %tobool25.not.i.i, label %cond.end.i599.i.cond.false46.i.i_crit_edge, label %land.lhs.true26.i.i

cond.end.i599.i.cond.false46.i.i_crit_edge:       ; preds = %cond.end.i599.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46.i.i

land.lhs.true26.i.i:                              ; preds = %cond.end.i599.i
  %301 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %301)
  %302 = load ptr, ptr %funcs.i.i, align 4
  %tobool30.not.i.i = icmp eq ptr %302, null
  br i1 %tobool30.not.i.i, label %land.lhs.true26.i.i.cond.false46.i.i_crit_edge, label %land.lhs.true31.i.i

land.lhs.true26.i.i.cond.false46.i.i_crit_edge:   ; preds = %land.lhs.true26.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46.i.i

land.lhs.true31.i.i:                              ; preds = %land.lhs.true26.i.i
  %sriov_wreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %302, i32 0, i32 12
  %303 = ptrtoint ptr %sriov_wreg.i.i to i32
  call void @__asan_load4_noabort(i32 %303)
  %304 = load ptr, ptr %sriov_wreg.i.i, align 4
  %tobool35.not.i.i = icmp eq ptr %304, null
  br i1 %tobool35.not.i.i, label %land.lhs.true31.i.i.cond.false46.i.i_crit_edge, label %cond.true36.i.i

land.lhs.true31.i.i.cond.false46.i.i_crit_edge:   ; preds = %land.lhs.true31.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false46.i.i

cond.true36.i.i:                                  ; preds = %land.lhs.true31.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %305 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %305)
  %306 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx44.i.i = getelementptr i32, ptr %306, i32 1
  %307 = ptrtoint ptr %arrayidx44.i.i to i32
  call void @__asan_load4_noabort(i32 %307)
  %308 = load i32, ptr %arrayidx44.i.i, align 4
  %add45.i.i = add i32 %308, 4
  tail call void %304(ptr noundef %handle, i32 noundef %add45.i.i, i32 noundef %or.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end52.i.i

cond.false46.i.i:                                 ; preds = %land.lhs.true31.i.i.cond.false46.i.i_crit_edge, %land.lhs.true26.i.i.cond.false46.i.i_crit_edge, %cond.end.i599.i.cond.false46.i.i_crit_edge
  %309 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %309)
  %310 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx50.i.i = getelementptr i32, ptr %310, i32 1
  %311 = ptrtoint ptr %arrayidx50.i.i to i32
  call void @__asan_load4_noabort(i32 %311)
  %312 = load i32, ptr %arrayidx50.i.i, align 4
  %add51.i.i = add i32 %312, 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add51.i.i, i32 noundef %or.i.i, i32 noundef 0) #7
  br label %cond.end52.i.i

cond.end52.i.i:                                   ; preds = %cond.false46.i.i, %cond.true36.i.i
  %313 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %313)
  %314 = load i32, ptr %virt, align 8
  %and55.i.i = and i32 %314, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55.i.i)
  %tobool56.not.i.i = icmp eq i32 %and55.i.i, 0
  br i1 %tobool56.not.i.i, label %cond.end52.i.i.cond.false78.i.i_crit_edge, label %land.lhs.true57.i.i

cond.end52.i.i.cond.false78.i.i_crit_edge:        ; preds = %cond.end52.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78.i.i

land.lhs.true57.i.i:                              ; preds = %cond.end52.i.i
  %315 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load ptr, ptr %funcs.i.i, align 4
  %tobool61.not.i.i = icmp eq ptr %316, null
  br i1 %tobool61.not.i.i, label %land.lhs.true57.i.i.cond.false78.i.i_crit_edge, label %land.lhs.true62.i.i

land.lhs.true57.i.i.cond.false78.i.i_crit_edge:   ; preds = %land.lhs.true57.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78.i.i

land.lhs.true62.i.i:                              ; preds = %land.lhs.true57.i.i
  %sriov_wreg66.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %316, i32 0, i32 12
  %317 = ptrtoint ptr %sriov_wreg66.i.i to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load ptr, ptr %sriov_wreg66.i.i, align 4
  %tobool67.not.i.i = icmp eq ptr %318, null
  br i1 %tobool67.not.i.i, label %land.lhs.true62.i.i.cond.false78.i.i_crit_edge, label %cond.true68.i.i

land.lhs.true62.i.i.cond.false78.i.i_crit_edge:   ; preds = %land.lhs.true62.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false78.i.i

cond.true68.i.i:                                  ; preds = %land.lhs.true62.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %319 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx76.i.i = getelementptr i32, ptr %320, i32 1
  %321 = ptrtoint ptr %arrayidx76.i.i to i32
  call void @__asan_load4_noabort(i32 %321)
  %322 = load i32, ptr %arrayidx76.i.i, align 4
  tail call void %318(ptr noundef %handle, i32 noundef %322, i32 noundef 707439274, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end84.i.i

cond.false78.i.i:                                 ; preds = %land.lhs.true62.i.i.cond.false78.i.i_crit_edge, %land.lhs.true57.i.i.cond.false78.i.i_crit_edge, %cond.end52.i.i.cond.false78.i.i_crit_edge
  %323 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %323)
  %324 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx82.i.i = getelementptr i32, ptr %324, i32 1
  %325 = ptrtoint ptr %arrayidx82.i.i to i32
  call void @__asan_load4_noabort(i32 %325)
  %326 = load i32, ptr %arrayidx82.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %326, i32 noundef 707439274, i32 noundef 0) #7
  br label %cond.end84.i.i

cond.end84.i.i:                                   ; preds = %cond.false78.i.i, %cond.true68.i.i
  %327 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %327)
  %328 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx88.i.i = getelementptr i32, ptr %328, i32 1
  %329 = ptrtoint ptr %arrayidx88.i.i to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load i32, ptr %arrayidx88.i.i, align 4
  %add89.i.i = add i32 %330, 1
  %call90.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add89.i.i, i32 noundef 0) #7
  %331 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load i32, ptr %usec_timeout.i.i, align 8
  br label %while.cond.i605.i

while.cond.i605.i:                                ; preds = %if.end.i610.i.while.cond.i605.i_crit_edge, %cond.end84.i.i
  %old_.0.i601.i = phi i32 [ 0, %cond.end84.i.i ], [ %old_.1.i.i, %if.end.i610.i.while.cond.i605.i_crit_edge ]
  %tmp_.0.i602.i = phi i32 [ %call90.i.i, %cond.end84.i.i ], [ %call100.i.i, %if.end.i610.i.while.cond.i605.i_crit_edge ]
  %loop.0.i603.i = phi i32 [ %332, %cond.end84.i.i ], [ %dec.i609.i, %if.end.i610.i.while.cond.i605.i_crit_edge ]
  %and91.i.i = and i32 %tmp_.0.i602.i, 1061158911
  call void @__sanitizer_cov_trace_const_cmp4(i32 707439274, i32 %and91.i.i)
  %cmp.not.i604.i = icmp eq i32 %and91.i.i, 707439274
  br i1 %cmp.not.i604.i, label %while.cond.i605.i.for.inc.i_crit_edge, label %while.body.i606.i

while.cond.i605.i.for.inc.i_crit_edge:            ; preds = %while.cond.i605.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

while.body.i606.i:                                ; preds = %while.cond.i605.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i601.i, i32 %tmp_.0.i602.i)
  %cmp92.not.i.i = icmp eq i32 %old_.0.i601.i, %tmp_.0.i602.i
  br i1 %cmp92.not.i.i, label %if.else.i607.i, label %if.then93.i.i

if.then93.i.i:                                    ; preds = %while.body.i606.i
  call void @__sanitizer_cov_trace_pc() #9
  %333 = ptrtoint ptr %usec_timeout.i.i to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load i32, ptr %usec_timeout.i.i, align 8
  br label %if.end.i610.i

if.else.i607.i:                                   ; preds = %while.body.i606.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %335 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %335(i32 noundef 214748) #7
  br label %if.end.i610.i

if.end.i610.i:                                    ; preds = %if.else.i607.i, %if.then93.i.i
  %old_.1.i.i = phi i32 [ %tmp_.0.i602.i, %if.then93.i.i ], [ %old_.0.i601.i, %if.else.i607.i ]
  %loop.1.i608.i = phi i32 [ %334, %if.then93.i.i ], [ %loop.0.i603.i, %if.else.i607.i ]
  %336 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %336)
  %337 = load ptr, ptr %arrayidx7.i, align 4
  %arrayidx98.i.i = getelementptr i32, ptr %337, i32 1
  %338 = ptrtoint ptr %arrayidx98.i.i to i32
  call void @__asan_load4_noabort(i32 %338)
  %339 = load i32, ptr %arrayidx98.i.i, align 4
  %add99.i.i = add i32 %339, 1
  %call100.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add99.i.i, i32 noundef 0) #7
  %dec.i609.i = add i32 %loop.1.i608.i, -1
  %tobool101.not.i.i = icmp eq i32 %dec.i609.i, 0
  br i1 %tobool101.not.i.i, label %do.end.i611.i, label %if.end.i610.i.while.cond.i605.i_crit_edge

if.end.i610.i.while.cond.i605.i_crit_edge:        ; preds = %if.end.i610.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i605.i

do.end.i611.i:                                    ; preds = %if.end.i610.i
  call void @__sanitizer_cov_trace_pc() #9
  %and104.i.i = and i32 %call100.i.i, 1061158911
  %call105.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.0620.i, ptr noundef nonnull @.str.60, i32 noundef 707439274, i32 noundef %and104.i.i) #10
  br label %for.inc.i

for.inc.i:                                        ; preds = %do.end.i611.i, %while.cond.i605.i.for.inc.i_crit_edge, %cond.end402.i.for.inc.i_crit_edge, %vcn_v3_0_stop_dpg_mode.exit.i, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw nsw i32 %i.0620.i, 1
  %340 = ptrtoint ptr %num_vcn_inst.i to i32
  call void @__asan_load1_noabort(i32 %340)
  %341 = load i8, ptr %num_vcn_inst.i, align 1
  %conv.i = zext i8 %341 to i32
  %cmp.i = icmp ult i32 %inc.i, %conv.i
  br i1 %cmp.i, label %for.inc.i.for.body.i_crit_edge, label %for.inc.i.for.end.i_crit_edge

for.inc.i.for.end.i_crit_edge:                    ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.end.i

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

for.end.i:                                        ; preds = %for.inc.i.for.end.i_crit_edge, %if.then6.for.end.i_crit_edge
  %dpm_enabled.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 98, i32 13
  %342 = ptrtoint ptr %dpm_enabled.i to i32
  call void @__asan_load1_noabort(i32 %342)
  %343 = load i8, ptr %dpm_enabled.i, align 8, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %343)
  %tobool403.not.i = icmp eq i8 %343, 0
  br i1 %tobool403.not.i, label %for.end.i.if.then10_crit_edge, label %if.then404.i

for.end.i.if.then10_crit_edge:                    ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then10

if.then404.i:                                     ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %handle, i1 noundef zeroext false) #7
  br label %if.then10

if.else:                                          ; preds = %if.end4
  %dpm_enabled.i23 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 98, i32 13
  %344 = ptrtoint ptr %dpm_enabled.i23 to i32
  call void @__asan_load1_noabort(i32 %344)
  %345 = load i8, ptr %dpm_enabled.i23, align 8, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %345)
  %tobool.not.i24 = icmp eq i8 %345, 0
  br i1 %tobool.not.i24, label %if.else.if.end.i26_crit_edge, label %if.then.i

if.else.if.end.i26_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end.i26

if.then.i:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  tail call void @amdgpu_dpm_enable_uvd(ptr noundef %handle, i1 noundef zeroext true) #7
  br label %if.end.i26

if.end.i26:                                       ; preds = %if.then.i, %if.else.if.end.i26_crit_edge
  %num_vcn_inst.i25 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 6
  %346 = ptrtoint ptr %num_vcn_inst.i25 to i32
  call void @__asan_load1_noabort(i32 %346)
  %347 = load i8, ptr %num_vcn_inst.i25, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %347)
  %cmp1965.not.i = icmp eq i8 %347, 0
  br i1 %cmp1965.not.i, label %if.end.i26.if.then10_crit_edge, label %for.body.lr.ph.i31

if.end.i26.if.then10_crit_edge:                   ; preds = %if.end.i26
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then10

for.body.lr.ph.i31:                               ; preds = %if.end.i26
  %harvest_config.i27 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 13
  %pg_flags.i28 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 100
  %indirect_sram.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 5
  %funcs.i.i29 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 2, i32 15
  %usec_timeout.i.i30 = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 11
  %fw.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 2
  %firmware.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112
  %load_type.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 112, i32 1
  %gb_addr_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %handle, i32 0, i32 106, i32 1, i32 23
  %arrayidx971.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 172, i32 16
  br label %for.body.i34

for.body.i34:                                     ; preds = %for.inc1379.i.for.body.i34_crit_edge, %for.body.lr.ph.i31
  %i.01967.i = phi i32 [ 0, %for.body.lr.ph.i31 ], [ %inc1380.i, %for.inc1379.i.for.body.i34_crit_edge ]
  %348 = ptrtoint ptr %harvest_config.i27 to i32
  call void @__asan_load4_noabort(i32 %348)
  %349 = load i32, ptr %harvest_config.i27, align 4
  %shl.i32 = shl nuw i32 1, %i.01967.i
  %and.i33 = and i32 %349, %shl.i32
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i33)
  %tobool3.not.i = icmp eq i32 %and.i33, 0
  br i1 %tobool3.not.i, label %if.end5.i, label %for.body.i34.for.inc1379.i_crit_edge

for.body.i34.for.inc1379.i_crit_edge:             ; preds = %for.body.i34
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc1379.i

if.end5.i:                                        ; preds = %for.body.i34
  %350 = ptrtoint ptr %pg_flags.i28 to i32
  call void @__asan_load4_noabort(i32 %350)
  %351 = load i32, ptr %pg_flags.i28, align 4
  %and6.i = and i32 %351, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6.i)
  %tobool7.not.i = icmp eq i32 %and6.i, 0
  br i1 %tobool7.not.i, label %if.end11.i, label %if.then8.i

if.then8.i:                                       ; preds = %if.end5.i
  call void @__sanitizer_cov_trace_pc() #9
  %352 = ptrtoint ptr %indirect_sram.i to i32
  call void @__asan_load1_noabort(i32 %352)
  %353 = load i8, ptr %indirect_sram.i, align 4, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %353)
  %tobool10.i = icmp ne i8 %353, 0
  tail call fastcc void @vcn_v3_0_start_dpg_mode(ptr noundef %handle, i32 noundef %i.01967.i, i1 noundef zeroext %tobool10.i) #7
  br label %for.inc1379.i

if.end11.i:                                       ; preds = %if.end5.i
  %and.i.i35 = and i32 %351, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i35)
  %tobool.not.i.i36 = icmp eq i32 %and.i.i35, 0
  %354 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %354)
  %355 = load i32, ptr %virt, align 8
  %and47.i.i = and i32 %355, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and47.i.i)
  %tobool48.not.i.i = icmp eq i32 %and47.i.i, 0
  br i1 %tobool.not.i.i36, label %if.else44.i.i, label %if.then.i.i37

if.then.i.i37:                                    ; preds = %if.end11.i
  br i1 %tobool48.not.i.i, label %if.then.i.i37.cond.false.i.i46_crit_edge, label %land.lhs.true.i.i39

if.then.i.i37.cond.false.i.i46_crit_edge:         ; preds = %if.then.i.i37
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i46

land.lhs.true.i.i39:                              ; preds = %if.then.i.i37
  %356 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load ptr, ptr %funcs.i.i29, align 4
  %tobool3.not.i.i38 = icmp eq ptr %357, null
  br i1 %tobool3.not.i.i38, label %land.lhs.true.i.i39.cond.false.i.i46_crit_edge, label %land.lhs.true4.i.i42

land.lhs.true.i.i39.cond.false.i.i46_crit_edge:   ; preds = %land.lhs.true.i.i39
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i46

land.lhs.true4.i.i42:                             ; preds = %land.lhs.true.i.i39
  %sriov_wreg.i.i40 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %357, i32 0, i32 12
  %358 = ptrtoint ptr %sriov_wreg.i.i40 to i32
  call void @__asan_load4_noabort(i32 %358)
  %359 = load ptr, ptr %sriov_wreg.i.i40, align 4
  %tobool8.not.i.i41 = icmp eq ptr %359, null
  br i1 %tobool8.not.i.i41, label %land.lhs.true4.i.i42.cond.false.i.i46_crit_edge, label %cond.true.i.i44

land.lhs.true4.i.i42.cond.false.i.i46_crit_edge:  ; preds = %land.lhs.true4.i.i42
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i.i46

cond.true.i.i44:                                  ; preds = %land.lhs.true4.i.i42
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx13.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %360 = ptrtoint ptr %arrayidx13.i.i to i32
  call void @__asan_load4_noabort(i32 %360)
  %361 = load ptr, ptr %arrayidx13.i.i, align 4
  %arrayidx14.i.i43 = getelementptr i32, ptr %361, i32 1
  %362 = ptrtoint ptr %arrayidx14.i.i43 to i32
  call void @__asan_load4_noabort(i32 %362)
  %363 = load i32, ptr %arrayidx14.i.i43, align 4
  tail call void %359(ptr noundef %handle, i32 noundef %363, i32 noundef 707435173, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i.i48

cond.false.i.i46:                                 ; preds = %land.lhs.true4.i.i42.cond.false.i.i46_crit_edge, %land.lhs.true.i.i39.cond.false.i.i46_crit_edge, %if.then.i.i37.cond.false.i.i46_crit_edge
  %arrayidx17.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %364 = ptrtoint ptr %arrayidx17.i.i to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load ptr, ptr %arrayidx17.i.i, align 4
  %arrayidx18.i.i45 = getelementptr i32, ptr %365, i32 1
  %366 = ptrtoint ptr %arrayidx18.i.i45 to i32
  call void @__asan_load4_noabort(i32 %366)
  %367 = load i32, ptr %arrayidx18.i.i45, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %367, i32 noundef 707435173, i32 noundef 0) #7
  br label %cond.end.i.i48

cond.end.i.i48:                                   ; preds = %cond.false.i.i46, %cond.true.i.i44
  %arrayidx22.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %368 = ptrtoint ptr %arrayidx22.i.i to i32
  call void @__asan_load4_noabort(i32 %368)
  %369 = load ptr, ptr %arrayidx22.i.i, align 4
  %arrayidx23.i.i = getelementptr i32, ptr %369, i32 1
  %370 = ptrtoint ptr %arrayidx23.i.i to i32
  call void @__asan_load4_noabort(i32 %370)
  %371 = load i32, ptr %arrayidx23.i.i, align 4
  %add24.i.i = add i32 %371, 1
  %call.i.i47 = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add24.i.i, i32 noundef 0) #7
  %372 = ptrtoint ptr %usec_timeout.i.i30 to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load i32, ptr %usec_timeout.i.i30, align 8
  br label %while.cond.i.i53

while.cond.i.i53:                                 ; preds = %if.end.i.i59.while.cond.i.i53_crit_edge, %cond.end.i.i48
  %loop.0.i.i49 = phi i32 [ %373, %cond.end.i.i48 ], [ %dec.i.i57, %if.end.i.i59.while.cond.i.i53_crit_edge ]
  %tmp_.0.i.i50 = phi i32 [ %call.i.i47, %cond.end.i.i48 ], [ %call34.i.i, %if.end.i.i59.while.cond.i.i53_crit_edge ]
  %old_.0.i.i51 = phi i32 [ 0, %cond.end.i.i48 ], [ %tmp_.0.i.i50, %if.end.i.i59.while.cond.i.i53_crit_edge ]
  %and25.i.i = and i32 %tmp_.0.i.i50, 1061158911
  call void @__sanitizer_cov_trace_const_cmp4(i32 707431072, i32 %and25.i.i)
  %cmp.not.i.i52 = icmp eq i32 %and25.i.i, 707431072
  br i1 %cmp.not.i.i52, label %while.cond.i.i53.if.end118.i.i_crit_edge, label %while.body.i.i54

while.cond.i.i53.if.end118.i.i_crit_edge:         ; preds = %while.cond.i.i53
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end118.i.i

while.body.i.i54:                                 ; preds = %while.cond.i.i53
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0.i.i51, i32 %tmp_.0.i.i50)
  %cmp26.not.i.i = icmp eq i32 %old_.0.i.i51, %tmp_.0.i.i50
  br i1 %cmp26.not.i.i, label %if.else.i.i55, label %if.then27.i.i

if.then27.i.i:                                    ; preds = %while.body.i.i54
  call void @__sanitizer_cov_trace_pc() #9
  %374 = ptrtoint ptr %usec_timeout.i.i30 to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load i32, ptr %usec_timeout.i.i30, align 8
  br label %if.end.i.i59

if.else.i.i55:                                    ; preds = %while.body.i.i54
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %376 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %376(i32 noundef 214748) #7
  br label %if.end.i.i59

if.end.i.i59:                                     ; preds = %if.else.i.i55, %if.then27.i.i
  %loop.1.i.i56 = phi i32 [ %375, %if.then27.i.i ], [ %loop.0.i.i49, %if.else.i.i55 ]
  %377 = ptrtoint ptr %arrayidx22.i.i to i32
  call void @__asan_load4_noabort(i32 %377)
  %378 = load ptr, ptr %arrayidx22.i.i, align 4
  %arrayidx32.i.i = getelementptr i32, ptr %378, i32 1
  %379 = ptrtoint ptr %arrayidx32.i.i to i32
  call void @__asan_load4_noabort(i32 %379)
  %380 = load i32, ptr %arrayidx32.i.i, align 4
  %add33.i.i = add i32 %380, 1
  %call34.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add33.i.i, i32 noundef 0) #7
  %dec.i.i57 = add i32 %loop.1.i.i56, -1
  %tobool35.not.i.i58 = icmp eq i32 %dec.i.i57, 0
  br i1 %tobool35.not.i.i58, label %if.end.i.i59.if.end118.sink.split.i.i_crit_edge, label %if.end.i.i59.while.cond.i.i53_crit_edge

if.end.i.i59.while.cond.i.i53_crit_edge:          ; preds = %if.end.i.i59
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond.i.i53

if.end.i.i59.if.end118.sink.split.i.i_crit_edge:  ; preds = %if.end.i.i59
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end118.sink.split.i.i

if.else44.i.i:                                    ; preds = %if.end11.i
  br i1 %tobool48.not.i.i, label %if.else44.i.i.cond.false70.i.i_crit_edge, label %land.lhs.true49.i.i

if.else44.i.i.cond.false70.i.i_crit_edge:         ; preds = %if.else44.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i.i

land.lhs.true49.i.i:                              ; preds = %if.else44.i.i
  %381 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %381)
  %382 = load ptr, ptr %funcs.i.i29, align 4
  %tobool53.not.i.i = icmp eq ptr %382, null
  br i1 %tobool53.not.i.i, label %land.lhs.true49.i.i.cond.false70.i.i_crit_edge, label %land.lhs.true54.i.i

land.lhs.true49.i.i.cond.false70.i.i_crit_edge:   ; preds = %land.lhs.true49.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i.i

land.lhs.true54.i.i:                              ; preds = %land.lhs.true49.i.i
  %sriov_wreg58.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %382, i32 0, i32 12
  %383 = ptrtoint ptr %sriov_wreg58.i.i to i32
  call void @__asan_load4_noabort(i32 %383)
  %384 = load ptr, ptr %sriov_wreg58.i.i, align 4
  %tobool59.not.i.i = icmp eq ptr %384, null
  br i1 %tobool59.not.i.i, label %land.lhs.true54.i.i.cond.false70.i.i_crit_edge, label %cond.true60.i.i

land.lhs.true54.i.i.cond.false70.i.i_crit_edge:   ; preds = %land.lhs.true54.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false70.i.i

cond.true60.i.i:                                  ; preds = %land.lhs.true54.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx67.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %385 = ptrtoint ptr %arrayidx67.i.i to i32
  call void @__asan_load4_noabort(i32 %385)
  %386 = load ptr, ptr %arrayidx67.i.i, align 4
  %arrayidx68.i.i60 = getelementptr i32, ptr %386, i32 1
  %387 = ptrtoint ptr %arrayidx68.i.i60 to i32
  call void @__asan_load4_noabort(i32 %387)
  %388 = load i32, ptr %arrayidx68.i.i60, align 4
  tail call void %384(ptr noundef %handle, i32 noundef %388, i32 noundef 353719637, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end76.i.i

cond.false70.i.i:                                 ; preds = %land.lhs.true54.i.i.cond.false70.i.i_crit_edge, %land.lhs.true49.i.i.cond.false70.i.i_crit_edge, %if.else44.i.i.cond.false70.i.i_crit_edge
  %arrayidx73.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %389 = ptrtoint ptr %arrayidx73.i.i to i32
  call void @__asan_load4_noabort(i32 %389)
  %390 = load ptr, ptr %arrayidx73.i.i, align 4
  %arrayidx74.i.i = getelementptr i32, ptr %390, i32 1
  %391 = ptrtoint ptr %arrayidx74.i.i to i32
  call void @__asan_load4_noabort(i32 %391)
  %392 = load i32, ptr %arrayidx74.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %392, i32 noundef 353719637, i32 noundef 0) #7
  br label %cond.end76.i.i

cond.end76.i.i:                                   ; preds = %cond.false70.i.i, %cond.true60.i.i
  %arrayidx83.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %393 = ptrtoint ptr %arrayidx83.i.i to i32
  call void @__asan_load4_noabort(i32 %393)
  %394 = load ptr, ptr %arrayidx83.i.i, align 4
  %arrayidx84.i.i = getelementptr i32, ptr %394, i32 1
  %395 = ptrtoint ptr %arrayidx84.i.i to i32
  call void @__asan_load4_noabort(i32 %395)
  %396 = load i32, ptr %arrayidx84.i.i, align 4
  %add85.i.i = add i32 %396, 1
  %call86.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add85.i.i, i32 noundef 0) #7
  %397 = ptrtoint ptr %usec_timeout.i.i30 to i32
  call void @__asan_load4_noabort(i32 %397)
  %398 = load i32, ptr %usec_timeout.i.i30, align 8
  br label %while.cond89.i.i

while.cond89.i.i:                                 ; preds = %if.end97.i.i.while.cond89.i.i_crit_edge, %cond.end76.i.i
  %old_79.0.i.i = phi i32 [ 0, %cond.end76.i.i ], [ %old_79.1.i.i, %if.end97.i.i.while.cond89.i.i_crit_edge ]
  %tmp_80.0.i.i = phi i32 [ %call86.i.i, %cond.end76.i.i ], [ %call103.i.i, %if.end97.i.i.while.cond89.i.i_crit_edge ]
  %loop87.0.i.i = phi i32 [ %398, %cond.end76.i.i ], [ %dec104.i.i, %if.end97.i.i.while.cond89.i.i_crit_edge ]
  %and90.i.i = and i32 %tmp_80.0.i.i, 1061158911
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and90.i.i)
  %cmp91.not.i.i = icmp eq i32 %and90.i.i, 0
  br i1 %cmp91.not.i.i, label %while.cond89.i.i.if.end118.i.i_crit_edge, label %while.body92.i.i

while.cond89.i.i.if.end118.i.i_crit_edge:         ; preds = %while.cond89.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end118.i.i

while.body92.i.i:                                 ; preds = %while.cond89.i.i
  call void @__sanitizer_cov_trace_cmp4(i32 %old_79.0.i.i, i32 %tmp_80.0.i.i)
  %cmp93.not.i.i = icmp eq i32 %old_79.0.i.i, %tmp_80.0.i.i
  br i1 %cmp93.not.i.i, label %if.else96.i.i, label %if.then94.i.i

if.then94.i.i:                                    ; preds = %while.body92.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %399 = ptrtoint ptr %usec_timeout.i.i30 to i32
  call void @__asan_load4_noabort(i32 %399)
  %400 = load i32, ptr %usec_timeout.i.i30, align 8
  br label %if.end97.i.i

if.else96.i.i:                                    ; preds = %while.body92.i.i
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %401 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %401(i32 noundef 214748) #7
  br label %if.end97.i.i

if.end97.i.i:                                     ; preds = %if.else96.i.i, %if.then94.i.i
  %old_79.1.i.i = phi i32 [ %tmp_80.0.i.i, %if.then94.i.i ], [ %old_79.0.i.i, %if.else96.i.i ]
  %loop87.1.i.i = phi i32 [ %400, %if.then94.i.i ], [ %loop87.0.i.i, %if.else96.i.i ]
  %402 = ptrtoint ptr %arrayidx83.i.i to i32
  call void @__asan_load4_noabort(i32 %402)
  %403 = load ptr, ptr %arrayidx83.i.i, align 4
  %arrayidx101.i.i = getelementptr i32, ptr %403, i32 1
  %404 = ptrtoint ptr %arrayidx101.i.i to i32
  call void @__asan_load4_noabort(i32 %404)
  %405 = load i32, ptr %arrayidx101.i.i, align 4
  %add102.i.i = add i32 %405, 1
  %call103.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add102.i.i, i32 noundef 0) #7
  %dec104.i.i = add i32 %loop87.1.i.i, -1
  %tobool105.not.i.i = icmp eq i32 %dec104.i.i, 0
  br i1 %tobool105.not.i.i, label %if.end97.i.i.if.end118.sink.split.i.i_crit_edge, label %if.end97.i.i.while.cond89.i.i_crit_edge

if.end97.i.i.while.cond89.i.i_crit_edge:          ; preds = %if.end97.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond89.i.i

if.end97.i.i.if.end118.sink.split.i.i_crit_edge:  ; preds = %if.end97.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end118.sink.split.i.i

if.end118.sink.split.i.i:                         ; preds = %if.end97.i.i.if.end118.sink.split.i.i_crit_edge, %if.end.i.i59.if.end118.sink.split.i.i_crit_edge
  %call103.lcssa.sink.i.i = phi i32 [ %call103.i.i, %if.end97.i.i.if.end118.sink.split.i.i_crit_edge ], [ %call34.i.i, %if.end.i.i59.if.end118.sink.split.i.i_crit_edge ]
  %.sink.i.i = phi i32 [ 0, %if.end97.i.i.if.end118.sink.split.i.i_crit_edge ], [ 707431072, %if.end.i.i59.if.end118.sink.split.i.i_crit_edge ]
  %and111.i.i = and i32 %call103.lcssa.sink.i.i, 1061158911
  %call112.i.i = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %i.01967.i, ptr noundef nonnull @.str.60, i32 noundef %.sink.i.i, i32 noundef %and111.i.i) #10
  br label %if.end118.i.i

if.end118.i.i:                                    ; preds = %if.end118.sink.split.i.i, %while.cond89.i.i.if.end118.i.i_crit_edge, %while.cond.i.i53.if.end118.i.i_crit_edge
  %406 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load i32, ptr %virt, align 8
  %and121.i.i = and i32 %407, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and121.i.i)
  %tobool122.not.i.i = icmp eq i32 %and121.i.i, 0
  br i1 %tobool122.not.i.i, label %if.end118.i.i.cond.false144.i.i_crit_edge, label %land.lhs.true123.i.i

if.end118.i.i.cond.false144.i.i_crit_edge:        ; preds = %if.end118.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false144.i.i

land.lhs.true123.i.i:                             ; preds = %if.end118.i.i
  %408 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %408)
  %409 = load ptr, ptr %funcs.i.i29, align 4
  %tobool127.not.i.i = icmp eq ptr %409, null
  br i1 %tobool127.not.i.i, label %land.lhs.true123.i.i.cond.false144.i.i_crit_edge, label %land.lhs.true128.i.i

land.lhs.true123.i.i.cond.false144.i.i_crit_edge: ; preds = %land.lhs.true123.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false144.i.i

land.lhs.true128.i.i:                             ; preds = %land.lhs.true123.i.i
  %sriov_rreg.i.i61 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %409, i32 0, i32 13
  %410 = ptrtoint ptr %sriov_rreg.i.i61 to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load ptr, ptr %sriov_rreg.i.i61, align 4
  %tobool132.not.i.i = icmp eq ptr %411, null
  br i1 %tobool132.not.i.i, label %land.lhs.true128.i.i.cond.false144.i.i_crit_edge, label %cond.true133.i.i

land.lhs.true128.i.i.cond.false144.i.i_crit_edge: ; preds = %land.lhs.true128.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false144.i.i

cond.true133.i.i:                                 ; preds = %land.lhs.true128.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx140.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %412 = ptrtoint ptr %arrayidx140.i.i to i32
  call void @__asan_load4_noabort(i32 %412)
  %413 = load ptr, ptr %arrayidx140.i.i, align 4
  %arrayidx141.i.i = getelementptr i32, ptr %413, i32 1
  %414 = ptrtoint ptr %arrayidx141.i.i to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load i32, ptr %arrayidx141.i.i, align 4
  %add142.i.i = add i32 %415, 4
  %call143.i.i = tail call i32 %411(ptr noundef %handle, i32 noundef %add142.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end151.i.i

cond.false144.i.i:                                ; preds = %land.lhs.true128.i.i.cond.false144.i.i_crit_edge, %land.lhs.true123.i.i.cond.false144.i.i_crit_edge, %if.end118.i.i.cond.false144.i.i_crit_edge
  %arrayidx147.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %416 = ptrtoint ptr %arrayidx147.i.i to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load ptr, ptr %arrayidx147.i.i, align 4
  %arrayidx148.i.i = getelementptr i32, ptr %417, i32 1
  %418 = ptrtoint ptr %arrayidx148.i.i to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load i32, ptr %arrayidx148.i.i, align 4
  %add149.i.i = add i32 %419, 4
  %call150.i.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add149.i.i, i32 noundef 0) #7
  br label %cond.end151.i.i

cond.end151.i.i:                                  ; preds = %cond.false144.i.i, %cond.true133.i.i
  %cond.i.i62 = phi i32 [ %call143.i.i, %cond.true133.i.i ], [ %call150.i.i, %cond.false144.i.i ]
  %and152.i.i = and i32 %cond.i.i62, -260
  %420 = ptrtoint ptr %pg_flags.i28 to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load i32, ptr %pg_flags.i28, align 4
  %and154.i.i = and i32 %421, 16384
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and154.i.i)
  %tobool155.not.i.i = icmp eq i32 %and154.i.i, 0
  %or.i.i63 = or i32 %and152.i.i, 258
  %spec.select.i.i = select i1 %tobool155.not.i.i, i32 %and152.i.i, i32 %or.i.i63
  %422 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load i32, ptr %virt, align 8
  %and160.i.i = and i32 %423, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and160.i.i)
  %tobool161.not.i.i = icmp eq i32 %and160.i.i, 0
  br i1 %tobool161.not.i.i, label %cond.end151.i.i.cond.false183.i.i_crit_edge, label %land.lhs.true162.i.i

cond.end151.i.i.cond.false183.i.i_crit_edge:      ; preds = %cond.end151.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183.i.i

land.lhs.true162.i.i:                             ; preds = %cond.end151.i.i
  %424 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %funcs.i.i29, align 4
  %tobool166.not.i.i = icmp eq ptr %425, null
  br i1 %tobool166.not.i.i, label %land.lhs.true162.i.i.cond.false183.i.i_crit_edge, label %land.lhs.true167.i.i

land.lhs.true162.i.i.cond.false183.i.i_crit_edge: ; preds = %land.lhs.true162.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183.i.i

land.lhs.true167.i.i:                             ; preds = %land.lhs.true162.i.i
  %sriov_wreg171.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %425, i32 0, i32 12
  %426 = ptrtoint ptr %sriov_wreg171.i.i to i32
  call void @__asan_load4_noabort(i32 %426)
  %427 = load ptr, ptr %sriov_wreg171.i.i, align 4
  %tobool172.not.i.i = icmp eq ptr %427, null
  br i1 %tobool172.not.i.i, label %land.lhs.true167.i.i.cond.false183.i.i_crit_edge, label %cond.true173.i.i

land.lhs.true167.i.i.cond.false183.i.i_crit_edge: ; preds = %land.lhs.true167.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false183.i.i

cond.true173.i.i:                                 ; preds = %land.lhs.true167.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx180.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %428 = ptrtoint ptr %arrayidx180.i.i to i32
  call void @__asan_load4_noabort(i32 %428)
  %429 = load ptr, ptr %arrayidx180.i.i, align 4
  %arrayidx181.i.i = getelementptr i32, ptr %429, i32 1
  %430 = ptrtoint ptr %arrayidx181.i.i to i32
  call void @__asan_load4_noabort(i32 %430)
  %431 = load i32, ptr %arrayidx181.i.i, align 4
  %add182.i.i = add i32 %431, 4
  tail call void %427(ptr noundef %handle, i32 noundef %add182.i.i, i32 noundef %spec.select.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v3_0_disable_static_power_gating.exit.i

cond.false183.i.i:                                ; preds = %land.lhs.true167.i.i.cond.false183.i.i_crit_edge, %land.lhs.true162.i.i.cond.false183.i.i_crit_edge, %cond.end151.i.i.cond.false183.i.i_crit_edge
  %arrayidx186.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %432 = ptrtoint ptr %arrayidx186.i.i to i32
  call void @__asan_load4_noabort(i32 %432)
  %433 = load ptr, ptr %arrayidx186.i.i, align 4
  %arrayidx187.i.i = getelementptr i32, ptr %433, i32 1
  %434 = ptrtoint ptr %arrayidx187.i.i to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load i32, ptr %arrayidx187.i.i, align 4
  %add188.i.i = add i32 %435, 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add188.i.i, i32 noundef %spec.select.i.i, i32 noundef 0) #7
  br label %vcn_v3_0_disable_static_power_gating.exit.i

vcn_v3_0_disable_static_power_gating.exit.i:      ; preds = %cond.false183.i.i, %cond.true173.i.i
  %436 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load i32, ptr %virt, align 8
  %and12.i = and i32 %437, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and12.i)
  %tobool13.not.i = icmp eq i32 %and12.i, 0
  br i1 %tobool13.not.i, label %vcn_v3_0_disable_static_power_gating.exit.i.cond.false.i68_crit_edge, label %land.lhs.true.i64

vcn_v3_0_disable_static_power_gating.exit.i.cond.false.i68_crit_edge: ; preds = %vcn_v3_0_disable_static_power_gating.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i68

land.lhs.true.i64:                                ; preds = %vcn_v3_0_disable_static_power_gating.exit.i
  %438 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %438)
  %439 = load ptr, ptr %funcs.i.i29, align 4
  %tobool14.not.i = icmp eq ptr %439, null
  br i1 %tobool14.not.i, label %land.lhs.true.i64.cond.false.i68_crit_edge, label %land.lhs.true15.i

land.lhs.true.i64.cond.false.i68_crit_edge:       ; preds = %land.lhs.true.i64
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i68

land.lhs.true15.i:                                ; preds = %land.lhs.true.i64
  %sriov_rreg.i65 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %439, i32 0, i32 13
  %440 = ptrtoint ptr %sriov_rreg.i65 to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load ptr, ptr %sriov_rreg.i65, align 4
  %tobool19.not.i = icmp eq ptr %441, null
  br i1 %tobool19.not.i, label %land.lhs.true15.i.cond.false.i68_crit_edge, label %cond.true.i67

land.lhs.true15.i.cond.false.i68_crit_edge:       ; preds = %land.lhs.true15.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i68

cond.true.i67:                                    ; preds = %land.lhs.true15.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx24.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %442 = ptrtoint ptr %arrayidx24.i to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load ptr, ptr %arrayidx24.i, align 4
  %arrayidx25.i = getelementptr i32, ptr %443, i32 1
  %444 = ptrtoint ptr %arrayidx25.i to i32
  call void @__asan_load4_noabort(i32 %444)
  %445 = load i32, ptr %arrayidx25.i, align 4
  %add.i66 = add i32 %445, 128
  %call26.i = tail call i32 %441(ptr noundef %handle, i32 noundef %add.i66, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i71

cond.false.i68:                                   ; preds = %land.lhs.true15.i.cond.false.i68_crit_edge, %land.lhs.true.i64.cond.false.i68_crit_edge, %vcn_v3_0_disable_static_power_gating.exit.i.cond.false.i68_crit_edge
  %arrayidx29.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %446 = ptrtoint ptr %arrayidx29.i to i32
  call void @__asan_load4_noabort(i32 %446)
  %447 = load ptr, ptr %arrayidx29.i, align 4
  %arrayidx30.i = getelementptr i32, ptr %447, i32 1
  %448 = ptrtoint ptr %arrayidx30.i to i32
  call void @__asan_load4_noabort(i32 %448)
  %449 = load i32, ptr %arrayidx30.i, align 4
  %add31.i = add i32 %449, 128
  %call32.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add31.i, i32 noundef 0) #7
  br label %cond.end.i71

cond.end.i71:                                     ; preds = %cond.false.i68, %cond.true.i67
  %cond.i69 = phi i32 [ %call26.i, %cond.true.i67 ], [ %call32.i, %cond.false.i68 ]
  %or.i70 = or i32 %cond.i69, 4
  %450 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %450)
  %451 = load i32, ptr %virt, align 8
  %and35.i = and i32 %451, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and35.i)
  %tobool36.not.i = icmp eq i32 %and35.i, 0
  br i1 %tobool36.not.i, label %cond.end.i71.cond.false57.i_crit_edge, label %land.lhs.true37.i

cond.end.i71.cond.false57.i_crit_edge:            ; preds = %cond.end.i71
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false57.i

land.lhs.true37.i:                                ; preds = %cond.end.i71
  %452 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %452)
  %453 = load ptr, ptr %funcs.i.i29, align 4
  %tobool41.not.i = icmp eq ptr %453, null
  br i1 %tobool41.not.i, label %land.lhs.true37.i.cond.false57.i_crit_edge, label %land.lhs.true42.i

land.lhs.true37.i.cond.false57.i_crit_edge:       ; preds = %land.lhs.true37.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false57.i

land.lhs.true42.i:                                ; preds = %land.lhs.true37.i
  %sriov_wreg.i72 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %453, i32 0, i32 12
  %454 = ptrtoint ptr %sriov_wreg.i72 to i32
  call void @__asan_load4_noabort(i32 %454)
  %455 = load ptr, ptr %sriov_wreg.i72, align 4
  %tobool46.not.i = icmp eq ptr %455, null
  br i1 %tobool46.not.i, label %land.lhs.true42.i.cond.false57.i_crit_edge, label %cond.true47.i

land.lhs.true42.i.cond.false57.i_crit_edge:       ; preds = %land.lhs.true42.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false57.i

cond.true47.i:                                    ; preds = %land.lhs.true42.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx54.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %456 = ptrtoint ptr %arrayidx54.i to i32
  call void @__asan_load4_noabort(i32 %456)
  %457 = load ptr, ptr %arrayidx54.i, align 4
  %arrayidx55.i = getelementptr i32, ptr %457, i32 1
  %458 = ptrtoint ptr %arrayidx55.i to i32
  call void @__asan_load4_noabort(i32 %458)
  %459 = load i32, ptr %arrayidx55.i, align 4
  %add56.i = add i32 %459, 128
  tail call void %455(ptr noundef %handle, i32 noundef %add56.i, i32 noundef %or.i70, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end63.i

cond.false57.i:                                   ; preds = %land.lhs.true42.i.cond.false57.i_crit_edge, %land.lhs.true37.i.cond.false57.i_crit_edge, %cond.end.i71.cond.false57.i_crit_edge
  %arrayidx60.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %460 = ptrtoint ptr %arrayidx60.i to i32
  call void @__asan_load4_noabort(i32 %460)
  %461 = load ptr, ptr %arrayidx60.i, align 4
  %arrayidx61.i = getelementptr i32, ptr %461, i32 1
  %462 = ptrtoint ptr %arrayidx61.i to i32
  call void @__asan_load4_noabort(i32 %462)
  %463 = load i32, ptr %arrayidx61.i, align 4
  %add62.i = add i32 %463, 128
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add62.i, i32 noundef %or.i70, i32 noundef 0) #7
  br label %cond.end63.i

cond.end63.i:                                     ; preds = %cond.false57.i, %cond.true47.i
  tail call fastcc void @vcn_v3_0_disable_clock_gating(ptr noundef %handle, i32 noundef %i.01967.i) #7
  %arrayidx66.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 130, i32 16, i32 %i.01967.i
  %464 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx67.i = getelementptr i32, ptr %465, i32 1
  %466 = ptrtoint ptr %arrayidx67.i to i32
  call void @__asan_load4_noabort(i32 %466)
  %467 = load i32, ptr %arrayidx67.i, align 4
  %add68.i = add i32 %467, 342
  %call69.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add68.i, i32 noundef 0) #7
  %or71.i = or i32 %call69.i, 512
  %468 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %468)
  %469 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx75.i = getelementptr i32, ptr %469, i32 1
  %470 = ptrtoint ptr %arrayidx75.i to i32
  call void @__asan_load4_noabort(i32 %470)
  %471 = load i32, ptr %arrayidx75.i, align 4
  %add76.i = add i32 %471, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add76.i, i32 noundef %or71.i, i32 noundef 0) #7
  %472 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %472)
  %473 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx82.i = getelementptr i32, ptr %473, i32 1
  %474 = ptrtoint ptr %arrayidx82.i to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load i32, ptr %arrayidx82.i, align 4
  %add83.i = add i32 %475, 161
  %call84.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add83.i, i32 noundef 0) #7
  %and85.i = and i32 %call84.i, -3
  %476 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx90.i = getelementptr i32, ptr %477, i32 1
  %478 = ptrtoint ptr %arrayidx90.i to i32
  call void @__asan_load4_noabort(i32 %478)
  %479 = load i32, ptr %arrayidx90.i, align 4
  %add91.i = add i32 %479, 161
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add91.i, i32 noundef %and85.i, i32 noundef 0) #7
  %480 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %480)
  %481 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx99.i = getelementptr i32, ptr %481, i32 1
  %482 = ptrtoint ptr %arrayidx99.i to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load i32, ptr %arrayidx99.i, align 4
  %add100.i = add i32 %483, 1190
  %call101.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add100.i, i32 noundef 0) #7
  %and102.i = and i32 %call101.i, -257
  %484 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx107.i = getelementptr i32, ptr %485, i32 1
  %486 = ptrtoint ptr %arrayidx107.i to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load i32, ptr %arrayidx107.i, align 4
  %add108.i = add i32 %487, 1190
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add108.i, i32 noundef %and102.i, i32 noundef 0) #7
  %488 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %virt, align 8
  %and113.i = and i32 %489, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and113.i)
  %tobool114.not.i = icmp eq i32 %and113.i, 0
  br i1 %tobool114.not.i, label %cond.end63.i.cond.false137.i_crit_edge, label %land.lhs.true115.i

cond.end63.i.cond.false137.i_crit_edge:           ; preds = %cond.end63.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false137.i

land.lhs.true115.i:                               ; preds = %cond.end63.i
  %490 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load ptr, ptr %funcs.i.i29, align 4
  %tobool119.not.i = icmp eq ptr %491, null
  br i1 %tobool119.not.i, label %land.lhs.true115.i.cond.false137.i_crit_edge, label %land.lhs.true120.i

land.lhs.true115.i.cond.false137.i_crit_edge:     ; preds = %land.lhs.true115.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false137.i

land.lhs.true120.i:                               ; preds = %land.lhs.true115.i
  %sriov_rreg124.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %491, i32 0, i32 13
  %492 = ptrtoint ptr %sriov_rreg124.i to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load ptr, ptr %sriov_rreg124.i, align 4
  %tobool125.not.i = icmp eq ptr %493, null
  br i1 %tobool125.not.i, label %land.lhs.true120.i.cond.false137.i_crit_edge, label %cond.true126.i

land.lhs.true120.i.cond.false137.i_crit_edge:     ; preds = %land.lhs.true120.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false137.i

cond.true126.i:                                   ; preds = %land.lhs.true120.i
  call void @__sanitizer_cov_trace_pc() #9
  %494 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %494)
  %495 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx134.i = getelementptr i32, ptr %495, i32 1
  %496 = ptrtoint ptr %arrayidx134.i to i32
  call void @__asan_load4_noabort(i32 %496)
  %497 = load i32, ptr %arrayidx134.i, align 4
  %add135.i = add i32 %497, 132
  %call136.i = tail call i32 %493(ptr noundef %handle, i32 noundef %add135.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end144.i

cond.false137.i:                                  ; preds = %land.lhs.true120.i.cond.false137.i_crit_edge, %land.lhs.true115.i.cond.false137.i_crit_edge, %cond.end63.i.cond.false137.i_crit_edge
  %498 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %498)
  %499 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx141.i = getelementptr i32, ptr %499, i32 1
  %500 = ptrtoint ptr %arrayidx141.i to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load i32, ptr %arrayidx141.i, align 4
  %add142.i = add i32 %501, 132
  %call143.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add142.i, i32 noundef 0) #7
  br label %cond.end144.i

cond.end144.i:                                    ; preds = %cond.false137.i, %cond.true126.i
  %cond145.i = phi i32 [ %call136.i, %cond.true126.i ], [ %call143.i, %cond.false137.i ]
  %and147.i = and i32 %cond145.i, -8197
  %502 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load i32, ptr %virt, align 8
  %and150.i = and i32 %503, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and150.i)
  %tobool151.not.i = icmp eq i32 %and150.i, 0
  br i1 %tobool151.not.i, label %cond.end144.i.cond.false173.i_crit_edge, label %land.lhs.true152.i

cond.end144.i.cond.false173.i_crit_edge:          ; preds = %cond.end144.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false173.i

land.lhs.true152.i:                               ; preds = %cond.end144.i
  %504 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load ptr, ptr %funcs.i.i29, align 4
  %tobool156.not.i = icmp eq ptr %505, null
  br i1 %tobool156.not.i, label %land.lhs.true152.i.cond.false173.i_crit_edge, label %land.lhs.true157.i

land.lhs.true152.i.cond.false173.i_crit_edge:     ; preds = %land.lhs.true152.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false173.i

land.lhs.true157.i:                               ; preds = %land.lhs.true152.i
  %sriov_wreg161.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %505, i32 0, i32 12
  %506 = ptrtoint ptr %sriov_wreg161.i to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load ptr, ptr %sriov_wreg161.i, align 4
  %tobool162.not.i = icmp eq ptr %507, null
  br i1 %tobool162.not.i, label %land.lhs.true157.i.cond.false173.i_crit_edge, label %cond.true163.i

land.lhs.true157.i.cond.false173.i_crit_edge:     ; preds = %land.lhs.true157.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false173.i

cond.true163.i:                                   ; preds = %land.lhs.true157.i
  call void @__sanitizer_cov_trace_pc() #9
  %508 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %508)
  %509 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx171.i = getelementptr i32, ptr %509, i32 1
  %510 = ptrtoint ptr %arrayidx171.i to i32
  call void @__asan_load4_noabort(i32 %510)
  %511 = load i32, ptr %arrayidx171.i, align 4
  %add172.i = add i32 %511, 132
  tail call void %507(ptr noundef %handle, i32 noundef %add172.i, i32 noundef %and147.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end179.i

cond.false173.i:                                  ; preds = %land.lhs.true157.i.cond.false173.i_crit_edge, %land.lhs.true152.i.cond.false173.i_crit_edge, %cond.end144.i.cond.false173.i_crit_edge
  %512 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx177.i = getelementptr i32, ptr %513, i32 1
  %514 = ptrtoint ptr %arrayidx177.i to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load i32, ptr %arrayidx177.i, align 4
  %add178.i = add i32 %515, 132
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add178.i, i32 noundef %and147.i, i32 noundef 0) #7
  br label %cond.end179.i

cond.end179.i:                                    ; preds = %cond.false173.i, %cond.true163.i
  %516 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load i32, ptr %virt, align 8
  %and182.i = and i32 %517, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and182.i)
  %tobool183.not.i = icmp eq i32 %and182.i, 0
  br i1 %tobool183.not.i, label %cond.end179.i.cond.false206.i_crit_edge, label %land.lhs.true184.i

cond.end179.i.cond.false206.i_crit_edge:          ; preds = %cond.end179.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false206.i

land.lhs.true184.i:                               ; preds = %cond.end179.i
  %518 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %518)
  %519 = load ptr, ptr %funcs.i.i29, align 4
  %tobool188.not.i = icmp eq ptr %519, null
  br i1 %tobool188.not.i, label %land.lhs.true184.i.cond.false206.i_crit_edge, label %land.lhs.true189.i

land.lhs.true184.i.cond.false206.i_crit_edge:     ; preds = %land.lhs.true184.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false206.i

land.lhs.true189.i:                               ; preds = %land.lhs.true184.i
  %sriov_rreg193.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %519, i32 0, i32 13
  %520 = ptrtoint ptr %sriov_rreg193.i to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load ptr, ptr %sriov_rreg193.i, align 4
  %tobool194.not.i = icmp eq ptr %521, null
  br i1 %tobool194.not.i, label %land.lhs.true189.i.cond.false206.i_crit_edge, label %cond.true195.i

land.lhs.true189.i.cond.false206.i_crit_edge:     ; preds = %land.lhs.true189.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false206.i

cond.true195.i:                                   ; preds = %land.lhs.true189.i
  call void @__sanitizer_cov_trace_pc() #9
  %522 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %522)
  %523 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx203.i = getelementptr i32, ptr %523, i32 1
  %524 = ptrtoint ptr %arrayidx203.i to i32
  call void @__asan_load4_noabort(i32 %524)
  %525 = load i32, ptr %arrayidx203.i, align 4
  %add204.i = add i32 %525, 1192
  %call205.i = tail call i32 %521(ptr noundef %handle, i32 noundef %add204.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end213.i

cond.false206.i:                                  ; preds = %land.lhs.true189.i.cond.false206.i_crit_edge, %land.lhs.true184.i.cond.false206.i_crit_edge, %cond.end179.i.cond.false206.i_crit_edge
  %526 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx210.i = getelementptr i32, ptr %527, i32 1
  %528 = ptrtoint ptr %arrayidx210.i to i32
  call void @__asan_load4_noabort(i32 %528)
  %529 = load i32, ptr %arrayidx210.i, align 4
  %add211.i = add i32 %529, 1192
  %call212.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add211.i, i32 noundef 0) #7
  br label %cond.end213.i

cond.end213.i:                                    ; preds = %cond.false206.i, %cond.true195.i
  %cond214.i = phi i32 [ %call205.i, %cond.true195.i ], [ %call212.i, %cond.false206.i ]
  %530 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %530)
  %531 = load i32, ptr %virt, align 8
  %and217.i = and i32 %531, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and217.i)
  %tobool218.not.i = icmp eq i32 %and217.i, 0
  br i1 %tobool218.not.i, label %cond.end213.i.cond.false244.i_crit_edge, label %land.lhs.true219.i

cond.end213.i.cond.false244.i_crit_edge:          ; preds = %cond.end213.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false244.i

land.lhs.true219.i:                               ; preds = %cond.end213.i
  %532 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %532)
  %533 = load ptr, ptr %funcs.i.i29, align 4
  %tobool223.not.i = icmp eq ptr %533, null
  br i1 %tobool223.not.i, label %land.lhs.true219.i.cond.false244.i_crit_edge, label %land.lhs.true224.i

land.lhs.true219.i.cond.false244.i_crit_edge:     ; preds = %land.lhs.true219.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false244.i

land.lhs.true224.i:                               ; preds = %land.lhs.true219.i
  %sriov_wreg228.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %533, i32 0, i32 12
  %534 = ptrtoint ptr %sriov_wreg228.i to i32
  call void @__asan_load4_noabort(i32 %534)
  %535 = load ptr, ptr %sriov_wreg228.i, align 4
  %tobool229.not.i = icmp eq ptr %535, null
  br i1 %tobool229.not.i, label %land.lhs.true224.i.cond.false244.i_crit_edge, label %cond.true230.i

land.lhs.true224.i.cond.false244.i_crit_edge:     ; preds = %land.lhs.true224.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false244.i

cond.true230.i:                                   ; preds = %land.lhs.true224.i
  call void @__sanitizer_cov_trace_pc() #9
  %536 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %536)
  %537 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx238.i = getelementptr i32, ptr %537, i32 1
  %538 = ptrtoint ptr %arrayidx238.i to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load i32, ptr %arrayidx238.i, align 4
  %add239.i = add i32 %539, 1192
  %or243.i = or i32 %cond214.i, 2109696
  tail call void %535(ptr noundef %handle, i32 noundef %add239.i, i32 noundef %or243.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end254.i

cond.false244.i:                                  ; preds = %land.lhs.true224.i.cond.false244.i_crit_edge, %land.lhs.true219.i.cond.false244.i_crit_edge, %cond.end213.i.cond.false244.i_crit_edge
  %540 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx248.i = getelementptr i32, ptr %541, i32 1
  %542 = ptrtoint ptr %arrayidx248.i to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load i32, ptr %arrayidx248.i, align 4
  %add249.i = add i32 %543, 1192
  %or253.i = or i32 %cond214.i, 2109696
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add249.i, i32 noundef %or253.i, i32 noundef 0) #7
  br label %cond.end254.i

cond.end254.i:                                    ; preds = %cond.false244.i, %cond.true230.i
  %544 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %virt, align 8
  %and257.i = and i32 %545, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and257.i)
  %tobool258.not.i = icmp eq i32 %and257.i, 0
  br i1 %tobool258.not.i, label %cond.end254.i.cond.false281.i_crit_edge, label %land.lhs.true259.i

cond.end254.i.cond.false281.i_crit_edge:          ; preds = %cond.end254.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false281.i

land.lhs.true259.i:                               ; preds = %cond.end254.i
  %546 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load ptr, ptr %funcs.i.i29, align 4
  %tobool263.not.i = icmp eq ptr %547, null
  br i1 %tobool263.not.i, label %land.lhs.true259.i.cond.false281.i_crit_edge, label %land.lhs.true264.i

land.lhs.true259.i.cond.false281.i_crit_edge:     ; preds = %land.lhs.true259.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false281.i

land.lhs.true264.i:                               ; preds = %land.lhs.true259.i
  %sriov_rreg268.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %547, i32 0, i32 13
  %548 = ptrtoint ptr %sriov_rreg268.i to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load ptr, ptr %sriov_rreg268.i, align 4
  %tobool269.not.i = icmp eq ptr %549, null
  br i1 %tobool269.not.i, label %land.lhs.true264.i.cond.false281.i_crit_edge, label %cond.true270.i

land.lhs.true264.i.cond.false281.i_crit_edge:     ; preds = %land.lhs.true264.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false281.i

cond.true270.i:                                   ; preds = %land.lhs.true264.i
  call void @__sanitizer_cov_trace_pc() #9
  %550 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx278.i = getelementptr i32, ptr %551, i32 1
  %552 = ptrtoint ptr %arrayidx278.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load i32, ptr %arrayidx278.i, align 4
  %add279.i = add i32 %553, 716
  %call280.i = tail call i32 %549(ptr noundef %handle, i32 noundef %add279.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end288.i

cond.false281.i:                                  ; preds = %land.lhs.true264.i.cond.false281.i_crit_edge, %land.lhs.true259.i.cond.false281.i_crit_edge, %cond.end254.i.cond.false281.i_crit_edge
  %554 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx285.i = getelementptr i32, ptr %555, i32 1
  %556 = ptrtoint ptr %arrayidx285.i to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load i32, ptr %arrayidx285.i, align 4
  %add286.i = add i32 %557, 716
  %call287.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add286.i, i32 noundef 0) #7
  br label %cond.end288.i

cond.end288.i:                                    ; preds = %cond.false281.i, %cond.true270.i
  %cond289.i = phi i32 [ %call280.i, %cond.true270.i ], [ %call287.i, %cond.false281.i ]
  %and290.i = and i32 %cond289.i, -57
  %or291.i = or i32 %and290.i, 16
  %558 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %558)
  %559 = load i32, ptr %virt, align 8
  %and294.i = and i32 %559, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and294.i)
  %tobool295.not.i = icmp eq i32 %and294.i, 0
  br i1 %tobool295.not.i, label %cond.end288.i.cond.false317.i_crit_edge, label %land.lhs.true296.i

cond.end288.i.cond.false317.i_crit_edge:          ; preds = %cond.end288.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false317.i

land.lhs.true296.i:                               ; preds = %cond.end288.i
  %560 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %560)
  %561 = load ptr, ptr %funcs.i.i29, align 4
  %tobool300.not.i = icmp eq ptr %561, null
  br i1 %tobool300.not.i, label %land.lhs.true296.i.cond.false317.i_crit_edge, label %land.lhs.true301.i

land.lhs.true296.i.cond.false317.i_crit_edge:     ; preds = %land.lhs.true296.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false317.i

land.lhs.true301.i:                               ; preds = %land.lhs.true296.i
  %sriov_wreg305.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %561, i32 0, i32 12
  %562 = ptrtoint ptr %sriov_wreg305.i to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load ptr, ptr %sriov_wreg305.i, align 4
  %tobool306.not.i73 = icmp eq ptr %563, null
  br i1 %tobool306.not.i73, label %land.lhs.true301.i.cond.false317.i_crit_edge, label %cond.true307.i

land.lhs.true301.i.cond.false317.i_crit_edge:     ; preds = %land.lhs.true301.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false317.i

cond.true307.i:                                   ; preds = %land.lhs.true301.i
  call void @__sanitizer_cov_trace_pc() #9
  %564 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx315.i = getelementptr i32, ptr %565, i32 1
  %566 = ptrtoint ptr %arrayidx315.i to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load i32, ptr %arrayidx315.i, align 4
  %add316.i = add i32 %567, 716
  tail call void %563(ptr noundef %handle, i32 noundef %add316.i, i32 noundef %or291.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end323.i

cond.false317.i:                                  ; preds = %land.lhs.true301.i.cond.false317.i_crit_edge, %land.lhs.true296.i.cond.false317.i_crit_edge, %cond.end288.i.cond.false317.i_crit_edge
  %568 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx321.i = getelementptr i32, ptr %569, i32 1
  %570 = ptrtoint ptr %arrayidx321.i to i32
  call void @__asan_load4_noabort(i32 %570)
  %571 = load i32, ptr %arrayidx321.i, align 4
  %add322.i = add i32 %571, 716
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add322.i, i32 noundef %or291.i, i32 noundef 0) #7
  br label %cond.end323.i

cond.end323.i:                                    ; preds = %cond.false317.i, %cond.true307.i
  %572 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load i32, ptr %virt, align 8
  %and326.i = and i32 %573, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and326.i)
  %tobool327.not.i = icmp eq i32 %and326.i, 0
  br i1 %tobool327.not.i, label %cond.end323.i.cond.false349.i_crit_edge, label %land.lhs.true328.i

cond.end323.i.cond.false349.i_crit_edge:          ; preds = %cond.end323.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false349.i

land.lhs.true328.i:                               ; preds = %cond.end323.i
  %574 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %574)
  %575 = load ptr, ptr %funcs.i.i29, align 4
  %tobool332.not.i = icmp eq ptr %575, null
  br i1 %tobool332.not.i, label %land.lhs.true328.i.cond.false349.i_crit_edge, label %land.lhs.true333.i

land.lhs.true328.i.cond.false349.i_crit_edge:     ; preds = %land.lhs.true328.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false349.i

land.lhs.true333.i:                               ; preds = %land.lhs.true328.i
  %sriov_wreg337.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %575, i32 0, i32 12
  %576 = ptrtoint ptr %sriov_wreg337.i to i32
  call void @__asan_load4_noabort(i32 %576)
  %577 = load ptr, ptr %sriov_wreg337.i, align 4
  %tobool338.not.i = icmp eq ptr %577, null
  br i1 %tobool338.not.i, label %land.lhs.true333.i.cond.false349.i_crit_edge, label %cond.true339.i

land.lhs.true333.i.cond.false349.i_crit_edge:     ; preds = %land.lhs.true333.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false349.i

cond.true339.i:                                   ; preds = %land.lhs.true333.i
  call void @__sanitizer_cov_trace_pc() #9
  %578 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %578)
  %579 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx347.i = getelementptr i32, ptr %579, i32 1
  %580 = ptrtoint ptr %arrayidx347.i to i32
  call void @__asan_load4_noabort(i32 %580)
  %581 = load i32, ptr %arrayidx347.i, align 4
  %add348.i = add i32 %581, 718
  tail call void %577(ptr noundef %handle, i32 noundef %add348.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end355.i

cond.false349.i:                                  ; preds = %land.lhs.true333.i.cond.false349.i_crit_edge, %land.lhs.true328.i.cond.false349.i_crit_edge, %cond.end323.i.cond.false349.i_crit_edge
  %582 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %582)
  %583 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx353.i = getelementptr i32, ptr %583, i32 1
  %584 = ptrtoint ptr %arrayidx353.i to i32
  call void @__asan_load4_noabort(i32 %584)
  %585 = load i32, ptr %arrayidx353.i, align 4
  %add354.i = add i32 %585, 718
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add354.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end355.i

cond.end355.i:                                    ; preds = %cond.false349.i, %cond.true339.i
  %586 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %586)
  %587 = load i32, ptr %virt, align 8
  %and358.i = and i32 %587, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and358.i)
  %tobool359.not.i = icmp eq i32 %and358.i, 0
  br i1 %tobool359.not.i, label %cond.end355.i.cond.false381.i_crit_edge, label %land.lhs.true360.i

cond.end355.i.cond.false381.i_crit_edge:          ; preds = %cond.end355.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false381.i

land.lhs.true360.i:                               ; preds = %cond.end355.i
  %588 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %588)
  %589 = load ptr, ptr %funcs.i.i29, align 4
  %tobool364.not.i = icmp eq ptr %589, null
  br i1 %tobool364.not.i, label %land.lhs.true360.i.cond.false381.i_crit_edge, label %land.lhs.true365.i

land.lhs.true360.i.cond.false381.i_crit_edge:     ; preds = %land.lhs.true360.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false381.i

land.lhs.true365.i:                               ; preds = %land.lhs.true360.i
  %sriov_wreg369.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %589, i32 0, i32 12
  %590 = ptrtoint ptr %sriov_wreg369.i to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load ptr, ptr %sriov_wreg369.i, align 4
  %tobool370.not.i = icmp eq ptr %591, null
  br i1 %tobool370.not.i, label %land.lhs.true365.i.cond.false381.i_crit_edge, label %cond.true371.i

land.lhs.true365.i.cond.false381.i_crit_edge:     ; preds = %land.lhs.true365.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false381.i

cond.true371.i:                                   ; preds = %land.lhs.true365.i
  call void @__sanitizer_cov_trace_pc() #9
  %592 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx379.i = getelementptr i32, ptr %593, i32 1
  %594 = ptrtoint ptr %arrayidx379.i to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load i32, ptr %arrayidx379.i, align 4
  %add380.i = add i32 %595, 720
  tail call void %591(ptr noundef %handle, i32 noundef %add380.i, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end387.i

cond.false381.i:                                  ; preds = %land.lhs.true365.i.cond.false381.i_crit_edge, %land.lhs.true360.i.cond.false381.i_crit_edge, %cond.end355.i.cond.false381.i_crit_edge
  %596 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx385.i = getelementptr i32, ptr %597, i32 1
  %598 = ptrtoint ptr %arrayidx385.i to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load i32, ptr %arrayidx385.i, align 4
  %add386.i = add i32 %599, 720
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add386.i, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end387.i

cond.end387.i:                                    ; preds = %cond.false381.i, %cond.true371.i
  %600 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %600)
  %601 = load i32, ptr %virt, align 8
  %and390.i = and i32 %601, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and390.i)
  %tobool391.not.i = icmp eq i32 %and390.i, 0
  br i1 %tobool391.not.i, label %cond.end387.i.cond.false413.i_crit_edge, label %land.lhs.true392.i

cond.end387.i.cond.false413.i_crit_edge:          ; preds = %cond.end387.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false413.i

land.lhs.true392.i:                               ; preds = %cond.end387.i
  %602 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %602)
  %603 = load ptr, ptr %funcs.i.i29, align 4
  %tobool396.not.i = icmp eq ptr %603, null
  br i1 %tobool396.not.i, label %land.lhs.true392.i.cond.false413.i_crit_edge, label %land.lhs.true397.i

land.lhs.true392.i.cond.false413.i_crit_edge:     ; preds = %land.lhs.true392.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false413.i

land.lhs.true397.i:                               ; preds = %land.lhs.true392.i
  %sriov_wreg401.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %603, i32 0, i32 12
  %604 = ptrtoint ptr %sriov_wreg401.i to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load ptr, ptr %sriov_wreg401.i, align 4
  %tobool402.not.i = icmp eq ptr %605, null
  br i1 %tobool402.not.i, label %land.lhs.true397.i.cond.false413.i_crit_edge, label %cond.true403.i

land.lhs.true397.i.cond.false413.i_crit_edge:     ; preds = %land.lhs.true397.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false413.i

cond.true403.i:                                   ; preds = %land.lhs.true397.i
  call void @__sanitizer_cov_trace_pc() #9
  %606 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %606)
  %607 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx411.i = getelementptr i32, ptr %607, i32 1
  %608 = ptrtoint ptr %arrayidx411.i to i32
  call void @__asan_load4_noabort(i32 %608)
  %609 = load i32, ptr %arrayidx411.i, align 4
  %add412.i = add i32 %609, 722
  tail call void %605(ptr noundef %handle, i32 noundef %add412.i, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end419.i

cond.false413.i:                                  ; preds = %land.lhs.true397.i.cond.false413.i_crit_edge, %land.lhs.true392.i.cond.false413.i_crit_edge, %cond.end387.i.cond.false413.i_crit_edge
  %610 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %610)
  %611 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx417.i = getelementptr i32, ptr %611, i32 1
  %612 = ptrtoint ptr %arrayidx417.i to i32
  call void @__asan_load4_noabort(i32 %612)
  %613 = load i32, ptr %arrayidx417.i, align 4
  %add418.i = add i32 %613, 722
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add418.i, i32 noundef 136, i32 noundef 0) #7
  br label %cond.end419.i

cond.end419.i:                                    ; preds = %cond.false413.i, %cond.true403.i
  %614 = ptrtoint ptr %fw.i.i to i32
  call void @__asan_load4_noabort(i32 %614)
  %615 = load ptr, ptr %fw.i.i, align 8
  %616 = ptrtoint ptr %615 to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load i32, ptr %615, align 4
  %add2.i.i = add i32 %617, 4099
  %and.i1929.i = and i32 %add2.i.i, -4096
  %618 = ptrtoint ptr %load_type.i.i to i32
  call void @__asan_load4_noabort(i32 %618)
  %619 = load i32, ptr %load_type.i.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %619)
  %cmp.i.i = icmp eq i32 %619, 2
  %620 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %620)
  %621 = load i32, ptr %virt, align 8
  %and3.i.i = and i32 %621, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i.i)
  %tobool.not.i1930.i = icmp eq i32 %and3.i.i, 0
  br i1 %cmp.i.i, label %if.then.i1931.i, label %if.else.i1942.i

if.then.i1931.i:                                  ; preds = %cond.end419.i
  br i1 %tobool.not.i1930.i, label %if.then.i1931.i.cond.false.i1940.i_crit_edge, label %land.lhs.true.i1933.i

if.then.i1931.i.cond.false.i1940.i_crit_edge:     ; preds = %if.then.i1931.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i1940.i

land.lhs.true.i1933.i:                            ; preds = %if.then.i1931.i
  %622 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %622)
  %623 = load ptr, ptr %funcs.i.i29, align 4
  %tobool4.not.i.i = icmp eq ptr %623, null
  br i1 %tobool4.not.i.i, label %land.lhs.true.i1933.i.cond.false.i1940.i_crit_edge, label %land.lhs.true5.i.i

land.lhs.true.i1933.i.cond.false.i1940.i_crit_edge: ; preds = %land.lhs.true.i1933.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i1940.i

land.lhs.true5.i.i:                               ; preds = %land.lhs.true.i1933.i
  %sriov_wreg.i1934.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %623, i32 0, i32 12
  %624 = ptrtoint ptr %sriov_wreg.i1934.i to i32
  call void @__asan_load4_noabort(i32 %624)
  %625 = load ptr, ptr %sriov_wreg.i1934.i, align 4
  %tobool9.not.i.i = icmp eq ptr %625, null
  br i1 %tobool9.not.i.i, label %land.lhs.true5.i.i.cond.false.i1940.i_crit_edge, label %cond.true.i1936.i

land.lhs.true5.i.i.cond.false.i1940.i_crit_edge:  ; preds = %land.lhs.true5.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i1940.i

cond.true.i1936.i:                                ; preds = %land.lhs.true5.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %626 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %626)
  %627 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx15.i.i = getelementptr i32, ptr %627, i32 1
  %628 = ptrtoint ptr %arrayidx15.i.i to i32
  call void @__asan_load4_noabort(i32 %628)
  %629 = load i32, ptr %arrayidx15.i.i, align 4
  %add16.i.i = add i32 %629, 1084
  %add18.i.i = add nuw nsw i32 %i.01967.i, 28
  %tmr_mc_addr_lo.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add18.i.i, i32 5
  %630 = ptrtoint ptr %tmr_mc_addr_lo.i.i to i32
  call void @__asan_load4_noabort(i32 %630)
  %631 = load i32, ptr %tmr_mc_addr_lo.i.i, align 8
  tail call void %625(ptr noundef %handle, i32 noundef %add16.i.i, i32 noundef %631, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i1941.i

cond.false.i1940.i:                               ; preds = %land.lhs.true5.i.i.cond.false.i1940.i_crit_edge, %land.lhs.true.i1933.i.cond.false.i1940.i_crit_edge, %if.then.i1931.i.cond.false.i1940.i_crit_edge
  %632 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %632)
  %633 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx23.i1938.i = getelementptr i32, ptr %633, i32 1
  %634 = ptrtoint ptr %arrayidx23.i1938.i to i32
  call void @__asan_load4_noabort(i32 %634)
  %635 = load i32, ptr %arrayidx23.i1938.i, align 4
  %add24.i1939.i = add i32 %635, 1084
  %add27.i.i = add nuw nsw i32 %i.01967.i, 28
  %tmr_mc_addr_lo29.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add27.i.i, i32 5
  %636 = ptrtoint ptr %tmr_mc_addr_lo29.i.i to i32
  call void @__asan_load4_noabort(i32 %636)
  %637 = load i32, ptr %tmr_mc_addr_lo29.i.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add24.i1939.i, i32 noundef %637, i32 noundef 0) #7
  br label %cond.end.i1941.i

cond.end.i1941.i:                                 ; preds = %cond.false.i1940.i, %cond.true.i1936.i
  %638 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %638)
  %639 = load i32, ptr %virt, align 8
  %and32.i.i = and i32 %639, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and32.i.i)
  %tobool33.not.i.i = icmp eq i32 %and32.i.i, 0
  br i1 %tobool33.not.i.i, label %cond.end.i1941.i.cond.false59.i.i_crit_edge, label %land.lhs.true34.i.i

cond.end.i1941.i.cond.false59.i.i_crit_edge:      ; preds = %cond.end.i1941.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false59.i.i

land.lhs.true34.i.i:                              ; preds = %cond.end.i1941.i
  %640 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %640)
  %641 = load ptr, ptr %funcs.i.i29, align 4
  %tobool38.not.i.i = icmp eq ptr %641, null
  br i1 %tobool38.not.i.i, label %land.lhs.true34.i.i.cond.false59.i.i_crit_edge, label %land.lhs.true39.i.i

land.lhs.true34.i.i.cond.false59.i.i_crit_edge:   ; preds = %land.lhs.true34.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false59.i.i

land.lhs.true39.i.i:                              ; preds = %land.lhs.true34.i.i
  %sriov_wreg43.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %641, i32 0, i32 12
  %642 = ptrtoint ptr %sriov_wreg43.i.i to i32
  call void @__asan_load4_noabort(i32 %642)
  %643 = load ptr, ptr %sriov_wreg43.i.i, align 4
  %tobool44.not.i.i = icmp eq ptr %643, null
  br i1 %tobool44.not.i.i, label %land.lhs.true39.i.i.cond.false59.i.i_crit_edge, label %cond.true45.i.i

land.lhs.true39.i.i.cond.false59.i.i_crit_edge:   ; preds = %land.lhs.true39.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false59.i.i

cond.true45.i.i:                                  ; preds = %land.lhs.true39.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %644 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %644)
  %645 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx53.i.i = getelementptr i32, ptr %645, i32 1
  %646 = ptrtoint ptr %arrayidx53.i.i to i32
  call void @__asan_load4_noabort(i32 %646)
  %647 = load i32, ptr %arrayidx53.i.i, align 4
  %add54.i.i = add i32 %647, 1085
  %add57.i.i = add nuw nsw i32 %i.01967.i, 28
  %tmr_mc_addr_hi.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add57.i.i, i32 6
  %648 = ptrtoint ptr %tmr_mc_addr_hi.i.i to i32
  call void @__asan_load4_noabort(i32 %648)
  %649 = load i32, ptr %tmr_mc_addr_hi.i.i, align 4
  tail call void %643(ptr noundef %handle, i32 noundef %add54.i.i, i32 noundef %649, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end70.i.i

cond.false59.i.i:                                 ; preds = %land.lhs.true39.i.i.cond.false59.i.i_crit_edge, %land.lhs.true34.i.i.cond.false59.i.i_crit_edge, %cond.end.i1941.i.cond.false59.i.i_crit_edge
  %650 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %650)
  %651 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx63.i.i = getelementptr i32, ptr %651, i32 1
  %652 = ptrtoint ptr %arrayidx63.i.i to i32
  call void @__asan_load4_noabort(i32 %652)
  %653 = load i32, ptr %arrayidx63.i.i, align 4
  %add64.i.i = add i32 %653, 1085
  %add67.i.i = add nuw nsw i32 %i.01967.i, 28
  %tmr_mc_addr_hi69.i.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i.i, i32 0, i32 %add67.i.i, i32 6
  %654 = ptrtoint ptr %tmr_mc_addr_hi69.i.i to i32
  call void @__asan_load4_noabort(i32 %654)
  %655 = load i32, ptr %tmr_mc_addr_hi69.i.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add64.i.i, i32 noundef %655, i32 noundef 0) #7
  br label %cond.end70.i.i

cond.end70.i.i:                                   ; preds = %cond.false59.i.i, %cond.true45.i.i
  %656 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %656)
  %657 = load i32, ptr %virt, align 8
  %and73.i.i = and i32 %657, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and73.i.i)
  %tobool74.not.i.i = icmp eq i32 %and73.i.i, 0
  br i1 %tobool74.not.i.i, label %cond.end70.i.i.cond.false96.i.i_crit_edge, label %land.lhs.true75.i.i

cond.end70.i.i.cond.false96.i.i_crit_edge:        ; preds = %cond.end70.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false96.i.i

land.lhs.true75.i.i:                              ; preds = %cond.end70.i.i
  %658 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %658)
  %659 = load ptr, ptr %funcs.i.i29, align 4
  %tobool79.not.i.i = icmp eq ptr %659, null
  br i1 %tobool79.not.i.i, label %land.lhs.true75.i.i.cond.false96.i.i_crit_edge, label %land.lhs.true80.i.i

land.lhs.true75.i.i.cond.false96.i.i_crit_edge:   ; preds = %land.lhs.true75.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false96.i.i

land.lhs.true80.i.i:                              ; preds = %land.lhs.true75.i.i
  %sriov_wreg84.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %659, i32 0, i32 12
  %660 = ptrtoint ptr %sriov_wreg84.i.i to i32
  call void @__asan_load4_noabort(i32 %660)
  %661 = load ptr, ptr %sriov_wreg84.i.i, align 4
  %tobool85.not.i.i = icmp eq ptr %661, null
  br i1 %tobool85.not.i.i, label %land.lhs.true80.i.i.cond.false96.i.i_crit_edge, label %cond.true86.i.i

land.lhs.true80.i.i.cond.false96.i.i_crit_edge:   ; preds = %land.lhs.true80.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false96.i.i

cond.true86.i.i:                                  ; preds = %land.lhs.true80.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %662 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %662)
  %663 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx94.i.i = getelementptr i32, ptr %663, i32 1
  %664 = ptrtoint ptr %arrayidx94.i.i to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load i32, ptr %arrayidx94.i.i, align 4
  %add95.i.i = add i32 %665, 320
  tail call void %661(ptr noundef %handle, i32 noundef %add95.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %if.end.i1944.i

cond.false96.i.i:                                 ; preds = %land.lhs.true80.i.i.cond.false96.i.i_crit_edge, %land.lhs.true75.i.i.cond.false96.i.i_crit_edge, %cond.end70.i.i.cond.false96.i.i_crit_edge
  %666 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %666)
  %667 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx100.i.i = getelementptr i32, ptr %667, i32 1
  %668 = ptrtoint ptr %arrayidx100.i.i to i32
  call void @__asan_load4_noabort(i32 %668)
  %669 = load i32, ptr %arrayidx100.i.i, align 4
  %add101.i.i = add i32 %669, 320
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add101.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %if.end.i1944.i

if.else.i1942.i:                                  ; preds = %cond.end419.i
  br i1 %tobool.not.i1930.i, label %if.else.i1942.i.cond.false132.i.i_crit_edge, label %land.lhs.true107.i.i

if.else.i1942.i.cond.false132.i.i_crit_edge:      ; preds = %if.else.i1942.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false132.i.i

land.lhs.true107.i.i:                             ; preds = %if.else.i1942.i
  %670 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %funcs.i.i29, align 4
  %tobool111.not.i.i = icmp eq ptr %671, null
  br i1 %tobool111.not.i.i, label %land.lhs.true107.i.i.cond.false132.i.i_crit_edge, label %land.lhs.true112.i.i

land.lhs.true107.i.i.cond.false132.i.i_crit_edge: ; preds = %land.lhs.true107.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false132.i.i

land.lhs.true112.i.i:                             ; preds = %land.lhs.true107.i.i
  %sriov_wreg116.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %671, i32 0, i32 12
  %672 = ptrtoint ptr %sriov_wreg116.i.i to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load ptr, ptr %sriov_wreg116.i.i, align 4
  %tobool117.not.i.i = icmp eq ptr %673, null
  br i1 %tobool117.not.i.i, label %land.lhs.true112.i.i.cond.false132.i.i_crit_edge, label %cond.true118.i.i

land.lhs.true112.i.i.cond.false132.i.i_crit_edge: ; preds = %land.lhs.true112.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false132.i.i

cond.true118.i.i:                                 ; preds = %land.lhs.true112.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %674 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %674)
  %675 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx126.i.i = getelementptr i32, ptr %675, i32 1
  %676 = ptrtoint ptr %arrayidx126.i.i to i32
  call void @__asan_load4_noabort(i32 %676)
  %677 = load i32, ptr %arrayidx126.i.i, align 4
  %add127.i.i = add i32 %677, 1084
  %gpu_addr.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %678 = ptrtoint ptr %gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %678)
  %679 = load i64, ptr %gpu_addr.i.i, align 8
  %conv.i.i = trunc i64 %679 to i32
  tail call void %673(ptr noundef %handle, i32 noundef %add127.i.i, i32 noundef %conv.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end144.i.i

cond.false132.i.i:                                ; preds = %land.lhs.true112.i.i.cond.false132.i.i_crit_edge, %land.lhs.true107.i.i.cond.false132.i.i_crit_edge, %if.else.i1942.i.cond.false132.i.i_crit_edge
  %680 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %680)
  %681 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx136.i.i = getelementptr i32, ptr %681, i32 1
  %682 = ptrtoint ptr %arrayidx136.i.i to i32
  call void @__asan_load4_noabort(i32 %682)
  %683 = load i32, ptr %arrayidx136.i.i, align 4
  %add137.i.i = add i32 %683, 1084
  %gpu_addr141.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %684 = ptrtoint ptr %gpu_addr141.i.i to i32
  call void @__asan_load8_noabort(i32 %684)
  %685 = load i64, ptr %gpu_addr141.i.i, align 8
  %conv143.i.i = trunc i64 %685 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add137.i.i, i32 noundef %conv143.i.i, i32 noundef 0) #7
  br label %cond.end144.i.i

cond.end144.i.i:                                  ; preds = %cond.false132.i.i, %cond.true118.i.i
  %686 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %686)
  %687 = load i32, ptr %virt, align 8
  %and147.i.i = and i32 %687, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and147.i.i)
  %tobool148.not.i.i74 = icmp eq i32 %and147.i.i, 0
  br i1 %tobool148.not.i.i74, label %cond.end144.i.i.cond.false176.i.i_crit_edge, label %land.lhs.true149.i.i

cond.end144.i.i.cond.false176.i.i_crit_edge:      ; preds = %cond.end144.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false176.i.i

land.lhs.true149.i.i:                             ; preds = %cond.end144.i.i
  %688 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %688)
  %689 = load ptr, ptr %funcs.i.i29, align 4
  %tobool153.not.i.i = icmp eq ptr %689, null
  br i1 %tobool153.not.i.i, label %land.lhs.true149.i.i.cond.false176.i.i_crit_edge, label %land.lhs.true154.i.i

land.lhs.true149.i.i.cond.false176.i.i_crit_edge: ; preds = %land.lhs.true149.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false176.i.i

land.lhs.true154.i.i:                             ; preds = %land.lhs.true149.i.i
  %sriov_wreg158.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %689, i32 0, i32 12
  %690 = ptrtoint ptr %sriov_wreg158.i.i to i32
  call void @__asan_load4_noabort(i32 %690)
  %691 = load ptr, ptr %sriov_wreg158.i.i, align 4
  %tobool159.not.i.i = icmp eq ptr %691, null
  br i1 %tobool159.not.i.i, label %land.lhs.true154.i.i.cond.false176.i.i_crit_edge, label %cond.true160.i.i

land.lhs.true154.i.i.cond.false176.i.i_crit_edge: ; preds = %land.lhs.true154.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false176.i.i

cond.true160.i.i:                                 ; preds = %land.lhs.true154.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %692 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %692)
  %693 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx168.i.i = getelementptr i32, ptr %693, i32 1
  %694 = ptrtoint ptr %arrayidx168.i.i to i32
  call void @__asan_load4_noabort(i32 %694)
  %695 = load i32, ptr %arrayidx168.i.i, align 4
  %add169.i.i = add i32 %695, 1085
  %gpu_addr173.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %696 = ptrtoint ptr %gpu_addr173.i.i to i32
  call void @__asan_load8_noabort(i32 %696)
  %697 = load i64, ptr %gpu_addr173.i.i, align 8
  %shr.i.i = lshr i64 %697, 32
  %conv175.i.i = trunc i64 %shr.i.i to i32
  tail call void %691(ptr noundef %handle, i32 noundef %add169.i.i, i32 noundef %conv175.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end189.i.i

cond.false176.i.i:                                ; preds = %land.lhs.true154.i.i.cond.false176.i.i_crit_edge, %land.lhs.true149.i.i.cond.false176.i.i_crit_edge, %cond.end144.i.i.cond.false176.i.i_crit_edge
  %698 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %698)
  %699 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx180.i1943.i = getelementptr i32, ptr %699, i32 1
  %700 = ptrtoint ptr %arrayidx180.i1943.i to i32
  call void @__asan_load4_noabort(i32 %700)
  %701 = load i32, ptr %arrayidx180.i1943.i, align 4
  %add181.i.i = add i32 %701, 1085
  %gpu_addr185.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %702 = ptrtoint ptr %gpu_addr185.i.i to i32
  call void @__asan_load8_noabort(i32 %702)
  %703 = load i64, ptr %gpu_addr185.i.i, align 8
  %shr186.i.i = lshr i64 %703, 32
  %conv188.i.i = trunc i64 %shr186.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add181.i.i, i32 noundef %conv188.i.i, i32 noundef 0) #7
  br label %cond.end189.i.i

cond.end189.i.i:                                  ; preds = %cond.false176.i.i, %cond.true160.i.i
  %704 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %704)
  %705 = load i32, ptr %virt, align 8
  %and192.i.i = and i32 %705, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and192.i.i)
  %tobool193.not.i.i = icmp eq i32 %and192.i.i, 0
  br i1 %tobool193.not.i.i, label %cond.end189.i.i.cond.false215.i.i_crit_edge, label %land.lhs.true194.i.i

cond.end189.i.i.cond.false215.i.i_crit_edge:      ; preds = %cond.end189.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false215.i.i

land.lhs.true194.i.i:                             ; preds = %cond.end189.i.i
  %706 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %706)
  %707 = load ptr, ptr %funcs.i.i29, align 4
  %tobool198.not.i.i = icmp eq ptr %707, null
  br i1 %tobool198.not.i.i, label %land.lhs.true194.i.i.cond.false215.i.i_crit_edge, label %land.lhs.true199.i.i

land.lhs.true194.i.i.cond.false215.i.i_crit_edge: ; preds = %land.lhs.true194.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false215.i.i

land.lhs.true199.i.i:                             ; preds = %land.lhs.true194.i.i
  %sriov_wreg203.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %707, i32 0, i32 12
  %708 = ptrtoint ptr %sriov_wreg203.i.i to i32
  call void @__asan_load4_noabort(i32 %708)
  %709 = load ptr, ptr %sriov_wreg203.i.i, align 4
  %tobool204.not.i.i = icmp eq ptr %709, null
  br i1 %tobool204.not.i.i, label %land.lhs.true199.i.i.cond.false215.i.i_crit_edge, label %cond.true205.i.i

land.lhs.true199.i.i.cond.false215.i.i_crit_edge: ; preds = %land.lhs.true199.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false215.i.i

cond.true205.i.i:                                 ; preds = %land.lhs.true199.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %710 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %710)
  %711 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx213.i.i = getelementptr i32, ptr %711, i32 1
  %712 = ptrtoint ptr %arrayidx213.i.i to i32
  call void @__asan_load4_noabort(i32 %712)
  %713 = load i32, ptr %arrayidx213.i.i, align 4
  %add214.i.i = add i32 %713, 320
  tail call void %709(ptr noundef %handle, i32 noundef %add214.i.i, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %if.end.i1944.i

cond.false215.i.i:                                ; preds = %land.lhs.true199.i.i.cond.false215.i.i_crit_edge, %land.lhs.true194.i.i.cond.false215.i.i_crit_edge, %cond.end189.i.i.cond.false215.i.i_crit_edge
  %714 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %714)
  %715 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx219.i.i = getelementptr i32, ptr %715, i32 1
  %716 = ptrtoint ptr %arrayidx219.i.i to i32
  call void @__asan_load4_noabort(i32 %716)
  %717 = load i32, ptr %arrayidx219.i.i, align 4
  %add220.i.i = add i32 %717, 320
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add220.i.i, i32 noundef 32, i32 noundef 0) #7
  br label %if.end.i1944.i

if.end.i1944.i:                                   ; preds = %cond.false215.i.i, %cond.true205.i.i, %cond.false96.i.i, %cond.true86.i.i
  %offset.0.i.i = phi i32 [ %and.i1929.i, %cond.true205.i.i ], [ %and.i1929.i, %cond.false215.i.i ], [ 0, %cond.false96.i.i ], [ 0, %cond.true86.i.i ]
  %718 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %718)
  %719 = load i32, ptr %virt, align 8
  %and224.i.i = and i32 %719, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and224.i.i)
  %tobool225.not.i.i75 = icmp eq i32 %and224.i.i, 0
  br i1 %tobool225.not.i.i75, label %if.end.i1944.i.cond.false247.i.i_crit_edge, label %land.lhs.true226.i.i

if.end.i1944.i.cond.false247.i.i_crit_edge:       ; preds = %if.end.i1944.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false247.i.i

land.lhs.true226.i.i:                             ; preds = %if.end.i1944.i
  %720 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %720)
  %721 = load ptr, ptr %funcs.i.i29, align 4
  %tobool230.not.i.i = icmp eq ptr %721, null
  br i1 %tobool230.not.i.i, label %land.lhs.true226.i.i.cond.false247.i.i_crit_edge, label %land.lhs.true231.i.i

land.lhs.true226.i.i.cond.false247.i.i_crit_edge: ; preds = %land.lhs.true226.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false247.i.i

land.lhs.true231.i.i:                             ; preds = %land.lhs.true226.i.i
  %sriov_wreg235.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %721, i32 0, i32 12
  %722 = ptrtoint ptr %sriov_wreg235.i.i to i32
  call void @__asan_load4_noabort(i32 %722)
  %723 = load ptr, ptr %sriov_wreg235.i.i, align 4
  %tobool236.not.i.i = icmp eq ptr %723, null
  br i1 %tobool236.not.i.i, label %land.lhs.true231.i.i.cond.false247.i.i_crit_edge, label %cond.true237.i.i

land.lhs.true231.i.i.cond.false247.i.i_crit_edge: ; preds = %land.lhs.true231.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false247.i.i

cond.true237.i.i:                                 ; preds = %land.lhs.true231.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %724 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %724)
  %725 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx245.i.i76 = getelementptr i32, ptr %725, i32 1
  %726 = ptrtoint ptr %arrayidx245.i.i76 to i32
  call void @__asan_load4_noabort(i32 %726)
  %727 = load i32, ptr %arrayidx245.i.i76, align 4
  %add246.i.i77 = add i32 %727, 321
  tail call void %723(ptr noundef %handle, i32 noundef %add246.i.i77, i32 noundef %and.i1929.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end253.i.i

cond.false247.i.i:                                ; preds = %land.lhs.true231.i.i.cond.false247.i.i_crit_edge, %land.lhs.true226.i.i.cond.false247.i.i_crit_edge, %if.end.i1944.i.cond.false247.i.i_crit_edge
  %728 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %728)
  %729 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx251.i.i = getelementptr i32, ptr %729, i32 1
  %730 = ptrtoint ptr %arrayidx251.i.i to i32
  call void @__asan_load4_noabort(i32 %730)
  %731 = load i32, ptr %arrayidx251.i.i, align 4
  %add252.i.i = add i32 %731, 321
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add252.i.i, i32 noundef %and.i1929.i, i32 noundef 0) #7
  br label %cond.end253.i.i

cond.end253.i.i:                                  ; preds = %cond.false247.i.i, %cond.true237.i.i
  %732 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %732)
  %733 = load i32, ptr %virt, align 8
  %and256.i.i = and i32 %733, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and256.i.i)
  %tobool257.not.i.i = icmp eq i32 %and256.i.i, 0
  br i1 %tobool257.not.i.i, label %cond.end253.i.i.cond.false287.i.i_crit_edge, label %land.lhs.true258.i.i

cond.end253.i.i.cond.false287.i.i_crit_edge:      ; preds = %cond.end253.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false287.i.i

land.lhs.true258.i.i:                             ; preds = %cond.end253.i.i
  %734 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %734)
  %735 = load ptr, ptr %funcs.i.i29, align 4
  %tobool262.not.i.i = icmp eq ptr %735, null
  br i1 %tobool262.not.i.i, label %land.lhs.true258.i.i.cond.false287.i.i_crit_edge, label %land.lhs.true263.i.i

land.lhs.true258.i.i.cond.false287.i.i_crit_edge: ; preds = %land.lhs.true258.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false287.i.i

land.lhs.true263.i.i:                             ; preds = %land.lhs.true258.i.i
  %sriov_wreg267.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %735, i32 0, i32 12
  %736 = ptrtoint ptr %sriov_wreg267.i.i to i32
  call void @__asan_load4_noabort(i32 %736)
  %737 = load ptr, ptr %sriov_wreg267.i.i, align 4
  %tobool268.not.i.i = icmp eq ptr %737, null
  br i1 %tobool268.not.i.i, label %land.lhs.true263.i.i.cond.false287.i.i_crit_edge, label %cond.true269.i.i

land.lhs.true263.i.i.cond.false287.i.i_crit_edge: ; preds = %land.lhs.true263.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false287.i.i

cond.true269.i.i:                                 ; preds = %land.lhs.true263.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %738 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %738)
  %739 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx277.i.i = getelementptr i32, ptr %739, i32 1
  %740 = ptrtoint ptr %arrayidx277.i.i to i32
  call void @__asan_load4_noabort(i32 %740)
  %741 = load i32, ptr %arrayidx277.i.i, align 4
  %add278.i.i = add i32 %741, 1128
  %gpu_addr282.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %742 = ptrtoint ptr %gpu_addr282.i.i to i32
  call void @__asan_load8_noabort(i32 %742)
  %743 = load i64, ptr %gpu_addr282.i.i, align 8
  %744 = trunc i64 %743 to i32
  %conv286.i.i = add i32 %offset.0.i.i, %744
  tail call void %737(ptr noundef %handle, i32 noundef %add278.i.i, i32 noundef %conv286.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end301.i.i

cond.false287.i.i:                                ; preds = %land.lhs.true263.i.i.cond.false287.i.i_crit_edge, %land.lhs.true258.i.i.cond.false287.i.i_crit_edge, %cond.end253.i.i.cond.false287.i.i_crit_edge
  %745 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %745)
  %746 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx291.i.i78 = getelementptr i32, ptr %746, i32 1
  %747 = ptrtoint ptr %arrayidx291.i.i78 to i32
  call void @__asan_load4_noabort(i32 %747)
  %748 = load i32, ptr %arrayidx291.i.i78, align 4
  %add292.i.i79 = add i32 %748, 1128
  %gpu_addr296.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %749 = ptrtoint ptr %gpu_addr296.i.i to i32
  call void @__asan_load8_noabort(i32 %749)
  %750 = load i64, ptr %gpu_addr296.i.i, align 8
  %751 = trunc i64 %750 to i32
  %conv300.i.i = add i32 %offset.0.i.i, %751
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add292.i.i79, i32 noundef %conv300.i.i, i32 noundef 0) #7
  br label %cond.end301.i.i

cond.end301.i.i:                                  ; preds = %cond.false287.i.i, %cond.true269.i.i
  %752 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %752)
  %753 = load i32, ptr %virt, align 8
  %and304.i.i = and i32 %753, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and304.i.i)
  %tobool305.not.i.i = icmp eq i32 %and304.i.i, 0
  br i1 %tobool305.not.i.i, label %cond.end301.i.i.cond.false336.i.i_crit_edge, label %land.lhs.true306.i.i

cond.end301.i.i.cond.false336.i.i_crit_edge:      ; preds = %cond.end301.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false336.i.i

land.lhs.true306.i.i:                             ; preds = %cond.end301.i.i
  %754 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %754)
  %755 = load ptr, ptr %funcs.i.i29, align 4
  %tobool310.not.i.i = icmp eq ptr %755, null
  br i1 %tobool310.not.i.i, label %land.lhs.true306.i.i.cond.false336.i.i_crit_edge, label %land.lhs.true311.i.i

land.lhs.true306.i.i.cond.false336.i.i_crit_edge: ; preds = %land.lhs.true306.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false336.i.i

land.lhs.true311.i.i:                             ; preds = %land.lhs.true306.i.i
  %sriov_wreg315.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %755, i32 0, i32 12
  %756 = ptrtoint ptr %sriov_wreg315.i.i to i32
  call void @__asan_load4_noabort(i32 %756)
  %757 = load ptr, ptr %sriov_wreg315.i.i, align 4
  %tobool316.not.i.i = icmp eq ptr %757, null
  br i1 %tobool316.not.i.i, label %land.lhs.true311.i.i.cond.false336.i.i_crit_edge, label %cond.true317.i.i

land.lhs.true311.i.i.cond.false336.i.i_crit_edge: ; preds = %land.lhs.true311.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false336.i.i

cond.true317.i.i:                                 ; preds = %land.lhs.true311.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %758 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %758)
  %759 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx325.i.i = getelementptr i32, ptr %759, i32 1
  %760 = ptrtoint ptr %arrayidx325.i.i to i32
  call void @__asan_load4_noabort(i32 %760)
  %761 = load i32, ptr %arrayidx325.i.i, align 4
  %add326.i.i = add i32 %761, 1129
  %gpu_addr330.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %762 = ptrtoint ptr %gpu_addr330.i.i to i32
  call void @__asan_load8_noabort(i32 %762)
  %763 = load i64, ptr %gpu_addr330.i.i, align 8
  %conv331.i.i = zext i32 %offset.0.i.i to i64
  %add332.i.i = add i64 %763, %conv331.i.i
  %shr333.i.i = lshr i64 %add332.i.i, 32
  %conv335.i.i = trunc i64 %shr333.i.i to i32
  tail call void %757(ptr noundef %handle, i32 noundef %add326.i.i, i32 noundef %conv335.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end351.i.i

cond.false336.i.i:                                ; preds = %land.lhs.true311.i.i.cond.false336.i.i_crit_edge, %land.lhs.true306.i.i.cond.false336.i.i_crit_edge, %cond.end301.i.i.cond.false336.i.i_crit_edge
  %764 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %764)
  %765 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx340.i.i = getelementptr i32, ptr %765, i32 1
  %766 = ptrtoint ptr %arrayidx340.i.i to i32
  call void @__asan_load4_noabort(i32 %766)
  %767 = load i32, ptr %arrayidx340.i.i, align 4
  %add341.i.i = add i32 %767, 1129
  %gpu_addr345.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %768 = ptrtoint ptr %gpu_addr345.i.i to i32
  call void @__asan_load8_noabort(i32 %768)
  %769 = load i64, ptr %gpu_addr345.i.i, align 8
  %conv346.i.i = zext i32 %offset.0.i.i to i64
  %add347.i.i = add i64 %769, %conv346.i.i
  %shr348.i.i = lshr i64 %add347.i.i, 32
  %conv350.i.i = trunc i64 %shr348.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add341.i.i, i32 noundef %conv350.i.i, i32 noundef 0) #7
  br label %cond.end351.i.i

cond.end351.i.i:                                  ; preds = %cond.false336.i.i, %cond.true317.i.i
  %770 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %770)
  %771 = load i32, ptr %virt, align 8
  %and354.i.i = and i32 %771, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and354.i.i)
  %tobool355.not.i.i = icmp eq i32 %and354.i.i, 0
  br i1 %tobool355.not.i.i, label %cond.end351.i.i.cond.false377.i.i_crit_edge, label %land.lhs.true356.i.i

cond.end351.i.i.cond.false377.i.i_crit_edge:      ; preds = %cond.end351.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377.i.i

land.lhs.true356.i.i:                             ; preds = %cond.end351.i.i
  %772 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %772)
  %773 = load ptr, ptr %funcs.i.i29, align 4
  %tobool360.not.i.i = icmp eq ptr %773, null
  br i1 %tobool360.not.i.i, label %land.lhs.true356.i.i.cond.false377.i.i_crit_edge, label %land.lhs.true361.i.i

land.lhs.true356.i.i.cond.false377.i.i_crit_edge: ; preds = %land.lhs.true356.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377.i.i

land.lhs.true361.i.i:                             ; preds = %land.lhs.true356.i.i
  %sriov_wreg365.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %773, i32 0, i32 12
  %774 = ptrtoint ptr %sriov_wreg365.i.i to i32
  call void @__asan_load4_noabort(i32 %774)
  %775 = load ptr, ptr %sriov_wreg365.i.i, align 4
  %tobool366.not.i.i = icmp eq ptr %775, null
  br i1 %tobool366.not.i.i, label %land.lhs.true361.i.i.cond.false377.i.i_crit_edge, label %cond.true367.i.i

land.lhs.true361.i.i.cond.false377.i.i_crit_edge: ; preds = %land.lhs.true361.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false377.i.i

cond.true367.i.i:                                 ; preds = %land.lhs.true361.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %776 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %776)
  %777 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx375.i.i = getelementptr i32, ptr %777, i32 1
  %778 = ptrtoint ptr %arrayidx375.i.i to i32
  call void @__asan_load4_noabort(i32 %778)
  %779 = load i32, ptr %arrayidx375.i.i, align 4
  %add376.i.i = add i32 %779, 322
  tail call void %775(ptr noundef %handle, i32 noundef %add376.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end383.i.i

cond.false377.i.i:                                ; preds = %land.lhs.true361.i.i.cond.false377.i.i_crit_edge, %land.lhs.true356.i.i.cond.false377.i.i_crit_edge, %cond.end351.i.i.cond.false377.i.i_crit_edge
  %780 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %780)
  %781 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx381.i.i = getelementptr i32, ptr %781, i32 1
  %782 = ptrtoint ptr %arrayidx381.i.i to i32
  call void @__asan_load4_noabort(i32 %782)
  %783 = load i32, ptr %arrayidx381.i.i, align 4
  %add382.i.i = add i32 %783, 322
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add382.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end383.i.i

cond.end383.i.i:                                  ; preds = %cond.false377.i.i, %cond.true367.i.i
  %784 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %784)
  %785 = load i32, ptr %virt, align 8
  %and386.i.i = and i32 %785, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and386.i.i)
  %tobool387.not.i.i = icmp eq i32 %and386.i.i, 0
  br i1 %tobool387.not.i.i, label %cond.end383.i.i.cond.false409.i.i_crit_edge, label %land.lhs.true388.i.i

cond.end383.i.i.cond.false409.i.i_crit_edge:      ; preds = %cond.end383.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i.i

land.lhs.true388.i.i:                             ; preds = %cond.end383.i.i
  %786 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %786)
  %787 = load ptr, ptr %funcs.i.i29, align 4
  %tobool392.not.i.i = icmp eq ptr %787, null
  br i1 %tobool392.not.i.i, label %land.lhs.true388.i.i.cond.false409.i.i_crit_edge, label %land.lhs.true393.i.i

land.lhs.true388.i.i.cond.false409.i.i_crit_edge: ; preds = %land.lhs.true388.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i.i

land.lhs.true393.i.i:                             ; preds = %land.lhs.true388.i.i
  %sriov_wreg397.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %787, i32 0, i32 12
  %788 = ptrtoint ptr %sriov_wreg397.i.i to i32
  call void @__asan_load4_noabort(i32 %788)
  %789 = load ptr, ptr %sriov_wreg397.i.i, align 4
  %tobool398.not.i.i = icmp eq ptr %789, null
  br i1 %tobool398.not.i.i, label %land.lhs.true393.i.i.cond.false409.i.i_crit_edge, label %cond.true399.i.i

land.lhs.true393.i.i.cond.false409.i.i_crit_edge: ; preds = %land.lhs.true393.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false409.i.i

cond.true399.i.i:                                 ; preds = %land.lhs.true393.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %790 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %790)
  %791 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx407.i.i = getelementptr i32, ptr %791, i32 1
  %792 = ptrtoint ptr %arrayidx407.i.i to i32
  call void @__asan_load4_noabort(i32 %792)
  %793 = load i32, ptr %arrayidx407.i.i, align 4
  %add408.i.i = add i32 %793, 323
  tail call void %789(ptr noundef %handle, i32 noundef %add408.i.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end415.i.i

cond.false409.i.i:                                ; preds = %land.lhs.true393.i.i.cond.false409.i.i_crit_edge, %land.lhs.true388.i.i.cond.false409.i.i_crit_edge, %cond.end383.i.i.cond.false409.i.i_crit_edge
  %794 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %794)
  %795 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx413.i.i = getelementptr i32, ptr %795, i32 1
  %796 = ptrtoint ptr %arrayidx413.i.i to i32
  call void @__asan_load4_noabort(i32 %796)
  %797 = load i32, ptr %arrayidx413.i.i, align 4
  %add414.i.i = add i32 %797, 323
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add414.i.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end415.i.i

cond.end415.i.i:                                  ; preds = %cond.false409.i.i, %cond.true399.i.i
  %798 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %798)
  %799 = load i32, ptr %virt, align 8
  %and418.i.i = and i32 %799, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and418.i.i)
  %tobool419.not.i.i = icmp eq i32 %and418.i.i, 0
  br i1 %tobool419.not.i.i, label %cond.end415.i.i.cond.false450.i.i_crit_edge, label %land.lhs.true420.i.i

cond.end415.i.i.cond.false450.i.i_crit_edge:      ; preds = %cond.end415.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450.i.i

land.lhs.true420.i.i:                             ; preds = %cond.end415.i.i
  %800 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %800)
  %801 = load ptr, ptr %funcs.i.i29, align 4
  %tobool424.not.i.i = icmp eq ptr %801, null
  br i1 %tobool424.not.i.i, label %land.lhs.true420.i.i.cond.false450.i.i_crit_edge, label %land.lhs.true425.i.i

land.lhs.true420.i.i.cond.false450.i.i_crit_edge: ; preds = %land.lhs.true420.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450.i.i

land.lhs.true425.i.i:                             ; preds = %land.lhs.true420.i.i
  %sriov_wreg429.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %801, i32 0, i32 12
  %802 = ptrtoint ptr %sriov_wreg429.i.i to i32
  call void @__asan_load4_noabort(i32 %802)
  %803 = load ptr, ptr %sriov_wreg429.i.i, align 4
  %tobool430.not.i.i = icmp eq ptr %803, null
  br i1 %tobool430.not.i.i, label %land.lhs.true425.i.i.cond.false450.i.i_crit_edge, label %cond.true431.i.i

land.lhs.true425.i.i.cond.false450.i.i_crit_edge: ; preds = %land.lhs.true425.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false450.i.i

cond.true431.i.i:                                 ; preds = %land.lhs.true425.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %804 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %804)
  %805 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx439.i.i = getelementptr i32, ptr %805, i32 1
  %806 = ptrtoint ptr %arrayidx439.i.i to i32
  call void @__asan_load4_noabort(i32 %806)
  %807 = load i32, ptr %arrayidx439.i.i, align 4
  %add440.i.i = add i32 %807, 1132
  %gpu_addr444.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %808 = ptrtoint ptr %gpu_addr444.i.i to i32
  call void @__asan_load8_noabort(i32 %808)
  %809 = load i64, ptr %gpu_addr444.i.i, align 8
  %810 = trunc i64 %809 to i32
  %811 = add i32 %offset.0.i.i, 131072
  %conv449.i.i = add i32 %811, %810
  tail call void %803(ptr noundef %handle, i32 noundef %add440.i.i, i32 noundef %conv449.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end465.i.i

cond.false450.i.i:                                ; preds = %land.lhs.true425.i.i.cond.false450.i.i_crit_edge, %land.lhs.true420.i.i.cond.false450.i.i_crit_edge, %cond.end415.i.i.cond.false450.i.i_crit_edge
  %812 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx454.i.i = getelementptr i32, ptr %813, i32 1
  %814 = ptrtoint ptr %arrayidx454.i.i to i32
  call void @__asan_load4_noabort(i32 %814)
  %815 = load i32, ptr %arrayidx454.i.i, align 4
  %add455.i.i = add i32 %815, 1132
  %gpu_addr459.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %816 = ptrtoint ptr %gpu_addr459.i.i to i32
  call void @__asan_load8_noabort(i32 %816)
  %817 = load i64, ptr %gpu_addr459.i.i, align 8
  %818 = trunc i64 %817 to i32
  %819 = add i32 %offset.0.i.i, 131072
  %conv464.i.i = add i32 %819, %818
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add455.i.i, i32 noundef %conv464.i.i, i32 noundef 0) #7
  br label %cond.end465.i.i

cond.end465.i.i:                                  ; preds = %cond.false450.i.i, %cond.true431.i.i
  %820 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %820)
  %821 = load i32, ptr %virt, align 8
  %and468.i.i = and i32 %821, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and468.i.i)
  %tobool469.not.i.i = icmp eq i32 %and468.i.i, 0
  br i1 %tobool469.not.i.i, label %cond.end465.i.i.cond.false501.i.i_crit_edge, label %land.lhs.true470.i.i

cond.end465.i.i.cond.false501.i.i_crit_edge:      ; preds = %cond.end465.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false501.i.i

land.lhs.true470.i.i:                             ; preds = %cond.end465.i.i
  %822 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %822)
  %823 = load ptr, ptr %funcs.i.i29, align 4
  %tobool474.not.i.i = icmp eq ptr %823, null
  br i1 %tobool474.not.i.i, label %land.lhs.true470.i.i.cond.false501.i.i_crit_edge, label %land.lhs.true475.i.i

land.lhs.true470.i.i.cond.false501.i.i_crit_edge: ; preds = %land.lhs.true470.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false501.i.i

land.lhs.true475.i.i:                             ; preds = %land.lhs.true470.i.i
  %sriov_wreg479.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %823, i32 0, i32 12
  %824 = ptrtoint ptr %sriov_wreg479.i.i to i32
  call void @__asan_load4_noabort(i32 %824)
  %825 = load ptr, ptr %sriov_wreg479.i.i, align 4
  %tobool480.not.i.i = icmp eq ptr %825, null
  br i1 %tobool480.not.i.i, label %land.lhs.true475.i.i.cond.false501.i.i_crit_edge, label %cond.true481.i.i

land.lhs.true475.i.i.cond.false501.i.i_crit_edge: ; preds = %land.lhs.true475.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false501.i.i

cond.true481.i.i:                                 ; preds = %land.lhs.true475.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %826 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %826)
  %827 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx489.i.i = getelementptr i32, ptr %827, i32 1
  %828 = ptrtoint ptr %arrayidx489.i.i to i32
  call void @__asan_load4_noabort(i32 %828)
  %829 = load i32, ptr %arrayidx489.i.i, align 4
  %add490.i.i = add i32 %829, 1133
  %gpu_addr494.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %830 = ptrtoint ptr %gpu_addr494.i.i to i32
  call void @__asan_load8_noabort(i32 %830)
  %831 = load i64, ptr %gpu_addr494.i.i, align 8
  %conv495.i.i = zext i32 %offset.0.i.i to i64
  %add496.i.i = add nuw nsw i64 %conv495.i.i, 131072
  %add497.i.i = add i64 %add496.i.i, %831
  %shr498.i.i = lshr i64 %add497.i.i, 32
  %conv500.i.i = trunc i64 %shr498.i.i to i32
  tail call void %825(ptr noundef %handle, i32 noundef %add490.i.i, i32 noundef %conv500.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end517.i.i

cond.false501.i.i:                                ; preds = %land.lhs.true475.i.i.cond.false501.i.i_crit_edge, %land.lhs.true470.i.i.cond.false501.i.i_crit_edge, %cond.end465.i.i.cond.false501.i.i_crit_edge
  %832 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %832)
  %833 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx505.i.i = getelementptr i32, ptr %833, i32 1
  %834 = ptrtoint ptr %arrayidx505.i.i to i32
  call void @__asan_load4_noabort(i32 %834)
  %835 = load i32, ptr %arrayidx505.i.i, align 4
  %add506.i.i = add i32 %835, 1133
  %gpu_addr510.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 2
  %836 = ptrtoint ptr %gpu_addr510.i.i to i32
  call void @__asan_load8_noabort(i32 %836)
  %837 = load i64, ptr %gpu_addr510.i.i, align 8
  %conv511.i.i = zext i32 %offset.0.i.i to i64
  %add512.i.i = add nuw nsw i64 %conv511.i.i, 131072
  %add513.i.i = add i64 %add512.i.i, %837
  %shr514.i.i = lshr i64 %add513.i.i, 32
  %conv516.i.i = trunc i64 %shr514.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add506.i.i, i32 noundef %conv516.i.i, i32 noundef 0) #7
  br label %cond.end517.i.i

cond.end517.i.i:                                  ; preds = %cond.false501.i.i, %cond.true481.i.i
  %838 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %838)
  %839 = load i32, ptr %virt, align 8
  %and520.i.i = and i32 %839, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and520.i.i)
  %tobool521.not.i.i = icmp eq i32 %and520.i.i, 0
  br i1 %tobool521.not.i.i, label %cond.end517.i.i.cond.false543.i.i_crit_edge, label %land.lhs.true522.i.i

cond.end517.i.i.cond.false543.i.i_crit_edge:      ; preds = %cond.end517.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i.i

land.lhs.true522.i.i:                             ; preds = %cond.end517.i.i
  %840 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %840)
  %841 = load ptr, ptr %funcs.i.i29, align 4
  %tobool526.not.i.i = icmp eq ptr %841, null
  br i1 %tobool526.not.i.i, label %land.lhs.true522.i.i.cond.false543.i.i_crit_edge, label %land.lhs.true527.i.i

land.lhs.true522.i.i.cond.false543.i.i_crit_edge: ; preds = %land.lhs.true522.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i.i

land.lhs.true527.i.i:                             ; preds = %land.lhs.true522.i.i
  %sriov_wreg531.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %841, i32 0, i32 12
  %842 = ptrtoint ptr %sriov_wreg531.i.i to i32
  call void @__asan_load4_noabort(i32 %842)
  %843 = load ptr, ptr %sriov_wreg531.i.i, align 4
  %tobool532.not.i.i = icmp eq ptr %843, null
  br i1 %tobool532.not.i.i, label %land.lhs.true527.i.i.cond.false543.i.i_crit_edge, label %cond.true533.i.i

land.lhs.true527.i.i.cond.false543.i.i_crit_edge: ; preds = %land.lhs.true527.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false543.i.i

cond.true533.i.i:                                 ; preds = %land.lhs.true527.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %844 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %844)
  %845 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx541.i.i = getelementptr i32, ptr %845, i32 1
  %846 = ptrtoint ptr %arrayidx541.i.i to i32
  call void @__asan_load4_noabort(i32 %846)
  %847 = load i32, ptr %arrayidx541.i.i, align 4
  %add542.i.i = add i32 %847, 324
  tail call void %843(ptr noundef %handle, i32 noundef %add542.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end549.i.i

cond.false543.i.i:                                ; preds = %land.lhs.true527.i.i.cond.false543.i.i_crit_edge, %land.lhs.true522.i.i.cond.false543.i.i_crit_edge, %cond.end517.i.i.cond.false543.i.i_crit_edge
  %848 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %848)
  %849 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx547.i.i = getelementptr i32, ptr %849, i32 1
  %850 = ptrtoint ptr %arrayidx547.i.i to i32
  call void @__asan_load4_noabort(i32 %850)
  %851 = load i32, ptr %arrayidx547.i.i, align 4
  %add548.i.i = add i32 %851, 324
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add548.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end549.i.i

cond.end549.i.i:                                  ; preds = %cond.false543.i.i, %cond.true533.i.i
  %852 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %852)
  %853 = load i32, ptr %virt, align 8
  %and552.i.i = and i32 %853, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and552.i.i)
  %tobool553.not.i.i = icmp eq i32 %and552.i.i, 0
  br i1 %tobool553.not.i.i, label %cond.end549.i.i.cond.false575.i.i_crit_edge, label %land.lhs.true554.i.i

cond.end549.i.i.cond.false575.i.i_crit_edge:      ; preds = %cond.end549.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false575.i.i

land.lhs.true554.i.i:                             ; preds = %cond.end549.i.i
  %854 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %854)
  %855 = load ptr, ptr %funcs.i.i29, align 4
  %tobool558.not.i.i = icmp eq ptr %855, null
  br i1 %tobool558.not.i.i, label %land.lhs.true554.i.i.cond.false575.i.i_crit_edge, label %land.lhs.true559.i.i

land.lhs.true554.i.i.cond.false575.i.i_crit_edge: ; preds = %land.lhs.true554.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false575.i.i

land.lhs.true559.i.i:                             ; preds = %land.lhs.true554.i.i
  %sriov_wreg563.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %855, i32 0, i32 12
  %856 = ptrtoint ptr %sriov_wreg563.i.i to i32
  call void @__asan_load4_noabort(i32 %856)
  %857 = load ptr, ptr %sriov_wreg563.i.i, align 4
  %tobool564.not.i.i = icmp eq ptr %857, null
  br i1 %tobool564.not.i.i, label %land.lhs.true559.i.i.cond.false575.i.i_crit_edge, label %cond.true565.i.i

land.lhs.true559.i.i.cond.false575.i.i_crit_edge: ; preds = %land.lhs.true559.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false575.i.i

cond.true565.i.i:                                 ; preds = %land.lhs.true559.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %858 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %858)
  %859 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx573.i.i = getelementptr i32, ptr %859, i32 1
  %860 = ptrtoint ptr %arrayidx573.i.i to i32
  call void @__asan_load4_noabort(i32 %860)
  %861 = load i32, ptr %arrayidx573.i.i, align 4
  %add574.i.i = add i32 %861, 325
  tail call void %857(ptr noundef %handle, i32 noundef %add574.i.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end581.i.i

cond.false575.i.i:                                ; preds = %land.lhs.true559.i.i.cond.false575.i.i_crit_edge, %land.lhs.true554.i.i.cond.false575.i.i_crit_edge, %cond.end549.i.i.cond.false575.i.i_crit_edge
  %862 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %862)
  %863 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx579.i.i = getelementptr i32, ptr %863, i32 1
  %864 = ptrtoint ptr %arrayidx579.i.i to i32
  call void @__asan_load4_noabort(i32 %864)
  %865 = load i32, ptr %arrayidx579.i.i, align 4
  %add580.i.i = add i32 %865, 325
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add580.i.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end581.i.i

cond.end581.i.i:                                  ; preds = %cond.false575.i.i, %cond.true565.i.i
  %866 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %866)
  %867 = load i32, ptr %virt, align 8
  %and584.i.i = and i32 %867, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and584.i.i)
  %tobool585.not.i.i = icmp eq i32 %and584.i.i, 0
  br i1 %tobool585.not.i.i, label %cond.end581.i.i.cond.false612.i.i_crit_edge, label %land.lhs.true586.i.i

cond.end581.i.i.cond.false612.i.i_crit_edge:      ; preds = %cond.end581.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false612.i.i

land.lhs.true586.i.i:                             ; preds = %cond.end581.i.i
  %868 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %868)
  %869 = load ptr, ptr %funcs.i.i29, align 4
  %tobool590.not.i.i = icmp eq ptr %869, null
  br i1 %tobool590.not.i.i, label %land.lhs.true586.i.i.cond.false612.i.i_crit_edge, label %land.lhs.true591.i.i

land.lhs.true586.i.i.cond.false612.i.i_crit_edge: ; preds = %land.lhs.true586.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false612.i.i

land.lhs.true591.i.i:                             ; preds = %land.lhs.true586.i.i
  %sriov_wreg595.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %869, i32 0, i32 12
  %870 = ptrtoint ptr %sriov_wreg595.i.i to i32
  call void @__asan_load4_noabort(i32 %870)
  %871 = load ptr, ptr %sriov_wreg595.i.i, align 4
  %tobool596.not.i.i = icmp eq ptr %871, null
  br i1 %tobool596.not.i.i, label %land.lhs.true591.i.i.cond.false612.i.i_crit_edge, label %cond.true597.i.i

land.lhs.true591.i.i.cond.false612.i.i_crit_edge: ; preds = %land.lhs.true591.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false612.i.i

cond.true597.i.i:                                 ; preds = %land.lhs.true591.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %872 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %872)
  %873 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx605.i.i = getelementptr i32, ptr %873, i32 1
  %874 = ptrtoint ptr %arrayidx605.i.i to i32
  call void @__asan_load4_noabort(i32 %874)
  %875 = load i32, ptr %arrayidx605.i.i, align 4
  %add606.i.i = add i32 %875, 1080
  %fw_shared_gpu_addr.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 16
  %876 = ptrtoint ptr %fw_shared_gpu_addr.i.i to i32
  call void @__asan_load8_noabort(i32 %876)
  %877 = load i64, ptr %fw_shared_gpu_addr.i.i, align 8
  %conv611.i.i = trunc i64 %877 to i32
  tail call void %871(ptr noundef %handle, i32 noundef %add606.i.i, i32 noundef %conv611.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end624.i.i

cond.false612.i.i:                                ; preds = %land.lhs.true591.i.i.cond.false612.i.i_crit_edge, %land.lhs.true586.i.i.cond.false612.i.i_crit_edge, %cond.end581.i.i.cond.false612.i.i_crit_edge
  %878 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %878)
  %879 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx616.i.i = getelementptr i32, ptr %879, i32 1
  %880 = ptrtoint ptr %arrayidx616.i.i to i32
  call void @__asan_load4_noabort(i32 %880)
  %881 = load i32, ptr %arrayidx616.i.i, align 4
  %add617.i.i = add i32 %881, 1080
  %fw_shared_gpu_addr621.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 16
  %882 = ptrtoint ptr %fw_shared_gpu_addr621.i.i to i32
  call void @__asan_load8_noabort(i32 %882)
  %883 = load i64, ptr %fw_shared_gpu_addr621.i.i, align 8
  %conv623.i.i = trunc i64 %883 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add617.i.i, i32 noundef %conv623.i.i, i32 noundef 0) #7
  br label %cond.end624.i.i

cond.end624.i.i:                                  ; preds = %cond.false612.i.i, %cond.true597.i.i
  %884 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %884)
  %885 = load i32, ptr %virt, align 8
  %and627.i.i = and i32 %885, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and627.i.i)
  %tobool628.not.i.i = icmp eq i32 %and627.i.i, 0
  br i1 %tobool628.not.i.i, label %cond.end624.i.i.cond.false657.i.i_crit_edge, label %land.lhs.true629.i.i

cond.end624.i.i.cond.false657.i.i_crit_edge:      ; preds = %cond.end624.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false657.i.i

land.lhs.true629.i.i:                             ; preds = %cond.end624.i.i
  %886 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %886)
  %887 = load ptr, ptr %funcs.i.i29, align 4
  %tobool633.not.i.i = icmp eq ptr %887, null
  br i1 %tobool633.not.i.i, label %land.lhs.true629.i.i.cond.false657.i.i_crit_edge, label %land.lhs.true634.i.i

land.lhs.true629.i.i.cond.false657.i.i_crit_edge: ; preds = %land.lhs.true629.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false657.i.i

land.lhs.true634.i.i:                             ; preds = %land.lhs.true629.i.i
  %sriov_wreg638.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %887, i32 0, i32 12
  %888 = ptrtoint ptr %sriov_wreg638.i.i to i32
  call void @__asan_load4_noabort(i32 %888)
  %889 = load ptr, ptr %sriov_wreg638.i.i, align 4
  %tobool639.not.i.i = icmp eq ptr %889, null
  br i1 %tobool639.not.i.i, label %land.lhs.true634.i.i.cond.false657.i.i_crit_edge, label %cond.true640.i.i

land.lhs.true634.i.i.cond.false657.i.i_crit_edge: ; preds = %land.lhs.true634.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false657.i.i

cond.true640.i.i:                                 ; preds = %land.lhs.true634.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %890 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %890)
  %891 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx648.i.i = getelementptr i32, ptr %891, i32 1
  %892 = ptrtoint ptr %arrayidx648.i.i to i32
  call void @__asan_load4_noabort(i32 %892)
  %893 = load i32, ptr %arrayidx648.i.i, align 4
  %add649.i.i = add i32 %893, 1081
  %fw_shared_gpu_addr653.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 16
  %894 = ptrtoint ptr %fw_shared_gpu_addr653.i.i to i32
  call void @__asan_load8_noabort(i32 %894)
  %895 = load i64, ptr %fw_shared_gpu_addr653.i.i, align 8
  %shr654.i.i = lshr i64 %895, 32
  %conv656.i.i = trunc i64 %shr654.i.i to i32
  tail call void %889(ptr noundef %handle, i32 noundef %add649.i.i, i32 noundef %conv656.i.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end670.i.i

cond.false657.i.i:                                ; preds = %land.lhs.true634.i.i.cond.false657.i.i_crit_edge, %land.lhs.true629.i.i.cond.false657.i.i_crit_edge, %cond.end624.i.i.cond.false657.i.i_crit_edge
  %896 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %896)
  %897 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx661.i.i = getelementptr i32, ptr %897, i32 1
  %898 = ptrtoint ptr %arrayidx661.i.i to i32
  call void @__asan_load4_noabort(i32 %898)
  %899 = load i32, ptr %arrayidx661.i.i, align 4
  %add662.i.i = add i32 %899, 1081
  %fw_shared_gpu_addr666.i.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 16
  %900 = ptrtoint ptr %fw_shared_gpu_addr666.i.i to i32
  call void @__asan_load8_noabort(i32 %900)
  %901 = load i64, ptr %fw_shared_gpu_addr666.i.i, align 8
  %shr667.i.i = lshr i64 %901, 32
  %conv669.i.i = trunc i64 %shr667.i.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add662.i.i, i32 noundef %conv669.i.i, i32 noundef 0) #7
  br label %cond.end670.i.i

cond.end670.i.i:                                  ; preds = %cond.false657.i.i, %cond.true640.i.i
  %902 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %902)
  %903 = load i32, ptr %virt, align 8
  %and673.i.i = and i32 %903, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and673.i.i)
  %tobool674.not.i.i = icmp eq i32 %and673.i.i, 0
  br i1 %tobool674.not.i.i, label %cond.end670.i.i.cond.false696.i.i_crit_edge, label %land.lhs.true675.i.i

cond.end670.i.i.cond.false696.i.i_crit_edge:      ; preds = %cond.end670.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696.i.i

land.lhs.true675.i.i:                             ; preds = %cond.end670.i.i
  %904 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %904)
  %905 = load ptr, ptr %funcs.i.i29, align 4
  %tobool679.not.i.i = icmp eq ptr %905, null
  br i1 %tobool679.not.i.i, label %land.lhs.true675.i.i.cond.false696.i.i_crit_edge, label %land.lhs.true680.i.i

land.lhs.true675.i.i.cond.false696.i.i_crit_edge: ; preds = %land.lhs.true675.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696.i.i

land.lhs.true680.i.i:                             ; preds = %land.lhs.true675.i.i
  %sriov_wreg684.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %905, i32 0, i32 12
  %906 = ptrtoint ptr %sriov_wreg684.i.i to i32
  call void @__asan_load4_noabort(i32 %906)
  %907 = load ptr, ptr %sriov_wreg684.i.i, align 4
  %tobool685.not.i.i = icmp eq ptr %907, null
  br i1 %tobool685.not.i.i, label %land.lhs.true680.i.i.cond.false696.i.i_crit_edge, label %cond.true686.i.i

land.lhs.true680.i.i.cond.false696.i.i_crit_edge: ; preds = %land.lhs.true680.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false696.i.i

cond.true686.i.i:                                 ; preds = %land.lhs.true680.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %908 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %908)
  %909 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx694.i.i = getelementptr i32, ptr %909, i32 1
  %910 = ptrtoint ptr %arrayidx694.i.i to i32
  call void @__asan_load4_noabort(i32 %910)
  %911 = load i32, ptr %arrayidx694.i.i, align 4
  %add695.i.i = add i32 %911, 338
  tail call void %907(ptr noundef %handle, i32 noundef %add695.i.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end702.i.i

cond.false696.i.i:                                ; preds = %land.lhs.true680.i.i.cond.false696.i.i_crit_edge, %land.lhs.true675.i.i.cond.false696.i.i_crit_edge, %cond.end670.i.i.cond.false696.i.i_crit_edge
  %912 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %912)
  %913 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx700.i.i = getelementptr i32, ptr %913, i32 1
  %914 = ptrtoint ptr %arrayidx700.i.i to i32
  call void @__asan_load4_noabort(i32 %914)
  %915 = load i32, ptr %arrayidx700.i.i, align 4
  %add701.i.i = add i32 %915, 338
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add701.i.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end702.i.i

cond.end702.i.i:                                  ; preds = %cond.false696.i.i, %cond.true686.i.i
  %916 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %916)
  %917 = load i32, ptr %virt, align 8
  %and705.i.i = and i32 %917, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and705.i.i)
  %tobool706.not.i.i = icmp eq i32 %and705.i.i, 0
  br i1 %tobool706.not.i.i, label %cond.end702.i.i.cond.false728.i.i_crit_edge, label %land.lhs.true707.i.i

cond.end702.i.i.cond.false728.i.i_crit_edge:      ; preds = %cond.end702.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false728.i.i

land.lhs.true707.i.i:                             ; preds = %cond.end702.i.i
  %918 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %918)
  %919 = load ptr, ptr %funcs.i.i29, align 4
  %tobool711.not.i.i = icmp eq ptr %919, null
  br i1 %tobool711.not.i.i, label %land.lhs.true707.i.i.cond.false728.i.i_crit_edge, label %land.lhs.true712.i.i

land.lhs.true707.i.i.cond.false728.i.i_crit_edge: ; preds = %land.lhs.true707.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false728.i.i

land.lhs.true712.i.i:                             ; preds = %land.lhs.true707.i.i
  %sriov_wreg716.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %919, i32 0, i32 12
  %920 = ptrtoint ptr %sriov_wreg716.i.i to i32
  call void @__asan_load4_noabort(i32 %920)
  %921 = load ptr, ptr %sriov_wreg716.i.i, align 4
  %tobool717.not.i.i = icmp eq ptr %921, null
  br i1 %tobool717.not.i.i, label %land.lhs.true712.i.i.cond.false728.i.i_crit_edge, label %cond.true718.i.i

land.lhs.true712.i.i.cond.false728.i.i_crit_edge: ; preds = %land.lhs.true712.i.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false728.i.i

cond.true718.i.i:                                 ; preds = %land.lhs.true712.i.i
  call void @__sanitizer_cov_trace_pc() #9
  %922 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %922)
  %923 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx726.i.i = getelementptr i32, ptr %923, i32 1
  %924 = ptrtoint ptr %arrayidx726.i.i to i32
  call void @__asan_load4_noabort(i32 %924)
  %925 = load i32, ptr %arrayidx726.i.i, align 4
  %add727.i.i = add i32 %925, 339
  tail call void %921(ptr noundef %handle, i32 noundef %add727.i.i, i32 noundef 4096, i32 noundef 0, i32 noundef 16) #7
  br label %vcn_v3_0_mc_resume.exit.i

cond.false728.i.i:                                ; preds = %land.lhs.true712.i.i.cond.false728.i.i_crit_edge, %land.lhs.true707.i.i.cond.false728.i.i_crit_edge, %cond.end702.i.i.cond.false728.i.i_crit_edge
  %926 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %926)
  %927 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx732.i.i = getelementptr i32, ptr %927, i32 1
  %928 = ptrtoint ptr %arrayidx732.i.i to i32
  call void @__asan_load4_noabort(i32 %928)
  %929 = load i32, ptr %arrayidx732.i.i, align 4
  %add733.i.i = add i32 %929, 339
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add733.i.i, i32 noundef 4096, i32 noundef 0) #7
  br label %vcn_v3_0_mc_resume.exit.i

vcn_v3_0_mc_resume.exit.i:                        ; preds = %cond.false728.i.i, %cond.true718.i.i
  %930 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %930)
  %931 = load i32, ptr %virt, align 8
  %and422.i = and i32 %931, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and422.i)
  %tobool423.not.i = icmp eq i32 %and422.i, 0
  br i1 %tobool423.not.i, label %vcn_v3_0_mc_resume.exit.i.cond.false446.i_crit_edge, label %land.lhs.true424.i

vcn_v3_0_mc_resume.exit.i.cond.false446.i_crit_edge: ; preds = %vcn_v3_0_mc_resume.exit.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false446.i

land.lhs.true424.i:                               ; preds = %vcn_v3_0_mc_resume.exit.i
  %932 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %932)
  %933 = load ptr, ptr %funcs.i.i29, align 4
  %tobool428.not.i = icmp eq ptr %933, null
  br i1 %tobool428.not.i, label %land.lhs.true424.i.cond.false446.i_crit_edge, label %land.lhs.true429.i

land.lhs.true424.i.cond.false446.i_crit_edge:     ; preds = %land.lhs.true424.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false446.i

land.lhs.true429.i:                               ; preds = %land.lhs.true424.i
  %sriov_wreg433.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %933, i32 0, i32 12
  %934 = ptrtoint ptr %sriov_wreg433.i to i32
  call void @__asan_load4_noabort(i32 %934)
  %935 = load ptr, ptr %sriov_wreg433.i, align 4
  %tobool434.not.i = icmp eq ptr %935, null
  br i1 %tobool434.not.i, label %land.lhs.true429.i.cond.false446.i_crit_edge, label %cond.true435.i

land.lhs.true429.i.cond.false446.i_crit_edge:     ; preds = %land.lhs.true429.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false446.i

cond.true435.i:                                   ; preds = %land.lhs.true429.i
  call void @__sanitizer_cov_trace_pc() #9
  %936 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %936)
  %937 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx443.i = getelementptr i32, ptr %937, i32 1
  %938 = ptrtoint ptr %arrayidx443.i to i32
  call void @__asan_load4_noabort(i32 %938)
  %939 = load i32, ptr %arrayidx443.i, align 4
  %add444.i = add i32 %939, 74
  %940 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %940)
  %941 = load i32, ptr %gb_addr_config.i, align 4
  tail call void %935(ptr noundef %handle, i32 noundef %add444.i, i32 noundef %941, i32 noundef 0, i32 noundef 16) #7
  br label %do.body456.i

cond.false446.i:                                  ; preds = %land.lhs.true429.i.cond.false446.i_crit_edge, %land.lhs.true424.i.cond.false446.i_crit_edge, %vcn_v3_0_mc_resume.exit.i.cond.false446.i_crit_edge
  %942 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %942)
  %943 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx450.i = getelementptr i32, ptr %943, i32 1
  %944 = ptrtoint ptr %arrayidx450.i to i32
  call void @__asan_load4_noabort(i32 %944)
  %945 = load i32, ptr %arrayidx450.i, align 4
  %add451.i = add i32 %945, 74
  %946 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %946)
  %947 = load i32, ptr %gb_addr_config.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add451.i, i32 noundef %947, i32 noundef 0) #7
  br label %do.body456.i

do.body456.i:                                     ; preds = %cond.false446.i, %cond.true435.i
  %948 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %948)
  %949 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx461.i = getelementptr i32, ptr %949, i32 1
  %950 = ptrtoint ptr %arrayidx461.i to i32
  call void @__asan_load4_noabort(i32 %950)
  %951 = load i32, ptr %arrayidx461.i, align 4
  %add462.i = add i32 %951, 198
  %call463.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add462.i, i32 noundef 0) #7
  %and464.i = and i32 %call463.i, -9
  %952 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %952)
  %953 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx469.i = getelementptr i32, ptr %953, i32 1
  %954 = ptrtoint ptr %arrayidx469.i to i32
  call void @__asan_load4_noabort(i32 %954)
  %955 = load i32, ptr %arrayidx469.i, align 4
  %add470.i = add i32 %955, 198
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add470.i, i32 noundef %and464.i, i32 noundef 0) #7
  %956 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %956)
  %957 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx478.i = getelementptr i32, ptr %957, i32 1
  %958 = ptrtoint ptr %arrayidx478.i to i32
  call void @__asan_load4_noabort(i32 %958)
  %959 = load i32, ptr %arrayidx478.i, align 4
  %add479.i = add i32 %959, 342
  %call480.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add479.i, i32 noundef 0) #7
  %and481.i = and i32 %call480.i, -268435457
  %960 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %960)
  %961 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx486.i = getelementptr i32, ptr %961, i32 1
  %962 = ptrtoint ptr %arrayidx486.i to i32
  call void @__asan_load4_noabort(i32 %962)
  %963 = load i32, ptr %arrayidx486.i, align 4
  %add487.i = add i32 %963, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add487.i, i32 noundef %and481.i, i32 noundef 0) #7
  br label %for.cond494.preheader.i

for.cond494.preheader.i:                          ; preds = %if.end541.i.for.cond494.preheader.i_crit_edge, %do.body456.i
  %j.01963.i = phi i32 [ 0, %do.body456.i ], [ %inc589.i, %if.end541.i.for.cond494.preheader.i_crit_edge ]
  br label %for.body497.i

for.body497.i:                                    ; preds = %while.body.preheader.i.for.body497.i_crit_edge, %for.cond494.preheader.i
  %k.01960.i = phi i32 [ 0, %for.cond494.preheader.i ], [ %inc.i80, %while.body.preheader.i.for.body497.i_crit_edge ]
  %964 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %964)
  %965 = load i32, ptr %virt, align 8
  %and500.i = and i32 %965, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and500.i)
  %tobool501.not.i = icmp eq i32 %and500.i, 0
  br i1 %tobool501.not.i, label %for.body497.i.cond.false524.i_crit_edge, label %land.lhs.true502.i

for.body497.i.cond.false524.i_crit_edge:          ; preds = %for.body497.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524.i

land.lhs.true502.i:                               ; preds = %for.body497.i
  %966 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %966)
  %967 = load ptr, ptr %funcs.i.i29, align 4
  %tobool506.not.i = icmp eq ptr %967, null
  br i1 %tobool506.not.i, label %land.lhs.true502.i.cond.false524.i_crit_edge, label %land.lhs.true507.i

land.lhs.true502.i.cond.false524.i_crit_edge:     ; preds = %land.lhs.true502.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524.i

land.lhs.true507.i:                               ; preds = %land.lhs.true502.i
  %sriov_rreg511.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %967, i32 0, i32 13
  %968 = ptrtoint ptr %sriov_rreg511.i to i32
  call void @__asan_load4_noabort(i32 %968)
  %969 = load ptr, ptr %sriov_rreg511.i, align 4
  %tobool512.not.i = icmp eq ptr %969, null
  br i1 %tobool512.not.i, label %land.lhs.true507.i.cond.false524.i_crit_edge, label %cond.true513.i

land.lhs.true507.i.cond.false524.i_crit_edge:     ; preds = %land.lhs.true507.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524.i

cond.true513.i:                                   ; preds = %land.lhs.true507.i
  call void @__sanitizer_cov_trace_pc() #9
  %970 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %970)
  %971 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx521.i = getelementptr i32, ptr %971, i32 1
  %972 = ptrtoint ptr %arrayidx521.i to i32
  call void @__asan_load4_noabort(i32 %972)
  %973 = load i32, ptr %arrayidx521.i, align 4
  %add522.i = add i32 %973, 128
  %call523.i = tail call i32 %969(ptr noundef %handle, i32 noundef %add522.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end531.i

cond.false524.i:                                  ; preds = %land.lhs.true507.i.cond.false524.i_crit_edge, %land.lhs.true502.i.cond.false524.i_crit_edge, %for.body497.i.cond.false524.i_crit_edge
  %974 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %974)
  %975 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx528.i = getelementptr i32, ptr %975, i32 1
  %976 = ptrtoint ptr %arrayidx528.i to i32
  call void @__asan_load4_noabort(i32 %976)
  %977 = load i32, ptr %arrayidx528.i, align 4
  %add529.i = add i32 %977, 128
  %call530.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add529.i, i32 noundef 0) #7
  br label %cond.end531.i

cond.end531.i:                                    ; preds = %cond.false524.i, %cond.true513.i
  %cond532.i = phi i32 [ %call523.i, %cond.true513.i ], [ %call530.i, %cond.false524.i ]
  %and533.i = and i32 %cond532.i, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and533.i)
  %tobool534.not.i = icmp eq i32 %and533.i, 0
  br i1 %tobool534.not.i, label %while.body.preheader.i, label %do.body594.i

while.body.preheader.i:                           ; preds = %cond.end531.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %978 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %978(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %979 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %979(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %980 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %980(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %981 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %981(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %982 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %982(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %983 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %983(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %984 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %984(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %985 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %985(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %986 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %986(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %987 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %987(i32 noundef 214748000) #7
  %inc.i80 = add nuw nsw i32 %k.01960.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i80, 100
  br i1 %exitcond.not.i, label %if.end541.i, label %while.body.preheader.i.for.body497.i_crit_edge

while.body.preheader.i.for.body497.i_crit_edge:   ; preds = %while.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body497.i

if.end541.i:                                      ; preds = %while.body.preheader.i
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.61, i32 noundef %i.01967.i) #7
  %988 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %988)
  %989 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx547.i = getelementptr i32, ptr %989, i32 1
  %990 = ptrtoint ptr %arrayidx547.i to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load i32, ptr %arrayidx547.i, align 4
  %add548.i = add i32 %991, 342
  %call549.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add548.i, i32 noundef 0) #7
  %or551.i = or i32 %call549.i, 268435456
  %992 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx555.i = getelementptr i32, ptr %993, i32 1
  %994 = ptrtoint ptr %arrayidx555.i to i32
  call void @__asan_load4_noabort(i32 %994)
  %995 = load i32, ptr %arrayidx555.i, align 4
  %add556.i = add i32 %995, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add556.i, i32 noundef %or551.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %996 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %996(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %997 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %997(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %998 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %998(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %999 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %999(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1000 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1000(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1001 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1001(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1002 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1002(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1003 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1003(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1004 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1004(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1005 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1005(i32 noundef 214748000) #7
  %1006 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1006)
  %1007 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx570.i = getelementptr i32, ptr %1007, i32 1
  %1008 = ptrtoint ptr %arrayidx570.i to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load i32, ptr %arrayidx570.i, align 4
  %add571.i = add i32 %1009, 342
  %call572.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add571.i, i32 noundef 0) #7
  %and573.i = and i32 %call572.i, -268435457
  %1010 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx578.i = getelementptr i32, ptr %1011, i32 1
  %1012 = ptrtoint ptr %arrayidx578.i to i32
  call void @__asan_load4_noabort(i32 %1012)
  %1013 = load i32, ptr %arrayidx578.i, align 4
  %add579.i = add i32 %1013, 342
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add579.i, i32 noundef %and573.i, i32 noundef 0) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1014 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1014(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1015 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1015(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1016 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1016(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1017 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1017(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1018 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1018(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1019 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1019(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1020 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1020(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1021 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1021(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1022 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1022(i32 noundef 214748000) #7
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %1023 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %1023(i32 noundef 214748000) #7
  %inc589.i = add nuw nsw i32 %j.01963.i, 1
  %exitcond1987.not.i = icmp eq i32 %inc589.i, 10
  br i1 %exitcond1987.not.i, label %if.then592.i, label %if.end541.i.for.cond494.preheader.i_crit_edge

if.end541.i.for.cond494.preheader.i_crit_edge:    ; preds = %if.end541.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.cond494.preheader.i

if.then592.i:                                     ; preds = %if.end541.i
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.62, i32 noundef %i.01967.i) #7
  br label %cleanup

do.body594.i:                                     ; preds = %cond.end531.i
  %1024 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1024)
  %1025 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx599.i = getelementptr i32, ptr %1025, i32 1
  %1026 = ptrtoint ptr %arrayidx599.i to i32
  call void @__asan_load4_noabort(i32 %1026)
  %1027 = load i32, ptr %arrayidx599.i, align 4
  %add600.i = add i32 %1027, 161
  %call601.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add600.i, i32 noundef 0) #7
  %or603.i = or i32 %call601.i, 2
  %1028 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1028)
  %1029 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx607.i = getelementptr i32, ptr %1029, i32 1
  %1030 = ptrtoint ptr %arrayidx607.i to i32
  call void @__asan_load4_noabort(i32 %1030)
  %1031 = load i32, ptr %arrayidx607.i, align 4
  %add608.i = add i32 %1031, 161
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add608.i, i32 noundef %or603.i, i32 noundef 0) #7
  %1032 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1032)
  %1033 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx616.i = getelementptr i32, ptr %1033, i32 1
  %1034 = ptrtoint ptr %arrayidx616.i to i32
  call void @__asan_load4_noabort(i32 %1034)
  %1035 = load i32, ptr %arrayidx616.i, align 4
  %add617.i = add i32 %1035, 128
  %call618.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add617.i, i32 noundef 0) #7
  %and619.i = and i32 %call618.i, -5
  %1036 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1036)
  %1037 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx624.i = getelementptr i32, ptr %1037, i32 1
  %1038 = ptrtoint ptr %arrayidx624.i to i32
  call void @__asan_load4_noabort(i32 %1038)
  %1039 = load i32, ptr %arrayidx624.i, align 4
  %add625.i = add i32 %1039, 128
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add625.i, i32 noundef %and619.i, i32 noundef 0) #7
  %1040 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1040)
  %1041 = load i32, ptr %virt, align 8
  %and630.i = and i32 %1041, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and630.i)
  %tobool631.not.i = icmp eq i32 %and630.i, 0
  br i1 %tobool631.not.i, label %do.body594.i.cond.false653.i_crit_edge, label %land.lhs.true632.i

do.body594.i.cond.false653.i_crit_edge:           ; preds = %do.body594.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false653.i

land.lhs.true632.i:                               ; preds = %do.body594.i
  %1042 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1042)
  %1043 = load ptr, ptr %funcs.i.i29, align 4
  %tobool636.not.i = icmp eq ptr %1043, null
  br i1 %tobool636.not.i, label %land.lhs.true632.i.cond.false653.i_crit_edge, label %land.lhs.true637.i

land.lhs.true632.i.cond.false653.i_crit_edge:     ; preds = %land.lhs.true632.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false653.i

land.lhs.true637.i:                               ; preds = %land.lhs.true632.i
  %sriov_wreg641.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1043, i32 0, i32 12
  %1044 = ptrtoint ptr %sriov_wreg641.i to i32
  call void @__asan_load4_noabort(i32 %1044)
  %1045 = load ptr, ptr %sriov_wreg641.i, align 4
  %tobool642.not.i = icmp eq ptr %1045, null
  br i1 %tobool642.not.i, label %land.lhs.true637.i.cond.false653.i_crit_edge, label %cond.true643.i

land.lhs.true637.i.cond.false653.i_crit_edge:     ; preds = %land.lhs.true637.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false653.i

cond.true643.i:                                   ; preds = %land.lhs.true637.i
  call void @__sanitizer_cov_trace_pc() #9
  %1046 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx651.i = getelementptr i32, ptr %1047, i32 1
  %1048 = ptrtoint ptr %arrayidx651.i to i32
  call void @__asan_load4_noabort(i32 %1048)
  %1049 = load i32, ptr %arrayidx651.i, align 4
  %add652.i = add i32 %1049, 1200
  tail call void %1045(ptr noundef %handle, i32 noundef %add652.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end659.i

cond.false653.i:                                  ; preds = %land.lhs.true637.i.cond.false653.i_crit_edge, %land.lhs.true632.i.cond.false653.i_crit_edge, %do.body594.i.cond.false653.i_crit_edge
  %1050 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1050)
  %1051 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx657.i = getelementptr i32, ptr %1051, i32 1
  %1052 = ptrtoint ptr %arrayidx657.i to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load i32, ptr %arrayidx657.i, align 4
  %add658.i = add i32 %1053, 1200
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add658.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end659.i

cond.end659.i:                                    ; preds = %cond.false653.i, %cond.true643.i
  %ring_size.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 4, i32 9
  %1054 = ptrtoint ptr %ring_size.i to i32
  call void @__asan_load4_noabort(i32 %1054)
  %1055 = load i32, ptr %ring_size.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %1055)
  %cmp.i1945.i = icmp ugt i32 %1055, 1
  %sub.i1946.i = add i32 %1055, -1
  %1056 = tail call i32 @llvm.ctlz.i32(i32 %sub.i1946.i, i1 false) #7, !range !143
  %add.i.i81 = sub nsw i32 0, %1056
  %add.i.i81.op = and i32 %add.i.i81, 31
  %add.i.i81.op.op = or i32 %add.i.i81.op, 285278464
  %or709.i = select i1 %cmp.i1945.i, i32 %add.i.i81.op.op, i32 285278464
  %1057 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1057)
  %1058 = load i32, ptr %virt, align 8
  %and712.i = and i32 %1058, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and712.i)
  %tobool713.not.i = icmp eq i32 %and712.i, 0
  br i1 %tobool713.not.i, label %cond.end659.i.cond.false735.i_crit_edge, label %land.lhs.true714.i

cond.end659.i.cond.false735.i_crit_edge:          ; preds = %cond.end659.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false735.i

land.lhs.true714.i:                               ; preds = %cond.end659.i
  %1059 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1059)
  %1060 = load ptr, ptr %funcs.i.i29, align 4
  %tobool718.not.i = icmp eq ptr %1060, null
  br i1 %tobool718.not.i, label %land.lhs.true714.i.cond.false735.i_crit_edge, label %land.lhs.true719.i

land.lhs.true714.i.cond.false735.i_crit_edge:     ; preds = %land.lhs.true714.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false735.i

land.lhs.true719.i:                               ; preds = %land.lhs.true714.i
  %sriov_wreg723.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1060, i32 0, i32 12
  %1061 = ptrtoint ptr %sriov_wreg723.i to i32
  call void @__asan_load4_noabort(i32 %1061)
  %1062 = load ptr, ptr %sriov_wreg723.i, align 4
  %tobool724.not.i = icmp eq ptr %1062, null
  br i1 %tobool724.not.i, label %land.lhs.true719.i.cond.false735.i_crit_edge, label %cond.true725.i

land.lhs.true719.i.cond.false735.i_crit_edge:     ; preds = %land.lhs.true719.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false735.i

cond.true725.i:                                   ; preds = %land.lhs.true719.i
  call void @__sanitizer_cov_trace_pc() #9
  %1063 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1063)
  %1064 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx733.i = getelementptr i32, ptr %1064, i32 1
  %1065 = ptrtoint ptr %arrayidx733.i to i32
  call void @__asan_load4_noabort(i32 %1065)
  %1066 = load i32, ptr %arrayidx733.i, align 4
  %add734.i = add i32 %1066, 734
  tail call void %1062(ptr noundef %handle, i32 noundef %add734.i, i32 noundef %or709.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end741.i

cond.false735.i:                                  ; preds = %land.lhs.true719.i.cond.false735.i_crit_edge, %land.lhs.true714.i.cond.false735.i_crit_edge, %cond.end659.i.cond.false735.i_crit_edge
  %1067 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1067)
  %1068 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx739.i = getelementptr i32, ptr %1068, i32 1
  %1069 = ptrtoint ptr %arrayidx739.i to i32
  call void @__asan_load4_noabort(i32 %1069)
  %1070 = load i32, ptr %arrayidx739.i, align 4
  %add740.i = add i32 %1070, 734
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add740.i, i32 noundef %or709.i, i32 noundef 0) #7
  br label %cond.end741.i

cond.end741.i:                                    ; preds = %cond.false735.i, %cond.true725.i
  %fw_shared_cpu_addr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 15
  %1071 = ptrtoint ptr %fw_shared_cpu_addr.i to i32
  call void @__asan_load4_noabort(i32 %1071)
  %1072 = load ptr, ptr %fw_shared_cpu_addr.i, align 8
  %multi_queue.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1072, i32 0, i32 4
  %1073 = ptrtoint ptr %multi_queue.i to i32
  call void @__asan_load1_noabort(i32 %1073)
  %1074 = load volatile i8, ptr %multi_queue.i, align 1
  store volatile i8 %1074, ptr %multi_queue.i, align 1
  %1075 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1075)
  %1076 = load i32, ptr %virt, align 8
  %and750.i = and i32 %1076, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and750.i)
  %tobool751.not.i = icmp eq i32 %and750.i, 0
  br i1 %tobool751.not.i, label %cond.end741.i.cond.false775.i_crit_edge, label %land.lhs.true752.i

cond.end741.i.cond.false775.i_crit_edge:          ; preds = %cond.end741.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false775.i

land.lhs.true752.i:                               ; preds = %cond.end741.i
  %1077 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1077)
  %1078 = load ptr, ptr %funcs.i.i29, align 4
  %tobool756.not.i = icmp eq ptr %1078, null
  br i1 %tobool756.not.i, label %land.lhs.true752.i.cond.false775.i_crit_edge, label %land.lhs.true757.i

land.lhs.true752.i.cond.false775.i_crit_edge:     ; preds = %land.lhs.true752.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false775.i

land.lhs.true757.i:                               ; preds = %land.lhs.true752.i
  %sriov_wreg761.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1078, i32 0, i32 12
  %1079 = ptrtoint ptr %sriov_wreg761.i to i32
  call void @__asan_load4_noabort(i32 %1079)
  %1080 = load ptr, ptr %sriov_wreg761.i, align 4
  %tobool762.not.i = icmp eq ptr %1080, null
  br i1 %tobool762.not.i, label %land.lhs.true757.i.cond.false775.i_crit_edge, label %cond.true763.i

land.lhs.true757.i.cond.false775.i_crit_edge:     ; preds = %land.lhs.true757.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false775.i

cond.true763.i:                                   ; preds = %land.lhs.true757.i
  call void @__sanitizer_cov_trace_pc() #9
  %1081 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1081)
  %1082 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx771.i = getelementptr i32, ptr %1082, i32 1
  %1083 = ptrtoint ptr %arrayidx771.i to i32
  call void @__asan_load4_noabort(i32 %1083)
  %1084 = load i32, ptr %arrayidx771.i, align 4
  %add772.i = add i32 %1084, 1074
  %gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 4, i32 12
  %1085 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %1085)
  %1086 = load i64, ptr %gpu_addr.i, align 8
  %conv774.i = trunc i64 %1086 to i32
  tail call void %1080(ptr noundef %handle, i32 noundef %add772.i, i32 noundef %conv774.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end784.i

cond.false775.i:                                  ; preds = %land.lhs.true757.i.cond.false775.i_crit_edge, %land.lhs.true752.i.cond.false775.i_crit_edge, %cond.end741.i.cond.false775.i_crit_edge
  %1087 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1087)
  %1088 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx779.i = getelementptr i32, ptr %1088, i32 1
  %1089 = ptrtoint ptr %arrayidx779.i to i32
  call void @__asan_load4_noabort(i32 %1089)
  %1090 = load i32, ptr %arrayidx779.i, align 4
  %add780.i = add i32 %1090, 1074
  %gpu_addr781.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 4, i32 12
  %1091 = ptrtoint ptr %gpu_addr781.i to i32
  call void @__asan_load8_noabort(i32 %1091)
  %1092 = load i64, ptr %gpu_addr781.i, align 8
  %conv783.i = trunc i64 %1092 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add780.i, i32 noundef %conv783.i, i32 noundef 0) #7
  br label %cond.end784.i

cond.end784.i:                                    ; preds = %cond.false775.i, %cond.true763.i
  %1093 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1093)
  %1094 = load i32, ptr %virt, align 8
  %and787.i = and i32 %1094, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and787.i)
  %tobool788.not.i = icmp eq i32 %and787.i, 0
  br i1 %tobool788.not.i, label %cond.end784.i.cond.false813.i_crit_edge, label %land.lhs.true789.i

cond.end784.i.cond.false813.i_crit_edge:          ; preds = %cond.end784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false813.i

land.lhs.true789.i:                               ; preds = %cond.end784.i
  %1095 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1095)
  %1096 = load ptr, ptr %funcs.i.i29, align 4
  %tobool793.not.i = icmp eq ptr %1096, null
  br i1 %tobool793.not.i, label %land.lhs.true789.i.cond.false813.i_crit_edge, label %land.lhs.true794.i

land.lhs.true789.i.cond.false813.i_crit_edge:     ; preds = %land.lhs.true789.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false813.i

land.lhs.true794.i:                               ; preds = %land.lhs.true789.i
  %sriov_wreg798.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1096, i32 0, i32 12
  %1097 = ptrtoint ptr %sriov_wreg798.i to i32
  call void @__asan_load4_noabort(i32 %1097)
  %1098 = load ptr, ptr %sriov_wreg798.i, align 4
  %tobool799.not.i = icmp eq ptr %1098, null
  br i1 %tobool799.not.i, label %land.lhs.true794.i.cond.false813.i_crit_edge, label %cond.true800.i

land.lhs.true794.i.cond.false813.i_crit_edge:     ; preds = %land.lhs.true794.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false813.i

cond.true800.i:                                   ; preds = %land.lhs.true794.i
  call void @__sanitizer_cov_trace_pc() #9
  %1099 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1099)
  %1100 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx808.i = getelementptr i32, ptr %1100, i32 1
  %1101 = ptrtoint ptr %arrayidx808.i to i32
  call void @__asan_load4_noabort(i32 %1101)
  %1102 = load i32, ptr %arrayidx808.i, align 4
  %add809.i = add i32 %1102, 1075
  %gpu_addr810.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 4, i32 12
  %1103 = ptrtoint ptr %gpu_addr810.i to i32
  call void @__asan_load8_noabort(i32 %1103)
  %1104 = load i64, ptr %gpu_addr810.i, align 8
  %shr.i = lshr i64 %1104, 32
  %conv812.i = trunc i64 %shr.i to i32
  tail call void %1098(ptr noundef %handle, i32 noundef %add809.i, i32 noundef %conv812.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end823.i

cond.false813.i:                                  ; preds = %land.lhs.true794.i.cond.false813.i_crit_edge, %land.lhs.true789.i.cond.false813.i_crit_edge, %cond.end784.i.cond.false813.i_crit_edge
  %1105 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1105)
  %1106 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx817.i = getelementptr i32, ptr %1106, i32 1
  %1107 = ptrtoint ptr %arrayidx817.i to i32
  call void @__asan_load4_noabort(i32 %1107)
  %1108 = load i32, ptr %arrayidx817.i, align 4
  %add818.i = add i32 %1108, 1075
  %gpu_addr819.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 4, i32 12
  %1109 = ptrtoint ptr %gpu_addr819.i to i32
  call void @__asan_load8_noabort(i32 %1109)
  %1110 = load i64, ptr %gpu_addr819.i, align 8
  %shr820.i = lshr i64 %1110, 32
  %conv822.i = trunc i64 %shr820.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add818.i, i32 noundef %conv822.i, i32 noundef 0) #7
  br label %cond.end823.i

cond.end823.i:                                    ; preds = %cond.false813.i, %cond.true800.i
  %1111 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1111)
  %1112 = load i32, ptr %virt, align 8
  %and826.i = and i32 %1112, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and826.i)
  %tobool827.not.i = icmp eq i32 %and826.i, 0
  br i1 %tobool827.not.i, label %cond.end823.i.cond.false849.i_crit_edge, label %land.lhs.true828.i

cond.end823.i.cond.false849.i_crit_edge:          ; preds = %cond.end823.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false849.i

land.lhs.true828.i:                               ; preds = %cond.end823.i
  %1113 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1113)
  %1114 = load ptr, ptr %funcs.i.i29, align 4
  %tobool832.not.i = icmp eq ptr %1114, null
  br i1 %tobool832.not.i, label %land.lhs.true828.i.cond.false849.i_crit_edge, label %land.lhs.true833.i

land.lhs.true828.i.cond.false849.i_crit_edge:     ; preds = %land.lhs.true828.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false849.i

land.lhs.true833.i:                               ; preds = %land.lhs.true828.i
  %sriov_wreg837.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1114, i32 0, i32 12
  %1115 = ptrtoint ptr %sriov_wreg837.i to i32
  call void @__asan_load4_noabort(i32 %1115)
  %1116 = load ptr, ptr %sriov_wreg837.i, align 4
  %tobool838.not.i = icmp eq ptr %1116, null
  br i1 %tobool838.not.i, label %land.lhs.true833.i.cond.false849.i_crit_edge, label %cond.true839.i

land.lhs.true833.i.cond.false849.i_crit_edge:     ; preds = %land.lhs.true833.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false849.i

cond.true839.i:                                   ; preds = %land.lhs.true833.i
  call void @__sanitizer_cov_trace_pc() #9
  %1117 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1117)
  %1118 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx847.i = getelementptr i32, ptr %1118, i32 1
  %1119 = ptrtoint ptr %arrayidx847.i to i32
  call void @__asan_load4_noabort(i32 %1119)
  %1120 = load i32, ptr %arrayidx847.i, align 4
  %add848.i = add i32 %1120, 736
  tail call void %1116(ptr noundef %handle, i32 noundef %add848.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end855.i

cond.false849.i:                                  ; preds = %land.lhs.true833.i.cond.false849.i_crit_edge, %land.lhs.true828.i.cond.false849.i_crit_edge, %cond.end823.i.cond.false849.i_crit_edge
  %1121 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1121)
  %1122 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx853.i = getelementptr i32, ptr %1122, i32 1
  %1123 = ptrtoint ptr %arrayidx853.i to i32
  call void @__asan_load4_noabort(i32 %1123)
  %1124 = load i32, ptr %arrayidx853.i, align 4
  %add854.i = add i32 %1124, 736
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add854.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end855.i

cond.end855.i:                                    ; preds = %cond.false849.i, %cond.true839.i
  %1125 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1125)
  %1126 = load i32, ptr %virt, align 8
  %and858.i = and i32 %1126, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and858.i)
  %tobool859.not.i = icmp eq i32 %and858.i, 0
  br i1 %tobool859.not.i, label %cond.end855.i.cond.false881.i_crit_edge, label %land.lhs.true860.i

cond.end855.i.cond.false881.i_crit_edge:          ; preds = %cond.end855.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

land.lhs.true860.i:                               ; preds = %cond.end855.i
  %1127 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1127)
  %1128 = load ptr, ptr %funcs.i.i29, align 4
  %tobool864.not.i = icmp eq ptr %1128, null
  br i1 %tobool864.not.i, label %land.lhs.true860.i.cond.false881.i_crit_edge, label %land.lhs.true865.i

land.lhs.true860.i.cond.false881.i_crit_edge:     ; preds = %land.lhs.true860.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

land.lhs.true865.i:                               ; preds = %land.lhs.true860.i
  %sriov_wreg869.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1128, i32 0, i32 12
  %1129 = ptrtoint ptr %sriov_wreg869.i to i32
  call void @__asan_load4_noabort(i32 %1129)
  %1130 = load ptr, ptr %sriov_wreg869.i, align 4
  %tobool870.not.i = icmp eq ptr %1130, null
  br i1 %tobool870.not.i, label %land.lhs.true865.i.cond.false881.i_crit_edge, label %cond.true871.i

land.lhs.true865.i.cond.false881.i_crit_edge:     ; preds = %land.lhs.true865.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false881.i

cond.true871.i:                                   ; preds = %land.lhs.true865.i
  call void @__sanitizer_cov_trace_pc() #9
  %1131 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1131)
  %1132 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx879.i = getelementptr i32, ptr %1132, i32 1
  %1133 = ptrtoint ptr %arrayidx879.i to i32
  call void @__asan_load4_noabort(i32 %1133)
  %1134 = load i32, ptr %arrayidx879.i, align 4
  %add880.i = add i32 %1134, 22
  tail call void %1130(ptr noundef %handle, i32 noundef %add880.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end887.i

cond.false881.i:                                  ; preds = %land.lhs.true865.i.cond.false881.i_crit_edge, %land.lhs.true860.i.cond.false881.i_crit_edge, %cond.end855.i.cond.false881.i_crit_edge
  %1135 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1135)
  %1136 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx885.i = getelementptr i32, ptr %1136, i32 1
  %1137 = ptrtoint ptr %arrayidx885.i to i32
  call void @__asan_load4_noabort(i32 %1137)
  %1138 = load i32, ptr %arrayidx885.i, align 4
  %add886.i = add i32 %1138, 22
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add886.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end887.i

cond.end887.i:                                    ; preds = %cond.false881.i, %cond.true871.i
  %1139 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1139)
  %1140 = load i32, ptr %virt, align 8
  %and890.i = and i32 %1140, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and890.i)
  %tobool891.not.i = icmp eq i32 %and890.i, 0
  br i1 %tobool891.not.i, label %cond.end887.i.cond.false914.i_crit_edge, label %land.lhs.true892.i

cond.end887.i.cond.false914.i_crit_edge:          ; preds = %cond.end887.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false914.i

land.lhs.true892.i:                               ; preds = %cond.end887.i
  %1141 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1141)
  %1142 = load ptr, ptr %funcs.i.i29, align 4
  %tobool896.not.i = icmp eq ptr %1142, null
  br i1 %tobool896.not.i, label %land.lhs.true892.i.cond.false914.i_crit_edge, label %land.lhs.true897.i

land.lhs.true892.i.cond.false914.i_crit_edge:     ; preds = %land.lhs.true892.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false914.i

land.lhs.true897.i:                               ; preds = %land.lhs.true892.i
  %sriov_rreg901.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1142, i32 0, i32 13
  %1143 = ptrtoint ptr %sriov_rreg901.i to i32
  call void @__asan_load4_noabort(i32 %1143)
  %1144 = load ptr, ptr %sriov_rreg901.i, align 4
  %tobool902.not.i = icmp eq ptr %1144, null
  br i1 %tobool902.not.i, label %land.lhs.true897.i.cond.false914.i_crit_edge, label %cond.true903.i

land.lhs.true897.i.cond.false914.i_crit_edge:     ; preds = %land.lhs.true897.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false914.i

cond.true903.i:                                   ; preds = %land.lhs.true897.i
  call void @__sanitizer_cov_trace_pc() #9
  %1145 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1145)
  %1146 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx911.i = getelementptr i32, ptr %1146, i32 1
  %1147 = ptrtoint ptr %arrayidx911.i to i32
  call void @__asan_load4_noabort(i32 %1147)
  %1148 = load i32, ptr %arrayidx911.i, align 4
  %add912.i = add i32 %1148, 736
  %call913.i = tail call i32 %1144(ptr noundef %handle, i32 noundef %add912.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end921.i

cond.false914.i:                                  ; preds = %land.lhs.true897.i.cond.false914.i_crit_edge, %land.lhs.true892.i.cond.false914.i_crit_edge, %cond.end887.i.cond.false914.i_crit_edge
  %1149 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1149)
  %1150 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx918.i = getelementptr i32, ptr %1150, i32 1
  %1151 = ptrtoint ptr %arrayidx918.i to i32
  call void @__asan_load4_noabort(i32 %1151)
  %1152 = load i32, ptr %arrayidx918.i, align 4
  %add919.i = add i32 %1152, 736
  %call920.i = tail call i32 @amdgpu_device_rreg(ptr noundef %handle, i32 noundef %add919.i, i32 noundef 0) #7
  br label %cond.end921.i

cond.end921.i:                                    ; preds = %cond.false914.i, %cond.true903.i
  %cond922.i = phi i32 [ %call913.i, %cond.true903.i ], [ %call920.i, %cond.false914.i ]
  %conv923.i = zext i32 %cond922.i to i64
  %wptr.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 4, i32 7
  %1153 = ptrtoint ptr %wptr.i to i32
  call void @__asan_store8_noabort(i32 %1153)
  store i64 %conv923.i, ptr %wptr.i, align 8
  %1154 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1154)
  %1155 = load i32, ptr %virt, align 8
  %and926.i = and i32 %1155, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and926.i)
  %tobool927.not.i = icmp eq i32 %and926.i, 0
  br i1 %tobool927.not.i, label %cond.end921.i.cond.false952.i_crit_edge, label %land.lhs.true928.i

cond.end921.i.cond.false952.i_crit_edge:          ; preds = %cond.end921.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952.i

land.lhs.true928.i:                               ; preds = %cond.end921.i
  %1156 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1156)
  %1157 = load ptr, ptr %funcs.i.i29, align 4
  %tobool932.not.i = icmp eq ptr %1157, null
  br i1 %tobool932.not.i, label %land.lhs.true928.i.cond.false952.i_crit_edge, label %land.lhs.true933.i

land.lhs.true928.i.cond.false952.i_crit_edge:     ; preds = %land.lhs.true928.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952.i

land.lhs.true933.i:                               ; preds = %land.lhs.true928.i
  %sriov_wreg937.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1157, i32 0, i32 12
  %1158 = ptrtoint ptr %sriov_wreg937.i to i32
  call void @__asan_load4_noabort(i32 %1158)
  %1159 = load ptr, ptr %sriov_wreg937.i, align 4
  %tobool938.not.i = icmp eq ptr %1159, null
  br i1 %tobool938.not.i, label %land.lhs.true933.i.cond.false952.i_crit_edge, label %cond.true939.i

land.lhs.true933.i.cond.false952.i_crit_edge:     ; preds = %land.lhs.true933.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false952.i

cond.true939.i:                                   ; preds = %land.lhs.true933.i
  call void @__sanitizer_cov_trace_pc() #9
  %1160 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1160)
  %1161 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx947.i = getelementptr i32, ptr %1161, i32 1
  %1162 = ptrtoint ptr %arrayidx947.i to i32
  call void @__asan_load4_noabort(i32 %1162)
  %1163 = load i32, ptr %arrayidx947.i, align 4
  %add948.i = add i32 %1163, 737
  tail call void %1159(ptr noundef %handle, i32 noundef %add948.i, i32 noundef %cond922.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end961.i

cond.false952.i:                                  ; preds = %land.lhs.true933.i.cond.false952.i_crit_edge, %land.lhs.true928.i.cond.false952.i_crit_edge, %cond.end921.i.cond.false952.i_crit_edge
  %1164 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1164)
  %1165 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx956.i = getelementptr i32, ptr %1165, i32 1
  %1166 = ptrtoint ptr %arrayidx956.i to i32
  call void @__asan_load4_noabort(i32 %1166)
  %1167 = load i32, ptr %arrayidx956.i, align 4
  %add957.i = add i32 %1167, 737
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add957.i, i32 noundef %cond922.i, i32 noundef 0) #7
  br label %cond.end961.i

cond.end961.i:                                    ; preds = %cond.false952.i, %cond.true939.i
  %1168 = ptrtoint ptr %wptr.i to i32
  call void @__asan_load8_noabort(i32 %1168)
  %1169 = load i64, ptr %wptr.i, align 8
  %conv964.i = trunc i64 %1169 to i32
  %wptr965.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1072, i32 0, i32 2, i32 1
  %1170 = ptrtoint ptr %wptr965.i to i32
  call void @__asan_store4_noabort(i32 %1170)
  store volatile i32 %conv964.i, ptr %wptr965.i, align 4
  %1171 = ptrtoint ptr %multi_queue.i to i32
  call void @__asan_load1_noabort(i32 %1171)
  %1172 = load volatile i8, ptr %multi_queue.i, align 1
  store volatile i8 %1172, ptr %multi_queue.i, align 1
  %1173 = ptrtoint ptr %arrayidx971.i to i32
  call void @__asan_load4_noabort(i32 %1173)
  %1174 = load i32, ptr %arrayidx971.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 196641, i32 %1174)
  %cmp973.not.i = icmp eq i32 %1174, 196641
  br i1 %cmp973.not.i, label %cond.end961.i.for.inc1379.i_crit_edge, label %if.then975.i

cond.end961.i.for.inc1379.i_crit_edge:            ; preds = %cond.end961.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc1379.i

if.then975.i:                                     ; preds = %cond.end961.i
  %encode_generalpurpose_queue_mode.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1072, i32 0, i32 4, i32 1
  %1175 = ptrtoint ptr %encode_generalpurpose_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1175)
  %1176 = load volatile i8, ptr %encode_generalpurpose_queue_mode.i, align 1
  store volatile i8 %1176, ptr %encode_generalpurpose_queue_mode.i, align 1
  %ring_enc.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5
  %1177 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1177)
  %1178 = load i32, ptr %virt, align 8
  %and986.i = and i32 %1178, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and986.i)
  %tobool987.not.i = icmp eq i32 %and986.i, 0
  br i1 %tobool987.not.i, label %if.then975.i.cond.false1012.i_crit_edge, label %land.lhs.true988.i

if.then975.i.cond.false1012.i_crit_edge:          ; preds = %if.then975.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1012.i

land.lhs.true988.i:                               ; preds = %if.then975.i
  %1179 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1179)
  %1180 = load ptr, ptr %funcs.i.i29, align 4
  %tobool992.not.i = icmp eq ptr %1180, null
  br i1 %tobool992.not.i, label %land.lhs.true988.i.cond.false1012.i_crit_edge, label %land.lhs.true993.i

land.lhs.true988.i.cond.false1012.i_crit_edge:    ; preds = %land.lhs.true988.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1012.i

land.lhs.true993.i:                               ; preds = %land.lhs.true988.i
  %sriov_wreg997.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1180, i32 0, i32 12
  %1181 = ptrtoint ptr %sriov_wreg997.i to i32
  call void @__asan_load4_noabort(i32 %1181)
  %1182 = load ptr, ptr %sriov_wreg997.i, align 4
  %tobool998.not.i = icmp eq ptr %1182, null
  br i1 %tobool998.not.i, label %land.lhs.true993.i.cond.false1012.i_crit_edge, label %cond.true999.i

land.lhs.true993.i.cond.false1012.i_crit_edge:    ; preds = %land.lhs.true993.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1012.i

cond.true999.i:                                   ; preds = %land.lhs.true993.i
  call void @__sanitizer_cov_trace_pc() #9
  %1183 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1183)
  %1184 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1007.i = getelementptr i32, ptr %1184, i32 1
  %1185 = ptrtoint ptr %arrayidx1007.i to i32
  call void @__asan_load4_noabort(i32 %1185)
  %1186 = load i32, ptr %arrayidx1007.i, align 4
  %add1008.i = add i32 %1186, 173
  %wptr1009.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %1187 = ptrtoint ptr %wptr1009.i to i32
  call void @__asan_load8_noabort(i32 %1187)
  %1188 = load i64, ptr %wptr1009.i, align 8
  %conv1011.i = trunc i64 %1188 to i32
  tail call void %1182(ptr noundef %handle, i32 noundef %add1008.i, i32 noundef %conv1011.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1021.i

cond.false1012.i:                                 ; preds = %land.lhs.true993.i.cond.false1012.i_crit_edge, %land.lhs.true988.i.cond.false1012.i_crit_edge, %if.then975.i.cond.false1012.i_crit_edge
  %1189 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1189)
  %1190 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1016.i = getelementptr i32, ptr %1190, i32 1
  %1191 = ptrtoint ptr %arrayidx1016.i to i32
  call void @__asan_load4_noabort(i32 %1191)
  %1192 = load i32, ptr %arrayidx1016.i, align 4
  %add1017.i = add i32 %1192, 173
  %wptr1018.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %1193 = ptrtoint ptr %wptr1018.i to i32
  call void @__asan_load8_noabort(i32 %1193)
  %1194 = load i64, ptr %wptr1018.i, align 8
  %conv1020.i = trunc i64 %1194 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1017.i, i32 noundef %conv1020.i, i32 noundef 0) #7
  br label %cond.end1021.i

cond.end1021.i:                                   ; preds = %cond.false1012.i, %cond.true999.i
  %1195 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1195)
  %1196 = load i32, ptr %virt, align 8
  %and1024.i = and i32 %1196, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1024.i)
  %tobool1025.not.i = icmp eq i32 %and1024.i, 0
  br i1 %tobool1025.not.i, label %cond.end1021.i.cond.false1050.i_crit_edge, label %land.lhs.true1026.i

cond.end1021.i.cond.false1050.i_crit_edge:        ; preds = %cond.end1021.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1050.i

land.lhs.true1026.i:                              ; preds = %cond.end1021.i
  %1197 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1197)
  %1198 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1030.not.i = icmp eq ptr %1198, null
  br i1 %tobool1030.not.i, label %land.lhs.true1026.i.cond.false1050.i_crit_edge, label %land.lhs.true1031.i

land.lhs.true1026.i.cond.false1050.i_crit_edge:   ; preds = %land.lhs.true1026.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1050.i

land.lhs.true1031.i:                              ; preds = %land.lhs.true1026.i
  %sriov_wreg1035.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1198, i32 0, i32 12
  %1199 = ptrtoint ptr %sriov_wreg1035.i to i32
  call void @__asan_load4_noabort(i32 %1199)
  %1200 = load ptr, ptr %sriov_wreg1035.i, align 4
  %tobool1036.not.i = icmp eq ptr %1200, null
  br i1 %tobool1036.not.i, label %land.lhs.true1031.i.cond.false1050.i_crit_edge, label %cond.true1037.i

land.lhs.true1031.i.cond.false1050.i_crit_edge:   ; preds = %land.lhs.true1031.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1050.i

cond.true1037.i:                                  ; preds = %land.lhs.true1031.i
  call void @__sanitizer_cov_trace_pc() #9
  %1201 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1201)
  %1202 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1045.i = getelementptr i32, ptr %1202, i32 1
  %1203 = ptrtoint ptr %arrayidx1045.i to i32
  call void @__asan_load4_noabort(i32 %1203)
  %1204 = load i32, ptr %arrayidx1045.i, align 4
  %add1046.i = add i32 %1204, 174
  %wptr1047.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %1205 = ptrtoint ptr %wptr1047.i to i32
  call void @__asan_load8_noabort(i32 %1205)
  %1206 = load i64, ptr %wptr1047.i, align 8
  %conv1049.i = trunc i64 %1206 to i32
  tail call void %1200(ptr noundef %handle, i32 noundef %add1046.i, i32 noundef %conv1049.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1059.i

cond.false1050.i:                                 ; preds = %land.lhs.true1031.i.cond.false1050.i_crit_edge, %land.lhs.true1026.i.cond.false1050.i_crit_edge, %cond.end1021.i.cond.false1050.i_crit_edge
  %1207 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1207)
  %1208 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1054.i = getelementptr i32, ptr %1208, i32 1
  %1209 = ptrtoint ptr %arrayidx1054.i to i32
  call void @__asan_load4_noabort(i32 %1209)
  %1210 = load i32, ptr %arrayidx1054.i, align 4
  %add1055.i = add i32 %1210, 174
  %wptr1056.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 7
  %1211 = ptrtoint ptr %wptr1056.i to i32
  call void @__asan_load8_noabort(i32 %1211)
  %1212 = load i64, ptr %wptr1056.i, align 8
  %conv1058.i = trunc i64 %1212 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1055.i, i32 noundef %conv1058.i, i32 noundef 0) #7
  br label %cond.end1059.i

cond.end1059.i:                                   ; preds = %cond.false1050.i, %cond.true1037.i
  %1213 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1213)
  %1214 = load i32, ptr %virt, align 8
  %and1062.i = and i32 %1214, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1062.i)
  %tobool1063.not.i = icmp eq i32 %and1062.i, 0
  br i1 %tobool1063.not.i, label %cond.end1059.i.cond.false1087.i_crit_edge, label %land.lhs.true1064.i

cond.end1059.i.cond.false1087.i_crit_edge:        ; preds = %cond.end1059.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1087.i

land.lhs.true1064.i:                              ; preds = %cond.end1059.i
  %1215 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1215)
  %1216 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1068.not.i = icmp eq ptr %1216, null
  br i1 %tobool1068.not.i, label %land.lhs.true1064.i.cond.false1087.i_crit_edge, label %land.lhs.true1069.i

land.lhs.true1064.i.cond.false1087.i_crit_edge:   ; preds = %land.lhs.true1064.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1087.i

land.lhs.true1069.i:                              ; preds = %land.lhs.true1064.i
  %sriov_wreg1073.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1216, i32 0, i32 12
  %1217 = ptrtoint ptr %sriov_wreg1073.i to i32
  call void @__asan_load4_noabort(i32 %1217)
  %1218 = load ptr, ptr %sriov_wreg1073.i, align 4
  %tobool1074.not.i = icmp eq ptr %1218, null
  br i1 %tobool1074.not.i, label %land.lhs.true1069.i.cond.false1087.i_crit_edge, label %cond.true1075.i

land.lhs.true1069.i.cond.false1087.i_crit_edge:   ; preds = %land.lhs.true1069.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1087.i

cond.true1075.i:                                  ; preds = %land.lhs.true1069.i
  call void @__sanitizer_cov_trace_pc() #9
  %1219 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1219)
  %1220 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1083.i = getelementptr i32, ptr %1220, i32 1
  %1221 = ptrtoint ptr %arrayidx1083.i to i32
  call void @__asan_load4_noabort(i32 %1221)
  %1222 = load i32, ptr %arrayidx1083.i, align 4
  %add1084.i = add i32 %1222, 170
  %gpu_addr1085.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1223 = ptrtoint ptr %gpu_addr1085.i to i32
  call void @__asan_load8_noabort(i32 %1223)
  %1224 = load i64, ptr %gpu_addr1085.i, align 8
  %conv1086.i = trunc i64 %1224 to i32
  tail call void %1218(ptr noundef %handle, i32 noundef %add1084.i, i32 noundef %conv1086.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1095.i

cond.false1087.i:                                 ; preds = %land.lhs.true1069.i.cond.false1087.i_crit_edge, %land.lhs.true1064.i.cond.false1087.i_crit_edge, %cond.end1059.i.cond.false1087.i_crit_edge
  %1225 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1225)
  %1226 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1091.i = getelementptr i32, ptr %1226, i32 1
  %1227 = ptrtoint ptr %arrayidx1091.i to i32
  call void @__asan_load4_noabort(i32 %1227)
  %1228 = load i32, ptr %arrayidx1091.i, align 4
  %add1092.i = add i32 %1228, 170
  %gpu_addr1093.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1229 = ptrtoint ptr %gpu_addr1093.i to i32
  call void @__asan_load8_noabort(i32 %1229)
  %1230 = load i64, ptr %gpu_addr1093.i, align 8
  %conv1094.i = trunc i64 %1230 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1092.i, i32 noundef %conv1094.i, i32 noundef 0) #7
  br label %cond.end1095.i

cond.end1095.i:                                   ; preds = %cond.false1087.i, %cond.true1075.i
  %1231 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1231)
  %1232 = load i32, ptr %virt, align 8
  %and1098.i = and i32 %1232, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1098.i)
  %tobool1099.not.i = icmp eq i32 %and1098.i, 0
  br i1 %tobool1099.not.i, label %cond.end1095.i.cond.false1125.i_crit_edge, label %land.lhs.true1100.i

cond.end1095.i.cond.false1125.i_crit_edge:        ; preds = %cond.end1095.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1125.i

land.lhs.true1100.i:                              ; preds = %cond.end1095.i
  %1233 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1233)
  %1234 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1104.not.i = icmp eq ptr %1234, null
  br i1 %tobool1104.not.i, label %land.lhs.true1100.i.cond.false1125.i_crit_edge, label %land.lhs.true1105.i

land.lhs.true1100.i.cond.false1125.i_crit_edge:   ; preds = %land.lhs.true1100.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1125.i

land.lhs.true1105.i:                              ; preds = %land.lhs.true1100.i
  %sriov_wreg1109.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1234, i32 0, i32 12
  %1235 = ptrtoint ptr %sriov_wreg1109.i to i32
  call void @__asan_load4_noabort(i32 %1235)
  %1236 = load ptr, ptr %sriov_wreg1109.i, align 4
  %tobool1110.not.i = icmp eq ptr %1236, null
  br i1 %tobool1110.not.i, label %land.lhs.true1105.i.cond.false1125.i_crit_edge, label %cond.true1111.i

land.lhs.true1105.i.cond.false1125.i_crit_edge:   ; preds = %land.lhs.true1105.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1125.i

cond.true1111.i:                                  ; preds = %land.lhs.true1105.i
  call void @__sanitizer_cov_trace_pc() #9
  %1237 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1237)
  %1238 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1119.i = getelementptr i32, ptr %1238, i32 1
  %1239 = ptrtoint ptr %arrayidx1119.i to i32
  call void @__asan_load4_noabort(i32 %1239)
  %1240 = load i32, ptr %arrayidx1119.i, align 4
  %add1120.i = add i32 %1240, 171
  %gpu_addr1121.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1241 = ptrtoint ptr %gpu_addr1121.i to i32
  call void @__asan_load8_noabort(i32 %1241)
  %1242 = load i64, ptr %gpu_addr1121.i, align 8
  %shr1122.i = lshr i64 %1242, 32
  %conv1124.i = trunc i64 %shr1122.i to i32
  tail call void %1236(ptr noundef %handle, i32 noundef %add1120.i, i32 noundef %conv1124.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1135.i

cond.false1125.i:                                 ; preds = %land.lhs.true1105.i.cond.false1125.i_crit_edge, %land.lhs.true1100.i.cond.false1125.i_crit_edge, %cond.end1095.i.cond.false1125.i_crit_edge
  %1243 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1243)
  %1244 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1129.i = getelementptr i32, ptr %1244, i32 1
  %1245 = ptrtoint ptr %arrayidx1129.i to i32
  call void @__asan_load4_noabort(i32 %1245)
  %1246 = load i32, ptr %arrayidx1129.i, align 4
  %add1130.i = add i32 %1246, 171
  %gpu_addr1131.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 12
  %1247 = ptrtoint ptr %gpu_addr1131.i to i32
  call void @__asan_load8_noabort(i32 %1247)
  %1248 = load i64, ptr %gpu_addr1131.i, align 8
  %shr1132.i = lshr i64 %1248, 32
  %conv1134.i = trunc i64 %shr1132.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1130.i, i32 noundef %conv1134.i, i32 noundef 0) #7
  br label %cond.end1135.i

cond.end1135.i:                                   ; preds = %cond.false1125.i, %cond.true1111.i
  %1249 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1249)
  %1250 = load i32, ptr %virt, align 8
  %and1138.i = and i32 %1250, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1138.i)
  %tobool1139.not.i = icmp eq i32 %and1138.i, 0
  br i1 %tobool1139.not.i, label %cond.end1135.i.cond.false1162.i_crit_edge, label %land.lhs.true1140.i

cond.end1135.i.cond.false1162.i_crit_edge:        ; preds = %cond.end1135.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1162.i

land.lhs.true1140.i:                              ; preds = %cond.end1135.i
  %1251 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1251)
  %1252 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1144.not.i = icmp eq ptr %1252, null
  br i1 %tobool1144.not.i, label %land.lhs.true1140.i.cond.false1162.i_crit_edge, label %land.lhs.true1145.i

land.lhs.true1140.i.cond.false1162.i_crit_edge:   ; preds = %land.lhs.true1140.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1162.i

land.lhs.true1145.i:                              ; preds = %land.lhs.true1140.i
  %sriov_wreg1149.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1252, i32 0, i32 12
  %1253 = ptrtoint ptr %sriov_wreg1149.i to i32
  call void @__asan_load4_noabort(i32 %1253)
  %1254 = load ptr, ptr %sriov_wreg1149.i, align 4
  %tobool1150.not.i = icmp eq ptr %1254, null
  br i1 %tobool1150.not.i, label %land.lhs.true1145.i.cond.false1162.i_crit_edge, label %cond.true1151.i

land.lhs.true1145.i.cond.false1162.i_crit_edge:   ; preds = %land.lhs.true1145.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1162.i

cond.true1151.i:                                  ; preds = %land.lhs.true1145.i
  call void @__sanitizer_cov_trace_pc() #9
  %1255 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1255)
  %1256 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1159.i = getelementptr i32, ptr %1256, i32 1
  %1257 = ptrtoint ptr %arrayidx1159.i to i32
  call void @__asan_load4_noabort(i32 %1257)
  %1258 = load i32, ptr %arrayidx1159.i, align 4
  %add1160.i = add i32 %1258, 172
  %ring_size1161.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 9
  %1259 = ptrtoint ptr %ring_size1161.i to i32
  call void @__asan_load4_noabort(i32 %1259)
  %1260 = load i32, ptr %ring_size1161.i, align 8
  %div1927.i = lshr i32 %1260, 2
  tail call void %1254(ptr noundef %handle, i32 noundef %add1160.i, i32 noundef %div1927.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1170.i

cond.false1162.i:                                 ; preds = %land.lhs.true1145.i.cond.false1162.i_crit_edge, %land.lhs.true1140.i.cond.false1162.i_crit_edge, %cond.end1135.i.cond.false1162.i_crit_edge
  %1261 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1261)
  %1262 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1166.i = getelementptr i32, ptr %1262, i32 1
  %1263 = ptrtoint ptr %arrayidx1166.i to i32
  call void @__asan_load4_noabort(i32 %1263)
  %1264 = load i32, ptr %arrayidx1166.i, align 4
  %add1167.i = add i32 %1264, 172
  %ring_size1168.i = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc.i, i32 0, i32 9
  %1265 = ptrtoint ptr %ring_size1168.i to i32
  call void @__asan_load4_noabort(i32 %1265)
  %1266 = load i32, ptr %ring_size1168.i, align 8
  %div11691924.i = lshr i32 %1266, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1167.i, i32 noundef %div11691924.i, i32 noundef 0) #7
  br label %cond.end1170.i

cond.end1170.i:                                   ; preds = %cond.false1162.i, %cond.true1151.i
  %1267 = ptrtoint ptr %encode_generalpurpose_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1267)
  %1268 = load volatile i8, ptr %encode_generalpurpose_queue_mode.i, align 1
  store volatile i8 %1268, ptr %encode_generalpurpose_queue_mode.i, align 1
  %encode_lowlatency_queue_mode.i = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1072, i32 0, i32 4, i32 2
  %1269 = ptrtoint ptr %encode_lowlatency_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1269)
  %1270 = load volatile i8, ptr %encode_lowlatency_queue_mode.i, align 1
  store volatile i8 %1270, ptr %encode_lowlatency_queue_mode.i, align 1
  %1271 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1271)
  %1272 = load i32, ptr %virt, align 8
  %and1187.i = and i32 %1272, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1187.i)
  %tobool1188.not.i = icmp eq i32 %and1187.i, 0
  br i1 %tobool1188.not.i, label %cond.end1170.i.cond.false1213.i_crit_edge, label %land.lhs.true1189.i

cond.end1170.i.cond.false1213.i_crit_edge:        ; preds = %cond.end1170.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1213.i

land.lhs.true1189.i:                              ; preds = %cond.end1170.i
  %1273 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1273)
  %1274 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1193.not.i = icmp eq ptr %1274, null
  br i1 %tobool1193.not.i, label %land.lhs.true1189.i.cond.false1213.i_crit_edge, label %land.lhs.true1194.i

land.lhs.true1189.i.cond.false1213.i_crit_edge:   ; preds = %land.lhs.true1189.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1213.i

land.lhs.true1194.i:                              ; preds = %land.lhs.true1189.i
  %sriov_wreg1198.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1274, i32 0, i32 12
  %1275 = ptrtoint ptr %sriov_wreg1198.i to i32
  call void @__asan_load4_noabort(i32 %1275)
  %1276 = load ptr, ptr %sriov_wreg1198.i, align 4
  %tobool1199.not.i = icmp eq ptr %1276, null
  br i1 %tobool1199.not.i, label %land.lhs.true1194.i.cond.false1213.i_crit_edge, label %cond.true1200.i

land.lhs.true1194.i.cond.false1213.i_crit_edge:   ; preds = %land.lhs.true1194.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1213.i

cond.true1200.i:                                  ; preds = %land.lhs.true1194.i
  call void @__sanitizer_cov_trace_pc() #9
  %1277 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1277)
  %1278 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1208.i = getelementptr i32, ptr %1278, i32 1
  %1279 = ptrtoint ptr %arrayidx1208.i to i32
  call void @__asan_load4_noabort(i32 %1279)
  %1280 = load i32, ptr %arrayidx1208.i, align 4
  %add1209.i = add i32 %1280, 178
  %wptr1210.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 7
  %1281 = ptrtoint ptr %wptr1210.i to i32
  call void @__asan_load8_noabort(i32 %1281)
  %1282 = load i64, ptr %wptr1210.i, align 8
  %conv1212.i = trunc i64 %1282 to i32
  tail call void %1276(ptr noundef %handle, i32 noundef %add1209.i, i32 noundef %conv1212.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1222.i

cond.false1213.i:                                 ; preds = %land.lhs.true1194.i.cond.false1213.i_crit_edge, %land.lhs.true1189.i.cond.false1213.i_crit_edge, %cond.end1170.i.cond.false1213.i_crit_edge
  %1283 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1283)
  %1284 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1217.i = getelementptr i32, ptr %1284, i32 1
  %1285 = ptrtoint ptr %arrayidx1217.i to i32
  call void @__asan_load4_noabort(i32 %1285)
  %1286 = load i32, ptr %arrayidx1217.i, align 4
  %add1218.i = add i32 %1286, 178
  %wptr1219.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 7
  %1287 = ptrtoint ptr %wptr1219.i to i32
  call void @__asan_load8_noabort(i32 %1287)
  %1288 = load i64, ptr %wptr1219.i, align 8
  %conv1221.i = trunc i64 %1288 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1218.i, i32 noundef %conv1221.i, i32 noundef 0) #7
  br label %cond.end1222.i

cond.end1222.i:                                   ; preds = %cond.false1213.i, %cond.true1200.i
  %1289 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1289)
  %1290 = load i32, ptr %virt, align 8
  %and1225.i = and i32 %1290, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1225.i)
  %tobool1226.not.i = icmp eq i32 %and1225.i, 0
  br i1 %tobool1226.not.i, label %cond.end1222.i.cond.false1251.i_crit_edge, label %land.lhs.true1227.i

cond.end1222.i.cond.false1251.i_crit_edge:        ; preds = %cond.end1222.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1251.i

land.lhs.true1227.i:                              ; preds = %cond.end1222.i
  %1291 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1291)
  %1292 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1231.not.i = icmp eq ptr %1292, null
  br i1 %tobool1231.not.i, label %land.lhs.true1227.i.cond.false1251.i_crit_edge, label %land.lhs.true1232.i

land.lhs.true1227.i.cond.false1251.i_crit_edge:   ; preds = %land.lhs.true1227.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1251.i

land.lhs.true1232.i:                              ; preds = %land.lhs.true1227.i
  %sriov_wreg1236.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1292, i32 0, i32 12
  %1293 = ptrtoint ptr %sriov_wreg1236.i to i32
  call void @__asan_load4_noabort(i32 %1293)
  %1294 = load ptr, ptr %sriov_wreg1236.i, align 4
  %tobool1237.not.i = icmp eq ptr %1294, null
  br i1 %tobool1237.not.i, label %land.lhs.true1232.i.cond.false1251.i_crit_edge, label %cond.true1238.i

land.lhs.true1232.i.cond.false1251.i_crit_edge:   ; preds = %land.lhs.true1232.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1251.i

cond.true1238.i:                                  ; preds = %land.lhs.true1232.i
  call void @__sanitizer_cov_trace_pc() #9
  %1295 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1295)
  %1296 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1246.i = getelementptr i32, ptr %1296, i32 1
  %1297 = ptrtoint ptr %arrayidx1246.i to i32
  call void @__asan_load4_noabort(i32 %1297)
  %1298 = load i32, ptr %arrayidx1246.i, align 4
  %add1247.i = add i32 %1298, 179
  %wptr1248.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 7
  %1299 = ptrtoint ptr %wptr1248.i to i32
  call void @__asan_load8_noabort(i32 %1299)
  %1300 = load i64, ptr %wptr1248.i, align 8
  %conv1250.i = trunc i64 %1300 to i32
  tail call void %1294(ptr noundef %handle, i32 noundef %add1247.i, i32 noundef %conv1250.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1260.i

cond.false1251.i:                                 ; preds = %land.lhs.true1232.i.cond.false1251.i_crit_edge, %land.lhs.true1227.i.cond.false1251.i_crit_edge, %cond.end1222.i.cond.false1251.i_crit_edge
  %1301 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1301)
  %1302 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1255.i = getelementptr i32, ptr %1302, i32 1
  %1303 = ptrtoint ptr %arrayidx1255.i to i32
  call void @__asan_load4_noabort(i32 %1303)
  %1304 = load i32, ptr %arrayidx1255.i, align 4
  %add1256.i = add i32 %1304, 179
  %wptr1257.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 7
  %1305 = ptrtoint ptr %wptr1257.i to i32
  call void @__asan_load8_noabort(i32 %1305)
  %1306 = load i64, ptr %wptr1257.i, align 8
  %conv1259.i = trunc i64 %1306 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1256.i, i32 noundef %conv1259.i, i32 noundef 0) #7
  br label %cond.end1260.i

cond.end1260.i:                                   ; preds = %cond.false1251.i, %cond.true1238.i
  %1307 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1307)
  %1308 = load i32, ptr %virt, align 8
  %and1263.i = and i32 %1308, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1263.i)
  %tobool1264.not.i = icmp eq i32 %and1263.i, 0
  br i1 %tobool1264.not.i, label %cond.end1260.i.cond.false1288.i_crit_edge, label %land.lhs.true1265.i

cond.end1260.i.cond.false1288.i_crit_edge:        ; preds = %cond.end1260.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1288.i

land.lhs.true1265.i:                              ; preds = %cond.end1260.i
  %1309 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1309)
  %1310 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1269.not.i = icmp eq ptr %1310, null
  br i1 %tobool1269.not.i, label %land.lhs.true1265.i.cond.false1288.i_crit_edge, label %land.lhs.true1270.i

land.lhs.true1265.i.cond.false1288.i_crit_edge:   ; preds = %land.lhs.true1265.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1288.i

land.lhs.true1270.i:                              ; preds = %land.lhs.true1265.i
  %sriov_wreg1274.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1310, i32 0, i32 12
  %1311 = ptrtoint ptr %sriov_wreg1274.i to i32
  call void @__asan_load4_noabort(i32 %1311)
  %1312 = load ptr, ptr %sriov_wreg1274.i, align 4
  %tobool1275.not.i = icmp eq ptr %1312, null
  br i1 %tobool1275.not.i, label %land.lhs.true1270.i.cond.false1288.i_crit_edge, label %cond.true1276.i

land.lhs.true1270.i.cond.false1288.i_crit_edge:   ; preds = %land.lhs.true1270.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1288.i

cond.true1276.i:                                  ; preds = %land.lhs.true1270.i
  call void @__sanitizer_cov_trace_pc() #9
  %1313 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1313)
  %1314 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1284.i = getelementptr i32, ptr %1314, i32 1
  %1315 = ptrtoint ptr %arrayidx1284.i to i32
  call void @__asan_load4_noabort(i32 %1315)
  %1316 = load i32, ptr %arrayidx1284.i, align 4
  %add1285.i = add i32 %1316, 175
  %gpu_addr1286.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 12
  %1317 = ptrtoint ptr %gpu_addr1286.i to i32
  call void @__asan_load8_noabort(i32 %1317)
  %1318 = load i64, ptr %gpu_addr1286.i, align 8
  %conv1287.i = trunc i64 %1318 to i32
  tail call void %1312(ptr noundef %handle, i32 noundef %add1285.i, i32 noundef %conv1287.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1296.i

cond.false1288.i:                                 ; preds = %land.lhs.true1270.i.cond.false1288.i_crit_edge, %land.lhs.true1265.i.cond.false1288.i_crit_edge, %cond.end1260.i.cond.false1288.i_crit_edge
  %1319 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1319)
  %1320 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1292.i = getelementptr i32, ptr %1320, i32 1
  %1321 = ptrtoint ptr %arrayidx1292.i to i32
  call void @__asan_load4_noabort(i32 %1321)
  %1322 = load i32, ptr %arrayidx1292.i, align 4
  %add1293.i = add i32 %1322, 175
  %gpu_addr1294.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 12
  %1323 = ptrtoint ptr %gpu_addr1294.i to i32
  call void @__asan_load8_noabort(i32 %1323)
  %1324 = load i64, ptr %gpu_addr1294.i, align 8
  %conv1295.i = trunc i64 %1324 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1293.i, i32 noundef %conv1295.i, i32 noundef 0) #7
  br label %cond.end1296.i

cond.end1296.i:                                   ; preds = %cond.false1288.i, %cond.true1276.i
  %1325 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1325)
  %1326 = load i32, ptr %virt, align 8
  %and1299.i = and i32 %1326, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1299.i)
  %tobool1300.not.i = icmp eq i32 %and1299.i, 0
  br i1 %tobool1300.not.i, label %cond.end1296.i.cond.false1326.i_crit_edge, label %land.lhs.true1301.i

cond.end1296.i.cond.false1326.i_crit_edge:        ; preds = %cond.end1296.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1326.i

land.lhs.true1301.i:                              ; preds = %cond.end1296.i
  %1327 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1327)
  %1328 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1305.not.i = icmp eq ptr %1328, null
  br i1 %tobool1305.not.i, label %land.lhs.true1301.i.cond.false1326.i_crit_edge, label %land.lhs.true1306.i

land.lhs.true1301.i.cond.false1326.i_crit_edge:   ; preds = %land.lhs.true1301.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1326.i

land.lhs.true1306.i:                              ; preds = %land.lhs.true1301.i
  %sriov_wreg1310.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1328, i32 0, i32 12
  %1329 = ptrtoint ptr %sriov_wreg1310.i to i32
  call void @__asan_load4_noabort(i32 %1329)
  %1330 = load ptr, ptr %sriov_wreg1310.i, align 4
  %tobool1311.not.i = icmp eq ptr %1330, null
  br i1 %tobool1311.not.i, label %land.lhs.true1306.i.cond.false1326.i_crit_edge, label %cond.true1312.i

land.lhs.true1306.i.cond.false1326.i_crit_edge:   ; preds = %land.lhs.true1306.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1326.i

cond.true1312.i:                                  ; preds = %land.lhs.true1306.i
  call void @__sanitizer_cov_trace_pc() #9
  %1331 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1331)
  %1332 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1320.i = getelementptr i32, ptr %1332, i32 1
  %1333 = ptrtoint ptr %arrayidx1320.i to i32
  call void @__asan_load4_noabort(i32 %1333)
  %1334 = load i32, ptr %arrayidx1320.i, align 4
  %add1321.i = add i32 %1334, 176
  %gpu_addr1322.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 12
  %1335 = ptrtoint ptr %gpu_addr1322.i to i32
  call void @__asan_load8_noabort(i32 %1335)
  %1336 = load i64, ptr %gpu_addr1322.i, align 8
  %shr1323.i = lshr i64 %1336, 32
  %conv1325.i = trunc i64 %shr1323.i to i32
  tail call void %1330(ptr noundef %handle, i32 noundef %add1321.i, i32 noundef %conv1325.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1336.i

cond.false1326.i:                                 ; preds = %land.lhs.true1306.i.cond.false1326.i_crit_edge, %land.lhs.true1301.i.cond.false1326.i_crit_edge, %cond.end1296.i.cond.false1326.i_crit_edge
  %1337 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1337)
  %1338 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1330.i = getelementptr i32, ptr %1338, i32 1
  %1339 = ptrtoint ptr %arrayidx1330.i to i32
  call void @__asan_load4_noabort(i32 %1339)
  %1340 = load i32, ptr %arrayidx1330.i, align 4
  %add1331.i = add i32 %1340, 176
  %gpu_addr1332.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 12
  %1341 = ptrtoint ptr %gpu_addr1332.i to i32
  call void @__asan_load8_noabort(i32 %1341)
  %1342 = load i64, ptr %gpu_addr1332.i, align 8
  %shr1333.i = lshr i64 %1342, 32
  %conv1335.i = trunc i64 %shr1333.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1331.i, i32 noundef %conv1335.i, i32 noundef 0) #7
  br label %cond.end1336.i

cond.end1336.i:                                   ; preds = %cond.false1326.i, %cond.true1312.i
  %1343 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1343)
  %1344 = load i32, ptr %virt, align 8
  %and1339.i = and i32 %1344, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1339.i)
  %tobool1340.not.i = icmp eq i32 %and1339.i, 0
  br i1 %tobool1340.not.i, label %cond.end1336.i.cond.false1364.i_crit_edge, label %land.lhs.true1341.i

cond.end1336.i.cond.false1364.i_crit_edge:        ; preds = %cond.end1336.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1364.i

land.lhs.true1341.i:                              ; preds = %cond.end1336.i
  %1345 = ptrtoint ptr %funcs.i.i29 to i32
  call void @__asan_load4_noabort(i32 %1345)
  %1346 = load ptr, ptr %funcs.i.i29, align 4
  %tobool1345.not.i = icmp eq ptr %1346, null
  br i1 %tobool1345.not.i, label %land.lhs.true1341.i.cond.false1364.i_crit_edge, label %land.lhs.true1346.i

land.lhs.true1341.i.cond.false1364.i_crit_edge:   ; preds = %land.lhs.true1341.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1364.i

land.lhs.true1346.i:                              ; preds = %land.lhs.true1341.i
  %sriov_wreg1350.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1346, i32 0, i32 12
  %1347 = ptrtoint ptr %sriov_wreg1350.i to i32
  call void @__asan_load4_noabort(i32 %1347)
  %1348 = load ptr, ptr %sriov_wreg1350.i, align 4
  %tobool1351.not.i = icmp eq ptr %1348, null
  br i1 %tobool1351.not.i, label %land.lhs.true1346.i.cond.false1364.i_crit_edge, label %cond.true1352.i

land.lhs.true1346.i.cond.false1364.i_crit_edge:   ; preds = %land.lhs.true1346.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1364.i

cond.true1352.i:                                  ; preds = %land.lhs.true1346.i
  call void @__sanitizer_cov_trace_pc() #9
  %1349 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1349)
  %1350 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1360.i = getelementptr i32, ptr %1350, i32 1
  %1351 = ptrtoint ptr %arrayidx1360.i to i32
  call void @__asan_load4_noabort(i32 %1351)
  %1352 = load i32, ptr %arrayidx1360.i, align 4
  %add1361.i = add i32 %1352, 177
  %ring_size1362.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 9
  %1353 = ptrtoint ptr %ring_size1362.i to i32
  call void @__asan_load4_noabort(i32 %1353)
  %1354 = load i32, ptr %ring_size1362.i, align 8
  %div13631926.i = lshr i32 %1354, 2
  tail call void %1348(ptr noundef %handle, i32 noundef %add1361.i, i32 noundef %div13631926.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1372.i

cond.false1364.i:                                 ; preds = %land.lhs.true1346.i.cond.false1364.i_crit_edge, %land.lhs.true1341.i.cond.false1364.i_crit_edge, %cond.end1336.i.cond.false1364.i_crit_edge
  %1355 = ptrtoint ptr %arrayidx66.i to i32
  call void @__asan_load4_noabort(i32 %1355)
  %1356 = load ptr, ptr %arrayidx66.i, align 4
  %arrayidx1368.i = getelementptr i32, ptr %1356, i32 1
  %1357 = ptrtoint ptr %arrayidx1368.i to i32
  call void @__asan_load4_noabort(i32 %1357)
  %1358 = load i32, ptr %arrayidx1368.i, align 4
  %add1369.i = add i32 %1358, 177
  %ring_size1370.i = getelementptr %struct.amdgpu_device, ptr %handle, i32 0, i32 110, i32 7, i32 %i.01967.i, i32 5, i32 1, i32 9
  %1359 = ptrtoint ptr %ring_size1370.i to i32
  call void @__asan_load4_noabort(i32 %1359)
  %1360 = load i32, ptr %ring_size1370.i, align 8
  %div13711925.i = lshr i32 %1360, 2
  tail call void @amdgpu_device_wreg(ptr noundef %handle, i32 noundef %add1369.i, i32 noundef %div13711925.i, i32 noundef 0) #7
  br label %cond.end1372.i

cond.end1372.i:                                   ; preds = %cond.false1364.i, %cond.true1352.i
  %1361 = ptrtoint ptr %encode_lowlatency_queue_mode.i to i32
  call void @__asan_load1_noabort(i32 %1361)
  %1362 = load volatile i8, ptr %encode_lowlatency_queue_mode.i, align 1
  store volatile i8 %1362, ptr %encode_lowlatency_queue_mode.i, align 1
  br label %for.inc1379.i

for.inc1379.i:                                    ; preds = %cond.end1372.i, %cond.end961.i.for.inc1379.i_crit_edge, %if.then8.i, %for.body.i34.for.inc1379.i_crit_edge
  %inc1380.i = add nuw nsw i32 %i.01967.i, 1
  %1363 = ptrtoint ptr %num_vcn_inst.i25 to i32
  call void @__asan_load1_noabort(i32 %1363)
  %1364 = load i8, ptr %num_vcn_inst.i25, align 1
  %conv.i82 = zext i8 %1364 to i32
  %cmp.i83 = icmp ult i32 %inc1380.i, %conv.i82
  br i1 %cmp.i83, label %for.inc1379.i.for.body.i34_crit_edge, label %for.inc1379.i.if.then10_crit_edge

for.inc1379.i.if.then10_crit_edge:                ; preds = %for.inc1379.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then10

for.inc1379.i.for.body.i34_crit_edge:             ; preds = %for.inc1379.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i34

if.then10:                                        ; preds = %for.inc1379.i.if.then10_crit_edge, %if.end.i26.if.then10_crit_edge, %if.then404.i, %for.end.i.if.then10_crit_edge
  %1365 = ptrtoint ptr %cur_state2 to i32
  call void @__asan_store4_noabort(i32 %1365)
  store i32 %state, ptr %cur_state2, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.then10, %if.then592.i, %while.end177.i, %while.end76.i, %while.end.i, %if.end.cleanup_crit_edge, %if.then
  %retval.0 = phi i32 [ 0, %if.then ], [ 0, %if.end.cleanup_crit_edge ], [ 0, %if.then10 ], [ -110, %while.end.i ], [ -110, %while.end76.i ], [ -110, %while.end177.i ], [ -1, %if.then592.i ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v3_0_dec_ring_get_rptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool2.not = icmp eq ptr %5, null
  br i1 %tobool2.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true3

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true3:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 13
  %6 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_rreg, align 4
  %tobool7.not = icmp eq ptr %7, null
  br i1 %tobool7.not, label %land.lhs.true3.cond.false_crit_edge, label %cond.true

land.lhs.true3.cond.false_crit_edge:              ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true3
  call void @__sanitizer_cov_trace_pc() #9
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %8 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %me, align 8
  %arrayidx12 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %9
  %10 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx12, align 4
  %arrayidx13 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx13, align 4
  %add = add i32 %13, 736
  %call = tail call i32 %7(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true3.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %me16 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %14 = ptrtoint ptr %me16 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %me16, align 8
  %arrayidx17 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %15
  %16 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx17, align 4
  %arrayidx18 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx18, align 4
  %add19 = add i32 %19, 736
  %call20 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add19, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call20, %cond.false ]
  %conv = zext i32 %cond to i64
  ret i64 %conv
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v3_0_dec_ring_get_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %2 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %use_doorbell, align 4, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  %wb2 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %4 = ptrtoint ptr %wb2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %wb2, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %6 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %wptr_offs, align 8
  %arrayidx = getelementptr i32, ptr %5, i32 %7
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load volatile i32, ptr %arrayidx, align 4
  br label %cleanup

if.else:                                          ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %10 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %virt, align 8
  %and = and i32 %11, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool3.not = icmp eq i32 %and, 0
  br i1 %tobool3.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %12 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs, align 4
  %tobool4.not = icmp eq ptr %13, null
  br i1 %tobool4.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true5

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true5:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %13, i32 0, i32 13
  %14 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %sriov_rreg, align 4
  %tobool9.not = icmp eq ptr %15, null
  br i1 %tobool9.not, label %land.lhs.true5.cond.false_crit_edge, label %cond.true

land.lhs.true5.cond.false_crit_edge:              ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true5
  call void @__sanitizer_cov_trace_pc() #9
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %16 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %me, align 8
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %17
  %18 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %21, 737
  %call = tail call i32 %15(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true5.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %me19 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %22 = ptrtoint ptr %me19 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %me19, align 8
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %23
  %24 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx20, align 4
  %arrayidx21 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx21, align 4
  %add22 = add i32 %27, 737
  %call23 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add22, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false, %cond.true, %if.then
  %retval.0.in = phi i32 [ %9, %if.then ], [ %call, %cond.true ], [ %call23, %cond.false ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v3_0_dec_ring_set_wptr(ptr nocapture noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 100
  %2 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pg_flags, align 4
  %and = and i32 %3, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end

if.then:                                          ; preds = %entry
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %4 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %me, align 8
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %5, i32 15
  %6 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %8 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %9 to i32
  %wptr3 = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %7, i32 0, i32 2, i32 1
  %10 = ptrtoint ptr %wptr3 to i32
  call void @__asan_store4_noabort(i32 %10)
  store volatile i32 %conv, ptr %wptr3, align 4
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %11 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %virt, align 8
  %and4 = and i32 %12, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4)
  %tobool5.not = icmp eq i32 %and4, 0
  br i1 %tobool5.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %13 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %funcs, align 4
  %tobool6.not = icmp eq ptr %14, null
  br i1 %tobool6.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true7

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true7:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %14, i32 0, i32 12
  %15 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %sriov_wreg, align 4
  %tobool11.not = icmp eq ptr %16, null
  br i1 %tobool11.not, label %land.lhs.true7.cond.false_crit_edge, label %cond.true

land.lhs.true7.cond.false_crit_edge:              ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #9
  %17 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load i32, ptr %me, align 8
  %arrayidx18 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %18
  %19 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %arrayidx18, align 4
  %arrayidx19 = getelementptr i32, ptr %20, i32 1
  %21 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %arrayidx19, align 4
  %add = add i32 %22, 22
  %23 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %23)
  %24 = load i64, ptr %wptr, align 8
  %conv22 = trunc i64 %24 to i32
  tail call void %16(ptr noundef %1, i32 noundef %add, i32 noundef %conv22, i32 noundef 0, i32 noundef 16) #7
  br label %if.end

cond.false:                                       ; preds = %land.lhs.true7.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %25 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %me, align 8
  %arrayidx26 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %26
  %27 = ptrtoint ptr %arrayidx26 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %arrayidx26, align 4
  %arrayidx27 = getelementptr i32, ptr %28, i32 1
  %29 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %arrayidx27, align 4
  %add28 = add i32 %30, 22
  %31 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %31)
  %32 = load i64, ptr %wptr, align 8
  %conv31 = trunc i64 %32 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add28, i32 noundef %conv31, i32 noundef 0) #7
  br label %if.end

if.end:                                           ; preds = %cond.false, %cond.true, %entry.if.end_crit_edge
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %33 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %use_doorbell, align 4, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %34)
  %tobool32.not = icmp eq i8 %34, 0
  br i1 %tobool32.not, label %if.else, label %if.then33

if.then33:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %wptr34 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %35 = ptrtoint ptr %wptr34 to i32
  call void @__asan_load8_noabort(i32 %35)
  %36 = load i64, ptr %wptr34, align 8
  %conv36 = trunc i64 %36 to i32
  %wb37 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %37 = ptrtoint ptr %wb37 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %wb37, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %39 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %wptr_offs, align 8
  %arrayidx38 = getelementptr i32, ptr %38, i32 %40
  %41 = ptrtoint ptr %arrayidx38 to i32
  call void @__asan_store4_noabort(i32 %41)
  store volatile i32 %conv36, ptr %arrayidx38, align 4
  %doorbell_index = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %42 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %doorbell_index, align 8
  %44 = load i64, ptr %wptr34, align 8
  %conv41 = trunc i64 %44 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %43, i32 noundef %conv41) #7
  br label %if.end82

if.else:                                          ; preds = %if.end
  %virt42 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %45 = ptrtoint ptr %virt42 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %virt42, align 8
  %and44 = and i32 %46, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and44)
  %tobool45.not = icmp eq i32 %and44, 0
  br i1 %tobool45.not, label %if.else.cond.false71_crit_edge, label %land.lhs.true46

if.else.cond.false71_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false71

land.lhs.true46:                                  ; preds = %if.else
  %funcs49 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %47 = ptrtoint ptr %funcs49 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %funcs49, align 4
  %tobool50.not = icmp eq ptr %48, null
  br i1 %tobool50.not, label %land.lhs.true46.cond.false71_crit_edge, label %land.lhs.true51

land.lhs.true46.cond.false71_crit_edge:           ; preds = %land.lhs.true46
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false71

land.lhs.true51:                                  ; preds = %land.lhs.true46
  %sriov_wreg55 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %48, i32 0, i32 12
  %49 = ptrtoint ptr %sriov_wreg55 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %sriov_wreg55, align 4
  %tobool56.not = icmp eq ptr %50, null
  br i1 %tobool56.not, label %land.lhs.true51.cond.false71_crit_edge, label %cond.true57

land.lhs.true51.cond.false71_crit_edge:           ; preds = %land.lhs.true51
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false71

cond.true57:                                      ; preds = %land.lhs.true51
  call void @__sanitizer_cov_trace_pc() #9
  %me64 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %51 = ptrtoint ptr %me64 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %me64, align 8
  %arrayidx65 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %52
  %53 = ptrtoint ptr %arrayidx65 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %arrayidx65, align 4
  %arrayidx66 = getelementptr i32, ptr %54, i32 1
  %55 = ptrtoint ptr %arrayidx66 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %arrayidx66, align 4
  %add67 = add i32 %56, 737
  %wptr68 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %57 = ptrtoint ptr %wptr68 to i32
  call void @__asan_load8_noabort(i32 %57)
  %58 = load i64, ptr %wptr68, align 8
  %conv70 = trunc i64 %58 to i32
  tail call void %50(ptr noundef %1, i32 noundef %add67, i32 noundef %conv70, i32 noundef 0, i32 noundef 16) #7
  br label %if.end82

cond.false71:                                     ; preds = %land.lhs.true51.cond.false71_crit_edge, %land.lhs.true46.cond.false71_crit_edge, %if.else.cond.false71_crit_edge
  %me74 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %59 = ptrtoint ptr %me74 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %me74, align 8
  %arrayidx75 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %60
  %61 = ptrtoint ptr %arrayidx75 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %arrayidx75, align 4
  %arrayidx76 = getelementptr i32, ptr %62, i32 1
  %63 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %arrayidx76, align 4
  %add77 = add i32 %64, 737
  %wptr78 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %65 = ptrtoint ptr %wptr78 to i32
  call void @__asan_load8_noabort(i32 %65)
  %66 = load i64, ptr %wptr78, align 8
  %conv80 = trunc i64 %66 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add77, i32 noundef %conv80, i32 noundef 0) #7
  br label %if.end82

if.end82:                                         ; preds = %cond.false71, %cond.true57, %if.then33
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_ring_patch_cs_in_place(ptr noundef %p, i32 noundef %ib_idx) #0 align 64 {
entry:
  %ctx.i = alloca %struct.ttm_operation_ctx, align 8
  %map.i = alloca ptr, align 4
  %bo.i = alloca ptr, align 4
  %ptr.i61 = alloca ptr, align 4
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %entity = getelementptr inbounds %struct.amdgpu_cs_parser, ptr %p, i32 0, i32 6
  %0 = ptrtoint ptr %entity to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %entity, align 8
  %rq = getelementptr inbounds %struct.drm_sched_entity, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %rq to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %rq, align 8
  %sched = getelementptr inbounds %struct.drm_sched_rq, ptr %3, i32 0, i32 1
  %4 = ptrtoint ptr %sched to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sched, align 4
  %job = getelementptr inbounds %struct.amdgpu_cs_parser, ptr %p, i32 0, i32 5
  %me = getelementptr i8, ptr %5, i32 624
  %6 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %me, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %tobool.not = icmp eq i32 %7, 0
  br i1 %tobool.not, label %entry.cleanup34_crit_edge, label %for.cond.preheader

entry.cleanup34_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup34

for.cond.preheader:                               ; preds = %entry
  %8 = ptrtoint ptr %job to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %job, align 4
  %ibs = getelementptr inbounds %struct.amdgpu_job, ptr %9, i32 0, i32 4
  %10 = ptrtoint ptr %ibs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %ibs, align 4
  %length_dw = getelementptr %struct.amdgpu_ib, ptr %11, i32 %ib_idx, i32 1
  %12 = ptrtoint ptr %length_dw to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %length_dw, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %13)
  %cmp96.not = icmp eq i32 %13, 0
  br i1 %cmp96.not, label %for.cond.preheader.cleanup34_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.cleanup34_crit_edge:           ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup34

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0100 = phi i32 [ %add33, %for.inc.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %msg_hi.099 = phi i32 [ %msg_hi.2.ph, %for.inc.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %msg_lo.097 = phi i32 [ %msg_lo.2.ph, %for.inc.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %14 = ptrtoint ptr %job to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %job, align 4
  %ibs.i = getelementptr inbounds %struct.amdgpu_job, ptr %15, i32 0, i32 4
  %16 = ptrtoint ptr %ibs.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %ibs.i, align 4
  %ptr.i = getelementptr %struct.amdgpu_ib, ptr %17, i32 %ib_idx, i32 3
  %18 = ptrtoint ptr %ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %ptr.i, align 8
  %arrayidx1.i = getelementptr i32, ptr %19, i32 %i.0100
  %20 = ptrtoint ptr %arrayidx1.i to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx1.i, align 4
  %add = or i32 %i.0100, 1
  %arrayidx1.i60 = getelementptr i32, ptr %19, i32 %add
  %22 = ptrtoint ptr %arrayidx1.i60 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx1.i60, align 4
  %24 = ptrtoint ptr %p to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %p, align 8
  %internal = getelementptr inbounds %struct.amdgpu_device, ptr %25, i32 0, i32 110, i32 9
  %26 = ptrtoint ptr %internal to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %internal, align 4
  %and = and i32 %27, 65535
  call void @__sanitizer_cov_trace_cmp4(i32 %21, i32 %and)
  %cmp3 = icmp eq i32 %21, %and
  br i1 %cmp3, label %for.body.for.inc_crit_edge, label %if.else

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.else:                                          ; preds = %for.body
  %data1 = getelementptr inbounds %struct.amdgpu_device, ptr %25, i32 0, i32 110, i32 9, i32 1
  %28 = ptrtoint ptr %data1 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %data1, align 4
  %and8 = and i32 %29, 65535
  call void @__sanitizer_cov_trace_cmp4(i32 %21, i32 %and8)
  %cmp11 = icmp eq i32 %21, %and8
  br i1 %cmp11, label %if.else.for.inc_crit_edge, label %if.else13

if.else.for.inc_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.else13:                                        ; preds = %if.else
  %cmd = getelementptr inbounds %struct.amdgpu_device, ptr %25, i32 0, i32 110, i32 9, i32 2
  %30 = ptrtoint ptr %cmd to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %cmd, align 4
  %and17 = and i32 %31, 65535
  call void @__sanitizer_cov_trace_cmp4(i32 %21, i32 %and17)
  %cmp20 = icmp eq i32 %21, %and17
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %23)
  %cmp21 = icmp eq i32 %23, 0
  %or.cond = select i1 %cmp20, i1 %cmp21, i1 false
  br i1 %or.cond, label %if.then22, label %if.else13.for.inc_crit_edge

if.else13.for.inc_crit_edge:                      ; preds = %if.else13
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc

if.then22:                                        ; preds = %if.else13
  %conv = zext i32 %msg_hi.099 to i64
  %shl = shl nuw i64 %conv, 32
  %conv23 = zext i32 %msg_lo.097 to i64
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %ctx.i) #7
  %32 = call ptr @memset(ptr %ctx.i, i32 0, i32 24)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %map.i) #7
  %33 = ptrtoint ptr %map.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store ptr inttoptr (i32 -1 to ptr), ptr %map.i, align 4, !annotation !142
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %bo.i) #7
  %34 = ptrtoint ptr %bo.i to i32
  call void @__asan_store4_noabort(i32 %34)
  store ptr inttoptr (i32 -1 to ptr), ptr %bo.i, align 4, !annotation !142
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %ptr.i61) #7
  %35 = ptrtoint ptr %ptr.i61 to i32
  call void @__asan_store4_noabort(i32 %35)
  store ptr inttoptr (i32 -1 to ptr), ptr %ptr.i61, align 4, !annotation !142
  %shl.masked = and i64 %shl, 281470681743360
  %and.i = or i64 %shl.masked, %conv23
  %call.i = call i32 @amdgpu_cs_find_mapping(ptr noundef %p, i64 noundef %and.i, ptr noundef nonnull %bo.i, ptr noundef nonnull %map.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %if.then.i

if.then.i:                                        ; preds = %if.then22
  call void @__sanitizer_cov_trace_pc() #9
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.5, i64 noundef %and.i) #7
  br label %vcn_v3_0_dec_msg.exit.thread

if.end.i:                                         ; preds = %if.then22
  %36 = ptrtoint ptr %map.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %map.i, align 4
  %start1.i = getelementptr inbounds %struct.amdgpu_bo_va_mapping, ptr %37, i32 0, i32 3
  %38 = ptrtoint ptr %start1.i to i32
  call void @__asan_load8_noabort(i32 %38)
  %39 = load i64, ptr %start1.i, align 8
  %last.i = getelementptr inbounds %struct.amdgpu_bo_va_mapping, ptr %37, i32 0, i32 4
  %40 = ptrtoint ptr %last.i to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %last.i, align 8
  %add.i = shl i64 %41, 12
  %mul2.i = add i64 %add.i, 4096
  %and3.i = and i64 %conv23, 7
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %and3.i)
  %tobool4.not.i = icmp eq i64 %and3.i, 0
  br i1 %tobool4.not.i, label %if.end6.i, label %if.then5.i

if.then5.i:                                       ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #9
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.6) #7
  br label %vcn_v3_0_dec_msg.exit.thread

if.end6.i:                                        ; preds = %if.end.i
  %42 = ptrtoint ptr %bo.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %bo.i, align 4
  %flags.i = getelementptr inbounds %struct.amdgpu_bo, ptr %43, i32 0, i32 6
  %44 = ptrtoint ptr %flags.i to i32
  call void @__asan_load8_noabort(i32 %44)
  %45 = load i64, ptr %flags.i, align 8
  %or.i = or i64 %45, 1
  store i64 %or.i, ptr %flags.i, align 8
  %allowed_domains.i = getelementptr inbounds %struct.amdgpu_bo, ptr %43, i32 0, i32 1
  %46 = ptrtoint ptr %allowed_domains.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %allowed_domains.i, align 4
  call void @amdgpu_bo_placement_from_domain(ptr noundef %43, i32 noundef %47) #7
  %48 = ptrtoint ptr %bo.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %bo.i, align 4
  %tbo.i = getelementptr inbounds %struct.amdgpu_bo, ptr %49, i32 0, i32 4
  %placement.i = getelementptr inbounds %struct.amdgpu_bo, ptr %49, i32 0, i32 3
  %call7.i = call i32 @ttm_bo_validate(ptr noundef %tbo.i, ptr noundef %placement.i, ptr noundef nonnull %ctx.i) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7.i)
  %tobool8.not.i = icmp eq i32 %call7.i, 0
  br i1 %tobool8.not.i, label %if.end10.i, label %if.then9.i

if.then9.i:                                       ; preds = %if.end6.i
  call void @__sanitizer_cov_trace_pc() #9
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.7, i32 noundef %call7.i) #7
  br label %vcn_v3_0_dec_msg.exit.thread

if.end10.i:                                       ; preds = %if.end6.i
  %50 = ptrtoint ptr %bo.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %bo.i, align 4
  %call11.i = call i32 @amdgpu_bo_kmap(ptr noundef %51, ptr noundef nonnull %ptr.i61) #7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11.i)
  %tobool12.not.i = icmp eq i32 %call11.i, 0
  br i1 %tobool12.not.i, label %if.end14.i, label %if.then13.i

if.then13.i:                                      ; preds = %if.end10.i
  call void @__sanitizer_cov_trace_pc() #9
  call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.8, i32 noundef %call11.i) #7
  br label %vcn_v3_0_dec_msg.exit.thread

if.end14.i:                                       ; preds = %if.end10.i
  %52 = ptrtoint ptr %ptr.i61 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %ptr.i61, align 4
  %add.ptr.i = getelementptr i8, ptr %53, i32 %msg_lo.097
  %.tr.i = trunc i64 %39 to i32
  %idx.ext15.neg.i = mul i32 %.tr.i, -4096
  %add.ptr16.i = getelementptr i8, ptr %add.ptr.i, i32 %idx.ext15.neg.i
  %arrayidx.i = getelementptr i32, ptr %add.ptr16.i, i32 1
  %54 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %arrayidx.i, align 4
  %conv.i = zext i32 %55 to i64
  %sub.i = sub i64 %mul2.i, %and.i
  call void @__sanitizer_cov_trace_cmp8(i64 %sub.i, i64 %conv.i)
  %cmp.i = icmp ult i64 %sub.i, %conv.i
  br i1 %cmp.i, label %if.end14.i.vcn_v3_0_dec_msg.exit_crit_edge, label %if.end19.i

if.end14.i.vcn_v3_0_dec_msg.exit_crit_edge:       ; preds = %if.end14.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_dec_msg.exit

if.end19.i:                                       ; preds = %if.end14.i
  %arrayidx20.i = getelementptr i32, ptr %add.ptr16.i, i32 3
  %56 = ptrtoint ptr %arrayidx20.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx20.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %57)
  %cmp21.not.i = icmp eq i32 %57, 0
  br i1 %cmp21.not.i, label %if.end24.i, label %if.end19.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge

if.end19.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge: ; preds = %if.end19.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_dec_msg.exit.thread70

if.end24.i:                                       ; preds = %if.end19.i
  %arrayidx25.i = getelementptr i32, ptr %add.ptr16.i, i32 2
  %58 = ptrtoint ptr %arrayidx25.i to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx25.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %59)
  %cmp27109.not.i = icmp eq i32 %59, 0
  br i1 %cmp27109.not.i, label %if.end24.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge, label %for.body.preheader.i

if.end24.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge: ; preds = %if.end24.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_dec_msg.exit.thread70

for.body.preheader.i:                             ; preds = %if.end24.i
  %arrayidx26.i = getelementptr i32, ptr %add.ptr16.i, i32 6
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.preheader.i
  %i.0112.i = phi i32 [ %inc.i, %for.inc.i.for.body.i_crit_edge ], [ 0, %for.body.preheader.i ]
  %msg.0110.i = phi ptr [ %add.ptr66.i, %for.inc.i.for.body.i_crit_edge ], [ %arrayidx26.i, %for.body.preheader.i ]
  %60 = ptrtoint ptr %msg.0110.i to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %msg.0110.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %61)
  %cmp30.not.i = icmp eq i32 %61, 1
  br i1 %cmp30.not.i, label %if.end33.i, label %for.body.i.for.inc.i_crit_edge

for.body.i.for.inc.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end33.i:                                       ; preds = %for.body.i
  %arrayidx34.i = getelementptr i32, ptr %msg.0110.i, i32 1
  %62 = ptrtoint ptr %arrayidx34.i to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx34.i, align 4
  %arrayidx35.i = getelementptr i32, ptr %msg.0110.i, i32 2
  %64 = ptrtoint ptr %arrayidx35.i to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %arrayidx35.i, align 4
  %add36.i = add i32 %65, %63
  %conv37.i = zext i32 %add36.i to i64
  call void @__sanitizer_cov_trace_cmp8(i64 %mul2.i, i64 %conv37.i)
  %cmp38.i = icmp ult i64 %mul2.i, %conv37.i
  br i1 %cmp38.i, label %if.end33.i.vcn_v3_0_dec_msg.exit_crit_edge, label %if.end41.i

if.end33.i.vcn_v3_0_dec_msg.exit_crit_edge:       ; preds = %if.end33.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_dec_msg.exit

if.end41.i:                                       ; preds = %if.end33.i
  %66 = ptrtoint ptr %ptr.i61 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %ptr.i61, align 4
  %add.ptr43.i = getelementptr i8, ptr %67, i32 %msg_lo.097
  %add.ptr44.i = getelementptr i8, ptr %add.ptr43.i, i32 %idx.ext15.neg.i
  %add.ptr47.i = getelementptr i8, ptr %add.ptr44.i, i32 %63
  %68 = ptrtoint ptr %add.ptr47.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %add.ptr47.i, align 4
  %70 = zext i32 %69 to i64
  call void @__sanitizer_cov_trace_switch(i64 %70, ptr @__sancov_gen_cov_switch_values)
  switch i32 %69, label %if.end59.i [
    i32 7, label %if.end41.i.for.inc.i_crit_edge
    i32 16, label %if.end41.i.for.inc.i_crit_edge180
    i32 17, label %if.end41.i.for.inc.i_crit_edge181
  ]

if.end41.i.for.inc.i_crit_edge181:                ; preds = %if.end41.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end41.i.for.inc.i_crit_edge180:                ; preds = %if.end41.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end41.i.for.inc.i_crit_edge:                   ; preds = %if.end41.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.inc.i

if.end59.i:                                       ; preds = %if.end41.i
  %71 = ptrtoint ptr %entity to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %entity, align 8
  %fence_seq.i = getelementptr inbounds %struct.drm_sched_entity, ptr %72, i32 0, i32 7
  %call.i.i.i = call zeroext i1 @__kasan_check_read(ptr noundef %fence_seq.i, i32 noundef 4) #7
  %73 = ptrtoint ptr %fence_seq.i to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load volatile i32, ptr %fence_seq.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %74)
  %tobool.not.i62 = icmp eq i32 %74, 0
  br i1 %tobool.not.i62, label %vcn_v3_0_limit_sched.exit.thread, label %if.end59.i.vcn_v3_0_dec_msg.exit_crit_edge

if.end59.i.vcn_v3_0_dec_msg.exit_crit_edge:       ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_dec_msg.exit

vcn_v3_0_limit_sched.exit.thread:                 ; preds = %if.end59.i
  call void @__sanitizer_cov_trace_pc() #9
  %75 = ptrtoint ptr %p to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %p, align 8
  %sched.i = getelementptr %struct.amdgpu_device, ptr %76, i32 0, i32 93, i32 6, i32 1, i32 1
  %77 = ptrtoint ptr %entity to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %entity, align 8
  call void @drm_sched_entity_modify_sched(ptr noundef %78, ptr noundef %sched.i, i32 noundef 1) #7
  br label %for.inc.i

for.inc.i:                                        ; preds = %vcn_v3_0_limit_sched.exit.thread, %if.end41.i.for.inc.i_crit_edge, %if.end41.i.for.inc.i_crit_edge180, %if.end41.i.for.inc.i_crit_edge181, %for.body.i.for.inc.i_crit_edge
  %inc.i = add nuw i32 %i.0112.i, 1
  %add.ptr66.i = getelementptr i32, ptr %msg.0110.i, i32 4
  %exitcond.not.i = icmp eq i32 %inc.i, %59
  br i1 %exitcond.not.i, label %for.inc.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body.i

for.inc.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge: ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_dec_msg.exit.thread70

vcn_v3_0_dec_msg.exit.thread:                     ; preds = %if.then13.i, %if.then9.i, %if.then5.i, %if.then.i
  %retval.0.i.ph = phi i32 [ %call11.i, %if.then13.i ], [ %call7.i, %if.then9.i ], [ -22, %if.then5.i ], [ %call.i, %if.then.i ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ptr.i61) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %bo.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %map.i) #7
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %ctx.i) #7
  br label %cleanup34

vcn_v3_0_dec_msg.exit.thread70:                   ; preds = %for.inc.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge, %if.end24.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge, %if.end19.i.vcn_v3_0_dec_msg.exit.thread70_crit_edge
  %79 = ptrtoint ptr %bo.i to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %bo.i, align 4
  call void @amdgpu_bo_kunmap(ptr noundef %80) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ptr.i61) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %bo.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %map.i) #7
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %ctx.i) #7
  br label %for.inc

vcn_v3_0_dec_msg.exit:                            ; preds = %if.end59.i.vcn_v3_0_dec_msg.exit_crit_edge, %if.end33.i.vcn_v3_0_dec_msg.exit_crit_edge, %if.end14.i.vcn_v3_0_dec_msg.exit_crit_edge
  %81 = ptrtoint ptr %bo.i to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %bo.i, align 4
  call void @amdgpu_bo_kunmap(ptr noundef %82) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %ptr.i61) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %bo.i) #7
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %map.i) #7
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %ctx.i) #7
  br label %cleanup34

for.inc:                                          ; preds = %vcn_v3_0_dec_msg.exit.thread70, %if.else13.for.inc_crit_edge, %if.else.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %msg_lo.2.ph = phi i32 [ %msg_lo.097, %vcn_v3_0_dec_msg.exit.thread70 ], [ %msg_lo.097, %if.else.for.inc_crit_edge ], [ %23, %for.body.for.inc_crit_edge ], [ %msg_lo.097, %if.else13.for.inc_crit_edge ]
  %msg_hi.2.ph = phi i32 [ %msg_hi.099, %vcn_v3_0_dec_msg.exit.thread70 ], [ %23, %if.else.for.inc_crit_edge ], [ %msg_hi.099, %for.body.for.inc_crit_edge ], [ %msg_hi.099, %if.else13.for.inc_crit_edge ]
  %add33 = add i32 %i.0100, 2
  %83 = ptrtoint ptr %length_dw to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %length_dw, align 4
  %cmp = icmp ult i32 %add33, %84
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.cleanup34_crit_edge

for.inc.cleanup34_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %cleanup34

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #9
  br label %for.body

cleanup34:                                        ; preds = %for.inc.cleanup34_crit_edge, %vcn_v3_0_dec_msg.exit, %vcn_v3_0_dec_msg.exit.thread, %for.cond.preheader.cleanup34_crit_edge, %entry.cleanup34_crit_edge
  %retval.2 = phi i32 [ 0, %entry.cleanup34_crit_edge ], [ -22, %vcn_v3_0_dec_msg.exit ], [ %retval.0.i.ph, %vcn_v3_0_dec_msg.exit.thread ], [ 0, %for.cond.preheader.cleanup34_crit_edge ], [ 0, %for.inc.cleanup34_crit_edge ]
  ret i32 %retval.2
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_ib(ptr noundef, ptr noundef, ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_fence(ptr noundef, i64 noundef, i64 noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_vm_flush(ptr noundef, i32 noundef, i64 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @vcn_v2_0_dec_ring_test_ring(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_dec_ring_test_ib(ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_insert_nop(ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_insert_start(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_insert_end(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_generic_pad_ib(ptr noundef, ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_ring_begin_use(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_ring_end_use(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_wreg(ptr noundef, i32 noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_dec_ring_emit_reg_wait(ptr noundef, i32 noundef, i32 noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_emit_reg_write_reg_wait_helper(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_rreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_device_wreg(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_mm_wdoorbell(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_cs_find_mapping(ptr noundef, i64 noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_err(ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_bo_placement_from_domain(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @ttm_bo_validate(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_bo_kmap(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_bo_kunmap(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_sched_entity_modify_sched(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_read(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v3_0_enc_ring_get_rptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %2 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %me, align 8
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %3, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool3.not = icmp eq ptr %7, null
  br i1 %tobool3.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true4

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true4:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool8.not = icmp eq ptr %9, null
  br i1 %tobool8.not, label %land.lhs.true4.cond.false_crit_edge, label %cond.true

land.lhs.true4.cond.false_crit_edge:              ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true4
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add = add i32 %13, 173
  %call = tail call i32 %9(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true4.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %14 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx20, align 4
  %arrayidx21 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx21, align 4
  %add22 = add i32 %17, 173
  %call23 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add22, i32 noundef 0) #7
  br label %cleanup

if.else:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else.cond.false51_crit_edge, label %land.lhs.true28

if.else.cond.false51_crit_edge:                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

land.lhs.true28:                                  ; preds = %if.else
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %19, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false51_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false51_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_rreg37 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 13
  %20 = ptrtoint ptr %sriov_rreg37 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_rreg37, align 4
  %tobool38.not = icmp eq ptr %21, null
  br i1 %tobool38.not, label %land.lhs.true33.cond.false51_crit_edge, label %cond.true39

land.lhs.true33.cond.false51_crit_edge:           ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false51

cond.true39:                                      ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx47 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %22 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx47, align 4
  %arrayidx48 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx48 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx48, align 4
  %add49 = add i32 %25, 178
  %call50 = tail call i32 %21(ptr noundef %1, i32 noundef %add49, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false51:                                     ; preds = %land.lhs.true33.cond.false51_crit_edge, %land.lhs.true28.cond.false51_crit_edge, %if.else.cond.false51_crit_edge
  %arrayidx55 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %26 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx55, align 4
  %arrayidx56 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx56, align 4
  %add57 = add i32 %29, 178
  %call58 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add57, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false51, %cond.true39, %cond.false, %cond.true
  %retval.0.in = phi i32 [ %call, %cond.true ], [ %call23, %cond.false ], [ %call50, %cond.true39 ], [ %call58, %cond.false51 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @vcn_v3_0_enc_ring_get_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %2 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %me, align 8
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %3, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %4 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %use_doorbell, align 4, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  br i1 %cmp, label %if.then, label %if.else29

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %wb4 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %6 = ptrtoint ptr %wb4 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %wb4, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %8 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %wptr_offs, align 8
  %arrayidx5 = getelementptr i32, ptr %7, i32 %9
  %10 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load volatile i32, ptr %arrayidx5, align 4
  br label %cleanup

if.else:                                          ; preds = %if.then
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %12 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %virt, align 8
  %and = and i32 %13, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool6.not = icmp eq i32 %and, 0
  br i1 %tobool6.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %14 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %funcs, align 4
  %tobool7.not = icmp eq ptr %15, null
  br i1 %tobool7.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true8

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true8:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %15, i32 0, i32 13
  %16 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %sriov_rreg, align 4
  %tobool12.not = icmp eq ptr %17, null
  br i1 %tobool12.not, label %land.lhs.true8.cond.false_crit_edge, label %cond.true

land.lhs.true8.cond.false_crit_edge:              ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %18 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %19, i32 1
  %20 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx20, align 4
  %add = add i32 %21, 174
  %call = tail call i32 %17(ptr noundef %1, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false:                                       ; preds = %land.lhs.true8.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %arrayidx24 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %22 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx24, align 4
  %arrayidx25 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx25 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx25, align 4
  %add26 = add i32 %25, 174
  %call27 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add26, i32 noundef 0) #7
  br label %cleanup

if.else29:                                        ; preds = %entry
  br i1 %tobool.not, label %if.else38, label %if.then32

if.then32:                                        ; preds = %if.else29
  call void @__sanitizer_cov_trace_pc() #9
  %wb34 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %26 = ptrtoint ptr %wb34 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %wb34, align 4
  %wptr_offs35 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %28 = ptrtoint ptr %wptr_offs35 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %wptr_offs35, align 8
  %arrayidx36 = getelementptr i32, ptr %27, i32 %29
  %30 = ptrtoint ptr %arrayidx36 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load volatile i32, ptr %arrayidx36, align 4
  br label %cleanup

if.else38:                                        ; preds = %if.else29
  %virt39 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %32 = ptrtoint ptr %virt39 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %virt39, align 8
  %and41 = and i32 %33, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and41)
  %tobool42.not = icmp eq i32 %and41, 0
  br i1 %tobool42.not, label %if.else38.cond.false66_crit_edge, label %land.lhs.true43

if.else38.cond.false66_crit_edge:                 ; preds = %if.else38
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false66

land.lhs.true43:                                  ; preds = %if.else38
  %funcs46 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %34 = ptrtoint ptr %funcs46 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %funcs46, align 4
  %tobool47.not = icmp eq ptr %35, null
  br i1 %tobool47.not, label %land.lhs.true43.cond.false66_crit_edge, label %land.lhs.true48

land.lhs.true43.cond.false66_crit_edge:           ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false66

land.lhs.true48:                                  ; preds = %land.lhs.true43
  %sriov_rreg52 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %35, i32 0, i32 13
  %36 = ptrtoint ptr %sriov_rreg52 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %sriov_rreg52, align 4
  %tobool53.not = icmp eq ptr %37, null
  br i1 %tobool53.not, label %land.lhs.true48.cond.false66_crit_edge, label %cond.true54

land.lhs.true48.cond.false66_crit_edge:           ; preds = %land.lhs.true48
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false66

cond.true54:                                      ; preds = %land.lhs.true48
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx62 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %38 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %arrayidx62, align 4
  %arrayidx63 = getelementptr i32, ptr %39, i32 1
  %40 = ptrtoint ptr %arrayidx63 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %arrayidx63, align 4
  %add64 = add i32 %41, 179
  %call65 = tail call i32 %37(ptr noundef %1, i32 noundef %add64, i32 noundef 0, i32 noundef 16) #7
  br label %cleanup

cond.false66:                                     ; preds = %land.lhs.true48.cond.false66_crit_edge, %land.lhs.true43.cond.false66_crit_edge, %if.else38.cond.false66_crit_edge
  %arrayidx70 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %42 = ptrtoint ptr %arrayidx70 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %arrayidx70, align 4
  %arrayidx71 = getelementptr i32, ptr %43, i32 1
  %44 = ptrtoint ptr %arrayidx71 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx71, align 4
  %add72 = add i32 %45, 179
  %call73 = tail call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add72, i32 noundef 0) #7
  br label %cleanup

cleanup:                                          ; preds = %cond.false66, %cond.true54, %if.then32, %cond.false, %cond.true, %if.then3
  %retval.0.in = phi i32 [ %11, %if.then3 ], [ %31, %if.then32 ], [ %call, %cond.true ], [ %call27, %cond.false ], [ %call65, %cond.true54 ], [ %call73, %cond.false66 ]
  %retval.0 = zext i32 %retval.0.in to i64
  ret i64 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @vcn_v3_0_enc_ring_set_wptr(ptr noundef readonly %ring) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %ring to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ring, align 8
  %me = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 16
  %2 = ptrtoint ptr %me to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %me, align 8
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 7, i32 %3, i32 5
  %cmp = icmp eq ptr %ring_enc, %ring
  %use_doorbell = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 24
  %4 = ptrtoint ptr %use_doorbell to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %use_doorbell, align 4, !range !144
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  br i1 %cmp, label %if.then, label %if.else37

if.then:                                          ; preds = %entry
  br i1 %tobool.not, label %if.else, label %if.then3

if.then3:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %6 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %wptr, align 8
  %conv = trunc i64 %7 to i32
  %wb4 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %8 = ptrtoint ptr %wb4 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %wb4, align 4
  %wptr_offs = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %10 = ptrtoint ptr %wptr_offs to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %wptr_offs, align 8
  %arrayidx5 = getelementptr i32, ptr %9, i32 %11
  %12 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_store4_noabort(i32 %12)
  store volatile i32 %conv, ptr %arrayidx5, align 4
  %doorbell_index = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %13 = ptrtoint ptr %doorbell_index to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %doorbell_index, align 8
  %15 = load i64, ptr %wptr, align 8
  %conv8 = trunc i64 %15 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %14, i32 noundef %conv8) #7
  br label %if.end94

if.else:                                          ; preds = %if.then
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and9 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and9)
  %tobool10.not = icmp eq i32 %and9, 0
  br i1 %tobool10.not, label %if.else.cond.false_crit_edge, label %land.lhs.true

if.else.cond.false_crit_edge:                     ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.else
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs, align 4
  %tobool11.not = icmp eq ptr %19, null
  br i1 %tobool11.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true12

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true12:                                  ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg, align 4
  %tobool16.not = icmp eq ptr %21, null
  br i1 %tobool16.not, label %land.lhs.true12.cond.false_crit_edge, label %cond.true

land.lhs.true12.cond.false_crit_edge:             ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx23 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %22 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx23, align 4
  %arrayidx24 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx24, align 4
  %add = add i32 %25, 174
  %wptr25 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %26 = ptrtoint ptr %wptr25 to i32
  call void @__asan_load8_noabort(i32 %26)
  %27 = load i64, ptr %wptr25, align 8
  %conv27 = trunc i64 %27 to i32
  tail call void %21(ptr noundef %1, i32 noundef %add, i32 noundef %conv27, i32 noundef 0, i32 noundef 16) #7
  br label %if.end94

cond.false:                                       ; preds = %land.lhs.true12.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.else.cond.false_crit_edge
  %arrayidx31 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %28 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx31, align 4
  %arrayidx32 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx32, align 4
  %add33 = add i32 %31, 174
  %wptr34 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %32 = ptrtoint ptr %wptr34 to i32
  call void @__asan_load8_noabort(i32 %32)
  %33 = load i64, ptr %wptr34, align 8
  %conv36 = trunc i64 %33 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add33, i32 noundef %conv36, i32 noundef 0) #7
  br label %if.end94

if.else37:                                        ; preds = %entry
  br i1 %tobool.not, label %if.else52, label %if.then40

if.then40:                                        ; preds = %if.else37
  call void @__sanitizer_cov_trace_pc() #9
  %wptr41 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %34 = ptrtoint ptr %wptr41 to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %wptr41, align 8
  %conv43 = trunc i64 %35 to i32
  %wb45 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 70, i32 1
  %36 = ptrtoint ptr %wb45 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %wb45, align 4
  %wptr_offs46 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 26
  %38 = ptrtoint ptr %wptr_offs46 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %wptr_offs46, align 8
  %arrayidx47 = getelementptr i32, ptr %37, i32 %39
  %40 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_store4_noabort(i32 %40)
  store volatile i32 %conv43, ptr %arrayidx47, align 4
  %doorbell_index48 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 23
  %41 = ptrtoint ptr %doorbell_index48 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %doorbell_index48, align 8
  %43 = load i64, ptr %wptr41, align 8
  %conv51 = trunc i64 %43 to i32
  tail call void @amdgpu_mm_wdoorbell(ptr noundef %1, i32 noundef %42, i32 noundef %conv51) #7
  br label %if.end94

if.else52:                                        ; preds = %if.else37
  %virt53 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %44 = ptrtoint ptr %virt53 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %virt53, align 8
  %and55 = and i32 %45, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55)
  %tobool56.not = icmp eq i32 %and55, 0
  br i1 %tobool56.not, label %if.else52.cond.false82_crit_edge, label %land.lhs.true57

if.else52.cond.false82_crit_edge:                 ; preds = %if.else52
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82

land.lhs.true57:                                  ; preds = %if.else52
  %funcs60 = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 106, i32 2, i32 15
  %46 = ptrtoint ptr %funcs60 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %funcs60, align 4
  %tobool61.not = icmp eq ptr %47, null
  br i1 %tobool61.not, label %land.lhs.true57.cond.false82_crit_edge, label %land.lhs.true62

land.lhs.true57.cond.false82_crit_edge:           ; preds = %land.lhs.true57
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82

land.lhs.true62:                                  ; preds = %land.lhs.true57
  %sriov_wreg66 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %47, i32 0, i32 12
  %48 = ptrtoint ptr %sriov_wreg66 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %sriov_wreg66, align 4
  %tobool67.not = icmp eq ptr %49, null
  br i1 %tobool67.not, label %land.lhs.true62.cond.false82_crit_edge, label %cond.true68

land.lhs.true62.cond.false82_crit_edge:           ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false82

cond.true68:                                      ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx76 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %50 = ptrtoint ptr %arrayidx76 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %arrayidx76, align 4
  %arrayidx77 = getelementptr i32, ptr %51, i32 1
  %52 = ptrtoint ptr %arrayidx77 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx77, align 4
  %add78 = add i32 %53, 179
  %wptr79 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %54 = ptrtoint ptr %wptr79 to i32
  call void @__asan_load8_noabort(i32 %54)
  %55 = load i64, ptr %wptr79, align 8
  %conv81 = trunc i64 %55 to i32
  tail call void %49(ptr noundef %1, i32 noundef %add78, i32 noundef %conv81, i32 noundef 0, i32 noundef 16) #7
  br label %if.end94

cond.false82:                                     ; preds = %land.lhs.true62.cond.false82_crit_edge, %land.lhs.true57.cond.false82_crit_edge, %if.else52.cond.false82_crit_edge
  %arrayidx86 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 16, i32 %3
  %56 = ptrtoint ptr %arrayidx86 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx86, align 4
  %arrayidx87 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx87 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx87, align 4
  %add88 = add i32 %59, 179
  %wptr89 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring, i32 0, i32 7
  %60 = ptrtoint ptr %wptr89 to i32
  call void @__asan_load8_noabort(i32 %60)
  %61 = load i64, ptr %wptr89, align 8
  %conv91 = trunc i64 %61 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %1, i32 noundef %add88, i32 noundef %conv91, i32 noundef 0) #7
  br label %if.end94

if.end94:                                         ; preds = %cond.false82, %cond.true68, %if.then40, %cond.false, %cond.true, %if.then3
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_ib(ptr noundef, ptr noundef, ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_fence(ptr noundef, i64 noundef, i64 noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_vm_flush(ptr noundef, i32 noundef, i64 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ring(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_enc_ring_test_ib(ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_ring_insert_nop(ptr noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_insert_end(ptr noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_wreg(ptr noundef, i32 noundef, i32 noundef) #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @vcn_v2_0_enc_ring_emit_reg_wait(ptr noundef, i32 noundef, i32 noundef, i32 noundef) #3

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @vcn_v3_0_set_interrupt_state(ptr nocapture noundef readnone %adev, ptr nocapture noundef readnone %source, i32 noundef %type, i32 noundef %state) #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_process_interrupt(ptr noundef %adev, ptr nocapture noundef readnone %source, ptr nocapture noundef readonly %entry1) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %client_id = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 1
  %0 = ptrtoint ptr %client_id to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %client_id, align 4
  %2 = zext i32 %1 to i64
  call void @__sanitizer_cov_trace_switch(i64 %2, ptr @__sancov_gen_cov_switch_values.66)
  switch i32 %1, label %sw.default [
    i32 16, label %entry.sw.epilog_crit_edge
    i32 14, label %sw.bb2
  ]

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.bb2:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.11, i32 noundef %1) #7
  br label %cleanup

sw.epilog:                                        ; preds = %sw.bb2, %entry.sw.epilog_crit_edge
  %ip_instance.0 = phi i32 [ 1, %sw.bb2 ], [ 0, %entry.sw.epilog_crit_edge ]
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.12) #7
  %src_id = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 2
  %3 = ptrtoint ptr %src_id to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %src_id, align 8
  %5 = zext i32 %4 to i64
  call void @__sanitizer_cov_trace_switch(i64 %5, ptr @__sancov_gen_cov_switch_values.67)
  switch i32 %4, label %sw.default18 [
    i32 124, label %sw.bb4
    i32 119, label %sw.bb5
    i32 120, label %sw.bb11
  ]

sw.bb4:                                           ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %ring_dec = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %ip_instance.0, i32 4
  %call = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_dec) #7
  br label %cleanup

sw.bb5:                                           ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %ip_instance.0, i32 5
  %call10 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %ring_enc) #7
  br label %cleanup

sw.bb11:                                          ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx16 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %ip_instance.0, i32 5, i32 1
  %call17 = tail call zeroext i1 @amdgpu_fence_process(ptr noundef %arrayidx16) #7
  br label %cleanup

sw.default18:                                     ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #9
  %src_data = getelementptr inbounds %struct.amdgpu_iv_entry, ptr %entry1, i32 0, i32 10
  %6 = ptrtoint ptr %src_data to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %src_data, align 4
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.13, i32 noundef %4, i32 noundef %7) #7
  br label %cleanup

cleanup:                                          ; preds = %sw.default18, %sw.bb11, %sw.bb5, %sw.bb4, %sw.default
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_dbg(i32 noundef, ptr noundef, ...) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_fence_process(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_init(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_vcn_setup_ucode(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_resume(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_irq_add_id(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: nofree nounwind null_pointer_is_valid
declare dso_local noundef i32 @sprintf(ptr noalias nocapture noundef writeonly, ptr nocapture noundef readonly, ...) local_unnamed_addr #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_init(ptr noundef, ptr noundef, i32 noundef, ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_get_enc_ring_prio(i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_virt_alloc_mm_table(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @vcn_v3_0_pause_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, ptr nocapture noundef readonly %new_state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %pause_state = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 10
  %0 = ptrtoint ptr %pause_state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %pause_state, align 8
  %2 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %1, i32 %3)
  %cmp.not = icmp eq i32 %1, %3
  br i1 %cmp.not, label %entry.if.end726_crit_edge, label %if.then

entry.if.end726_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end726

if.then:                                          ; preds = %entry
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.16, i32 noundef %1, i32 noundef %3) #7
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %4 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %virt, align 8
  %and = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.then.cond.false_crit_edge, label %land.lhs.true

if.then.cond.false_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %6 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %funcs, align 4
  %tobool8.not = icmp eq ptr %7, null
  br i1 %tobool8.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true9

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true9:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %7, i32 0, i32 13
  %8 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %sriov_rreg, align 4
  %tobool13.not = icmp eq ptr %9, null
  br i1 %tobool13.not, label %land.lhs.true9.cond.false_crit_edge, label %cond.true

land.lhs.true9.cond.false_crit_edge:              ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true9
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx19 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %10 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx19, align 4
  %arrayidx20 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx20, align 4
  %add = add i32 %13, 20
  %call = tail call i32 %9(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true9.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then.cond.false_crit_edge
  %arrayidx23 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %14 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %arrayidx23, align 4
  %arrayidx24 = getelementptr i32, ptr %15, i32 1
  %16 = ptrtoint ptr %arrayidx24 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx24, align 4
  %add25 = add i32 %17, 20
  %call26 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add25, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call26, %cond.false ]
  %and27 = and i32 %cond, -13
  %18 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %new_state, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %19)
  %cmp29 = icmp eq i32 %19, 1
  br i1 %cmp29, label %if.then30, label %if.else685

if.then30:                                        ; preds = %cond.end
  %arrayidx33 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %20 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx33, align 4
  %arrayidx34 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx34 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx34, align 4
  %add35 = add i32 %23, 4
  %call36 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add35, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %24 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end.while.cond_crit_edge, %if.then30
  %loop.0 = phi i32 [ %25, %if.then30 ], [ %dec, %if.end.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call36, %if.then30 ], [ %call47, %if.end.while.cond_crit_edge ]
  %old_.0 = phi i32 [ 0, %if.then30 ], [ %tmp_.0, %if.end.while.cond_crit_edge ]
  %and37 = and i32 %tmp_.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %and37)
  %cmp38.not = icmp eq i32 %and37, 1
  br i1 %cmp38.not, label %if.then58.critedge, label %while.body

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp39.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp39.not, label %if.else, label %if.then40

if.then40:                                        ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %26 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %usec_timeout, align 8
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %28 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %28(i32 noundef 214748) #7
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then40
  %loop.1 = phi i32 [ %27, %if.then40 ], [ %loop.0, %if.else ]
  %29 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %arrayidx33, align 4
  %arrayidx45 = getelementptr i32, ptr %30, i32 1
  %31 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %arrayidx45, align 4
  %add46 = add i32 %32, 4
  %call47 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add46, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool48.not = icmp eq i32 %dec, 0
  br i1 %tobool48.not, label %do.end, label %if.end.while.cond_crit_edge

if.end.while.cond_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #9
  %and51 = and i32 %call47, 3
  %call52 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %inst_idx, ptr noundef nonnull @.str.19, i32 noundef 1, i32 noundef %and51) #10
  br label %if.end719

if.then58.critedge:                               ; preds = %while.cond
  %or = or i32 %and27, 4
  %33 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %virt, align 8
  %and61 = and i32 %34, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and61)
  %tobool62.not = icmp eq i32 %and61, 0
  br i1 %tobool62.not, label %if.then58.critedge.cond.false83_crit_edge, label %land.lhs.true63

if.then58.critedge.cond.false83_crit_edge:        ; preds = %if.then58.critedge
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83

land.lhs.true63:                                  ; preds = %if.then58.critedge
  %funcs66 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %35 = ptrtoint ptr %funcs66 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %funcs66, align 4
  %tobool67.not = icmp eq ptr %36, null
  br i1 %tobool67.not, label %land.lhs.true63.cond.false83_crit_edge, label %land.lhs.true68

land.lhs.true63.cond.false83_crit_edge:           ; preds = %land.lhs.true63
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83

land.lhs.true68:                                  ; preds = %land.lhs.true63
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %36, i32 0, i32 12
  %37 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %sriov_wreg, align 4
  %tobool72.not = icmp eq ptr %38, null
  br i1 %tobool72.not, label %land.lhs.true68.cond.false83_crit_edge, label %cond.true73

land.lhs.true68.cond.false83_crit_edge:           ; preds = %land.lhs.true68
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false83

cond.true73:                                      ; preds = %land.lhs.true68
  call void @__sanitizer_cov_trace_pc() #9
  %39 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %arrayidx33, align 4
  %arrayidx81 = getelementptr i32, ptr %40, i32 1
  %41 = ptrtoint ptr %arrayidx81 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx81, align 4
  %add82 = add i32 %42, 20
  tail call void %38(ptr noundef %adev, i32 noundef %add82, i32 noundef %or, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end89

cond.false83:                                     ; preds = %land.lhs.true68.cond.false83_crit_edge, %land.lhs.true63.cond.false83_crit_edge, %if.then58.critedge.cond.false83_crit_edge
  %43 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %arrayidx33, align 4
  %arrayidx87 = getelementptr i32, ptr %44, i32 1
  %45 = ptrtoint ptr %arrayidx87 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %arrayidx87, align 4
  %add88 = add i32 %46, 20
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add88, i32 noundef %or, i32 noundef 0) #7
  br label %cond.end89

cond.end89:                                       ; preds = %cond.false83, %cond.true73
  %47 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %arrayidx33, align 4
  %arrayidx97 = getelementptr i32, ptr %48, i32 1
  %49 = ptrtoint ptr %arrayidx97 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %arrayidx97, align 4
  %add98 = add i32 %50, 20
  %call99 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add98, i32 noundef 0) #7
  %51 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %usec_timeout, align 8
  br label %while.cond102

while.cond102:                                    ; preds = %if.end110.while.cond102_crit_edge, %cond.end89
  %old_92.0 = phi i32 [ 0, %cond.end89 ], [ %old_92.1, %if.end110.while.cond102_crit_edge ]
  %tmp_93.0 = phi i32 [ %call99, %cond.end89 ], [ %call116, %if.end110.while.cond102_crit_edge ]
  %loop100.0 = phi i32 [ %52, %cond.end89 ], [ %dec117, %if.end110.while.cond102_crit_edge ]
  %and103 = and i32 %tmp_93.0, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and103)
  %cmp104.not.not = icmp eq i32 %and103, 0
  br i1 %cmp104.not.not, label %while.body105, label %while.cond102.while.end127_crit_edge

while.cond102.while.end127_crit_edge:             ; preds = %while.cond102
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end127

while.body105:                                    ; preds = %while.cond102
  call void @__sanitizer_cov_trace_cmp4(i32 %old_92.0, i32 %tmp_93.0)
  %cmp106.not = icmp eq i32 %old_92.0, %tmp_93.0
  br i1 %cmp106.not, label %if.else109, label %if.then107

if.then107:                                       ; preds = %while.body105
  call void @__sanitizer_cov_trace_pc() #9
  %53 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %usec_timeout, align 8
  br label %if.end110

if.else109:                                       ; preds = %while.body105
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %55 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %55(i32 noundef 214748) #7
  br label %if.end110

if.end110:                                        ; preds = %if.else109, %if.then107
  %old_92.1 = phi i32 [ %tmp_93.0, %if.then107 ], [ %old_92.0, %if.else109 ]
  %loop100.1 = phi i32 [ %54, %if.then107 ], [ %loop100.0, %if.else109 ]
  %56 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx33, align 4
  %arrayidx114 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx114 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx114, align 4
  %add115 = add i32 %59, 20
  %call116 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add115, i32 noundef 0) #7
  %dec117 = add i32 %loop100.1, -1
  %tobool118.not = icmp eq i32 %dec117, 0
  br i1 %tobool118.not, label %do.end122, label %if.end110.while.cond102_crit_edge

if.end110.while.cond102_crit_edge:                ; preds = %if.end110
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond102

do.end122:                                        ; preds = %if.end110
  call void @__sanitizer_cov_trace_pc() #9
  %and124 = and i32 %call116, 8
  %call125 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %inst_idx, ptr noundef nonnull @.str.22, i32 noundef 8, i32 noundef %and124) #10
  br label %while.end127

while.end127:                                     ; preds = %do.end122, %while.cond102.while.end127_crit_edge
  %60 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %arrayidx33, align 4
  %arrayidx136 = getelementptr i32, ptr %61, i32 1
  %62 = ptrtoint ptr %arrayidx136 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %arrayidx136, align 4
  %add137 = add i32 %63, 4
  %call138 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add137, i32 noundef 0) #7
  %or140 = or i32 %call138, -2147483648
  %64 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %arrayidx33, align 4
  %arrayidx144 = getelementptr i32, ptr %65, i32 1
  %66 = ptrtoint ptr %arrayidx144 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx144, align 4
  %add145 = add i32 %67, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add145, i32 noundef %or140, i32 noundef 0) #7
  %arrayidx148 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 172, i32 16
  %68 = ptrtoint ptr %arrayidx148 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx148, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 196641, i32 %69)
  %cmp150.not = icmp eq i32 %69, 196641
  br i1 %cmp150.not, label %while.end127.do.body624_crit_edge, label %if.then151

while.end127.do.body624_crit_edge:                ; preds = %while.end127
  call void @__sanitizer_cov_trace_pc() #9
  br label %do.body624

if.then151:                                       ; preds = %while.end127
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 15
  %70 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %encode_generalpurpose_queue_mode = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %71, i32 0, i32 4, i32 1
  %72 = ptrtoint ptr %encode_generalpurpose_queue_mode to i32
  call void @__asan_load1_noabort(i32 %72)
  %73 = load volatile i8, ptr %encode_generalpurpose_queue_mode, align 1
  store volatile i8 %73, ptr %encode_generalpurpose_queue_mode, align 1
  %ring_enc = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5
  %wptr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 7
  %74 = ptrtoint ptr %wptr to i32
  call void @__asan_store8_noabort(i32 %74)
  store i64 0, ptr %wptr, align 8
  %75 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %virt, align 8
  %and163 = and i32 %76, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and163)
  %tobool164.not = icmp eq i32 %and163, 0
  br i1 %tobool164.not, label %if.then151.cond.false187_crit_edge, label %land.lhs.true165

if.then151.cond.false187_crit_edge:               ; preds = %if.then151
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187

land.lhs.true165:                                 ; preds = %if.then151
  %funcs168 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %77 = ptrtoint ptr %funcs168 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %funcs168, align 4
  %tobool169.not = icmp eq ptr %78, null
  br i1 %tobool169.not, label %land.lhs.true165.cond.false187_crit_edge, label %land.lhs.true170

land.lhs.true165.cond.false187_crit_edge:         ; preds = %land.lhs.true165
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187

land.lhs.true170:                                 ; preds = %land.lhs.true165
  %sriov_wreg174 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %78, i32 0, i32 12
  %79 = ptrtoint ptr %sriov_wreg174 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %sriov_wreg174, align 4
  %tobool175.not = icmp eq ptr %80, null
  br i1 %tobool175.not, label %land.lhs.true170.cond.false187_crit_edge, label %cond.true176

land.lhs.true170.cond.false187_crit_edge:         ; preds = %land.lhs.true170
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false187

cond.true176:                                     ; preds = %land.lhs.true170
  call void @__sanitizer_cov_trace_pc() #9
  %81 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %arrayidx33, align 4
  %arrayidx184 = getelementptr i32, ptr %82, i32 1
  %83 = ptrtoint ptr %arrayidx184 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %arrayidx184, align 4
  %add185 = add i32 %84, 170
  %gpu_addr = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %85 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %85)
  %86 = load i64, ptr %gpu_addr, align 8
  %conv186 = trunc i64 %86 to i32
  tail call void %80(ptr noundef %adev, i32 noundef %add185, i32 noundef %conv186, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end195

cond.false187:                                    ; preds = %land.lhs.true170.cond.false187_crit_edge, %land.lhs.true165.cond.false187_crit_edge, %if.then151.cond.false187_crit_edge
  %87 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %arrayidx33, align 4
  %arrayidx191 = getelementptr i32, ptr %88, i32 1
  %89 = ptrtoint ptr %arrayidx191 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %arrayidx191, align 4
  %add192 = add i32 %90, 170
  %gpu_addr193 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %91 = ptrtoint ptr %gpu_addr193 to i32
  call void @__asan_load8_noabort(i32 %91)
  %92 = load i64, ptr %gpu_addr193, align 8
  %conv194 = trunc i64 %92 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add192, i32 noundef %conv194, i32 noundef 0) #7
  br label %cond.end195

cond.end195:                                      ; preds = %cond.false187, %cond.true176
  %93 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %virt, align 8
  %and198 = and i32 %94, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and198)
  %tobool199.not = icmp eq i32 %and198, 0
  br i1 %tobool199.not, label %cond.end195.cond.false224_crit_edge, label %land.lhs.true200

cond.end195.cond.false224_crit_edge:              ; preds = %cond.end195
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false224

land.lhs.true200:                                 ; preds = %cond.end195
  %funcs203 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %95 = ptrtoint ptr %funcs203 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %funcs203, align 4
  %tobool204.not = icmp eq ptr %96, null
  br i1 %tobool204.not, label %land.lhs.true200.cond.false224_crit_edge, label %land.lhs.true205

land.lhs.true200.cond.false224_crit_edge:         ; preds = %land.lhs.true200
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false224

land.lhs.true205:                                 ; preds = %land.lhs.true200
  %sriov_wreg209 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %96, i32 0, i32 12
  %97 = ptrtoint ptr %sriov_wreg209 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %sriov_wreg209, align 4
  %tobool210.not = icmp eq ptr %98, null
  br i1 %tobool210.not, label %land.lhs.true205.cond.false224_crit_edge, label %cond.true211

land.lhs.true205.cond.false224_crit_edge:         ; preds = %land.lhs.true205
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false224

cond.true211:                                     ; preds = %land.lhs.true205
  call void @__sanitizer_cov_trace_pc() #9
  %99 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %arrayidx33, align 4
  %arrayidx219 = getelementptr i32, ptr %100, i32 1
  %101 = ptrtoint ptr %arrayidx219 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load i32, ptr %arrayidx219, align 4
  %add220 = add i32 %102, 171
  %gpu_addr221 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %103 = ptrtoint ptr %gpu_addr221 to i32
  call void @__asan_load8_noabort(i32 %103)
  %104 = load i64, ptr %gpu_addr221, align 8
  %shr = lshr i64 %104, 32
  %conv223 = trunc i64 %shr to i32
  tail call void %98(ptr noundef %adev, i32 noundef %add220, i32 noundef %conv223, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end234

cond.false224:                                    ; preds = %land.lhs.true205.cond.false224_crit_edge, %land.lhs.true200.cond.false224_crit_edge, %cond.end195.cond.false224_crit_edge
  %105 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %arrayidx33, align 4
  %arrayidx228 = getelementptr i32, ptr %106, i32 1
  %107 = ptrtoint ptr %arrayidx228 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %arrayidx228, align 4
  %add229 = add i32 %108, 171
  %gpu_addr230 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 12
  %109 = ptrtoint ptr %gpu_addr230 to i32
  call void @__asan_load8_noabort(i32 %109)
  %110 = load i64, ptr %gpu_addr230, align 8
  %shr231 = lshr i64 %110, 32
  %conv233 = trunc i64 %shr231 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add229, i32 noundef %conv233, i32 noundef 0) #7
  br label %cond.end234

cond.end234:                                      ; preds = %cond.false224, %cond.true211
  %111 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %virt, align 8
  %and237 = and i32 %112, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and237)
  %tobool238.not = icmp eq i32 %and237, 0
  br i1 %tobool238.not, label %cond.end234.cond.false260_crit_edge, label %land.lhs.true239

cond.end234.cond.false260_crit_edge:              ; preds = %cond.end234
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260

land.lhs.true239:                                 ; preds = %cond.end234
  %funcs242 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %113 = ptrtoint ptr %funcs242 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load ptr, ptr %funcs242, align 4
  %tobool243.not = icmp eq ptr %114, null
  br i1 %tobool243.not, label %land.lhs.true239.cond.false260_crit_edge, label %land.lhs.true244

land.lhs.true239.cond.false260_crit_edge:         ; preds = %land.lhs.true239
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260

land.lhs.true244:                                 ; preds = %land.lhs.true239
  %sriov_wreg248 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %114, i32 0, i32 12
  %115 = ptrtoint ptr %sriov_wreg248 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %sriov_wreg248, align 4
  %tobool249.not = icmp eq ptr %116, null
  br i1 %tobool249.not, label %land.lhs.true244.cond.false260_crit_edge, label %cond.true250

land.lhs.true244.cond.false260_crit_edge:         ; preds = %land.lhs.true244
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false260

cond.true250:                                     ; preds = %land.lhs.true244
  call void @__sanitizer_cov_trace_pc() #9
  %117 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %arrayidx33, align 4
  %arrayidx258 = getelementptr i32, ptr %118, i32 1
  %119 = ptrtoint ptr %arrayidx258 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx258, align 4
  %add259 = add i32 %120, 172
  %ring_size = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 9
  %121 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %ring_size, align 8
  %div1013 = lshr i32 %122, 2
  tail call void %116(ptr noundef %adev, i32 noundef %add259, i32 noundef %div1013, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end268

cond.false260:                                    ; preds = %land.lhs.true244.cond.false260_crit_edge, %land.lhs.true239.cond.false260_crit_edge, %cond.end234.cond.false260_crit_edge
  %123 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %arrayidx33, align 4
  %arrayidx264 = getelementptr i32, ptr %124, i32 1
  %125 = ptrtoint ptr %arrayidx264 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %arrayidx264, align 4
  %add265 = add i32 %126, 172
  %ring_size266 = getelementptr inbounds %struct.amdgpu_ring, ptr %ring_enc, i32 0, i32 9
  %127 = ptrtoint ptr %ring_size266 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %ring_size266, align 8
  %div2671010 = lshr i32 %128, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add265, i32 noundef %div2671010, i32 noundef 0) #7
  br label %cond.end268

cond.end268:                                      ; preds = %cond.false260, %cond.true250
  %129 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load i32, ptr %virt, align 8
  %and271 = and i32 %130, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and271)
  %tobool272.not = icmp eq i32 %and271, 0
  br i1 %tobool272.not, label %cond.end268.cond.false297_crit_edge, label %land.lhs.true273

cond.end268.cond.false297_crit_edge:              ; preds = %cond.end268
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false297

land.lhs.true273:                                 ; preds = %cond.end268
  %funcs276 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %131 = ptrtoint ptr %funcs276 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %funcs276, align 4
  %tobool277.not = icmp eq ptr %132, null
  br i1 %tobool277.not, label %land.lhs.true273.cond.false297_crit_edge, label %land.lhs.true278

land.lhs.true273.cond.false297_crit_edge:         ; preds = %land.lhs.true273
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false297

land.lhs.true278:                                 ; preds = %land.lhs.true273
  %sriov_wreg282 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %132, i32 0, i32 12
  %133 = ptrtoint ptr %sriov_wreg282 to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %sriov_wreg282, align 4
  %tobool283.not = icmp eq ptr %134, null
  br i1 %tobool283.not, label %land.lhs.true278.cond.false297_crit_edge, label %cond.true284

land.lhs.true278.cond.false297_crit_edge:         ; preds = %land.lhs.true278
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false297

cond.true284:                                     ; preds = %land.lhs.true278
  call void @__sanitizer_cov_trace_pc() #9
  %135 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load ptr, ptr %arrayidx33, align 4
  %arrayidx292 = getelementptr i32, ptr %136, i32 1
  %137 = ptrtoint ptr %arrayidx292 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %arrayidx292, align 4
  %add293 = add i32 %138, 173
  %139 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %139)
  %140 = load i64, ptr %wptr, align 8
  %conv296 = trunc i64 %140 to i32
  tail call void %134(ptr noundef %adev, i32 noundef %add293, i32 noundef %conv296, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end306

cond.false297:                                    ; preds = %land.lhs.true278.cond.false297_crit_edge, %land.lhs.true273.cond.false297_crit_edge, %cond.end268.cond.false297_crit_edge
  %141 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %arrayidx33, align 4
  %arrayidx301 = getelementptr i32, ptr %142, i32 1
  %143 = ptrtoint ptr %arrayidx301 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load i32, ptr %arrayidx301, align 4
  %add302 = add i32 %144, 173
  %145 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %145)
  %146 = load i64, ptr %wptr, align 8
  %conv305 = trunc i64 %146 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add302, i32 noundef %conv305, i32 noundef 0) #7
  br label %cond.end306

cond.end306:                                      ; preds = %cond.false297, %cond.true284
  %147 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %virt, align 8
  %and309 = and i32 %148, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and309)
  %tobool310.not = icmp eq i32 %and309, 0
  br i1 %tobool310.not, label %cond.end306.cond.false335_crit_edge, label %land.lhs.true311

cond.end306.cond.false335_crit_edge:              ; preds = %cond.end306
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false335

land.lhs.true311:                                 ; preds = %cond.end306
  %funcs314 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %149 = ptrtoint ptr %funcs314 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load ptr, ptr %funcs314, align 4
  %tobool315.not = icmp eq ptr %150, null
  br i1 %tobool315.not, label %land.lhs.true311.cond.false335_crit_edge, label %land.lhs.true316

land.lhs.true311.cond.false335_crit_edge:         ; preds = %land.lhs.true311
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false335

land.lhs.true316:                                 ; preds = %land.lhs.true311
  %sriov_wreg320 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %150, i32 0, i32 12
  %151 = ptrtoint ptr %sriov_wreg320 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load ptr, ptr %sriov_wreg320, align 4
  %tobool321.not = icmp eq ptr %152, null
  br i1 %tobool321.not, label %land.lhs.true316.cond.false335_crit_edge, label %cond.true322

land.lhs.true316.cond.false335_crit_edge:         ; preds = %land.lhs.true316
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false335

cond.true322:                                     ; preds = %land.lhs.true316
  call void @__sanitizer_cov_trace_pc() #9
  %153 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load ptr, ptr %arrayidx33, align 4
  %arrayidx330 = getelementptr i32, ptr %154, i32 1
  %155 = ptrtoint ptr %arrayidx330 to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %arrayidx330, align 4
  %add331 = add i32 %156, 174
  %157 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %157)
  %158 = load i64, ptr %wptr, align 8
  %conv334 = trunc i64 %158 to i32
  tail call void %152(ptr noundef %adev, i32 noundef %add331, i32 noundef %conv334, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end344

cond.false335:                                    ; preds = %land.lhs.true316.cond.false335_crit_edge, %land.lhs.true311.cond.false335_crit_edge, %cond.end306.cond.false335_crit_edge
  %159 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %arrayidx33, align 4
  %arrayidx339 = getelementptr i32, ptr %160, i32 1
  %161 = ptrtoint ptr %arrayidx339 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %arrayidx339, align 4
  %add340 = add i32 %162, 174
  %163 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %163)
  %164 = load i64, ptr %wptr, align 8
  %conv343 = trunc i64 %164 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add340, i32 noundef %conv343, i32 noundef 0) #7
  br label %cond.end344

cond.end344:                                      ; preds = %cond.false335, %cond.true322
  %165 = ptrtoint ptr %encode_generalpurpose_queue_mode to i32
  call void @__asan_load1_noabort(i32 %165)
  %166 = load volatile i8, ptr %encode_generalpurpose_queue_mode, align 1
  store volatile i8 %166, ptr %encode_generalpurpose_queue_mode, align 1
  %encode_lowlatency_queue_mode = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %71, i32 0, i32 4, i32 2
  %167 = ptrtoint ptr %encode_lowlatency_queue_mode to i32
  call void @__asan_load1_noabort(i32 %167)
  %168 = load volatile i8, ptr %encode_lowlatency_queue_mode, align 1
  store volatile i8 %168, ptr %encode_lowlatency_queue_mode, align 1
  %wptr359 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 7
  %169 = ptrtoint ptr %wptr359 to i32
  call void @__asan_store8_noabort(i32 %169)
  store i64 0, ptr %wptr359, align 8
  %170 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %virt, align 8
  %and362 = and i32 %171, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and362)
  %tobool363.not = icmp eq i32 %and362, 0
  br i1 %tobool363.not, label %cond.end344.cond.false387_crit_edge, label %land.lhs.true364

cond.end344.cond.false387_crit_edge:              ; preds = %cond.end344
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false387

land.lhs.true364:                                 ; preds = %cond.end344
  %funcs367 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %172 = ptrtoint ptr %funcs367 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %funcs367, align 4
  %tobool368.not = icmp eq ptr %173, null
  br i1 %tobool368.not, label %land.lhs.true364.cond.false387_crit_edge, label %land.lhs.true369

land.lhs.true364.cond.false387_crit_edge:         ; preds = %land.lhs.true364
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false387

land.lhs.true369:                                 ; preds = %land.lhs.true364
  %sriov_wreg373 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %173, i32 0, i32 12
  %174 = ptrtoint ptr %sriov_wreg373 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %sriov_wreg373, align 4
  %tobool374.not = icmp eq ptr %175, null
  br i1 %tobool374.not, label %land.lhs.true369.cond.false387_crit_edge, label %cond.true375

land.lhs.true369.cond.false387_crit_edge:         ; preds = %land.lhs.true369
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false387

cond.true375:                                     ; preds = %land.lhs.true369
  call void @__sanitizer_cov_trace_pc() #9
  %176 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %arrayidx33, align 4
  %arrayidx383 = getelementptr i32, ptr %177, i32 1
  %178 = ptrtoint ptr %arrayidx383 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load i32, ptr %arrayidx383, align 4
  %add384 = add i32 %179, 175
  %gpu_addr385 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %180 = ptrtoint ptr %gpu_addr385 to i32
  call void @__asan_load8_noabort(i32 %180)
  %181 = load i64, ptr %gpu_addr385, align 8
  %conv386 = trunc i64 %181 to i32
  tail call void %175(ptr noundef %adev, i32 noundef %add384, i32 noundef %conv386, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end395

cond.false387:                                    ; preds = %land.lhs.true369.cond.false387_crit_edge, %land.lhs.true364.cond.false387_crit_edge, %cond.end344.cond.false387_crit_edge
  %182 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %arrayidx33, align 4
  %arrayidx391 = getelementptr i32, ptr %183, i32 1
  %184 = ptrtoint ptr %arrayidx391 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %arrayidx391, align 4
  %add392 = add i32 %185, 175
  %gpu_addr393 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %186 = ptrtoint ptr %gpu_addr393 to i32
  call void @__asan_load8_noabort(i32 %186)
  %187 = load i64, ptr %gpu_addr393, align 8
  %conv394 = trunc i64 %187 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add392, i32 noundef %conv394, i32 noundef 0) #7
  br label %cond.end395

cond.end395:                                      ; preds = %cond.false387, %cond.true375
  %188 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load i32, ptr %virt, align 8
  %and398 = and i32 %189, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and398)
  %tobool399.not = icmp eq i32 %and398, 0
  br i1 %tobool399.not, label %cond.end395.cond.false425_crit_edge, label %land.lhs.true400

cond.end395.cond.false425_crit_edge:              ; preds = %cond.end395
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false425

land.lhs.true400:                                 ; preds = %cond.end395
  %funcs403 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %190 = ptrtoint ptr %funcs403 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %funcs403, align 4
  %tobool404.not = icmp eq ptr %191, null
  br i1 %tobool404.not, label %land.lhs.true400.cond.false425_crit_edge, label %land.lhs.true405

land.lhs.true400.cond.false425_crit_edge:         ; preds = %land.lhs.true400
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false425

land.lhs.true405:                                 ; preds = %land.lhs.true400
  %sriov_wreg409 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %191, i32 0, i32 12
  %192 = ptrtoint ptr %sriov_wreg409 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %sriov_wreg409, align 4
  %tobool410.not = icmp eq ptr %193, null
  br i1 %tobool410.not, label %land.lhs.true405.cond.false425_crit_edge, label %cond.true411

land.lhs.true405.cond.false425_crit_edge:         ; preds = %land.lhs.true405
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false425

cond.true411:                                     ; preds = %land.lhs.true405
  call void @__sanitizer_cov_trace_pc() #9
  %194 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %arrayidx33, align 4
  %arrayidx419 = getelementptr i32, ptr %195, i32 1
  %196 = ptrtoint ptr %arrayidx419 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %arrayidx419, align 4
  %add420 = add i32 %197, 176
  %gpu_addr421 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %198 = ptrtoint ptr %gpu_addr421 to i32
  call void @__asan_load8_noabort(i32 %198)
  %199 = load i64, ptr %gpu_addr421, align 8
  %shr422 = lshr i64 %199, 32
  %conv424 = trunc i64 %shr422 to i32
  tail call void %193(ptr noundef %adev, i32 noundef %add420, i32 noundef %conv424, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end435

cond.false425:                                    ; preds = %land.lhs.true405.cond.false425_crit_edge, %land.lhs.true400.cond.false425_crit_edge, %cond.end395.cond.false425_crit_edge
  %200 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %arrayidx33, align 4
  %arrayidx429 = getelementptr i32, ptr %201, i32 1
  %202 = ptrtoint ptr %arrayidx429 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load i32, ptr %arrayidx429, align 4
  %add430 = add i32 %203, 176
  %gpu_addr431 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 12
  %204 = ptrtoint ptr %gpu_addr431 to i32
  call void @__asan_load8_noabort(i32 %204)
  %205 = load i64, ptr %gpu_addr431, align 8
  %shr432 = lshr i64 %205, 32
  %conv434 = trunc i64 %shr432 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add430, i32 noundef %conv434, i32 noundef 0) #7
  br label %cond.end435

cond.end435:                                      ; preds = %cond.false425, %cond.true411
  %206 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load i32, ptr %virt, align 8
  %and438 = and i32 %207, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and438)
  %tobool439.not = icmp eq i32 %and438, 0
  br i1 %tobool439.not, label %cond.end435.cond.false463_crit_edge, label %land.lhs.true440

cond.end435.cond.false463_crit_edge:              ; preds = %cond.end435
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false463

land.lhs.true440:                                 ; preds = %cond.end435
  %funcs443 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %208 = ptrtoint ptr %funcs443 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %funcs443, align 4
  %tobool444.not = icmp eq ptr %209, null
  br i1 %tobool444.not, label %land.lhs.true440.cond.false463_crit_edge, label %land.lhs.true445

land.lhs.true440.cond.false463_crit_edge:         ; preds = %land.lhs.true440
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false463

land.lhs.true445:                                 ; preds = %land.lhs.true440
  %sriov_wreg449 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %209, i32 0, i32 12
  %210 = ptrtoint ptr %sriov_wreg449 to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %sriov_wreg449, align 4
  %tobool450.not = icmp eq ptr %211, null
  br i1 %tobool450.not, label %land.lhs.true445.cond.false463_crit_edge, label %cond.true451

land.lhs.true445.cond.false463_crit_edge:         ; preds = %land.lhs.true445
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false463

cond.true451:                                     ; preds = %land.lhs.true445
  call void @__sanitizer_cov_trace_pc() #9
  %212 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %arrayidx33, align 4
  %arrayidx459 = getelementptr i32, ptr %213, i32 1
  %214 = ptrtoint ptr %arrayidx459 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load i32, ptr %arrayidx459, align 4
  %add460 = add i32 %215, 177
  %ring_size461 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 9
  %216 = ptrtoint ptr %ring_size461 to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load i32, ptr %ring_size461, align 8
  %div4621012 = lshr i32 %217, 2
  tail call void %211(ptr noundef %adev, i32 noundef %add460, i32 noundef %div4621012, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end471

cond.false463:                                    ; preds = %land.lhs.true445.cond.false463_crit_edge, %land.lhs.true440.cond.false463_crit_edge, %cond.end435.cond.false463_crit_edge
  %218 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load ptr, ptr %arrayidx33, align 4
  %arrayidx467 = getelementptr i32, ptr %219, i32 1
  %220 = ptrtoint ptr %arrayidx467 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load i32, ptr %arrayidx467, align 4
  %add468 = add i32 %221, 177
  %ring_size469 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 5, i32 1, i32 9
  %222 = ptrtoint ptr %ring_size469 to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load i32, ptr %ring_size469, align 8
  %div4701011 = lshr i32 %223, 2
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add468, i32 noundef %div4701011, i32 noundef 0) #7
  br label %cond.end471

cond.end471:                                      ; preds = %cond.false463, %cond.true451
  %224 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load i32, ptr %virt, align 8
  %and474 = and i32 %225, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and474)
  %tobool475.not = icmp eq i32 %and474, 0
  br i1 %tobool475.not, label %cond.end471.cond.false500_crit_edge, label %land.lhs.true476

cond.end471.cond.false500_crit_edge:              ; preds = %cond.end471
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false500

land.lhs.true476:                                 ; preds = %cond.end471
  %funcs479 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %226 = ptrtoint ptr %funcs479 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %funcs479, align 4
  %tobool480.not = icmp eq ptr %227, null
  br i1 %tobool480.not, label %land.lhs.true476.cond.false500_crit_edge, label %land.lhs.true481

land.lhs.true476.cond.false500_crit_edge:         ; preds = %land.lhs.true476
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false500

land.lhs.true481:                                 ; preds = %land.lhs.true476
  %sriov_wreg485 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %227, i32 0, i32 12
  %228 = ptrtoint ptr %sriov_wreg485 to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %sriov_wreg485, align 4
  %tobool486.not = icmp eq ptr %229, null
  br i1 %tobool486.not, label %land.lhs.true481.cond.false500_crit_edge, label %cond.true487

land.lhs.true481.cond.false500_crit_edge:         ; preds = %land.lhs.true481
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false500

cond.true487:                                     ; preds = %land.lhs.true481
  call void @__sanitizer_cov_trace_pc() #9
  %230 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %arrayidx33, align 4
  %arrayidx495 = getelementptr i32, ptr %231, i32 1
  %232 = ptrtoint ptr %arrayidx495 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load i32, ptr %arrayidx495, align 4
  %add496 = add i32 %233, 178
  %234 = ptrtoint ptr %wptr359 to i32
  call void @__asan_load8_noabort(i32 %234)
  %235 = load i64, ptr %wptr359, align 8
  %conv499 = trunc i64 %235 to i32
  tail call void %229(ptr noundef %adev, i32 noundef %add496, i32 noundef %conv499, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end509

cond.false500:                                    ; preds = %land.lhs.true481.cond.false500_crit_edge, %land.lhs.true476.cond.false500_crit_edge, %cond.end471.cond.false500_crit_edge
  %236 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %arrayidx33, align 4
  %arrayidx504 = getelementptr i32, ptr %237, i32 1
  %238 = ptrtoint ptr %arrayidx504 to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load i32, ptr %arrayidx504, align 4
  %add505 = add i32 %239, 178
  %240 = ptrtoint ptr %wptr359 to i32
  call void @__asan_load8_noabort(i32 %240)
  %241 = load i64, ptr %wptr359, align 8
  %conv508 = trunc i64 %241 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add505, i32 noundef %conv508, i32 noundef 0) #7
  br label %cond.end509

cond.end509:                                      ; preds = %cond.false500, %cond.true487
  %242 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load i32, ptr %virt, align 8
  %and512 = and i32 %243, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and512)
  %tobool513.not = icmp eq i32 %and512, 0
  br i1 %tobool513.not, label %cond.end509.cond.false538_crit_edge, label %land.lhs.true514

cond.end509.cond.false538_crit_edge:              ; preds = %cond.end509
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false538

land.lhs.true514:                                 ; preds = %cond.end509
  %funcs517 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %244 = ptrtoint ptr %funcs517 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load ptr, ptr %funcs517, align 4
  %tobool518.not = icmp eq ptr %245, null
  br i1 %tobool518.not, label %land.lhs.true514.cond.false538_crit_edge, label %land.lhs.true519

land.lhs.true514.cond.false538_crit_edge:         ; preds = %land.lhs.true514
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false538

land.lhs.true519:                                 ; preds = %land.lhs.true514
  %sriov_wreg523 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %245, i32 0, i32 12
  %246 = ptrtoint ptr %sriov_wreg523 to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load ptr, ptr %sriov_wreg523, align 4
  %tobool524.not = icmp eq ptr %247, null
  br i1 %tobool524.not, label %land.lhs.true519.cond.false538_crit_edge, label %cond.true525

land.lhs.true519.cond.false538_crit_edge:         ; preds = %land.lhs.true519
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false538

cond.true525:                                     ; preds = %land.lhs.true519
  call void @__sanitizer_cov_trace_pc() #9
  %248 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %arrayidx33, align 4
  %arrayidx533 = getelementptr i32, ptr %249, i32 1
  %250 = ptrtoint ptr %arrayidx533 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load i32, ptr %arrayidx533, align 4
  %add534 = add i32 %251, 179
  %252 = ptrtoint ptr %wptr359 to i32
  call void @__asan_load8_noabort(i32 %252)
  %253 = load i64, ptr %wptr359, align 8
  %conv537 = trunc i64 %253 to i32
  tail call void %247(ptr noundef %adev, i32 noundef %add534, i32 noundef %conv537, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end547

cond.false538:                                    ; preds = %land.lhs.true519.cond.false538_crit_edge, %land.lhs.true514.cond.false538_crit_edge, %cond.end509.cond.false538_crit_edge
  %254 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %arrayidx33, align 4
  %arrayidx542 = getelementptr i32, ptr %255, i32 1
  %256 = ptrtoint ptr %arrayidx542 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load i32, ptr %arrayidx542, align 4
  %add543 = add i32 %257, 179
  %258 = ptrtoint ptr %wptr359 to i32
  call void @__asan_load8_noabort(i32 %258)
  %259 = load i64, ptr %wptr359, align 8
  %conv546 = trunc i64 %259 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add543, i32 noundef %conv546, i32 noundef 0) #7
  br label %cond.end547

cond.end547:                                      ; preds = %cond.false538, %cond.true525
  %260 = ptrtoint ptr %encode_lowlatency_queue_mode to i32
  call void @__asan_load1_noabort(i32 %260)
  %261 = load volatile i8, ptr %encode_lowlatency_queue_mode, align 1
  store volatile i8 %261, ptr %encode_lowlatency_queue_mode, align 1
  %262 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load i32, ptr %virt, align 8
  %and555 = and i32 %263, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and555)
  %tobool556.not = icmp eq i32 %and555, 0
  br i1 %tobool556.not, label %cond.end547.cond.false578_crit_edge, label %land.lhs.true557

cond.end547.cond.false578_crit_edge:              ; preds = %cond.end547
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false578

land.lhs.true557:                                 ; preds = %cond.end547
  %funcs560 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %264 = ptrtoint ptr %funcs560 to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %funcs560, align 4
  %tobool561.not = icmp eq ptr %265, null
  br i1 %tobool561.not, label %land.lhs.true557.cond.false578_crit_edge, label %land.lhs.true562

land.lhs.true557.cond.false578_crit_edge:         ; preds = %land.lhs.true557
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false578

land.lhs.true562:                                 ; preds = %land.lhs.true557
  %sriov_wreg566 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %265, i32 0, i32 12
  %266 = ptrtoint ptr %sriov_wreg566 to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %sriov_wreg566, align 4
  %tobool567.not = icmp eq ptr %267, null
  br i1 %tobool567.not, label %land.lhs.true562.cond.false578_crit_edge, label %cond.true568

land.lhs.true562.cond.false578_crit_edge:         ; preds = %land.lhs.true562
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false578

cond.true568:                                     ; preds = %land.lhs.true562
  call void @__sanitizer_cov_trace_pc() #9
  %268 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %arrayidx33, align 4
  %arrayidx576 = getelementptr i32, ptr %269, i32 1
  %270 = ptrtoint ptr %arrayidx576 to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %arrayidx576, align 4
  %add577 = add i32 %271, 736
  %rb = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %71, i32 0, i32 2
  %272 = ptrtoint ptr %rb to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load volatile i32, ptr %rb, align 4
  tail call void %267(ptr noundef %adev, i32 noundef %add577, i32 noundef %273, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end586

cond.false578:                                    ; preds = %land.lhs.true562.cond.false578_crit_edge, %land.lhs.true557.cond.false578_crit_edge, %cond.end547.cond.false578_crit_edge
  %274 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %arrayidx33, align 4
  %arrayidx582 = getelementptr i32, ptr %275, i32 1
  %276 = ptrtoint ptr %arrayidx582 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load i32, ptr %arrayidx582, align 4
  %add583 = add i32 %277, 736
  %rb584 = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %71, i32 0, i32 2
  %278 = ptrtoint ptr %rb584 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load volatile i32, ptr %rb584, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add583, i32 noundef %279, i32 noundef 0) #7
  br label %cond.end586

cond.end586:                                      ; preds = %cond.false578, %cond.true568
  %280 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load i32, ptr %virt, align 8
  %and589 = and i32 %281, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and589)
  %tobool590.not = icmp eq i32 %and589, 0
  br i1 %tobool590.not, label %cond.end586.cond.false614_crit_edge, label %land.lhs.true591

cond.end586.cond.false614_crit_edge:              ; preds = %cond.end586
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

land.lhs.true591:                                 ; preds = %cond.end586
  %funcs594 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %282 = ptrtoint ptr %funcs594 to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %funcs594, align 4
  %tobool595.not = icmp eq ptr %283, null
  br i1 %tobool595.not, label %land.lhs.true591.cond.false614_crit_edge, label %land.lhs.true596

land.lhs.true591.cond.false614_crit_edge:         ; preds = %land.lhs.true591
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

land.lhs.true596:                                 ; preds = %land.lhs.true591
  %sriov_wreg600 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %283, i32 0, i32 12
  %284 = ptrtoint ptr %sriov_wreg600 to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %sriov_wreg600, align 4
  %tobool601.not = icmp eq ptr %285, null
  br i1 %tobool601.not, label %land.lhs.true596.cond.false614_crit_edge, label %cond.true602

land.lhs.true596.cond.false614_crit_edge:         ; preds = %land.lhs.true596
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false614

cond.true602:                                     ; preds = %land.lhs.true596
  call void @__sanitizer_cov_trace_pc() #9
  %286 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %arrayidx33, align 4
  %arrayidx610 = getelementptr i32, ptr %287, i32 1
  %288 = ptrtoint ptr %arrayidx610 to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %arrayidx610, align 4
  %add611 = add i32 %289, 737
  %wptr613 = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %71, i32 0, i32 2, i32 1
  %290 = ptrtoint ptr %wptr613 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load volatile i32, ptr %wptr613, align 4
  tail call void %285(ptr noundef %adev, i32 noundef %add611, i32 noundef %291, i32 noundef 0, i32 noundef 16) #7
  br label %do.body624

cond.false614:                                    ; preds = %land.lhs.true596.cond.false614_crit_edge, %land.lhs.true591.cond.false614_crit_edge, %cond.end586.cond.false614_crit_edge
  %292 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load ptr, ptr %arrayidx33, align 4
  %arrayidx618 = getelementptr i32, ptr %293, i32 1
  %294 = ptrtoint ptr %arrayidx618 to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load i32, ptr %arrayidx618, align 4
  %add619 = add i32 %295, 737
  %wptr621 = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %71, i32 0, i32 2, i32 1
  %296 = ptrtoint ptr %wptr621 to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load volatile i32, ptr %wptr621, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add619, i32 noundef %297, i32 noundef 0) #7
  br label %do.body624

do.body624:                                       ; preds = %cond.false614, %cond.true602, %while.end127.do.body624_crit_edge
  %298 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %arrayidx33, align 4
  %arrayidx629 = getelementptr i32, ptr %299, i32 1
  %300 = ptrtoint ptr %arrayidx629 to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load i32, ptr %arrayidx629, align 4
  %add630 = add i32 %301, 4
  %call631 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add630, i32 noundef 0) #7
  %and632 = and i32 %call631, 2147483647
  %302 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %arrayidx33, align 4
  %arrayidx637 = getelementptr i32, ptr %303, i32 1
  %304 = ptrtoint ptr %arrayidx637 to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load i32, ptr %arrayidx637, align 4
  %add638 = add i32 %305, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add638, i32 noundef %and632, i32 noundef 0) #7
  %306 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load ptr, ptr %arrayidx33, align 4
  %arrayidx648 = getelementptr i32, ptr %307, i32 1
  %308 = ptrtoint ptr %arrayidx648 to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load i32, ptr %arrayidx648, align 4
  %add649 = add i32 %309, 4
  %call650 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add649, i32 noundef 0) #7
  %310 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load i32, ptr %usec_timeout, align 8
  br label %while.cond653

while.cond653:                                    ; preds = %if.end663.while.cond653_crit_edge, %do.body624
  %old_643.0 = phi i32 [ 0, %do.body624 ], [ %old_643.1, %if.end663.while.cond653_crit_edge ]
  %tmp_644.0 = phi i32 [ %call650, %do.body624 ], [ %call669, %if.end663.while.cond653_crit_edge ]
  %loop651.0 = phi i32 [ %311, %do.body624 ], [ %dec670, %if.end663.while.cond653_crit_edge ]
  %and654 = and i32 %tmp_644.0, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %and654)
  %cmp655.not = icmp eq i32 %and654, 2
  br i1 %cmp655.not, label %while.cond653.if.end719_crit_edge, label %while.body657

while.cond653.if.end719_crit_edge:                ; preds = %while.cond653
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end719

while.body657:                                    ; preds = %while.cond653
  call void @__sanitizer_cov_trace_cmp4(i32 %old_643.0, i32 %tmp_644.0)
  %cmp658.not = icmp eq i32 %old_643.0, %tmp_644.0
  br i1 %cmp658.not, label %if.else662, label %if.then660

if.then660:                                       ; preds = %while.body657
  call void @__sanitizer_cov_trace_pc() #9
  %312 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load i32, ptr %usec_timeout, align 8
  br label %if.end663

if.else662:                                       ; preds = %while.body657
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %314 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %314(i32 noundef 214748) #7
  br label %if.end663

if.end663:                                        ; preds = %if.else662, %if.then660
  %old_643.1 = phi i32 [ %tmp_644.0, %if.then660 ], [ %old_643.0, %if.else662 ]
  %loop651.1 = phi i32 [ %313, %if.then660 ], [ %loop651.0, %if.else662 ]
  %315 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %315)
  %316 = load ptr, ptr %arrayidx33, align 4
  %arrayidx667 = getelementptr i32, ptr %316, i32 1
  %317 = ptrtoint ptr %arrayidx667 to i32
  call void @__asan_load4_noabort(i32 %317)
  %318 = load i32, ptr %arrayidx667, align 4
  %add668 = add i32 %318, 4
  %call669 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add668, i32 noundef 0) #7
  %dec670 = add i32 %loop651.1, -1
  %tobool671.not = icmp eq i32 %dec670, 0
  br i1 %tobool671.not, label %do.end675, label %if.end663.while.cond653_crit_edge

if.end663.while.cond653_crit_edge:                ; preds = %if.end663
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond653

do.end675:                                        ; preds = %if.end663
  call void @__sanitizer_cov_trace_pc() #9
  %and677 = and i32 %call669, 3
  %call678 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %inst_idx, ptr noundef nonnull @.str.19, i32 noundef 2, i32 noundef %and677) #10
  br label %if.end719

if.else685:                                       ; preds = %cond.end
  %319 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %319)
  %320 = load i32, ptr %virt, align 8
  %and689 = and i32 %320, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and689)
  %tobool690.not = icmp eq i32 %and689, 0
  br i1 %tobool690.not, label %if.else685.cond.false712_crit_edge, label %land.lhs.true691

if.else685.cond.false712_crit_edge:               ; preds = %if.else685
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false712

land.lhs.true691:                                 ; preds = %if.else685
  %funcs694 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %321 = ptrtoint ptr %funcs694 to i32
  call void @__asan_load4_noabort(i32 %321)
  %322 = load ptr, ptr %funcs694, align 4
  %tobool695.not = icmp eq ptr %322, null
  br i1 %tobool695.not, label %land.lhs.true691.cond.false712_crit_edge, label %land.lhs.true696

land.lhs.true691.cond.false712_crit_edge:         ; preds = %land.lhs.true691
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false712

land.lhs.true696:                                 ; preds = %land.lhs.true691
  %sriov_wreg700 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %322, i32 0, i32 12
  %323 = ptrtoint ptr %sriov_wreg700 to i32
  call void @__asan_load4_noabort(i32 %323)
  %324 = load ptr, ptr %sriov_wreg700, align 4
  %tobool701.not = icmp eq ptr %324, null
  br i1 %tobool701.not, label %land.lhs.true696.cond.false712_crit_edge, label %cond.true702

land.lhs.true696.cond.false712_crit_edge:         ; preds = %land.lhs.true696
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false712

cond.true702:                                     ; preds = %land.lhs.true696
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx709 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %325 = ptrtoint ptr %arrayidx709 to i32
  call void @__asan_load4_noabort(i32 %325)
  %326 = load ptr, ptr %arrayidx709, align 4
  %arrayidx710 = getelementptr i32, ptr %326, i32 1
  %327 = ptrtoint ptr %arrayidx710 to i32
  call void @__asan_load4_noabort(i32 %327)
  %328 = load i32, ptr %arrayidx710, align 4
  %add711 = add i32 %328, 20
  tail call void %324(ptr noundef %adev, i32 noundef %add711, i32 noundef %and27, i32 noundef 0, i32 noundef 16) #7
  br label %if.end719

cond.false712:                                    ; preds = %land.lhs.true696.cond.false712_crit_edge, %land.lhs.true691.cond.false712_crit_edge, %if.else685.cond.false712_crit_edge
  %arrayidx715 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %329 = ptrtoint ptr %arrayidx715 to i32
  call void @__asan_load4_noabort(i32 %329)
  %330 = load ptr, ptr %arrayidx715, align 4
  %arrayidx716 = getelementptr i32, ptr %330, i32 1
  %331 = ptrtoint ptr %arrayidx716 to i32
  call void @__asan_load4_noabort(i32 %331)
  %332 = load i32, ptr %arrayidx716, align 4
  %add717 = add i32 %332, 20
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add717, i32 noundef %and27, i32 noundef 0) #7
  br label %if.end719

if.end719:                                        ; preds = %cond.false712, %cond.true702, %do.end675, %while.cond653.if.end719_crit_edge, %do.end
  %333 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %333)
  %334 = load i32, ptr %new_state, align 4
  %335 = ptrtoint ptr %pause_state to i32
  call void @__asan_store4_noabort(i32 %335)
  store i32 %334, ptr %pause_state, align 8
  br label %if.end726

if.end726:                                        ; preds = %if.end719, %entry.if.end726_crit_edge
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_write(ptr noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @drm_dev_enter(ptr noundef, ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_dev_exit(i32 noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_virt_free_mm_table(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_suspend(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_vcn_sw_fini(ptr noundef) local_unnamed_addr #3

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @amdgpu_vcn_is_disabled_vcn(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_info(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_ring_test_helper(ptr noundef) local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #6

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @cancel_delayed_work_sync(ptr noundef) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v3_0_enable_clock_gating(ptr noundef %adev, i32 noundef %inst) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true2

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true2:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg, align 4
  %tobool6.not = icmp eq ptr %5, null
  br i1 %tobool6.not, label %land.lhs.true2.cond.false_crit_edge, label %cond.true

land.lhs.true2.cond.false_crit_edge:              ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx11 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %6 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx11, align 4
  %arrayidx12 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12, align 4
  %add = add i32 %9, 138
  %call = tail call i32 %5(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true2.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %13, 138
  %call18 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add17, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call18, %cond.false ]
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %14 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %cg_flags, align 8
  %and19 = lshr i32 %15, 24
  %16 = and i32 %and19, 1
  %17 = or i32 %cond, %16
  %or23 = or i32 %17, 260
  %18 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %virt, align 8
  %and26 = and i32 %19, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %cond.end.cond.false48_crit_edge, label %land.lhs.true28

cond.end.cond.false48_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true28:                                  ; preds = %cond.end
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %20 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %21, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false48_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false48_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %21, i32 0, i32 12
  %22 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %sriov_wreg, align 4
  %tobool37.not = icmp eq ptr %23, null
  br i1 %tobool37.not, label %land.lhs.true33.cond.false48_crit_edge, label %cond.true38

land.lhs.true33.cond.false48_crit_edge:           ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

cond.true38:                                      ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx45 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %24 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %arrayidx45, align 4
  %arrayidx46 = getelementptr i32, ptr %25, i32 1
  %26 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx46, align 4
  %add47 = add i32 %27, 138
  tail call void %23(ptr noundef %adev, i32 noundef %add47, i32 noundef %or23, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end54

cond.false48:                                     ; preds = %land.lhs.true33.cond.false48_crit_edge, %land.lhs.true28.cond.false48_crit_edge, %cond.end.cond.false48_crit_edge
  %arrayidx51 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %28 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %arrayidx51, align 4
  %arrayidx52 = getelementptr i32, ptr %29, i32 1
  %30 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %31, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add53, i32 noundef %or23, i32 noundef 0) #7
  br label %cond.end54

cond.end54:                                       ; preds = %cond.false48, %cond.true38
  %32 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %virt, align 8
  %and57 = and i32 %33, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and57)
  %tobool58.not = icmp eq i32 %and57, 0
  br i1 %tobool58.not, label %cond.end54.cond.false81_crit_edge, label %land.lhs.true59

cond.end54.cond.false81_crit_edge:                ; preds = %cond.end54
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true59:                                  ; preds = %cond.end54
  %funcs62 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %34 = ptrtoint ptr %funcs62 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %funcs62, align 4
  %tobool63.not = icmp eq ptr %35, null
  br i1 %tobool63.not, label %land.lhs.true59.cond.false81_crit_edge, label %land.lhs.true64

land.lhs.true59.cond.false81_crit_edge:           ; preds = %land.lhs.true59
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true64:                                  ; preds = %land.lhs.true59
  %sriov_rreg68 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %35, i32 0, i32 13
  %36 = ptrtoint ptr %sriov_rreg68 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %sriov_rreg68, align 4
  %tobool69.not = icmp eq ptr %37, null
  br i1 %tobool69.not, label %land.lhs.true64.cond.false81_crit_edge, label %cond.true70

land.lhs.true64.cond.false81_crit_edge:           ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

cond.true70:                                      ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx77 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %38 = ptrtoint ptr %arrayidx77 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %arrayidx77, align 4
  %arrayidx78 = getelementptr i32, ptr %39, i32 1
  %40 = ptrtoint ptr %arrayidx78 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %arrayidx78, align 4
  %add79 = add i32 %41, 138
  %call80 = tail call i32 %37(ptr noundef %adev, i32 noundef %add79, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end88

cond.false81:                                     ; preds = %land.lhs.true64.cond.false81_crit_edge, %land.lhs.true59.cond.false81_crit_edge, %cond.end54.cond.false81_crit_edge
  %arrayidx84 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %42 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %arrayidx84, align 4
  %arrayidx85 = getelementptr i32, ptr %43, i32 1
  %44 = ptrtoint ptr %arrayidx85 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx85, align 4
  %add86 = add i32 %45, 138
  %call87 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add86, i32 noundef 0) #7
  br label %cond.end88

cond.end88:                                       ; preds = %cond.false81, %cond.true70
  %cond89 = phi i32 [ %call80, %cond.true70 ], [ %call87, %cond.false81 ]
  %or90 = or i32 %cond89, -1073743872
  %46 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %virt, align 8
  %and93 = and i32 %47, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and93)
  %tobool94.not = icmp eq i32 %and93, 0
  br i1 %tobool94.not, label %cond.end88.cond.false116_crit_edge, label %land.lhs.true95

cond.end88.cond.false116_crit_edge:               ; preds = %cond.end88
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true95:                                  ; preds = %cond.end88
  %funcs98 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %48 = ptrtoint ptr %funcs98 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %funcs98, align 4
  %tobool99.not = icmp eq ptr %49, null
  br i1 %tobool99.not, label %land.lhs.true95.cond.false116_crit_edge, label %land.lhs.true100

land.lhs.true95.cond.false116_crit_edge:          ; preds = %land.lhs.true95
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true100:                                 ; preds = %land.lhs.true95
  %sriov_wreg104 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %49, i32 0, i32 12
  %50 = ptrtoint ptr %sriov_wreg104 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %sriov_wreg104, align 4
  %tobool105.not = icmp eq ptr %51, null
  br i1 %tobool105.not, label %land.lhs.true100.cond.false116_crit_edge, label %cond.true106

land.lhs.true100.cond.false116_crit_edge:         ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

cond.true106:                                     ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx113 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %52 = ptrtoint ptr %arrayidx113 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %arrayidx113, align 4
  %arrayidx114 = getelementptr i32, ptr %53, i32 1
  %54 = ptrtoint ptr %arrayidx114 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %arrayidx114, align 4
  %add115 = add i32 %55, 138
  tail call void %51(ptr noundef %adev, i32 noundef %add115, i32 noundef %or90, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end122

cond.false116:                                    ; preds = %land.lhs.true100.cond.false116_crit_edge, %land.lhs.true95.cond.false116_crit_edge, %cond.end88.cond.false116_crit_edge
  %arrayidx119 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %56 = ptrtoint ptr %arrayidx119 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx119, align 4
  %arrayidx120 = getelementptr i32, ptr %57, i32 1
  %58 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %59, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add121, i32 noundef %or90, i32 noundef 0) #7
  br label %cond.end122

cond.end122:                                      ; preds = %cond.false116, %cond.true106
  %60 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %virt, align 8
  %and125 = and i32 %61, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and125)
  %tobool126.not = icmp eq i32 %and125, 0
  br i1 %tobool126.not, label %cond.end122.cond.false149_crit_edge, label %land.lhs.true127

cond.end122.cond.false149_crit_edge:              ; preds = %cond.end122
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true127:                                 ; preds = %cond.end122
  %funcs130 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %62 = ptrtoint ptr %funcs130 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %funcs130, align 4
  %tobool131.not = icmp eq ptr %63, null
  br i1 %tobool131.not, label %land.lhs.true127.cond.false149_crit_edge, label %land.lhs.true132

land.lhs.true127.cond.false149_crit_edge:         ; preds = %land.lhs.true127
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

land.lhs.true132:                                 ; preds = %land.lhs.true127
  %sriov_rreg136 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %63, i32 0, i32 13
  %64 = ptrtoint ptr %sriov_rreg136 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %sriov_rreg136, align 4
  %tobool137.not = icmp eq ptr %65, null
  br i1 %tobool137.not, label %land.lhs.true132.cond.false149_crit_edge, label %cond.true138

land.lhs.true132.cond.false149_crit_edge:         ; preds = %land.lhs.true132
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false149

cond.true138:                                     ; preds = %land.lhs.true132
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx145 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %66 = ptrtoint ptr %arrayidx145 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx145, align 4
  %arrayidx146 = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx146 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx146, align 4
  %add147 = add i32 %69, 142
  %call148 = tail call i32 %65(ptr noundef %adev, i32 noundef %add147, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end156

cond.false149:                                    ; preds = %land.lhs.true132.cond.false149_crit_edge, %land.lhs.true127.cond.false149_crit_edge, %cond.end122.cond.false149_crit_edge
  %arrayidx152 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %70 = ptrtoint ptr %arrayidx152 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx152, align 4
  %arrayidx153 = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx153 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx153, align 4
  %add154 = add i32 %73, 142
  %call155 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add154, i32 noundef 0) #7
  br label %cond.end156

cond.end156:                                      ; preds = %cond.false149, %cond.true138
  %cond157 = phi i32 [ %call148, %cond.true138 ], [ %call155, %cond.false149 ]
  %or158 = or i32 %cond157, 805568447
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and161 = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and161)
  %tobool162.not = icmp eq i32 %and161, 0
  br i1 %tobool162.not, label %cond.end156.cond.false184_crit_edge, label %land.lhs.true163

cond.end156.cond.false184_crit_edge:              ; preds = %cond.end156
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false184

land.lhs.true163:                                 ; preds = %cond.end156
  %funcs166 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %76 = ptrtoint ptr %funcs166 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %funcs166, align 4
  %tobool167.not = icmp eq ptr %77, null
  br i1 %tobool167.not, label %land.lhs.true163.cond.false184_crit_edge, label %land.lhs.true168

land.lhs.true163.cond.false184_crit_edge:         ; preds = %land.lhs.true163
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false184

land.lhs.true168:                                 ; preds = %land.lhs.true163
  %sriov_wreg172 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %77, i32 0, i32 12
  %78 = ptrtoint ptr %sriov_wreg172 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %sriov_wreg172, align 4
  %tobool173.not = icmp eq ptr %79, null
  br i1 %tobool173.not, label %land.lhs.true168.cond.false184_crit_edge, label %cond.true174

land.lhs.true168.cond.false184_crit_edge:         ; preds = %land.lhs.true168
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false184

cond.true174:                                     ; preds = %land.lhs.true168
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx181 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %80 = ptrtoint ptr %arrayidx181 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx181, align 4
  %arrayidx182 = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx182 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx182, align 4
  %add183 = add i32 %83, 142
  tail call void %79(ptr noundef %adev, i32 noundef %add183, i32 noundef %or158, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end190

cond.false184:                                    ; preds = %land.lhs.true168.cond.false184_crit_edge, %land.lhs.true163.cond.false184_crit_edge, %cond.end156.cond.false184_crit_edge
  %arrayidx187 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %84 = ptrtoint ptr %arrayidx187 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx187, align 4
  %arrayidx188 = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx188 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx188, align 4
  %add189 = add i32 %87, 142
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add189, i32 noundef %or158, i32 noundef 0) #7
  br label %cond.end190

cond.end190:                                      ; preds = %cond.false184, %cond.true174
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v3_0_disable_clock_gating(ptr noundef %adev, i32 noundef %inst) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %0 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %virt, align 8
  %and = and i32 %1, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %funcs, align 4
  %tobool1.not = icmp eq ptr %3, null
  br i1 %tobool1.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true2

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true2:                                   ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %3, i32 0, i32 13
  %4 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %sriov_rreg, align 4
  %tobool6.not = icmp eq ptr %5, null
  br i1 %tobool6.not, label %land.lhs.true2.cond.false_crit_edge, label %cond.true

land.lhs.true2.cond.false_crit_edge:              ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true2
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx11 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %6 = ptrtoint ptr %arrayidx11 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx11, align 4
  %arrayidx12 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx12 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx12, align 4
  %add = add i32 %9, 138
  %call = tail call i32 %5(ptr noundef %adev, i32 noundef %add, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true2.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %arrayidx15 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %10 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx15, align 4
  %arrayidx16 = getelementptr i32, ptr %11, i32 1
  %12 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx16, align 4
  %add17 = add i32 %13, 138
  %call18 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add17, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call, %cond.true ], [ %call18, %cond.false ]
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %14 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %cg_flags, align 8
  %and21 = and i32 %cond, -262
  %and19 = lshr i32 %15, 24
  %and19.lobit = and i32 %and19, 1
  %data.0 = or i32 %and21, %and19.lobit
  %or23 = or i32 %data.0, 260
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and26 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %cond.end.cond.false48_crit_edge, label %land.lhs.true28

cond.end.cond.false48_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true28:                                  ; preds = %cond.end
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %19, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false48_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false48_crit_edge:           ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg, align 4
  %tobool37.not = icmp eq ptr %21, null
  br i1 %tobool37.not, label %land.lhs.true33.cond.false48_crit_edge, label %cond.true38

land.lhs.true33.cond.false48_crit_edge:           ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false48

cond.true38:                                      ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx45 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %22 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx45, align 4
  %arrayidx46 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx46, align 4
  %add47 = add i32 %25, 138
  tail call void %21(ptr noundef %adev, i32 noundef %add47, i32 noundef %or23, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end54

cond.false48:                                     ; preds = %land.lhs.true33.cond.false48_crit_edge, %land.lhs.true28.cond.false48_crit_edge, %cond.end.cond.false48_crit_edge
  %arrayidx51 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %26 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %arrayidx51, align 4
  %arrayidx52 = getelementptr i32, ptr %27, i32 1
  %28 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %arrayidx52, align 4
  %add53 = add i32 %29, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add53, i32 noundef %or23, i32 noundef 0) #7
  br label %cond.end54

cond.end54:                                       ; preds = %cond.false48, %cond.true38
  %30 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %virt, align 8
  %and57 = and i32 %31, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and57)
  %tobool58.not = icmp eq i32 %and57, 0
  br i1 %tobool58.not, label %cond.end54.cond.false81_crit_edge, label %land.lhs.true59

cond.end54.cond.false81_crit_edge:                ; preds = %cond.end54
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true59:                                  ; preds = %cond.end54
  %funcs62 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %32 = ptrtoint ptr %funcs62 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %funcs62, align 4
  %tobool63.not = icmp eq ptr %33, null
  br i1 %tobool63.not, label %land.lhs.true59.cond.false81_crit_edge, label %land.lhs.true64

land.lhs.true59.cond.false81_crit_edge:           ; preds = %land.lhs.true59
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

land.lhs.true64:                                  ; preds = %land.lhs.true59
  %sriov_rreg68 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %33, i32 0, i32 13
  %34 = ptrtoint ptr %sriov_rreg68 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %sriov_rreg68, align 4
  %tobool69.not = icmp eq ptr %35, null
  br i1 %tobool69.not, label %land.lhs.true64.cond.false81_crit_edge, label %cond.true70

land.lhs.true64.cond.false81_crit_edge:           ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false81

cond.true70:                                      ; preds = %land.lhs.true64
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx77 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %36 = ptrtoint ptr %arrayidx77 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx77, align 4
  %arrayidx78 = getelementptr i32, ptr %37, i32 1
  %38 = ptrtoint ptr %arrayidx78 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx78, align 4
  %add79 = add i32 %39, 136
  %call80 = tail call i32 %35(ptr noundef %adev, i32 noundef %add79, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end88

cond.false81:                                     ; preds = %land.lhs.true64.cond.false81_crit_edge, %land.lhs.true59.cond.false81_crit_edge, %cond.end54.cond.false81_crit_edge
  %arrayidx84 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %40 = ptrtoint ptr %arrayidx84 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx84, align 4
  %arrayidx85 = getelementptr i32, ptr %41, i32 1
  %42 = ptrtoint ptr %arrayidx85 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx85, align 4
  %add86 = add i32 %43, 136
  %call87 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add86, i32 noundef 0) #7
  br label %cond.end88

cond.end88:                                       ; preds = %cond.false81, %cond.true70
  %cond89 = phi i32 [ %call80, %cond.true70 ], [ %call87, %cond.false81 ]
  %and90 = and i32 %cond89, -1572864
  %44 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %virt, align 8
  %and93 = and i32 %45, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and93)
  %tobool94.not = icmp eq i32 %and93, 0
  br i1 %tobool94.not, label %cond.end88.cond.false116_crit_edge, label %land.lhs.true95

cond.end88.cond.false116_crit_edge:               ; preds = %cond.end88
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true95:                                  ; preds = %cond.end88
  %funcs98 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %46 = ptrtoint ptr %funcs98 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %funcs98, align 4
  %tobool99.not = icmp eq ptr %47, null
  br i1 %tobool99.not, label %land.lhs.true95.cond.false116_crit_edge, label %land.lhs.true100

land.lhs.true95.cond.false116_crit_edge:          ; preds = %land.lhs.true95
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

land.lhs.true100:                                 ; preds = %land.lhs.true95
  %sriov_wreg104 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %47, i32 0, i32 12
  %48 = ptrtoint ptr %sriov_wreg104 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %sriov_wreg104, align 4
  %tobool105.not = icmp eq ptr %49, null
  br i1 %tobool105.not, label %land.lhs.true100.cond.false116_crit_edge, label %cond.true106

land.lhs.true100.cond.false116_crit_edge:         ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false116

cond.true106:                                     ; preds = %land.lhs.true100
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx113 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %50 = ptrtoint ptr %arrayidx113 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %arrayidx113, align 4
  %arrayidx114 = getelementptr i32, ptr %51, i32 1
  %52 = ptrtoint ptr %arrayidx114 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %arrayidx114, align 4
  %add115 = add i32 %53, 136
  tail call void %49(ptr noundef %adev, i32 noundef %add115, i32 noundef %and90, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end122

cond.false116:                                    ; preds = %land.lhs.true100.cond.false116_crit_edge, %land.lhs.true95.cond.false116_crit_edge, %cond.end88.cond.false116_crit_edge
  %arrayidx119 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %54 = ptrtoint ptr %arrayidx119 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %arrayidx119, align 4
  %arrayidx120 = getelementptr i32, ptr %55, i32 1
  %56 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %arrayidx120, align 4
  %add121 = add i32 %57, 136
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add121, i32 noundef %and90, i32 noundef 0) #7
  br label %cond.end122

cond.end122:                                      ; preds = %cond.false116, %cond.true106
  %arrayidx125 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst
  %58 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %arrayidx125, align 4
  %arrayidx126 = getelementptr i32, ptr %59, i32 1
  %60 = ptrtoint ptr %arrayidx126 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx126, align 4
  %add127 = add i32 %61, 136
  %call128 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add127, i32 noundef 0) #7
  %usec_timeout = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 11
  %62 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %usec_timeout, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end134.while.cond_crit_edge, %cond.end122
  %old_.0 = phi i32 [ 0, %cond.end122 ], [ %old_.1, %if.end134.while.cond_crit_edge ]
  %tmp_.0 = phi i32 [ %call128, %cond.end122 ], [ %call140, %if.end134.while.cond_crit_edge ]
  %loop.0 = phi i32 [ %63, %cond.end122 ], [ %dec, %if.end134.while.cond_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %tmp_.0)
  %cmp.not = icmp eq i32 %tmp_.0, 0
  br i1 %cmp.not, label %while.cond.while.end_crit_edge, label %while.body

while.cond.while.end_crit_edge:                   ; preds = %while.cond
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.end

while.body:                                       ; preds = %while.cond
  call void @__sanitizer_cov_trace_cmp4(i32 %old_.0, i32 %tmp_.0)
  %cmp130.not = icmp eq i32 %old_.0, %tmp_.0
  br i1 %cmp130.not, label %if.else133, label %if.then131

if.then131:                                       ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  %64 = ptrtoint ptr %usec_timeout to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %usec_timeout, align 8
  br label %if.end134

if.else133:                                       ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #9
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1) to i32))
  %66 = load ptr, ptr getelementptr inbounds (%struct.arm_delay_ops, ptr @arm_delay_ops, i32 0, i32 1), align 4
  tail call void %66(i32 noundef 214748) #7
  br label %if.end134

if.end134:                                        ; preds = %if.else133, %if.then131
  %old_.1 = phi i32 [ %tmp_.0, %if.then131 ], [ %old_.0, %if.else133 ]
  %loop.1 = phi i32 [ %65, %if.then131 ], [ %loop.0, %if.else133 ]
  %67 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %arrayidx125, align 4
  %arrayidx138 = getelementptr i32, ptr %68, i32 1
  %69 = ptrtoint ptr %arrayidx138 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %arrayidx138, align 4
  %add139 = add i32 %70, 136
  %call140 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add139, i32 noundef 0) #7
  %dec = add i32 %loop.1, -1
  %tobool141.not = icmp eq i32 %dec, 0
  br i1 %tobool141.not, label %do.end, label %if.end134.while.cond_crit_edge

if.end134.while.cond_crit_edge:                   ; preds = %if.end134
  call void @__sanitizer_cov_trace_pc() #9
  br label %while.cond

do.end:                                           ; preds = %if.end134
  call void @__sanitizer_cov_trace_pc() #9
  %call145 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.17, i32 noundef %inst, ptr noundef nonnull @.str.40, i32 noundef 0, i32 noundef %call140) #10
  br label %while.end

while.end:                                        ; preds = %do.end, %while.cond.while.end_crit_edge
  %71 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %virt, align 8
  %and152 = and i32 %72, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and152)
  %tobool153.not = icmp eq i32 %and152, 0
  br i1 %tobool153.not, label %while.end.cond.false176_crit_edge, label %land.lhs.true154

while.end.cond.false176_crit_edge:                ; preds = %while.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false176

land.lhs.true154:                                 ; preds = %while.end
  %funcs157 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %73 = ptrtoint ptr %funcs157 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %funcs157, align 4
  %tobool158.not = icmp eq ptr %74, null
  br i1 %tobool158.not, label %land.lhs.true154.cond.false176_crit_edge, label %land.lhs.true159

land.lhs.true154.cond.false176_crit_edge:         ; preds = %land.lhs.true154
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false176

land.lhs.true159:                                 ; preds = %land.lhs.true154
  %sriov_rreg163 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %74, i32 0, i32 13
  %75 = ptrtoint ptr %sriov_rreg163 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load ptr, ptr %sriov_rreg163, align 4
  %tobool164.not = icmp eq ptr %76, null
  br i1 %tobool164.not, label %land.lhs.true159.cond.false176_crit_edge, label %cond.true165

land.lhs.true159.cond.false176_crit_edge:         ; preds = %land.lhs.true159
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false176

cond.true165:                                     ; preds = %land.lhs.true159
  call void @__sanitizer_cov_trace_pc() #9
  %77 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %77)
  %78 = load ptr, ptr %arrayidx125, align 4
  %arrayidx173 = getelementptr i32, ptr %78, i32 1
  %79 = ptrtoint ptr %arrayidx173 to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %arrayidx173, align 4
  %add174 = add i32 %80, 138
  %call175 = tail call i32 %76(ptr noundef %adev, i32 noundef %add174, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end183

cond.false176:                                    ; preds = %land.lhs.true159.cond.false176_crit_edge, %land.lhs.true154.cond.false176_crit_edge, %while.end.cond.false176_crit_edge
  %81 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %arrayidx125, align 4
  %arrayidx180 = getelementptr i32, ptr %82, i32 1
  %83 = ptrtoint ptr %arrayidx180 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %arrayidx180, align 4
  %add181 = add i32 %84, 138
  %call182 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add181, i32 noundef 0) #7
  br label %cond.end183

cond.end183:                                      ; preds = %cond.false176, %cond.true165
  %cond184 = phi i32 [ %call175, %cond.true165 ], [ %call182, %cond.false176 ]
  %and185 = and i32 %cond184, 1073743871
  %85 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load i32, ptr %virt, align 8
  %and188 = and i32 %86, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and188)
  %tobool189.not = icmp eq i32 %and188, 0
  br i1 %tobool189.not, label %cond.end183.cond.false211_crit_edge, label %land.lhs.true190

cond.end183.cond.false211_crit_edge:              ; preds = %cond.end183
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false211

land.lhs.true190:                                 ; preds = %cond.end183
  %funcs193 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %87 = ptrtoint ptr %funcs193 to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %funcs193, align 4
  %tobool194.not = icmp eq ptr %88, null
  br i1 %tobool194.not, label %land.lhs.true190.cond.false211_crit_edge, label %land.lhs.true195

land.lhs.true190.cond.false211_crit_edge:         ; preds = %land.lhs.true190
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false211

land.lhs.true195:                                 ; preds = %land.lhs.true190
  %sriov_wreg199 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %88, i32 0, i32 12
  %89 = ptrtoint ptr %sriov_wreg199 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %sriov_wreg199, align 4
  %tobool200.not = icmp eq ptr %90, null
  br i1 %tobool200.not, label %land.lhs.true195.cond.false211_crit_edge, label %cond.true201

land.lhs.true195.cond.false211_crit_edge:         ; preds = %land.lhs.true195
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false211

cond.true201:                                     ; preds = %land.lhs.true195
  call void @__sanitizer_cov_trace_pc() #9
  %91 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %arrayidx125, align 4
  %arrayidx209 = getelementptr i32, ptr %92, i32 1
  %93 = ptrtoint ptr %arrayidx209 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %arrayidx209, align 4
  %add210 = add i32 %94, 138
  tail call void %90(ptr noundef %adev, i32 noundef %add210, i32 noundef %and185, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end217

cond.false211:                                    ; preds = %land.lhs.true195.cond.false211_crit_edge, %land.lhs.true190.cond.false211_crit_edge, %cond.end183.cond.false211_crit_edge
  %95 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %arrayidx125, align 4
  %arrayidx215 = getelementptr i32, ptr %96, i32 1
  %97 = ptrtoint ptr %arrayidx215 to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %arrayidx215, align 4
  %add216 = add i32 %98, 138
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add216, i32 noundef %and185, i32 noundef 0) #7
  br label %cond.end217

cond.end217:                                      ; preds = %cond.false211, %cond.true201
  %99 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %virt, align 8
  %and220 = and i32 %100, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and220)
  %tobool221.not = icmp eq i32 %and220, 0
  br i1 %tobool221.not, label %cond.end217.cond.false244_crit_edge, label %land.lhs.true222

cond.end217.cond.false244_crit_edge:              ; preds = %cond.end217
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false244

land.lhs.true222:                                 ; preds = %cond.end217
  %funcs225 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %101 = ptrtoint ptr %funcs225 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %funcs225, align 4
  %tobool226.not = icmp eq ptr %102, null
  br i1 %tobool226.not, label %land.lhs.true222.cond.false244_crit_edge, label %land.lhs.true227

land.lhs.true222.cond.false244_crit_edge:         ; preds = %land.lhs.true222
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false244

land.lhs.true227:                                 ; preds = %land.lhs.true222
  %sriov_rreg231 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %102, i32 0, i32 13
  %103 = ptrtoint ptr %sriov_rreg231 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %sriov_rreg231, align 4
  %tobool232.not = icmp eq ptr %104, null
  br i1 %tobool232.not, label %land.lhs.true227.cond.false244_crit_edge, label %cond.true233

land.lhs.true227.cond.false244_crit_edge:         ; preds = %land.lhs.true227
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false244

cond.true233:                                     ; preds = %land.lhs.true227
  call void @__sanitizer_cov_trace_pc() #9
  %105 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %arrayidx125, align 4
  %arrayidx241 = getelementptr i32, ptr %106, i32 1
  %107 = ptrtoint ptr %arrayidx241 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %arrayidx241, align 4
  %add242 = add i32 %108, 140
  %call243 = tail call i32 %104(ptr noundef %adev, i32 noundef %add242, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end251

cond.false244:                                    ; preds = %land.lhs.true227.cond.false244_crit_edge, %land.lhs.true222.cond.false244_crit_edge, %cond.end217.cond.false244_crit_edge
  %109 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %arrayidx125, align 4
  %arrayidx248 = getelementptr i32, ptr %110, i32 1
  %111 = ptrtoint ptr %arrayidx248 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx248, align 4
  %add249 = add i32 %112, 140
  %call250 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add249, i32 noundef 0) #7
  br label %cond.end251

cond.end251:                                      ; preds = %cond.false244, %cond.true233
  %cond252 = phi i32 [ %call243, %cond.true233 ], [ %call250, %cond.false244 ]
  %or253 = or i32 %cond252, -16385
  %113 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %virt, align 8
  %and256 = and i32 %114, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and256)
  %tobool257.not = icmp eq i32 %and256, 0
  br i1 %tobool257.not, label %cond.end251.cond.false279_crit_edge, label %land.lhs.true258

cond.end251.cond.false279_crit_edge:              ; preds = %cond.end251
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false279

land.lhs.true258:                                 ; preds = %cond.end251
  %funcs261 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %115 = ptrtoint ptr %funcs261 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %funcs261, align 4
  %tobool262.not = icmp eq ptr %116, null
  br i1 %tobool262.not, label %land.lhs.true258.cond.false279_crit_edge, label %land.lhs.true263

land.lhs.true258.cond.false279_crit_edge:         ; preds = %land.lhs.true258
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false279

land.lhs.true263:                                 ; preds = %land.lhs.true258
  %sriov_wreg267 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %116, i32 0, i32 12
  %117 = ptrtoint ptr %sriov_wreg267 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %sriov_wreg267, align 4
  %tobool268.not = icmp eq ptr %118, null
  br i1 %tobool268.not, label %land.lhs.true263.cond.false279_crit_edge, label %cond.true269

land.lhs.true263.cond.false279_crit_edge:         ; preds = %land.lhs.true263
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false279

cond.true269:                                     ; preds = %land.lhs.true263
  call void @__sanitizer_cov_trace_pc() #9
  %119 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %arrayidx125, align 4
  %arrayidx277 = getelementptr i32, ptr %120, i32 1
  %121 = ptrtoint ptr %arrayidx277 to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %arrayidx277, align 4
  %add278 = add i32 %122, 140
  tail call void %118(ptr noundef %adev, i32 noundef %add278, i32 noundef %or253, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end285

cond.false279:                                    ; preds = %land.lhs.true263.cond.false279_crit_edge, %land.lhs.true258.cond.false279_crit_edge, %cond.end251.cond.false279_crit_edge
  %123 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %arrayidx125, align 4
  %arrayidx283 = getelementptr i32, ptr %124, i32 1
  %125 = ptrtoint ptr %arrayidx283 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load i32, ptr %arrayidx283, align 4
  %add284 = add i32 %126, 140
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add284, i32 noundef %or253, i32 noundef 0) #7
  br label %cond.end285

cond.end285:                                      ; preds = %cond.false279, %cond.true269
  %127 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load i32, ptr %virt, align 8
  %and288 = and i32 %128, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and288)
  %tobool289.not = icmp eq i32 %and288, 0
  br i1 %tobool289.not, label %cond.end285.cond.false312_crit_edge, label %land.lhs.true290

cond.end285.cond.false312_crit_edge:              ; preds = %cond.end285
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false312

land.lhs.true290:                                 ; preds = %cond.end285
  %funcs293 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %129 = ptrtoint ptr %funcs293 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %funcs293, align 4
  %tobool294.not = icmp eq ptr %130, null
  br i1 %tobool294.not, label %land.lhs.true290.cond.false312_crit_edge, label %land.lhs.true295

land.lhs.true290.cond.false312_crit_edge:         ; preds = %land.lhs.true290
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false312

land.lhs.true295:                                 ; preds = %land.lhs.true290
  %sriov_rreg299 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %130, i32 0, i32 13
  %131 = ptrtoint ptr %sriov_rreg299 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load ptr, ptr %sriov_rreg299, align 4
  %tobool300.not = icmp eq ptr %132, null
  br i1 %tobool300.not, label %land.lhs.true295.cond.false312_crit_edge, label %cond.true301

land.lhs.true295.cond.false312_crit_edge:         ; preds = %land.lhs.true295
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false312

cond.true301:                                     ; preds = %land.lhs.true295
  call void @__sanitizer_cov_trace_pc() #9
  %133 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %arrayidx125, align 4
  %arrayidx309 = getelementptr i32, ptr %134, i32 1
  %135 = ptrtoint ptr %arrayidx309 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %arrayidx309, align 4
  %add310 = add i32 %136, 255
  %call311 = tail call i32 %132(ptr noundef %adev, i32 noundef %add310, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end319

cond.false312:                                    ; preds = %land.lhs.true295.cond.false312_crit_edge, %land.lhs.true290.cond.false312_crit_edge, %cond.end285.cond.false312_crit_edge
  %137 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load ptr, ptr %arrayidx125, align 4
  %arrayidx316 = getelementptr i32, ptr %138, i32 1
  %139 = ptrtoint ptr %arrayidx316 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %arrayidx316, align 4
  %add317 = add i32 %140, 255
  %call318 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add317, i32 noundef 0) #7
  br label %cond.end319

cond.end319:                                      ; preds = %cond.false312, %cond.true301
  %cond320 = phi i32 [ %call311, %cond.true301 ], [ %call318, %cond.false312 ]
  %or321 = or i32 %cond320, 31
  %141 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %virt, align 8
  %and324 = and i32 %142, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and324)
  %tobool325.not = icmp eq i32 %and324, 0
  br i1 %tobool325.not, label %cond.end319.cond.false347_crit_edge, label %land.lhs.true326

cond.end319.cond.false347_crit_edge:              ; preds = %cond.end319
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false347

land.lhs.true326:                                 ; preds = %cond.end319
  %funcs329 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %143 = ptrtoint ptr %funcs329 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load ptr, ptr %funcs329, align 4
  %tobool330.not = icmp eq ptr %144, null
  br i1 %tobool330.not, label %land.lhs.true326.cond.false347_crit_edge, label %land.lhs.true331

land.lhs.true326.cond.false347_crit_edge:         ; preds = %land.lhs.true326
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false347

land.lhs.true331:                                 ; preds = %land.lhs.true326
  %sriov_wreg335 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %144, i32 0, i32 12
  %145 = ptrtoint ptr %sriov_wreg335 to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %sriov_wreg335, align 4
  %tobool336.not = icmp eq ptr %146, null
  br i1 %tobool336.not, label %land.lhs.true331.cond.false347_crit_edge, label %cond.true337

land.lhs.true331.cond.false347_crit_edge:         ; preds = %land.lhs.true331
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false347

cond.true337:                                     ; preds = %land.lhs.true331
  call void @__sanitizer_cov_trace_pc() #9
  %147 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load ptr, ptr %arrayidx125, align 4
  %arrayidx345 = getelementptr i32, ptr %148, i32 1
  %149 = ptrtoint ptr %arrayidx345 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %arrayidx345, align 4
  %add346 = add i32 %150, 255
  tail call void %146(ptr noundef %adev, i32 noundef %add346, i32 noundef %or321, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end353

cond.false347:                                    ; preds = %land.lhs.true331.cond.false347_crit_edge, %land.lhs.true326.cond.false347_crit_edge, %cond.end319.cond.false347_crit_edge
  %151 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %151)
  %152 = load ptr, ptr %arrayidx125, align 4
  %arrayidx351 = getelementptr i32, ptr %152, i32 1
  %153 = ptrtoint ptr %arrayidx351 to i32
  call void @__asan_load4_noabort(i32 %153)
  %154 = load i32, ptr %arrayidx351, align 4
  %add352 = add i32 %154, 255
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add352, i32 noundef %or321, i32 noundef 0) #7
  br label %cond.end353

cond.end353:                                      ; preds = %cond.false347, %cond.true337
  %155 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %virt, align 8
  %and356 = and i32 %156, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and356)
  %tobool357.not = icmp eq i32 %and356, 0
  br i1 %tobool357.not, label %cond.end353.cond.false380_crit_edge, label %land.lhs.true358

cond.end353.cond.false380_crit_edge:              ; preds = %cond.end353
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false380

land.lhs.true358:                                 ; preds = %cond.end353
  %funcs361 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %157 = ptrtoint ptr %funcs361 to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load ptr, ptr %funcs361, align 4
  %tobool362.not = icmp eq ptr %158, null
  br i1 %tobool362.not, label %land.lhs.true358.cond.false380_crit_edge, label %land.lhs.true363

land.lhs.true358.cond.false380_crit_edge:         ; preds = %land.lhs.true358
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false380

land.lhs.true363:                                 ; preds = %land.lhs.true358
  %sriov_rreg367 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %158, i32 0, i32 13
  %159 = ptrtoint ptr %sriov_rreg367 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %sriov_rreg367, align 4
  %tobool368.not = icmp eq ptr %160, null
  br i1 %tobool368.not, label %land.lhs.true363.cond.false380_crit_edge, label %cond.true369

land.lhs.true363.cond.false380_crit_edge:         ; preds = %land.lhs.true363
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false380

cond.true369:                                     ; preds = %land.lhs.true363
  call void @__sanitizer_cov_trace_pc() #9
  %161 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %arrayidx125, align 4
  %arrayidx377 = getelementptr i32, ptr %162, i32 1
  %163 = ptrtoint ptr %arrayidx377 to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %arrayidx377, align 4
  %add378 = add i32 %164, 142
  %call379 = tail call i32 %160(ptr noundef %adev, i32 noundef %add378, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end387

cond.false380:                                    ; preds = %land.lhs.true363.cond.false380_crit_edge, %land.lhs.true358.cond.false380_crit_edge, %cond.end353.cond.false380_crit_edge
  %165 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %arrayidx125, align 4
  %arrayidx384 = getelementptr i32, ptr %166, i32 1
  %167 = ptrtoint ptr %arrayidx384 to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load i32, ptr %arrayidx384, align 4
  %add385 = add i32 %168, 142
  %call386 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add385, i32 noundef 0) #7
  br label %cond.end387

cond.end387:                                      ; preds = %cond.false380, %cond.true369
  %cond388 = phi i32 [ %call379, %cond.true369 ], [ %call386, %cond.false380 ]
  %and389 = and i32 %cond388, -805568448
  %169 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %virt, align 8
  %and392 = and i32 %170, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and392)
  %tobool393.not = icmp eq i32 %and392, 0
  br i1 %tobool393.not, label %cond.end387.cond.false415_crit_edge, label %land.lhs.true394

cond.end387.cond.false415_crit_edge:              ; preds = %cond.end387
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false415

land.lhs.true394:                                 ; preds = %cond.end387
  %funcs397 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %171 = ptrtoint ptr %funcs397 to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load ptr, ptr %funcs397, align 4
  %tobool398.not = icmp eq ptr %172, null
  br i1 %tobool398.not, label %land.lhs.true394.cond.false415_crit_edge, label %land.lhs.true399

land.lhs.true394.cond.false415_crit_edge:         ; preds = %land.lhs.true394
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false415

land.lhs.true399:                                 ; preds = %land.lhs.true394
  %sriov_wreg403 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %172, i32 0, i32 12
  %173 = ptrtoint ptr %sriov_wreg403 to i32
  call void @__asan_load4_noabort(i32 %173)
  %174 = load ptr, ptr %sriov_wreg403, align 4
  %tobool404.not = icmp eq ptr %174, null
  br i1 %tobool404.not, label %land.lhs.true399.cond.false415_crit_edge, label %cond.true405

land.lhs.true399.cond.false415_crit_edge:         ; preds = %land.lhs.true399
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false415

cond.true405:                                     ; preds = %land.lhs.true399
  call void @__sanitizer_cov_trace_pc() #9
  %175 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %175)
  %176 = load ptr, ptr %arrayidx125, align 4
  %arrayidx413 = getelementptr i32, ptr %176, i32 1
  %177 = ptrtoint ptr %arrayidx413 to i32
  call void @__asan_load4_noabort(i32 %177)
  %178 = load i32, ptr %arrayidx413, align 4
  %add414 = add i32 %178, 142
  tail call void %174(ptr noundef %adev, i32 noundef %add414, i32 noundef %and389, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end421

cond.false415:                                    ; preds = %land.lhs.true399.cond.false415_crit_edge, %land.lhs.true394.cond.false415_crit_edge, %cond.end387.cond.false415_crit_edge
  %179 = ptrtoint ptr %arrayidx125 to i32
  call void @__asan_load4_noabort(i32 %179)
  %180 = load ptr, ptr %arrayidx125, align 4
  %arrayidx419 = getelementptr i32, ptr %180, i32 1
  %181 = ptrtoint ptr %arrayidx419 to i32
  call void @__asan_load4_noabort(i32 %181)
  %182 = load i32, ptr %arrayidx419, align 4
  %add420 = add i32 %182, 142
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add420, i32 noundef %and389, i32 noundef 0) #7
  br label %cond.end421

cond.end421:                                      ; preds = %cond.false415, %cond.true405
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_dpm_enable_uvd(ptr noundef, i1 noundef zeroext) local_unnamed_addr #3

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v3_0_start_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i1 noundef zeroext %indirect) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %indirect to i8
  %fw_shared_cpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 15
  %0 = ptrtoint ptr %fw_shared_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %fw_shared_cpu_addr, align 8
  %arrayidx2 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %2 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3 = getelementptr i32, ptr %3, i32 1
  %4 = ptrtoint ptr %arrayidx3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx3, align 4
  %add = add i32 %5, 4
  %call = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add, i32 noundef 0) #7
  %and = and i32 %call, -4
  %or = or i32 %and, 1
  %6 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7 = getelementptr i32, ptr %7, i32 1
  %8 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %arrayidx7, align 4
  %add8 = add i32 %9, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8, i32 noundef %or, i32 noundef 0) #7
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %10 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %virt, align 8
  %and9 = and i32 %11, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and9)
  %tobool.not = icmp eq i32 %and9, 0
  br i1 %tobool.not, label %entry.cond.false_crit_edge, label %land.lhs.true

entry.cond.false_crit_edge:                       ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %entry
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %12 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %funcs, align 4
  %tobool10.not = icmp eq ptr %13, null
  br i1 %tobool10.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true11

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true11:                                  ; preds = %land.lhs.true
  %sriov_rreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %13, i32 0, i32 13
  %14 = ptrtoint ptr %sriov_rreg to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %sriov_rreg, align 4
  %tobool15.not = icmp eq ptr %15, null
  br i1 %tobool15.not, label %land.lhs.true11.cond.false_crit_edge, label %cond.true

land.lhs.true11.cond.false_crit_edge:             ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true11
  call void @__sanitizer_cov_trace_pc() #9
  %16 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %arrayidx2, align 4
  %arrayidx23 = getelementptr i32, ptr %17, i32 1
  %18 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx23, align 4
  %add24 = add i32 %19, 4
  %call25 = tail call i32 %15(ptr noundef %adev, i32 noundef %add24, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true11.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %entry.cond.false_crit_edge
  %20 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %arrayidx2, align 4
  %arrayidx29 = getelementptr i32, ptr %21, i32 1
  %22 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx29, align 4
  %add30 = add i32 %23, 4
  %call31 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add30, i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %call25, %cond.true ], [ %call31, %cond.false ]
  %or33 = or i32 %cond, 260
  %24 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %virt, align 8
  %and36 = and i32 %25, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36)
  %tobool37.not = icmp eq i32 %and36, 0
  br i1 %tobool37.not, label %cond.end.cond.false58_crit_edge, label %land.lhs.true38

cond.end.cond.false58_crit_edge:                  ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false58

land.lhs.true38:                                  ; preds = %cond.end
  %funcs41 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %26 = ptrtoint ptr %funcs41 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %funcs41, align 4
  %tobool42.not = icmp eq ptr %27, null
  br i1 %tobool42.not, label %land.lhs.true38.cond.false58_crit_edge, label %land.lhs.true43

land.lhs.true38.cond.false58_crit_edge:           ; preds = %land.lhs.true38
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false58

land.lhs.true43:                                  ; preds = %land.lhs.true38
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %27, i32 0, i32 12
  %28 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %sriov_wreg, align 4
  %tobool47.not = icmp eq ptr %29, null
  br i1 %tobool47.not, label %land.lhs.true43.cond.false58_crit_edge, label %cond.true48

land.lhs.true43.cond.false58_crit_edge:           ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false58

cond.true48:                                      ; preds = %land.lhs.true43
  call void @__sanitizer_cov_trace_pc() #9
  %30 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %arrayidx2, align 4
  %arrayidx56 = getelementptr i32, ptr %31, i32 1
  %32 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %arrayidx56, align 4
  %add57 = add i32 %33, 4
  tail call void %29(ptr noundef %adev, i32 noundef %add57, i32 noundef %or33, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end64

cond.false58:                                     ; preds = %land.lhs.true43.cond.false58_crit_edge, %land.lhs.true38.cond.false58_crit_edge, %cond.end.cond.false58_crit_edge
  %34 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %arrayidx2, align 4
  %arrayidx62 = getelementptr i32, ptr %35, i32 1
  %36 = ptrtoint ptr %arrayidx62 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx62, align 4
  %add63 = add i32 %37, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add63, i32 noundef %or33, i32 noundef 0) #7
  br label %cond.end64

cond.end64:                                       ; preds = %cond.false58, %cond.true48
  br i1 %indirect, label %if.then, label %if.then77.critedge

if.then:                                          ; preds = %cond.end64
  %dpg_sram_cpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 11
  %38 = ptrtoint ptr %dpg_sram_cpu_addr to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %dpg_sram_cpu_addr, align 8
  %dpg_sram_curr_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %40 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_store4_noabort(i32 %40)
  store ptr %39, ptr %dpg_sram_curr_addr, align 8
  tail call fastcc void @vcn_v3_0_clock_gating_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i8 noundef zeroext %frombool)
  %41 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %arrayidx2, align 4
  %arrayidx301 = getelementptr i32, ptr %42, i32 1
  %43 = ptrtoint ptr %arrayidx301 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %arrayidx301, align 4
  %add302 = shl i32 %44, 2
  %shl303 = add i32 %add302, 1368
  %and304 = and i32 %shl303, 1048572
  %45 = add nsw i32 %and304, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %45)
  %46 = icmp ult i32 %45, 9728
  %47 = add nsw i32 %and304, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %47)
  %48 = icmp ult i32 %47, 9728
  %49 = add nsw i32 %and304, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %49)
  %50 = icmp ult i32 %49, 1536
  br i1 %46, label %if.then.if.else612_crit_edge, label %if.else345

if.then.if.else612_crit_edge:                     ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else612

if.then77.critedge:                               ; preds = %cond.end64
  tail call fastcc void @vcn_v3_0_clock_gating_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i8 noundef zeroext %frombool)
  %51 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %virt, align 8
  %and80 = and i32 %52, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and80)
  %tobool81.not = icmp eq i32 %and80, 0
  br i1 %tobool81.not, label %if.then77.critedge.cond.false103_crit_edge, label %land.lhs.true82

if.then77.critedge.cond.false103_crit_edge:       ; preds = %if.then77.critedge
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false103

land.lhs.true82:                                  ; preds = %if.then77.critedge
  %funcs85 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %53 = ptrtoint ptr %funcs85 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load ptr, ptr %funcs85, align 4
  %tobool86.not = icmp eq ptr %54, null
  br i1 %tobool86.not, label %land.lhs.true82.cond.false103_crit_edge, label %land.lhs.true87

land.lhs.true82.cond.false103_crit_edge:          ; preds = %land.lhs.true82
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false103

land.lhs.true87:                                  ; preds = %land.lhs.true82
  %sriov_wreg91 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %54, i32 0, i32 12
  %55 = ptrtoint ptr %sriov_wreg91 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %sriov_wreg91, align 4
  %tobool92.not = icmp eq ptr %56, null
  br i1 %tobool92.not, label %land.lhs.true87.cond.false103_crit_edge, label %cond.true93

land.lhs.true87.cond.false103_crit_edge:          ; preds = %land.lhs.true87
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false103

cond.true93:                                      ; preds = %land.lhs.true87
  call void @__sanitizer_cov_trace_pc() #9
  %57 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %arrayidx2, align 4
  %arrayidx101 = getelementptr i32, ptr %58, i32 1
  %59 = ptrtoint ptr %arrayidx101 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %arrayidx101, align 4
  %add102 = add i32 %60, 18
  tail call void %56(ptr noundef %adev, i32 noundef %add102, i32 noundef 535822848, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end109

cond.false103:                                    ; preds = %land.lhs.true87.cond.false103_crit_edge, %land.lhs.true82.cond.false103_crit_edge, %if.then77.critedge.cond.false103_crit_edge
  %61 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %arrayidx2, align 4
  %arrayidx107 = getelementptr i32, ptr %62, i32 1
  %63 = ptrtoint ptr %arrayidx107 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %arrayidx107, align 4
  %add108 = add i32 %64, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add108, i32 noundef 535822848, i32 noundef 0) #7
  br label %cond.end109

cond.end109:                                      ; preds = %cond.false103, %cond.true93
  %65 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load i32, ptr %virt, align 8
  %and112 = and i32 %66, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and112)
  %tobool113.not = icmp eq i32 %and112, 0
  br i1 %tobool113.not, label %cond.end109.cond.false203_crit_edge, label %land.lhs.true114

cond.end109.cond.false203_crit_edge:              ; preds = %cond.end109
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

land.lhs.true114:                                 ; preds = %cond.end109
  %funcs117 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %67 = ptrtoint ptr %funcs117 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %funcs117, align 4
  %tobool118.not = icmp eq ptr %68, null
  br i1 %tobool118.not, label %land.lhs.true114.cond.false203_crit_edge, label %land.lhs.true119

land.lhs.true114.cond.false203_crit_edge:         ; preds = %land.lhs.true114
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

land.lhs.true119:                                 ; preds = %land.lhs.true114
  %sriov_wreg123 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %68, i32 0, i32 12
  %69 = ptrtoint ptr %sriov_wreg123 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %sriov_wreg123, align 4
  %tobool124.not = icmp eq ptr %70, null
  br i1 %tobool124.not, label %land.lhs.true119.cond.false203_crit_edge, label %cond.true125

land.lhs.true119.cond.false203_crit_edge:         ; preds = %land.lhs.true119
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false203

cond.true125:                                     ; preds = %land.lhs.true119
  %71 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load ptr, ptr %arrayidx2, align 4
  %arrayidx133 = getelementptr i32, ptr %72, i32 1
  %73 = ptrtoint ptr %arrayidx133 to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load i32, ptr %arrayidx133, align 4
  %add134 = add i32 %74, 17
  %add139 = shl i32 %74, 2
  %shl = add i32 %add139, 1368
  %and140 = and i32 %shl, 1048572
  %75 = add nsw i32 %and140, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %75)
  %76 = icmp ult i32 %75, 9728
  %77 = add nsw i32 %and140, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %77)
  %78 = icmp ult i32 %77, 9728
  %79 = add nsw i32 %and140, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %79)
  %80 = icmp ult i32 %79, 1536
  br i1 %76, label %cond.true125.if.end199_crit_edge, label %if.else

cond.true125.if.end199_crit_edge:                 ; preds = %cond.true125
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end199

if.else:                                          ; preds = %cond.true125
  %81 = add nsw i32 %and140, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %81)
  %82 = icmp ult i32 %81, 1536
  br i1 %82, label %if.then178, label %if.else182

if.then178:                                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #9
  %add181 = add nuw nsw i32 %and140, 67584
  br label %if.end199

if.else182:                                       ; preds = %if.else
  br i1 %78, label %if.else182.if.end199_crit_edge, label %if.else188

if.else182.if.end199_crit_edge:                   ; preds = %if.else182
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end199

if.else188:                                       ; preds = %if.else182
  call void @__sanitizer_cov_trace_pc() #9
  %add193 = add nsw i32 %and140, -98304
  %spec.select44 = select i1 %80, i32 %add193, i32 %and140
  br label %if.end199

if.end199:                                        ; preds = %if.else188, %if.else182.if.end199_crit_edge, %if.then178, %cond.true125.if.end199_crit_edge
  %internal_reg_offset.0 = phi i32 [ %add181, %if.then178 ], [ %spec.select44, %if.else188 ], [ %75, %cond.true125.if.end199_crit_edge ], [ %77, %if.else182.if.end199_crit_edge ]
  %83 = shl i32 %internal_reg_offset.0, 14
  %shl201 = and i32 %83, -65536
  %or202 = or i32 %shl201, 1
  tail call void %70(ptr noundef %adev, i32 noundef %add134, i32 noundef %or202, i32 noundef 0, i32 noundef 16) #7
  br label %if.then385

cond.false203:                                    ; preds = %land.lhs.true119.cond.false203_crit_edge, %land.lhs.true114.cond.false203_crit_edge, %cond.end109.cond.false203_crit_edge
  %84 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %arrayidx2, align 4
  %arrayidx207 = getelementptr i32, ptr %85, i32 1
  %86 = ptrtoint ptr %arrayidx207 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load i32, ptr %arrayidx207, align 4
  %add208 = add i32 %87, 17
  %add219 = shl i32 %87, 2
  %shl220 = add i32 %add219, 1368
  %and221 = and i32 %shl220, 1048572
  %88 = add nsw i32 %and221, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %88)
  %89 = icmp ult i32 %88, 9728
  %90 = add nsw i32 %and221, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %90)
  %91 = icmp ult i32 %90, 9728
  %92 = add nsw i32 %and221, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %92)
  %93 = icmp ult i32 %92, 1536
  br i1 %89, label %cond.false203.if.end285_crit_edge, label %if.else262

cond.false203.if.end285_crit_edge:                ; preds = %cond.false203
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end285

if.else262:                                       ; preds = %cond.false203
  %94 = add nsw i32 %and221, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %94)
  %95 = icmp ult i32 %94, 1536
  br i1 %95, label %if.then264, label %if.else268

if.then264:                                       ; preds = %if.else262
  call void @__sanitizer_cov_trace_pc() #9
  %add267 = add nuw nsw i32 %and221, 67584
  br label %if.end285

if.else268:                                       ; preds = %if.else262
  br i1 %91, label %if.else268.if.end285_crit_edge, label %if.else274

if.else268.if.end285_crit_edge:                   ; preds = %if.else268
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end285

if.else274:                                       ; preds = %if.else268
  call void @__sanitizer_cov_trace_pc() #9
  %add279 = add nsw i32 %and221, -98304
  %spec.select45 = select i1 %93, i32 %add279, i32 %and221
  br label %if.end285

if.end285:                                        ; preds = %if.else274, %if.else268.if.end285_crit_edge, %if.then264, %cond.false203.if.end285_crit_edge
  %internal_reg_offset209.0 = phi i32 [ %add267, %if.then264 ], [ %spec.select45, %if.else274 ], [ %88, %cond.false203.if.end285_crit_edge ], [ %90, %if.else268.if.end285_crit_edge ]
  %96 = shl i32 %internal_reg_offset209.0, 14
  %shl288 = and i32 %96, -65536
  %or289 = or i32 %shl288, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add208, i32 noundef %or289, i32 noundef 0) #7
  br label %if.then385

if.else345:                                       ; preds = %if.then
  %97 = add nsw i32 %and304, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %97)
  %98 = icmp ult i32 %97, 1536
  br i1 %98, label %if.then347, label %if.else351

if.then347:                                       ; preds = %if.else345
  call void @__sanitizer_cov_trace_pc() #9
  %add350 = add nuw nsw i32 %and304, 67584
  br label %if.else612

if.else351:                                       ; preds = %if.else345
  br i1 %48, label %if.else351.if.else612_crit_edge, label %if.else357

if.else351.if.else612_crit_edge:                  ; preds = %if.else351
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else612

if.else357:                                       ; preds = %if.else351
  call void @__sanitizer_cov_trace_pc() #9
  %add362 = add nsw i32 %and304, -98304
  %spec.select46 = select i1 %50, i32 %add362, i32 %and304
  br label %if.else612

if.then385:                                       ; preds = %if.end285, %if.end199
  %99 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %virt, align 8
  %and388 = and i32 %100, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and388)
  %tobool389.not = icmp eq i32 %and388, 0
  br i1 %tobool389.not, label %if.then385.cond.false411_crit_edge, label %land.lhs.true390

if.then385.cond.false411_crit_edge:               ; preds = %if.then385
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false411

land.lhs.true390:                                 ; preds = %if.then385
  %funcs393 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %101 = ptrtoint ptr %funcs393 to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %funcs393, align 4
  %tobool394.not = icmp eq ptr %102, null
  br i1 %tobool394.not, label %land.lhs.true390.cond.false411_crit_edge, label %land.lhs.true395

land.lhs.true390.cond.false411_crit_edge:         ; preds = %land.lhs.true390
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false411

land.lhs.true395:                                 ; preds = %land.lhs.true390
  %sriov_wreg399 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %102, i32 0, i32 12
  %103 = ptrtoint ptr %sriov_wreg399 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %sriov_wreg399, align 4
  %tobool400.not = icmp eq ptr %104, null
  br i1 %tobool400.not, label %land.lhs.true395.cond.false411_crit_edge, label %cond.true401

land.lhs.true395.cond.false411_crit_edge:         ; preds = %land.lhs.true395
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false411

cond.true401:                                     ; preds = %land.lhs.true395
  call void @__sanitizer_cov_trace_pc() #9
  %105 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load ptr, ptr %arrayidx2, align 4
  %arrayidx409 = getelementptr i32, ptr %106, i32 1
  %107 = ptrtoint ptr %arrayidx409 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %arrayidx409, align 4
  %add410 = add i32 %108, 18
  tail call void %104(ptr noundef %adev, i32 noundef %add410, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end417

cond.false411:                                    ; preds = %land.lhs.true395.cond.false411_crit_edge, %land.lhs.true390.cond.false411_crit_edge, %if.then385.cond.false411_crit_edge
  %109 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %arrayidx2, align 4
  %arrayidx415 = getelementptr i32, ptr %110, i32 1
  %111 = ptrtoint ptr %arrayidx415 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load i32, ptr %arrayidx415, align 4
  %add416 = add i32 %112, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add416, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end417

cond.end417:                                      ; preds = %cond.false411, %cond.true401
  %113 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %virt, align 8
  %and420 = and i32 %114, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and420)
  %tobool421.not = icmp eq i32 %and420, 0
  br i1 %tobool421.not, label %cond.end417.cond.false524_crit_edge, label %land.lhs.true422

cond.end417.cond.false524_crit_edge:              ; preds = %cond.end417
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524

land.lhs.true422:                                 ; preds = %cond.end417
  %funcs425 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %115 = ptrtoint ptr %funcs425 to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %funcs425, align 4
  %tobool426.not = icmp eq ptr %116, null
  br i1 %tobool426.not, label %land.lhs.true422.cond.false524_crit_edge, label %land.lhs.true427

land.lhs.true422.cond.false524_crit_edge:         ; preds = %land.lhs.true422
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524

land.lhs.true427:                                 ; preds = %land.lhs.true422
  %sriov_wreg431 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %116, i32 0, i32 12
  %117 = ptrtoint ptr %sriov_wreg431 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %sriov_wreg431, align 4
  %tobool432.not = icmp eq ptr %118, null
  br i1 %tobool432.not, label %land.lhs.true427.cond.false524_crit_edge, label %cond.true433

land.lhs.true427.cond.false524_crit_edge:         ; preds = %land.lhs.true427
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false524

cond.true433:                                     ; preds = %land.lhs.true427
  %119 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load ptr, ptr %arrayidx2, align 4
  %arrayidx441 = getelementptr i32, ptr %120, i32 1
  %121 = ptrtoint ptr %arrayidx441 to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load i32, ptr %arrayidx441, align 4
  %add442 = add i32 %122, 17
  %add453 = shl i32 %122, 2
  %shl454 = add i32 %add453, 644
  %and455 = and i32 %shl454, 1048572
  %123 = add nsw i32 %and455, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %123)
  %124 = icmp ult i32 %123, 9728
  %125 = add nsw i32 %and455, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %125)
  %126 = icmp ult i32 %125, 9728
  %127 = add nsw i32 %and455, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %127)
  %128 = icmp ult i32 %127, 1536
  br i1 %124, label %cond.true433.if.end519_crit_edge, label %if.else496

cond.true433.if.end519_crit_edge:                 ; preds = %cond.true433
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end519

if.else496:                                       ; preds = %cond.true433
  %129 = add nsw i32 %and455, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %129)
  %130 = icmp ult i32 %129, 1536
  br i1 %130, label %if.then498, label %if.else502

if.then498:                                       ; preds = %if.else496
  call void @__sanitizer_cov_trace_pc() #9
  %add501 = add nuw nsw i32 %and455, 67584
  br label %if.end519

if.else502:                                       ; preds = %if.else496
  br i1 %126, label %if.else502.if.end519_crit_edge, label %if.else508

if.else502.if.end519_crit_edge:                   ; preds = %if.else502
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end519

if.else508:                                       ; preds = %if.else502
  call void @__sanitizer_cov_trace_pc() #9
  %add513 = add nsw i32 %and455, -98304
  %spec.select47 = select i1 %128, i32 %add513, i32 %and455
  br label %if.end519

if.end519:                                        ; preds = %if.else508, %if.else502.if.end519_crit_edge, %if.then498, %cond.true433.if.end519_crit_edge
  %internal_reg_offset443.0 = phi i32 [ %add501, %if.then498 ], [ %spec.select47, %if.else508 ], [ %123, %cond.true433.if.end519_crit_edge ], [ %125, %if.else502.if.end519_crit_edge ]
  %131 = shl i32 %internal_reg_offset443.0, 14
  %shl522 = and i32 %131, -65536
  %or523 = or i32 %shl522, 1
  tail call void %118(ptr noundef %adev, i32 noundef %add442, i32 noundef %or523, i32 noundef 0, i32 noundef 16) #7
  br label %if.then707

cond.false524:                                    ; preds = %land.lhs.true427.cond.false524_crit_edge, %land.lhs.true422.cond.false524_crit_edge, %cond.end417.cond.false524_crit_edge
  %132 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %arrayidx2, align 4
  %arrayidx528 = getelementptr i32, ptr %133, i32 1
  %134 = ptrtoint ptr %arrayidx528 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %arrayidx528, align 4
  %add529 = add i32 %135, 17
  %add540 = shl i32 %135, 2
  %shl541 = add i32 %add540, 644
  %and542 = and i32 %shl541, 1048572
  %136 = add nsw i32 %and542, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %136)
  %137 = icmp ult i32 %136, 9728
  %138 = add nsw i32 %and542, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %138)
  %139 = icmp ult i32 %138, 9728
  %140 = add nsw i32 %and542, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %140)
  %141 = icmp ult i32 %140, 1536
  br i1 %137, label %cond.false524.if.end606_crit_edge, label %if.else583

cond.false524.if.end606_crit_edge:                ; preds = %cond.false524
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end606

if.else583:                                       ; preds = %cond.false524
  %142 = add nsw i32 %and542, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %142)
  %143 = icmp ult i32 %142, 1536
  br i1 %143, label %if.then585, label %if.else589

if.then585:                                       ; preds = %if.else583
  call void @__sanitizer_cov_trace_pc() #9
  %add588 = add nuw nsw i32 %and542, 67584
  br label %if.end606

if.else589:                                       ; preds = %if.else583
  br i1 %139, label %if.else589.if.end606_crit_edge, label %if.else595

if.else589.if.end606_crit_edge:                   ; preds = %if.else589
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end606

if.else595:                                       ; preds = %if.else589
  call void @__sanitizer_cov_trace_pc() #9
  %add600 = add nsw i32 %and542, -98304
  %spec.select48 = select i1 %141, i32 %add600, i32 %and542
  br label %if.end606

if.end606:                                        ; preds = %if.else595, %if.else589.if.end606_crit_edge, %if.then585, %cond.false524.if.end606_crit_edge
  %internal_reg_offset530.0 = phi i32 [ %add588, %if.then585 ], [ %spec.select48, %if.else595 ], [ %136, %cond.false524.if.end606_crit_edge ], [ %138, %if.else589.if.end606_crit_edge ]
  %144 = shl i32 %internal_reg_offset530.0, 14
  %shl609 = and i32 %144, -65536
  %or610 = or i32 %shl609, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add529, i32 noundef %or610, i32 noundef 0) #7
  br label %if.then707

if.else612:                                       ; preds = %if.else357, %if.else351.if.else612_crit_edge, %if.then347, %if.then.if.else612_crit_edge
  %internal_reg_offset292.0 = phi i32 [ %add350, %if.then347 ], [ %spec.select46, %if.else357 ], [ %45, %if.then.if.else612_crit_edge ], [ %47, %if.else351.if.else612_crit_edge ]
  %shr370 = lshr i32 %internal_reg_offset292.0, 2
  %145 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr = getelementptr i32, ptr %146, i32 1
  store ptr %incdec.ptr, ptr %dpg_sram_curr_addr, align 8
  %147 = ptrtoint ptr %146 to i32
  call void @__asan_store4_noabort(i32 %147)
  store i32 %shr370, ptr %146, align 4
  %148 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr379 = getelementptr i32, ptr %148, i32 1
  store ptr %incdec.ptr379, ptr %dpg_sram_curr_addr, align 8
  %149 = ptrtoint ptr %148 to i32
  call void @__asan_store4_noabort(i32 %149)
  store i32 535822848, ptr %148, align 4
  %150 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %arrayidx2, align 4
  %arrayidx622 = getelementptr i32, ptr %151, i32 1
  %152 = ptrtoint ptr %arrayidx622 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %arrayidx622, align 4
  %add623 = shl i32 %153, 2
  %shl624 = add i32 %add623, 644
  %and625 = and i32 %shl624, 1048572
  %154 = add nsw i32 %and625, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %154)
  %155 = icmp ult i32 %154, 9728
  %156 = add nsw i32 %and625, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %156)
  %157 = icmp ult i32 %156, 9728
  %158 = add nsw i32 %and625, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %158)
  %159 = icmp ult i32 %158, 1536
  br i1 %155, label %if.else612.if.else934_crit_edge, label %if.else666

if.else612.if.else934_crit_edge:                  ; preds = %if.else612
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else934

if.else666:                                       ; preds = %if.else612
  %160 = add nsw i32 %and625, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %160)
  %161 = icmp ult i32 %160, 1536
  br i1 %161, label %if.then668, label %if.else672

if.then668:                                       ; preds = %if.else666
  call void @__sanitizer_cov_trace_pc() #9
  %add671 = add nuw nsw i32 %and625, 67584
  br label %if.else934

if.else672:                                       ; preds = %if.else666
  br i1 %157, label %if.else672.if.else934_crit_edge, label %if.else678

if.else672.if.else934_crit_edge:                  ; preds = %if.else672
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else934

if.else678:                                       ; preds = %if.else672
  call void @__sanitizer_cov_trace_pc() #9
  %add683 = add nsw i32 %and625, -98304
  %spec.select49 = select i1 %159, i32 %add683, i32 %and625
  br label %if.else934

if.then707:                                       ; preds = %if.end606, %if.end519
  %162 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load i32, ptr %virt, align 8
  %and710 = and i32 %163, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and710)
  %tobool711.not = icmp eq i32 %and710, 0
  br i1 %tobool711.not, label %if.then707.cond.false733_crit_edge, label %land.lhs.true712

if.then707.cond.false733_crit_edge:               ; preds = %if.then707
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false733

land.lhs.true712:                                 ; preds = %if.then707
  %funcs715 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %164 = ptrtoint ptr %funcs715 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %funcs715, align 4
  %tobool716.not = icmp eq ptr %165, null
  br i1 %tobool716.not, label %land.lhs.true712.cond.false733_crit_edge, label %land.lhs.true717

land.lhs.true712.cond.false733_crit_edge:         ; preds = %land.lhs.true712
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false733

land.lhs.true717:                                 ; preds = %land.lhs.true712
  %sriov_wreg721 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %165, i32 0, i32 12
  %166 = ptrtoint ptr %sriov_wreg721 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %sriov_wreg721, align 4
  %tobool722.not = icmp eq ptr %167, null
  br i1 %tobool722.not, label %land.lhs.true717.cond.false733_crit_edge, label %cond.true723

land.lhs.true717.cond.false733_crit_edge:         ; preds = %land.lhs.true717
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false733

cond.true723:                                     ; preds = %land.lhs.true717
  call void @__sanitizer_cov_trace_pc() #9
  %168 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %arrayidx2, align 4
  %arrayidx731 = getelementptr i32, ptr %169, i32 1
  %170 = ptrtoint ptr %arrayidx731 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load i32, ptr %arrayidx731, align 4
  %add732 = add i32 %171, 18
  tail call void %167(ptr noundef %adev, i32 noundef %add732, i32 noundef 3175176, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end739

cond.false733:                                    ; preds = %land.lhs.true717.cond.false733_crit_edge, %land.lhs.true712.cond.false733_crit_edge, %if.then707.cond.false733_crit_edge
  %172 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %arrayidx2, align 4
  %arrayidx737 = getelementptr i32, ptr %173, i32 1
  %174 = ptrtoint ptr %arrayidx737 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %arrayidx737, align 4
  %add738 = add i32 %175, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add738, i32 noundef 3175176, i32 noundef 0) #7
  br label %cond.end739

cond.end739:                                      ; preds = %cond.false733, %cond.true723
  %176 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %virt, align 8
  %and742 = and i32 %177, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and742)
  %tobool743.not = icmp eq i32 %and742, 0
  br i1 %tobool743.not, label %cond.end739.cond.false846_crit_edge, label %land.lhs.true744

cond.end739.cond.false846_crit_edge:              ; preds = %cond.end739
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false846

land.lhs.true744:                                 ; preds = %cond.end739
  %funcs747 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %178 = ptrtoint ptr %funcs747 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %funcs747, align 4
  %tobool748.not = icmp eq ptr %179, null
  br i1 %tobool748.not, label %land.lhs.true744.cond.false846_crit_edge, label %land.lhs.true749

land.lhs.true744.cond.false846_crit_edge:         ; preds = %land.lhs.true744
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false846

land.lhs.true749:                                 ; preds = %land.lhs.true744
  %sriov_wreg753 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %179, i32 0, i32 12
  %180 = ptrtoint ptr %sriov_wreg753 to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %sriov_wreg753, align 4
  %tobool754.not = icmp eq ptr %181, null
  br i1 %tobool754.not, label %land.lhs.true749.cond.false846_crit_edge, label %cond.true755

land.lhs.true749.cond.false846_crit_edge:         ; preds = %land.lhs.true749
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false846

cond.true755:                                     ; preds = %land.lhs.true749
  %182 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %arrayidx2, align 4
  %arrayidx763 = getelementptr i32, ptr %183, i32 1
  %184 = ptrtoint ptr %arrayidx763 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load i32, ptr %arrayidx763, align 4
  %add764 = add i32 %185, 17
  %add775 = shl i32 %185, 2
  %shl776 = add i32 %add775, 4768
  %and777 = and i32 %shl776, 1048572
  %186 = add nsw i32 %and777, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %186)
  %187 = icmp ult i32 %186, 9728
  %188 = add nsw i32 %and777, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %188)
  %189 = icmp ult i32 %188, 9728
  %190 = add nsw i32 %and777, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %190)
  %191 = icmp ult i32 %190, 1536
  br i1 %187, label %cond.true755.if.end841_crit_edge, label %if.else818

cond.true755.if.end841_crit_edge:                 ; preds = %cond.true755
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end841

if.else818:                                       ; preds = %cond.true755
  %192 = add nsw i32 %and777, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %192)
  %193 = icmp ult i32 %192, 1536
  br i1 %193, label %if.then820, label %if.else824

if.then820:                                       ; preds = %if.else818
  call void @__sanitizer_cov_trace_pc() #9
  %add823 = add nuw nsw i32 %and777, 67584
  br label %if.end841

if.else824:                                       ; preds = %if.else818
  br i1 %189, label %if.else824.if.end841_crit_edge, label %if.else830

if.else824.if.end841_crit_edge:                   ; preds = %if.else824
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end841

if.else830:                                       ; preds = %if.else824
  call void @__sanitizer_cov_trace_pc() #9
  %add835 = add nsw i32 %and777, -98304
  %spec.select50 = select i1 %191, i32 %add835, i32 %and777
  br label %if.end841

if.end841:                                        ; preds = %if.else830, %if.else824.if.end841_crit_edge, %if.then820, %cond.true755.if.end841_crit_edge
  %internal_reg_offset765.0 = phi i32 [ %add823, %if.then820 ], [ %spec.select50, %if.else830 ], [ %186, %cond.true755.if.end841_crit_edge ], [ %188, %if.else824.if.end841_crit_edge ]
  %194 = shl i32 %internal_reg_offset765.0, 14
  %shl844 = and i32 %194, -65536
  %or845 = or i32 %shl844, 1
  tail call void %181(ptr noundef %adev, i32 noundef %add764, i32 noundef %or845, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1029

cond.false846:                                    ; preds = %land.lhs.true749.cond.false846_crit_edge, %land.lhs.true744.cond.false846_crit_edge, %cond.end739.cond.false846_crit_edge
  %195 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %195)
  %196 = load ptr, ptr %arrayidx2, align 4
  %arrayidx850 = getelementptr i32, ptr %196, i32 1
  %197 = ptrtoint ptr %arrayidx850 to i32
  call void @__asan_load4_noabort(i32 %197)
  %198 = load i32, ptr %arrayidx850, align 4
  %add851 = add i32 %198, 17
  %add862 = shl i32 %198, 2
  %shl863 = add i32 %add862, 4768
  %and864 = and i32 %shl863, 1048572
  %199 = add nsw i32 %and864, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %199)
  %200 = icmp ult i32 %199, 9728
  %201 = add nsw i32 %and864, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %201)
  %202 = icmp ult i32 %201, 9728
  %203 = add nsw i32 %and864, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %203)
  %204 = icmp ult i32 %203, 1536
  br i1 %200, label %cond.false846.if.end928_crit_edge, label %if.else905

cond.false846.if.end928_crit_edge:                ; preds = %cond.false846
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end928

if.else905:                                       ; preds = %cond.false846
  %205 = add nsw i32 %and864, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %205)
  %206 = icmp ult i32 %205, 1536
  br i1 %206, label %if.then907, label %if.else911

if.then907:                                       ; preds = %if.else905
  call void @__sanitizer_cov_trace_pc() #9
  %add910 = add nuw nsw i32 %and864, 67584
  br label %if.end928

if.else911:                                       ; preds = %if.else905
  br i1 %202, label %if.else911.if.end928_crit_edge, label %if.else917

if.else911.if.end928_crit_edge:                   ; preds = %if.else911
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end928

if.else917:                                       ; preds = %if.else911
  call void @__sanitizer_cov_trace_pc() #9
  %add922 = add nsw i32 %and864, -98304
  %spec.select51 = select i1 %204, i32 %add922, i32 %and864
  br label %if.end928

if.end928:                                        ; preds = %if.else917, %if.else911.if.end928_crit_edge, %if.then907, %cond.false846.if.end928_crit_edge
  %internal_reg_offset852.0 = phi i32 [ %add910, %if.then907 ], [ %spec.select51, %if.else917 ], [ %199, %cond.false846.if.end928_crit_edge ], [ %201, %if.else911.if.end928_crit_edge ]
  %207 = shl i32 %internal_reg_offset852.0, 14
  %shl931 = and i32 %207, -65536
  %or932 = or i32 %shl931, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add851, i32 noundef %or932, i32 noundef 0) #7
  br label %if.then1029

if.else934:                                       ; preds = %if.else678, %if.else672.if.else934_crit_edge, %if.then668, %if.else612.if.else934_crit_edge
  %internal_reg_offset613.0 = phi i32 [ %add671, %if.then668 ], [ %spec.select49, %if.else678 ], [ %154, %if.else612.if.else934_crit_edge ], [ %156, %if.else672.if.else934_crit_edge ]
  %shr691 = lshr i32 %internal_reg_offset613.0, 2
  %208 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr696 = getelementptr i32, ptr %209, i32 1
  store ptr %incdec.ptr696, ptr %dpg_sram_curr_addr, align 8
  %210 = ptrtoint ptr %209 to i32
  call void @__asan_store4_noabort(i32 %210)
  store i32 %shr691, ptr %209, align 4
  %211 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr701 = getelementptr i32, ptr %211, i32 1
  store ptr %incdec.ptr701, ptr %dpg_sram_curr_addr, align 8
  %212 = ptrtoint ptr %211 to i32
  call void @__asan_store4_noabort(i32 %212)
  store i32 0, ptr %211, align 4
  %213 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %213)
  %214 = load ptr, ptr %arrayidx2, align 4
  %arrayidx944 = getelementptr i32, ptr %214, i32 1
  %215 = ptrtoint ptr %arrayidx944 to i32
  call void @__asan_load4_noabort(i32 %215)
  %216 = load i32, ptr %arrayidx944, align 4
  %add945 = shl i32 %216, 2
  %shl946 = add i32 %add945, 4768
  %and947 = and i32 %shl946, 1048572
  %217 = add nsw i32 %and947, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %217)
  %218 = icmp ult i32 %217, 9728
  %219 = add nsw i32 %and947, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %219)
  %220 = icmp ult i32 %219, 9728
  %221 = add nsw i32 %and947, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %221)
  %222 = icmp ult i32 %221, 1536
  br i1 %218, label %if.else934.if.else1256_crit_edge, label %if.else988

if.else934.if.else1256_crit_edge:                 ; preds = %if.else934
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1256

if.else988:                                       ; preds = %if.else934
  %223 = add nsw i32 %and947, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %223)
  %224 = icmp ult i32 %223, 1536
  br i1 %224, label %if.then990, label %if.else994

if.then990:                                       ; preds = %if.else988
  call void @__sanitizer_cov_trace_pc() #9
  %add993 = add nuw nsw i32 %and947, 67584
  br label %if.else1256

if.else994:                                       ; preds = %if.else988
  br i1 %220, label %if.else994.if.else1256_crit_edge, label %if.else1000

if.else994.if.else1256_crit_edge:                 ; preds = %if.else994
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1256

if.else1000:                                      ; preds = %if.else994
  call void @__sanitizer_cov_trace_pc() #9
  %add1005 = add nsw i32 %and947, -98304
  %spec.select52 = select i1 %222, i32 %add1005, i32 %and947
  br label %if.else1256

if.then1029:                                      ; preds = %if.end928, %if.end841
  %225 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %225)
  %226 = load i32, ptr %virt, align 8
  %and1032 = and i32 %226, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1032)
  %tobool1033.not = icmp eq i32 %and1032, 0
  br i1 %tobool1033.not, label %if.then1029.cond.false1055_crit_edge, label %land.lhs.true1034

if.then1029.cond.false1055_crit_edge:             ; preds = %if.then1029
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055

land.lhs.true1034:                                ; preds = %if.then1029
  %funcs1037 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %227 = ptrtoint ptr %funcs1037 to i32
  call void @__asan_load4_noabort(i32 %227)
  %228 = load ptr, ptr %funcs1037, align 4
  %tobool1038.not = icmp eq ptr %228, null
  br i1 %tobool1038.not, label %land.lhs.true1034.cond.false1055_crit_edge, label %land.lhs.true1039

land.lhs.true1034.cond.false1055_crit_edge:       ; preds = %land.lhs.true1034
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055

land.lhs.true1039:                                ; preds = %land.lhs.true1034
  %sriov_wreg1043 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %228, i32 0, i32 12
  %229 = ptrtoint ptr %sriov_wreg1043 to i32
  call void @__asan_load4_noabort(i32 %229)
  %230 = load ptr, ptr %sriov_wreg1043, align 4
  %tobool1044.not = icmp eq ptr %230, null
  br i1 %tobool1044.not, label %land.lhs.true1039.cond.false1055_crit_edge, label %cond.true1045

land.lhs.true1039.cond.false1055_crit_edge:       ; preds = %land.lhs.true1039
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1055

cond.true1045:                                    ; preds = %land.lhs.true1039
  call void @__sanitizer_cov_trace_pc() #9
  %231 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %231)
  %232 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1053 = getelementptr i32, ptr %232, i32 1
  %233 = ptrtoint ptr %arrayidx1053 to i32
  call void @__asan_load4_noabort(i32 %233)
  %234 = load i32, ptr %arrayidx1053, align 4
  %add1054 = add i32 %234, 18
  tail call void %230(ptr noundef %adev, i32 noundef %add1054, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1061

cond.false1055:                                   ; preds = %land.lhs.true1039.cond.false1055_crit_edge, %land.lhs.true1034.cond.false1055_crit_edge, %if.then1029.cond.false1055_crit_edge
  %235 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %235)
  %236 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1059 = getelementptr i32, ptr %236, i32 1
  %237 = ptrtoint ptr %arrayidx1059 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load i32, ptr %arrayidx1059, align 4
  %add1060 = add i32 %238, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1060, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end1061

cond.end1061:                                     ; preds = %cond.false1055, %cond.true1045
  %239 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %virt, align 8
  %and1064 = and i32 %240, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1064)
  %tobool1065.not = icmp eq i32 %and1064, 0
  br i1 %tobool1065.not, label %cond.end1061.cond.false1168_crit_edge, label %land.lhs.true1066

cond.end1061.cond.false1168_crit_edge:            ; preds = %cond.end1061
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1168

land.lhs.true1066:                                ; preds = %cond.end1061
  %funcs1069 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %241 = ptrtoint ptr %funcs1069 to i32
  call void @__asan_load4_noabort(i32 %241)
  %242 = load ptr, ptr %funcs1069, align 4
  %tobool1070.not = icmp eq ptr %242, null
  br i1 %tobool1070.not, label %land.lhs.true1066.cond.false1168_crit_edge, label %land.lhs.true1071

land.lhs.true1066.cond.false1168_crit_edge:       ; preds = %land.lhs.true1066
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1168

land.lhs.true1071:                                ; preds = %land.lhs.true1066
  %sriov_wreg1075 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %242, i32 0, i32 12
  %243 = ptrtoint ptr %sriov_wreg1075 to i32
  call void @__asan_load4_noabort(i32 %243)
  %244 = load ptr, ptr %sriov_wreg1075, align 4
  %tobool1076.not = icmp eq ptr %244, null
  br i1 %tobool1076.not, label %land.lhs.true1071.cond.false1168_crit_edge, label %cond.true1077

land.lhs.true1071.cond.false1168_crit_edge:       ; preds = %land.lhs.true1071
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1168

cond.true1077:                                    ; preds = %land.lhs.true1071
  %245 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %245)
  %246 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1085 = getelementptr i32, ptr %246, i32 1
  %247 = ptrtoint ptr %arrayidx1085 to i32
  call void @__asan_load4_noabort(i32 %247)
  %248 = load i32, ptr %arrayidx1085, align 4
  %add1086 = add i32 %248, 17
  %add1097 = shl i32 %248, 2
  %shl1098 = add i32 %add1097, 2864
  %and1099 = and i32 %shl1098, 1048572
  %249 = add nsw i32 %and1099, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %249)
  %250 = icmp ult i32 %249, 9728
  %251 = add nsw i32 %and1099, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %251)
  %252 = icmp ult i32 %251, 9728
  %253 = add nsw i32 %and1099, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %253)
  %254 = icmp ult i32 %253, 1536
  br i1 %250, label %cond.true1077.if.end1163_crit_edge, label %if.else1140

cond.true1077.if.end1163_crit_edge:               ; preds = %cond.true1077
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1163

if.else1140:                                      ; preds = %cond.true1077
  %255 = add nsw i32 %and1099, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %255)
  %256 = icmp ult i32 %255, 1536
  br i1 %256, label %if.then1142, label %if.else1146

if.then1142:                                      ; preds = %if.else1140
  call void @__sanitizer_cov_trace_pc() #9
  %add1145 = add nuw nsw i32 %and1099, 67584
  br label %if.end1163

if.else1146:                                      ; preds = %if.else1140
  br i1 %252, label %if.else1146.if.end1163_crit_edge, label %if.else1152

if.else1146.if.end1163_crit_edge:                 ; preds = %if.else1146
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1163

if.else1152:                                      ; preds = %if.else1146
  call void @__sanitizer_cov_trace_pc() #9
  %add1157 = add nsw i32 %and1099, -98304
  %spec.select53 = select i1 %254, i32 %add1157, i32 %and1099
  br label %if.end1163

if.end1163:                                       ; preds = %if.else1152, %if.else1146.if.end1163_crit_edge, %if.then1142, %cond.true1077.if.end1163_crit_edge
  %internal_reg_offset1087.0 = phi i32 [ %add1145, %if.then1142 ], [ %spec.select53, %if.else1152 ], [ %249, %cond.true1077.if.end1163_crit_edge ], [ %251, %if.else1146.if.end1163_crit_edge ]
  %257 = shl i32 %internal_reg_offset1087.0, 14
  %shl1166 = and i32 %257, -65536
  %or1167 = or i32 %shl1166, 1
  tail call void %244(ptr noundef %adev, i32 noundef %add1086, i32 noundef %or1167, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1351

cond.false1168:                                   ; preds = %land.lhs.true1071.cond.false1168_crit_edge, %land.lhs.true1066.cond.false1168_crit_edge, %cond.end1061.cond.false1168_crit_edge
  %258 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1172 = getelementptr i32, ptr %259, i32 1
  %260 = ptrtoint ptr %arrayidx1172 to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load i32, ptr %arrayidx1172, align 4
  %add1173 = add i32 %261, 17
  %add1184 = shl i32 %261, 2
  %shl1185 = add i32 %add1184, 2864
  %and1186 = and i32 %shl1185, 1048572
  %262 = add nsw i32 %and1186, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %262)
  %263 = icmp ult i32 %262, 9728
  %264 = add nsw i32 %and1186, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %264)
  %265 = icmp ult i32 %264, 9728
  %266 = add nsw i32 %and1186, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %266)
  %267 = icmp ult i32 %266, 1536
  br i1 %263, label %cond.false1168.if.end1250_crit_edge, label %if.else1227

cond.false1168.if.end1250_crit_edge:              ; preds = %cond.false1168
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1250

if.else1227:                                      ; preds = %cond.false1168
  %268 = add nsw i32 %and1186, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %268)
  %269 = icmp ult i32 %268, 1536
  br i1 %269, label %if.then1229, label %if.else1233

if.then1229:                                      ; preds = %if.else1227
  call void @__sanitizer_cov_trace_pc() #9
  %add1232 = add nuw nsw i32 %and1186, 67584
  br label %if.end1250

if.else1233:                                      ; preds = %if.else1227
  br i1 %265, label %if.else1233.if.end1250_crit_edge, label %if.else1239

if.else1233.if.end1250_crit_edge:                 ; preds = %if.else1233
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1250

if.else1239:                                      ; preds = %if.else1233
  call void @__sanitizer_cov_trace_pc() #9
  %add1244 = add nsw i32 %and1186, -98304
  %spec.select54 = select i1 %267, i32 %add1244, i32 %and1186
  br label %if.end1250

if.end1250:                                       ; preds = %if.else1239, %if.else1233.if.end1250_crit_edge, %if.then1229, %cond.false1168.if.end1250_crit_edge
  %internal_reg_offset1174.0 = phi i32 [ %add1232, %if.then1229 ], [ %spec.select54, %if.else1239 ], [ %262, %cond.false1168.if.end1250_crit_edge ], [ %264, %if.else1233.if.end1250_crit_edge ]
  %270 = shl i32 %internal_reg_offset1174.0, 14
  %shl1253 = and i32 %270, -65536
  %or1254 = or i32 %shl1253, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1173, i32 noundef %or1254, i32 noundef 0) #7
  br label %if.then1351

if.else1256:                                      ; preds = %if.else1000, %if.else994.if.else1256_crit_edge, %if.then990, %if.else934.if.else1256_crit_edge
  %internal_reg_offset935.0 = phi i32 [ %add993, %if.then990 ], [ %spec.select52, %if.else1000 ], [ %217, %if.else934.if.else1256_crit_edge ], [ %219, %if.else994.if.else1256_crit_edge ]
  %shr1013 = lshr i32 %internal_reg_offset935.0, 2
  %271 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %271)
  %272 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1018 = getelementptr i32, ptr %272, i32 1
  store ptr %incdec.ptr1018, ptr %dpg_sram_curr_addr, align 8
  %273 = ptrtoint ptr %272 to i32
  call void @__asan_store4_noabort(i32 %273)
  store i32 %shr1013, ptr %272, align 4
  %274 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1023 = getelementptr i32, ptr %274, i32 1
  store ptr %incdec.ptr1023, ptr %dpg_sram_curr_addr, align 8
  %275 = ptrtoint ptr %274 to i32
  call void @__asan_store4_noabort(i32 %275)
  store i32 3175176, ptr %274, align 4
  %276 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1266 = getelementptr i32, ptr %277, i32 1
  %278 = ptrtoint ptr %arrayidx1266 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load i32, ptr %arrayidx1266, align 4
  %add1267 = shl i32 %279, 2
  %shl1268 = add i32 %add1267, 2864
  %and1269 = and i32 %shl1268, 1048572
  %280 = add nsw i32 %and1269, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %280)
  %281 = icmp ult i32 %280, 9728
  %282 = add nsw i32 %and1269, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %282)
  %283 = icmp ult i32 %282, 9728
  %284 = add nsw i32 %and1269, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %284)
  %285 = icmp ult i32 %284, 1536
  br i1 %281, label %if.else1256.if.else1578_crit_edge, label %if.else1310

if.else1256.if.else1578_crit_edge:                ; preds = %if.else1256
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1578

if.else1310:                                      ; preds = %if.else1256
  %286 = add nsw i32 %and1269, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %286)
  %287 = icmp ult i32 %286, 1536
  br i1 %287, label %if.then1312, label %if.else1316

if.then1312:                                      ; preds = %if.else1310
  call void @__sanitizer_cov_trace_pc() #9
  %add1315 = add nuw nsw i32 %and1269, 67584
  br label %if.else1578

if.else1316:                                      ; preds = %if.else1310
  br i1 %283, label %if.else1316.if.else1578_crit_edge, label %if.else1322

if.else1316.if.else1578_crit_edge:                ; preds = %if.else1316
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1578

if.else1322:                                      ; preds = %if.else1316
  call void @__sanitizer_cov_trace_pc() #9
  %add1327 = add nsw i32 %and1269, -98304
  %spec.select55 = select i1 %285, i32 %add1327, i32 %and1269
  br label %if.else1578

if.then1351:                                      ; preds = %if.end1250, %if.end1163
  %288 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load i32, ptr %virt, align 8
  %and1354 = and i32 %289, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1354)
  %tobool1355.not = icmp eq i32 %and1354, 0
  br i1 %tobool1355.not, label %if.then1351.cond.false1377_crit_edge, label %land.lhs.true1356

if.then1351.cond.false1377_crit_edge:             ; preds = %if.then1351
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1377

land.lhs.true1356:                                ; preds = %if.then1351
  %funcs1359 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %290 = ptrtoint ptr %funcs1359 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %funcs1359, align 4
  %tobool1360.not = icmp eq ptr %291, null
  br i1 %tobool1360.not, label %land.lhs.true1356.cond.false1377_crit_edge, label %land.lhs.true1361

land.lhs.true1356.cond.false1377_crit_edge:       ; preds = %land.lhs.true1356
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1377

land.lhs.true1361:                                ; preds = %land.lhs.true1356
  %sriov_wreg1365 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %291, i32 0, i32 12
  %292 = ptrtoint ptr %sriov_wreg1365 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load ptr, ptr %sriov_wreg1365, align 4
  %tobool1366.not = icmp eq ptr %293, null
  br i1 %tobool1366.not, label %land.lhs.true1361.cond.false1377_crit_edge, label %cond.true1367

land.lhs.true1361.cond.false1377_crit_edge:       ; preds = %land.lhs.true1361
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1377

cond.true1367:                                    ; preds = %land.lhs.true1361
  call void @__sanitizer_cov_trace_pc() #9
  %294 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1375 = getelementptr i32, ptr %295, i32 1
  %296 = ptrtoint ptr %arrayidx1375 to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load i32, ptr %arrayidx1375, align 4
  %add1376 = add i32 %297, 18
  tail call void %293(ptr noundef %adev, i32 noundef %add1376, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1383

cond.false1377:                                   ; preds = %land.lhs.true1361.cond.false1377_crit_edge, %land.lhs.true1356.cond.false1377_crit_edge, %if.then1351.cond.false1377_crit_edge
  %298 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1381 = getelementptr i32, ptr %299, i32 1
  %300 = ptrtoint ptr %arrayidx1381 to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load i32, ptr %arrayidx1381, align 4
  %add1382 = add i32 %301, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1382, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end1383

cond.end1383:                                     ; preds = %cond.false1377, %cond.true1367
  %302 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load i32, ptr %virt, align 8
  %and1386 = and i32 %303, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1386)
  %tobool1387.not = icmp eq i32 %and1386, 0
  br i1 %tobool1387.not, label %cond.end1383.cond.false1490_crit_edge, label %land.lhs.true1388

cond.end1383.cond.false1490_crit_edge:            ; preds = %cond.end1383
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1490

land.lhs.true1388:                                ; preds = %cond.end1383
  %funcs1391 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %304 = ptrtoint ptr %funcs1391 to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load ptr, ptr %funcs1391, align 4
  %tobool1392.not = icmp eq ptr %305, null
  br i1 %tobool1392.not, label %land.lhs.true1388.cond.false1490_crit_edge, label %land.lhs.true1393

land.lhs.true1388.cond.false1490_crit_edge:       ; preds = %land.lhs.true1388
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1490

land.lhs.true1393:                                ; preds = %land.lhs.true1388
  %sriov_wreg1397 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %305, i32 0, i32 12
  %306 = ptrtoint ptr %sriov_wreg1397 to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load ptr, ptr %sriov_wreg1397, align 4
  %tobool1398.not = icmp eq ptr %307, null
  br i1 %tobool1398.not, label %land.lhs.true1393.cond.false1490_crit_edge, label %cond.true1399

land.lhs.true1393.cond.false1490_crit_edge:       ; preds = %land.lhs.true1393
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1490

cond.true1399:                                    ; preds = %land.lhs.true1393
  %308 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1407 = getelementptr i32, ptr %309, i32 1
  %310 = ptrtoint ptr %arrayidx1407 to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load i32, ptr %arrayidx1407, align 4
  %add1408 = add i32 %311, 17
  %add1419 = shl i32 %311, 2
  %shl1420 = add i32 %add1419, 2872
  %and1421 = and i32 %shl1420, 1048572
  %312 = add nsw i32 %and1421, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %312)
  %313 = icmp ult i32 %312, 9728
  %314 = add nsw i32 %and1421, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %314)
  %315 = icmp ult i32 %314, 9728
  %316 = add nsw i32 %and1421, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %316)
  %317 = icmp ult i32 %316, 1536
  br i1 %313, label %cond.true1399.if.end1485_crit_edge, label %if.else1462

cond.true1399.if.end1485_crit_edge:               ; preds = %cond.true1399
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1485

if.else1462:                                      ; preds = %cond.true1399
  %318 = add nsw i32 %and1421, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %318)
  %319 = icmp ult i32 %318, 1536
  br i1 %319, label %if.then1464, label %if.else1468

if.then1464:                                      ; preds = %if.else1462
  call void @__sanitizer_cov_trace_pc() #9
  %add1467 = add nuw nsw i32 %and1421, 67584
  br label %if.end1485

if.else1468:                                      ; preds = %if.else1462
  br i1 %315, label %if.else1468.if.end1485_crit_edge, label %if.else1474

if.else1468.if.end1485_crit_edge:                 ; preds = %if.else1468
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1485

if.else1474:                                      ; preds = %if.else1468
  call void @__sanitizer_cov_trace_pc() #9
  %add1479 = add nsw i32 %and1421, -98304
  %spec.select56 = select i1 %317, i32 %add1479, i32 %and1421
  br label %if.end1485

if.end1485:                                       ; preds = %if.else1474, %if.else1468.if.end1485_crit_edge, %if.then1464, %cond.true1399.if.end1485_crit_edge
  %internal_reg_offset1409.0 = phi i32 [ %add1467, %if.then1464 ], [ %spec.select56, %if.else1474 ], [ %312, %cond.true1399.if.end1485_crit_edge ], [ %314, %if.else1468.if.end1485_crit_edge ]
  %320 = shl i32 %internal_reg_offset1409.0, 14
  %shl1488 = and i32 %320, -65536
  %or1489 = or i32 %shl1488, 1
  tail call void %307(ptr noundef %adev, i32 noundef %add1408, i32 noundef %or1489, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1673

cond.false1490:                                   ; preds = %land.lhs.true1393.cond.false1490_crit_edge, %land.lhs.true1388.cond.false1490_crit_edge, %cond.end1383.cond.false1490_crit_edge
  %321 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %321)
  %322 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1494 = getelementptr i32, ptr %322, i32 1
  %323 = ptrtoint ptr %arrayidx1494 to i32
  call void @__asan_load4_noabort(i32 %323)
  %324 = load i32, ptr %arrayidx1494, align 4
  %add1495 = add i32 %324, 17
  %add1506 = shl i32 %324, 2
  %shl1507 = add i32 %add1506, 2872
  %and1508 = and i32 %shl1507, 1048572
  %325 = add nsw i32 %and1508, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %325)
  %326 = icmp ult i32 %325, 9728
  %327 = add nsw i32 %and1508, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %327)
  %328 = icmp ult i32 %327, 9728
  %329 = add nsw i32 %and1508, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %329)
  %330 = icmp ult i32 %329, 1536
  br i1 %326, label %cond.false1490.if.end1572_crit_edge, label %if.else1549

cond.false1490.if.end1572_crit_edge:              ; preds = %cond.false1490
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1572

if.else1549:                                      ; preds = %cond.false1490
  %331 = add nsw i32 %and1508, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %331)
  %332 = icmp ult i32 %331, 1536
  br i1 %332, label %if.then1551, label %if.else1555

if.then1551:                                      ; preds = %if.else1549
  call void @__sanitizer_cov_trace_pc() #9
  %add1554 = add nuw nsw i32 %and1508, 67584
  br label %if.end1572

if.else1555:                                      ; preds = %if.else1549
  br i1 %328, label %if.else1555.if.end1572_crit_edge, label %if.else1561

if.else1555.if.end1572_crit_edge:                 ; preds = %if.else1555
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1572

if.else1561:                                      ; preds = %if.else1555
  call void @__sanitizer_cov_trace_pc() #9
  %add1566 = add nsw i32 %and1508, -98304
  %spec.select57 = select i1 %330, i32 %add1566, i32 %and1508
  br label %if.end1572

if.end1572:                                       ; preds = %if.else1561, %if.else1555.if.end1572_crit_edge, %if.then1551, %cond.false1490.if.end1572_crit_edge
  %internal_reg_offset1496.0 = phi i32 [ %add1554, %if.then1551 ], [ %spec.select57, %if.else1561 ], [ %325, %cond.false1490.if.end1572_crit_edge ], [ %327, %if.else1555.if.end1572_crit_edge ]
  %333 = shl i32 %internal_reg_offset1496.0, 14
  %shl1575 = and i32 %333, -65536
  %or1576 = or i32 %shl1575, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1495, i32 noundef %or1576, i32 noundef 0) #7
  br label %if.then1673

if.else1578:                                      ; preds = %if.else1322, %if.else1316.if.else1578_crit_edge, %if.then1312, %if.else1256.if.else1578_crit_edge
  %internal_reg_offset1257.0 = phi i32 [ %add1315, %if.then1312 ], [ %spec.select55, %if.else1322 ], [ %280, %if.else1256.if.else1578_crit_edge ], [ %282, %if.else1316.if.else1578_crit_edge ]
  %shr1335 = lshr i32 %internal_reg_offset1257.0, 2
  %334 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %334)
  %335 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1340 = getelementptr i32, ptr %335, i32 1
  store ptr %incdec.ptr1340, ptr %dpg_sram_curr_addr, align 8
  %336 = ptrtoint ptr %335 to i32
  call void @__asan_store4_noabort(i32 %336)
  store i32 %shr1335, ptr %335, align 4
  %337 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1345 = getelementptr i32, ptr %337, i32 1
  store ptr %incdec.ptr1345, ptr %dpg_sram_curr_addr, align 8
  %338 = ptrtoint ptr %337 to i32
  call void @__asan_store4_noabort(i32 %338)
  store i32 16, ptr %337, align 4
  %339 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %339)
  %340 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1588 = getelementptr i32, ptr %340, i32 1
  %341 = ptrtoint ptr %arrayidx1588 to i32
  call void @__asan_load4_noabort(i32 %341)
  %342 = load i32, ptr %arrayidx1588, align 4
  %add1589 = shl i32 %342, 2
  %shl1590 = add i32 %add1589, 2872
  %and1591 = and i32 %shl1590, 1048572
  %343 = add nsw i32 %and1591, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %343)
  %344 = icmp ult i32 %343, 9728
  %345 = add nsw i32 %and1591, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %345)
  %346 = icmp ult i32 %345, 9728
  %347 = add nsw i32 %and1591, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %347)
  %348 = icmp ult i32 %347, 1536
  br i1 %344, label %if.else1578.if.else1900_crit_edge, label %if.else1632

if.else1578.if.else1900_crit_edge:                ; preds = %if.else1578
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1900

if.else1632:                                      ; preds = %if.else1578
  %349 = add nsw i32 %and1591, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %349)
  %350 = icmp ult i32 %349, 1536
  br i1 %350, label %if.then1634, label %if.else1638

if.then1634:                                      ; preds = %if.else1632
  call void @__sanitizer_cov_trace_pc() #9
  %add1637 = add nuw nsw i32 %and1591, 67584
  br label %if.else1900

if.else1638:                                      ; preds = %if.else1632
  br i1 %346, label %if.else1638.if.else1900_crit_edge, label %if.else1644

if.else1638.if.else1900_crit_edge:                ; preds = %if.else1638
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1900

if.else1644:                                      ; preds = %if.else1638
  call void @__sanitizer_cov_trace_pc() #9
  %add1649 = add nsw i32 %and1591, -98304
  %spec.select58 = select i1 %348, i32 %add1649, i32 %and1591
  br label %if.else1900

if.then1673:                                      ; preds = %if.end1572, %if.end1485
  %351 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %351)
  %352 = load i32, ptr %virt, align 8
  %and1676 = and i32 %352, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1676)
  %tobool1677.not = icmp eq i32 %and1676, 0
  br i1 %tobool1677.not, label %if.then1673.cond.false1699_crit_edge, label %land.lhs.true1678

if.then1673.cond.false1699_crit_edge:             ; preds = %if.then1673
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1699

land.lhs.true1678:                                ; preds = %if.then1673
  %funcs1681 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %353 = ptrtoint ptr %funcs1681 to i32
  call void @__asan_load4_noabort(i32 %353)
  %354 = load ptr, ptr %funcs1681, align 4
  %tobool1682.not = icmp eq ptr %354, null
  br i1 %tobool1682.not, label %land.lhs.true1678.cond.false1699_crit_edge, label %land.lhs.true1683

land.lhs.true1678.cond.false1699_crit_edge:       ; preds = %land.lhs.true1678
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1699

land.lhs.true1683:                                ; preds = %land.lhs.true1678
  %sriov_wreg1687 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %354, i32 0, i32 12
  %355 = ptrtoint ptr %sriov_wreg1687 to i32
  call void @__asan_load4_noabort(i32 %355)
  %356 = load ptr, ptr %sriov_wreg1687, align 4
  %tobool1688.not = icmp eq ptr %356, null
  br i1 %tobool1688.not, label %land.lhs.true1683.cond.false1699_crit_edge, label %cond.true1689

land.lhs.true1683.cond.false1699_crit_edge:       ; preds = %land.lhs.true1683
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1699

cond.true1689:                                    ; preds = %land.lhs.true1683
  call void @__sanitizer_cov_trace_pc() #9
  %357 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %357)
  %358 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1697 = getelementptr i32, ptr %358, i32 1
  %359 = ptrtoint ptr %arrayidx1697 to i32
  call void @__asan_load4_noabort(i32 %359)
  %360 = load i32, ptr %arrayidx1697, align 4
  %add1698 = add i32 %360, 18
  tail call void %356(ptr noundef %adev, i32 noundef %add1698, i32 noundef 67903552, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1705

cond.false1699:                                   ; preds = %land.lhs.true1683.cond.false1699_crit_edge, %land.lhs.true1678.cond.false1699_crit_edge, %if.then1673.cond.false1699_crit_edge
  %361 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %361)
  %362 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1703 = getelementptr i32, ptr %362, i32 1
  %363 = ptrtoint ptr %arrayidx1703 to i32
  call void @__asan_load4_noabort(i32 %363)
  %364 = load i32, ptr %arrayidx1703, align 4
  %add1704 = add i32 %364, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1704, i32 noundef 67903552, i32 noundef 0) #7
  br label %cond.end1705

cond.end1705:                                     ; preds = %cond.false1699, %cond.true1689
  %365 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %365)
  %366 = load i32, ptr %virt, align 8
  %and1708 = and i32 %366, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1708)
  %tobool1709.not = icmp eq i32 %and1708, 0
  br i1 %tobool1709.not, label %cond.end1705.cond.false1812_crit_edge, label %land.lhs.true1710

cond.end1705.cond.false1812_crit_edge:            ; preds = %cond.end1705
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1812

land.lhs.true1710:                                ; preds = %cond.end1705
  %funcs1713 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %367 = ptrtoint ptr %funcs1713 to i32
  call void @__asan_load4_noabort(i32 %367)
  %368 = load ptr, ptr %funcs1713, align 4
  %tobool1714.not = icmp eq ptr %368, null
  br i1 %tobool1714.not, label %land.lhs.true1710.cond.false1812_crit_edge, label %land.lhs.true1715

land.lhs.true1710.cond.false1812_crit_edge:       ; preds = %land.lhs.true1710
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1812

land.lhs.true1715:                                ; preds = %land.lhs.true1710
  %sriov_wreg1719 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %368, i32 0, i32 12
  %369 = ptrtoint ptr %sriov_wreg1719 to i32
  call void @__asan_load4_noabort(i32 %369)
  %370 = load ptr, ptr %sriov_wreg1719, align 4
  %tobool1720.not = icmp eq ptr %370, null
  br i1 %tobool1720.not, label %land.lhs.true1715.cond.false1812_crit_edge, label %cond.true1721

land.lhs.true1715.cond.false1812_crit_edge:       ; preds = %land.lhs.true1715
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1812

cond.true1721:                                    ; preds = %land.lhs.true1715
  %371 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %371)
  %372 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1729 = getelementptr i32, ptr %372, i32 1
  %373 = ptrtoint ptr %arrayidx1729 to i32
  call void @__asan_load4_noabort(i32 %373)
  %374 = load i32, ptr %arrayidx1729, align 4
  %add1730 = add i32 %374, 17
  %add1741 = shl i32 %374, 2
  %shl1742 = add i32 %add1741, 2880
  %and1743 = and i32 %shl1742, 1048572
  %375 = add nsw i32 %and1743, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %375)
  %376 = icmp ult i32 %375, 9728
  %377 = add nsw i32 %and1743, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %377)
  %378 = icmp ult i32 %377, 9728
  %379 = add nsw i32 %and1743, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %379)
  %380 = icmp ult i32 %379, 1536
  br i1 %376, label %cond.true1721.if.end1807_crit_edge, label %if.else1784

cond.true1721.if.end1807_crit_edge:               ; preds = %cond.true1721
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1807

if.else1784:                                      ; preds = %cond.true1721
  %381 = add nsw i32 %and1743, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %381)
  %382 = icmp ult i32 %381, 1536
  br i1 %382, label %if.then1786, label %if.else1790

if.then1786:                                      ; preds = %if.else1784
  call void @__sanitizer_cov_trace_pc() #9
  %add1789 = add nuw nsw i32 %and1743, 67584
  br label %if.end1807

if.else1790:                                      ; preds = %if.else1784
  br i1 %378, label %if.else1790.if.end1807_crit_edge, label %if.else1796

if.else1790.if.end1807_crit_edge:                 ; preds = %if.else1790
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1807

if.else1796:                                      ; preds = %if.else1790
  call void @__sanitizer_cov_trace_pc() #9
  %add1801 = add nsw i32 %and1743, -98304
  %spec.select59 = select i1 %380, i32 %add1801, i32 %and1743
  br label %if.end1807

if.end1807:                                       ; preds = %if.else1796, %if.else1790.if.end1807_crit_edge, %if.then1786, %cond.true1721.if.end1807_crit_edge
  %internal_reg_offset1731.0 = phi i32 [ %add1789, %if.then1786 ], [ %spec.select59, %if.else1796 ], [ %375, %cond.true1721.if.end1807_crit_edge ], [ %377, %if.else1790.if.end1807_crit_edge ]
  %383 = shl i32 %internal_reg_offset1731.0, 14
  %shl1810 = and i32 %383, -65536
  %or1811 = or i32 %shl1810, 1
  tail call void %370(ptr noundef %adev, i32 noundef %add1730, i32 noundef %or1811, i32 noundef 0, i32 noundef 16) #7
  br label %if.then1995

cond.false1812:                                   ; preds = %land.lhs.true1715.cond.false1812_crit_edge, %land.lhs.true1710.cond.false1812_crit_edge, %cond.end1705.cond.false1812_crit_edge
  %384 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %384)
  %385 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1816 = getelementptr i32, ptr %385, i32 1
  %386 = ptrtoint ptr %arrayidx1816 to i32
  call void @__asan_load4_noabort(i32 %386)
  %387 = load i32, ptr %arrayidx1816, align 4
  %add1817 = add i32 %387, 17
  %add1828 = shl i32 %387, 2
  %shl1829 = add i32 %add1828, 2880
  %and1830 = and i32 %shl1829, 1048572
  %388 = add nsw i32 %and1830, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %388)
  %389 = icmp ult i32 %388, 9728
  %390 = add nsw i32 %and1830, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %390)
  %391 = icmp ult i32 %390, 9728
  %392 = add nsw i32 %and1830, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %392)
  %393 = icmp ult i32 %392, 1536
  br i1 %389, label %cond.false1812.if.end1894_crit_edge, label %if.else1871

cond.false1812.if.end1894_crit_edge:              ; preds = %cond.false1812
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1894

if.else1871:                                      ; preds = %cond.false1812
  %394 = add nsw i32 %and1830, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %394)
  %395 = icmp ult i32 %394, 1536
  br i1 %395, label %if.then1873, label %if.else1877

if.then1873:                                      ; preds = %if.else1871
  call void @__sanitizer_cov_trace_pc() #9
  %add1876 = add nuw nsw i32 %and1830, 67584
  br label %if.end1894

if.else1877:                                      ; preds = %if.else1871
  br i1 %391, label %if.else1877.if.end1894_crit_edge, label %if.else1883

if.else1877.if.end1894_crit_edge:                 ; preds = %if.else1877
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1894

if.else1883:                                      ; preds = %if.else1877
  call void @__sanitizer_cov_trace_pc() #9
  %add1888 = add nsw i32 %and1830, -98304
  %spec.select60 = select i1 %393, i32 %add1888, i32 %and1830
  br label %if.end1894

if.end1894:                                       ; preds = %if.else1883, %if.else1877.if.end1894_crit_edge, %if.then1873, %cond.false1812.if.end1894_crit_edge
  %internal_reg_offset1818.0 = phi i32 [ %add1876, %if.then1873 ], [ %spec.select60, %if.else1883 ], [ %388, %cond.false1812.if.end1894_crit_edge ], [ %390, %if.else1877.if.end1894_crit_edge ]
  %396 = shl i32 %internal_reg_offset1818.0, 14
  %shl1897 = and i32 %396, -65536
  %or1898 = or i32 %shl1897, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1817, i32 noundef %or1898, i32 noundef 0) #7
  br label %if.then1995

if.else1900:                                      ; preds = %if.else1644, %if.else1638.if.else1900_crit_edge, %if.then1634, %if.else1578.if.else1900_crit_edge
  %internal_reg_offset1579.0 = phi i32 [ %add1637, %if.then1634 ], [ %spec.select58, %if.else1644 ], [ %343, %if.else1578.if.else1900_crit_edge ], [ %345, %if.else1638.if.else1900_crit_edge ]
  %shr1657 = lshr i32 %internal_reg_offset1579.0, 2
  %397 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %397)
  %398 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1662 = getelementptr i32, ptr %398, i32 1
  store ptr %incdec.ptr1662, ptr %dpg_sram_curr_addr, align 8
  %399 = ptrtoint ptr %398 to i32
  call void @__asan_store4_noabort(i32 %399)
  store i32 %shr1657, ptr %398, align 4
  %400 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1667 = getelementptr i32, ptr %400, i32 1
  store ptr %incdec.ptr1667, ptr %dpg_sram_curr_addr, align 8
  %401 = ptrtoint ptr %400 to i32
  call void @__asan_store4_noabort(i32 %401)
  store i32 67903552, ptr %400, align 4
  %402 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %402)
  %403 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1910 = getelementptr i32, ptr %403, i32 1
  %404 = ptrtoint ptr %arrayidx1910 to i32
  call void @__asan_load4_noabort(i32 %404)
  %405 = load i32, ptr %arrayidx1910, align 4
  %add1911 = shl i32 %405, 2
  %shl1912 = add i32 %add1911, 2880
  %and1913 = and i32 %shl1912, 1048572
  %406 = add nsw i32 %and1913, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %406)
  %407 = icmp ult i32 %406, 9728
  %408 = add nsw i32 %and1913, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %408)
  %409 = icmp ult i32 %408, 9728
  %410 = add nsw i32 %and1913, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %410)
  %411 = icmp ult i32 %410, 1536
  br i1 %407, label %if.else1900.if.else2222_crit_edge, label %if.else1954

if.else1900.if.else2222_crit_edge:                ; preds = %if.else1900
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2222

if.else1954:                                      ; preds = %if.else1900
  %412 = add nsw i32 %and1913, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %412)
  %413 = icmp ult i32 %412, 1536
  br i1 %413, label %if.then1956, label %if.else1960

if.then1956:                                      ; preds = %if.else1954
  call void @__sanitizer_cov_trace_pc() #9
  %add1959 = add nuw nsw i32 %and1913, 67584
  br label %if.else2222

if.else1960:                                      ; preds = %if.else1954
  br i1 %409, label %if.else1960.if.else2222_crit_edge, label %if.else1966

if.else1960.if.else2222_crit_edge:                ; preds = %if.else1960
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2222

if.else1966:                                      ; preds = %if.else1960
  call void @__sanitizer_cov_trace_pc() #9
  %add1971 = add nsw i32 %and1913, -98304
  %spec.select61 = select i1 %411, i32 %add1971, i32 %and1913
  br label %if.else2222

if.then1995:                                      ; preds = %if.end1894, %if.end1807
  %414 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load i32, ptr %virt, align 8
  %and1998 = and i32 %415, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1998)
  %tobool1999.not = icmp eq i32 %and1998, 0
  br i1 %tobool1999.not, label %if.then1995.cond.false2021_crit_edge, label %land.lhs.true2000

if.then1995.cond.false2021_crit_edge:             ; preds = %if.then1995
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2021

land.lhs.true2000:                                ; preds = %if.then1995
  %funcs2003 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %416 = ptrtoint ptr %funcs2003 to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load ptr, ptr %funcs2003, align 4
  %tobool2004.not = icmp eq ptr %417, null
  br i1 %tobool2004.not, label %land.lhs.true2000.cond.false2021_crit_edge, label %land.lhs.true2005

land.lhs.true2000.cond.false2021_crit_edge:       ; preds = %land.lhs.true2000
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2021

land.lhs.true2005:                                ; preds = %land.lhs.true2000
  %sriov_wreg2009 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %417, i32 0, i32 12
  %418 = ptrtoint ptr %sriov_wreg2009 to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load ptr, ptr %sriov_wreg2009, align 4
  %tobool2010.not = icmp eq ptr %419, null
  br i1 %tobool2010.not, label %land.lhs.true2005.cond.false2021_crit_edge, label %cond.true2011

land.lhs.true2005.cond.false2021_crit_edge:       ; preds = %land.lhs.true2005
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2021

cond.true2011:                                    ; preds = %land.lhs.true2005
  call void @__sanitizer_cov_trace_pc() #9
  %420 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %420)
  %421 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2019 = getelementptr i32, ptr %421, i32 1
  %422 = ptrtoint ptr %arrayidx2019 to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load i32, ptr %arrayidx2019, align 4
  %add2020 = add i32 %423, 18
  tail call void %419(ptr noundef %adev, i32 noundef %add2020, i32 noundef 136, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2027

cond.false2021:                                   ; preds = %land.lhs.true2005.cond.false2021_crit_edge, %land.lhs.true2000.cond.false2021_crit_edge, %if.then1995.cond.false2021_crit_edge
  %424 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2025 = getelementptr i32, ptr %425, i32 1
  %426 = ptrtoint ptr %arrayidx2025 to i32
  call void @__asan_load4_noabort(i32 %426)
  %427 = load i32, ptr %arrayidx2025, align 4
  %add2026 = add i32 %427, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2026, i32 noundef 136, i32 noundef 0) #7
  br label %cond.end2027

cond.end2027:                                     ; preds = %cond.false2021, %cond.true2011
  %428 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %428)
  %429 = load i32, ptr %virt, align 8
  %and2030 = and i32 %429, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2030)
  %tobool2031.not = icmp eq i32 %and2030, 0
  br i1 %tobool2031.not, label %cond.end2027.cond.false2134_crit_edge, label %land.lhs.true2032

cond.end2027.cond.false2134_crit_edge:            ; preds = %cond.end2027
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2134

land.lhs.true2032:                                ; preds = %cond.end2027
  %funcs2035 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %430 = ptrtoint ptr %funcs2035 to i32
  call void @__asan_load4_noabort(i32 %430)
  %431 = load ptr, ptr %funcs2035, align 4
  %tobool2036.not = icmp eq ptr %431, null
  br i1 %tobool2036.not, label %land.lhs.true2032.cond.false2134_crit_edge, label %land.lhs.true2037

land.lhs.true2032.cond.false2134_crit_edge:       ; preds = %land.lhs.true2032
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2134

land.lhs.true2037:                                ; preds = %land.lhs.true2032
  %sriov_wreg2041 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %431, i32 0, i32 12
  %432 = ptrtoint ptr %sriov_wreg2041 to i32
  call void @__asan_load4_noabort(i32 %432)
  %433 = load ptr, ptr %sriov_wreg2041, align 4
  %tobool2042.not = icmp eq ptr %433, null
  br i1 %tobool2042.not, label %land.lhs.true2037.cond.false2134_crit_edge, label %cond.true2043

land.lhs.true2037.cond.false2134_crit_edge:       ; preds = %land.lhs.true2037
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2134

cond.true2043:                                    ; preds = %land.lhs.true2037
  %434 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2051 = getelementptr i32, ptr %435, i32 1
  %436 = ptrtoint ptr %arrayidx2051 to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load i32, ptr %arrayidx2051, align 4
  %add2052 = add i32 %437, 17
  %add2063 = shl i32 %437, 2
  %shl2064 = add i32 %add2063, 2888
  %and2065 = and i32 %shl2064, 1048572
  %438 = add nsw i32 %and2065, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %438)
  %439 = icmp ult i32 %438, 9728
  %440 = add nsw i32 %and2065, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %440)
  %441 = icmp ult i32 %440, 9728
  %442 = add nsw i32 %and2065, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %442)
  %443 = icmp ult i32 %442, 1536
  br i1 %439, label %cond.true2043.if.end2129_crit_edge, label %if.else2106

cond.true2043.if.end2129_crit_edge:               ; preds = %cond.true2043
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2129

if.else2106:                                      ; preds = %cond.true2043
  %444 = add nsw i32 %and2065, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %444)
  %445 = icmp ult i32 %444, 1536
  br i1 %445, label %if.then2108, label %if.else2112

if.then2108:                                      ; preds = %if.else2106
  call void @__sanitizer_cov_trace_pc() #9
  %add2111 = add nuw nsw i32 %and2065, 67584
  br label %if.end2129

if.else2112:                                      ; preds = %if.else2106
  br i1 %441, label %if.else2112.if.end2129_crit_edge, label %if.else2118

if.else2112.if.end2129_crit_edge:                 ; preds = %if.else2112
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2129

if.else2118:                                      ; preds = %if.else2112
  call void @__sanitizer_cov_trace_pc() #9
  %add2123 = add nsw i32 %and2065, -98304
  %spec.select62 = select i1 %443, i32 %add2123, i32 %and2065
  br label %if.end2129

if.end2129:                                       ; preds = %if.else2118, %if.else2112.if.end2129_crit_edge, %if.then2108, %cond.true2043.if.end2129_crit_edge
  %internal_reg_offset2053.0 = phi i32 [ %add2111, %if.then2108 ], [ %spec.select62, %if.else2118 ], [ %438, %cond.true2043.if.end2129_crit_edge ], [ %440, %if.else2112.if.end2129_crit_edge ]
  %446 = shl i32 %internal_reg_offset2053.0, 14
  %shl2132 = and i32 %446, -65536
  %or2133 = or i32 %shl2132, 1
  tail call void %433(ptr noundef %adev, i32 noundef %add2052, i32 noundef %or2133, i32 noundef 0, i32 noundef 16) #7
  br label %do.end2314

cond.false2134:                                   ; preds = %land.lhs.true2037.cond.false2134_crit_edge, %land.lhs.true2032.cond.false2134_crit_edge, %cond.end2027.cond.false2134_crit_edge
  %447 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %447)
  %448 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2138 = getelementptr i32, ptr %448, i32 1
  %449 = ptrtoint ptr %arrayidx2138 to i32
  call void @__asan_load4_noabort(i32 %449)
  %450 = load i32, ptr %arrayidx2138, align 4
  %add2139 = add i32 %450, 17
  %add2150 = shl i32 %450, 2
  %shl2151 = add i32 %add2150, 2888
  %and2152 = and i32 %shl2151, 1048572
  %451 = add nsw i32 %and2152, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %451)
  %452 = icmp ult i32 %451, 9728
  %453 = add nsw i32 %and2152, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %453)
  %454 = icmp ult i32 %453, 9728
  %455 = add nsw i32 %and2152, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %455)
  %456 = icmp ult i32 %455, 1536
  br i1 %452, label %cond.false2134.if.end2216_crit_edge, label %if.else2193

cond.false2134.if.end2216_crit_edge:              ; preds = %cond.false2134
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2216

if.else2193:                                      ; preds = %cond.false2134
  %457 = add nsw i32 %and2152, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %457)
  %458 = icmp ult i32 %457, 1536
  br i1 %458, label %if.then2195, label %if.else2199

if.then2195:                                      ; preds = %if.else2193
  call void @__sanitizer_cov_trace_pc() #9
  %add2198 = add nuw nsw i32 %and2152, 67584
  br label %if.end2216

if.else2199:                                      ; preds = %if.else2193
  br i1 %454, label %if.else2199.if.end2216_crit_edge, label %if.else2205

if.else2199.if.end2216_crit_edge:                 ; preds = %if.else2199
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2216

if.else2205:                                      ; preds = %if.else2199
  call void @__sanitizer_cov_trace_pc() #9
  %add2210 = add nsw i32 %and2152, -98304
  %spec.select63 = select i1 %456, i32 %add2210, i32 %and2152
  br label %if.end2216

if.end2216:                                       ; preds = %if.else2205, %if.else2199.if.end2216_crit_edge, %if.then2195, %cond.false2134.if.end2216_crit_edge
  %internal_reg_offset2140.0 = phi i32 [ %add2198, %if.then2195 ], [ %spec.select63, %if.else2205 ], [ %451, %cond.false2134.if.end2216_crit_edge ], [ %453, %if.else2199.if.end2216_crit_edge ]
  %459 = shl i32 %internal_reg_offset2140.0, 14
  %shl2219 = and i32 %459, -65536
  %or2220 = or i32 %shl2219, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2139, i32 noundef %or2220, i32 noundef 0) #7
  br label %do.end2314

if.else2222:                                      ; preds = %if.else1966, %if.else1960.if.else2222_crit_edge, %if.then1956, %if.else1900.if.else2222_crit_edge
  %internal_reg_offset1901.0 = phi i32 [ %add1959, %if.then1956 ], [ %spec.select61, %if.else1966 ], [ %406, %if.else1900.if.else2222_crit_edge ], [ %408, %if.else1960.if.else2222_crit_edge ]
  %shr1979 = lshr i32 %internal_reg_offset1901.0, 2
  %460 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %460)
  %461 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1984 = getelementptr i32, ptr %461, i32 1
  store ptr %incdec.ptr1984, ptr %dpg_sram_curr_addr, align 8
  %462 = ptrtoint ptr %461 to i32
  call void @__asan_store4_noabort(i32 %462)
  store i32 %shr1979, ptr %461, align 4
  %463 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1989 = getelementptr i32, ptr %463, i32 1
  store ptr %incdec.ptr1989, ptr %dpg_sram_curr_addr, align 8
  %464 = ptrtoint ptr %463 to i32
  call void @__asan_store4_noabort(i32 %464)
  store i32 67903552, ptr %463, align 4
  %465 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %465)
  %466 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2232 = getelementptr i32, ptr %466, i32 1
  %467 = ptrtoint ptr %arrayidx2232 to i32
  call void @__asan_load4_noabort(i32 %467)
  %468 = load i32, ptr %arrayidx2232, align 4
  %add2233 = shl i32 %468, 2
  %shl2234 = add i32 %add2233, 2888
  %and2235 = and i32 %shl2234, 1048572
  %469 = add nsw i32 %and2235, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %469)
  %470 = icmp ult i32 %469, 9728
  %471 = add nsw i32 %and2235, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %471)
  %472 = icmp ult i32 %471, 9728
  %473 = add nsw i32 %and2235, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %473)
  %474 = icmp ult i32 %473, 1536
  br i1 %470, label %if.else2222.if.end2299_crit_edge, label %if.else2276

if.else2222.if.end2299_crit_edge:                 ; preds = %if.else2222
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2299

if.else2276:                                      ; preds = %if.else2222
  %475 = add nsw i32 %and2235, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %475)
  %476 = icmp ult i32 %475, 1536
  br i1 %476, label %if.then2278, label %if.else2282

if.then2278:                                      ; preds = %if.else2276
  call void @__sanitizer_cov_trace_pc() #9
  %add2281 = add nuw nsw i32 %and2235, 67584
  br label %if.end2299

if.else2282:                                      ; preds = %if.else2276
  br i1 %472, label %if.else2282.if.end2299_crit_edge, label %if.else2288

if.else2282.if.end2299_crit_edge:                 ; preds = %if.else2282
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2299

if.else2288:                                      ; preds = %if.else2282
  call void @__sanitizer_cov_trace_pc() #9
  %add2293 = add nsw i32 %and2235, -98304
  %spec.select64 = select i1 %474, i32 %add2293, i32 %and2235
  br label %if.end2299

if.end2299:                                       ; preds = %if.else2288, %if.else2282.if.end2299_crit_edge, %if.then2278, %if.else2222.if.end2299_crit_edge
  %internal_reg_offset2223.0 = phi i32 [ %add2281, %if.then2278 ], [ %spec.select64, %if.else2288 ], [ %469, %if.else2222.if.end2299_crit_edge ], [ %471, %if.else2282.if.end2299_crit_edge ]
  %shr2301 = lshr i32 %internal_reg_offset2223.0, 2
  %477 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %477)
  %478 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr2306 = getelementptr i32, ptr %478, i32 1
  store ptr %incdec.ptr2306, ptr %dpg_sram_curr_addr, align 8
  %479 = ptrtoint ptr %478 to i32
  call void @__asan_store4_noabort(i32 %479)
  store i32 %shr2301, ptr %478, align 4
  %480 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr2311 = getelementptr i32, ptr %480, i32 1
  store ptr %incdec.ptr2311, ptr %dpg_sram_curr_addr, align 8
  %481 = ptrtoint ptr %480 to i32
  call void @__asan_store4_noabort(i32 %481)
  store i32 136, ptr %480, align 4
  br label %do.end2314

do.end2314:                                       ; preds = %if.end2299, %if.end2216, %if.end2129
  %fw.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 2
  %482 = ptrtoint ptr %fw.i to i32
  call void @__asan_load4_noabort(i32 %482)
  %483 = load ptr, ptr %fw.i, align 8
  %484 = ptrtoint ptr %483 to i32
  call void @__asan_load4_noabort(i32 %484)
  %485 = load i32, ptr %483, align 4
  %add2.i = add i32 %485, 4099
  %and.i = and i32 %add2.i, -4096
  %firmware.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 112
  %load_type.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 112, i32 1
  %486 = ptrtoint ptr %load_type.i to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load i32, ptr %load_type.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %487)
  %cmp.i = icmp eq i32 %487, 2
  br i1 %cmp.i, label %if.then.i, label %do.body1789.i

if.then.i:                                        ; preds = %do.end2314
  br i1 %indirect, label %if.else1106.i, label %if.then5.i

if.then5.i:                                       ; preds = %if.then.i
  %488 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %virt, align 8
  %and6.i = and i32 %489, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6.i)
  %tobool7.not.i = icmp eq i32 %and6.i, 0
  br i1 %tobool7.not.i, label %if.then5.i.cond.false.i_crit_edge, label %land.lhs.true.i

if.then5.i.cond.false.i_crit_edge:                ; preds = %if.then5.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true.i:                                  ; preds = %if.then5.i
  %funcs.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %490 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load ptr, ptr %funcs.i, align 4
  %tobool8.not.i = icmp eq ptr %491, null
  br i1 %tobool8.not.i, label %land.lhs.true.i.cond.false.i_crit_edge, label %land.lhs.true9.i

land.lhs.true.i.cond.false.i_crit_edge:           ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

land.lhs.true9.i:                                 ; preds = %land.lhs.true.i
  %sriov_wreg.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %491, i32 0, i32 12
  %492 = ptrtoint ptr %sriov_wreg.i to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load ptr, ptr %sriov_wreg.i, align 4
  %tobool13.not.i = icmp eq ptr %493, null
  br i1 %tobool13.not.i, label %land.lhs.true9.i.cond.false.i_crit_edge, label %cond.true.i

land.lhs.true9.i.cond.false.i_crit_edge:          ; preds = %land.lhs.true9.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false.i

cond.true.i:                                      ; preds = %land.lhs.true9.i
  call void @__sanitizer_cov_trace_pc() #9
  %494 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %494)
  %495 = load ptr, ptr %arrayidx2, align 4
  %arrayidx19.i = getelementptr i32, ptr %495, i32 1
  %496 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %496)
  %497 = load i32, ptr %arrayidx19.i, align 4
  %add20.i = add i32 %497, 18
  %add22.i = add i32 %inst_idx, 28
  %tmr_mc_addr_lo.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add22.i, i32 5
  %498 = ptrtoint ptr %tmr_mc_addr_lo.i to i32
  call void @__asan_load4_noabort(i32 %498)
  %499 = load i32, ptr %tmr_mc_addr_lo.i, align 8
  tail call void %493(ptr noundef %adev, i32 noundef %add20.i, i32 noundef %499, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end.i

cond.false.i:                                     ; preds = %land.lhs.true9.i.cond.false.i_crit_edge, %land.lhs.true.i.cond.false.i_crit_edge, %if.then5.i.cond.false.i_crit_edge
  %500 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %arrayidx2, align 4
  %arrayidx27.i = getelementptr i32, ptr %501, i32 1
  %502 = ptrtoint ptr %arrayidx27.i to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load i32, ptr %arrayidx27.i, align 4
  %add28.i = add i32 %503, 18
  %add31.i = add i32 %inst_idx, 28
  %tmr_mc_addr_lo33.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add31.i, i32 5
  %504 = ptrtoint ptr %tmr_mc_addr_lo33.i to i32
  call void @__asan_load4_noabort(i32 %504)
  %505 = load i32, ptr %tmr_mc_addr_lo33.i, align 8
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add28.i, i32 noundef %505, i32 noundef 0) #7
  br label %cond.end.i

cond.end.i:                                       ; preds = %cond.false.i, %cond.true.i
  %506 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %506)
  %507 = load i32, ptr %virt, align 8
  %and36.i = and i32 %507, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and36.i)
  %tobool37.not.i = icmp eq i32 %and36.i, 0
  br i1 %tobool37.not.i, label %cond.end.i.cond.false117.i_crit_edge, label %land.lhs.true38.i

cond.end.i.cond.false117.i_crit_edge:             ; preds = %cond.end.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

land.lhs.true38.i:                                ; preds = %cond.end.i
  %funcs41.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %508 = ptrtoint ptr %funcs41.i to i32
  call void @__asan_load4_noabort(i32 %508)
  %509 = load ptr, ptr %funcs41.i, align 4
  %tobool42.not.i = icmp eq ptr %509, null
  br i1 %tobool42.not.i, label %land.lhs.true38.i.cond.false117.i_crit_edge, label %land.lhs.true43.i

land.lhs.true38.i.cond.false117.i_crit_edge:      ; preds = %land.lhs.true38.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

land.lhs.true43.i:                                ; preds = %land.lhs.true38.i
  %sriov_wreg47.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %509, i32 0, i32 12
  %510 = ptrtoint ptr %sriov_wreg47.i to i32
  call void @__asan_load4_noabort(i32 %510)
  %511 = load ptr, ptr %sriov_wreg47.i, align 4
  %tobool48.not.i = icmp eq ptr %511, null
  br i1 %tobool48.not.i, label %land.lhs.true43.i.cond.false117.i_crit_edge, label %cond.true49.i

land.lhs.true43.i.cond.false117.i_crit_edge:      ; preds = %land.lhs.true43.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false117.i

cond.true49.i:                                    ; preds = %land.lhs.true43.i
  %512 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load ptr, ptr %arrayidx2, align 4
  %arrayidx57.i = getelementptr i32, ptr %513, i32 1
  %514 = ptrtoint ptr %arrayidx57.i to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load i32, ptr %arrayidx57.i, align 4
  %add58.i = add i32 %515, 17
  %add63.i = shl i32 %515, 2
  %shl.i = add i32 %add63.i, 4336
  %and64.i = and i32 %shl.i, 1048572
  %516 = add nsw i32 %and64.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %516)
  %517 = icmp ult i32 %516, 9728
  %518 = add nsw i32 %and64.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %518)
  %519 = icmp ult i32 %518, 9728
  %520 = add nsw i32 %and64.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %520)
  %521 = icmp ult i32 %520, 1536
  br i1 %517, label %cond.true49.i.if.end115.i_crit_edge, label %if.else.i

cond.true49.i.if.end115.i_crit_edge:              ; preds = %cond.true49.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115.i

if.else.i:                                        ; preds = %cond.true49.i
  %522 = add nsw i32 %and64.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %522)
  %523 = icmp ult i32 %522, 1536
  br i1 %523, label %if.then95.i, label %if.else99.i

if.then95.i:                                      ; preds = %if.else.i
  call void @__sanitizer_cov_trace_pc() #9
  %add98.i = add nuw nsw i32 %and64.i, 67584
  br label %if.end115.i

if.else99.i:                                      ; preds = %if.else.i
  br i1 %519, label %if.else99.i.if.end115.i_crit_edge, label %if.else105.i

if.else99.i.if.end115.i_crit_edge:                ; preds = %if.else99.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115.i

if.else105.i:                                     ; preds = %if.else99.i
  call void @__sanitizer_cov_trace_pc() #9
  %add110.i = add nsw i32 %and64.i, -98304
  %spec.select10872.i = select i1 %521, i32 %add110.i, i32 %and64.i
  br label %if.end115.i

if.end115.i:                                      ; preds = %if.else105.i, %if.else99.i.if.end115.i_crit_edge, %if.then95.i, %cond.true49.i.if.end115.i_crit_edge
  %internal_reg_offset.0.i = phi i32 [ %add98.i, %if.then95.i ], [ %spec.select10872.i, %if.else105.i ], [ %516, %cond.true49.i.if.end115.i_crit_edge ], [ %518, %if.else99.i.if.end115.i_crit_edge ]
  %524 = shl i32 %internal_reg_offset.0.i, 14
  %shl116.i = and i32 %524, -65536
  %or.i = or i32 %shl116.i, 1
  tail call void %511(ptr noundef %adev, i32 noundef %add58.i, i32 noundef %or.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then284.i

cond.false117.i:                                  ; preds = %land.lhs.true43.i.cond.false117.i_crit_edge, %land.lhs.true38.i.cond.false117.i_crit_edge, %cond.end.i.cond.false117.i_crit_edge
  %525 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %525)
  %526 = load ptr, ptr %arrayidx2, align 4
  %arrayidx121.i = getelementptr i32, ptr %526, i32 1
  %527 = ptrtoint ptr %arrayidx121.i to i32
  call void @__asan_load4_noabort(i32 %527)
  %528 = load i32, ptr %arrayidx121.i, align 4
  %add122.i = add i32 %528, 17
  %add133.i = shl i32 %528, 2
  %shl134.i = add i32 %add133.i, 4336
  %and135.i = and i32 %shl134.i, 1048572
  %529 = add nsw i32 %and135.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %529)
  %530 = icmp ult i32 %529, 9728
  %531 = add nsw i32 %and135.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %531)
  %532 = icmp ult i32 %531, 9728
  %533 = add nsw i32 %and135.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %533)
  %534 = icmp ult i32 %533, 1536
  br i1 %530, label %cond.false117.i.if.end191.i_crit_edge, label %if.else168.i

cond.false117.i.if.end191.i_crit_edge:            ; preds = %cond.false117.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end191.i

if.else168.i:                                     ; preds = %cond.false117.i
  %535 = add nsw i32 %and135.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %535)
  %536 = icmp ult i32 %535, 1536
  br i1 %536, label %if.then170.i, label %if.else174.i

if.then170.i:                                     ; preds = %if.else168.i
  call void @__sanitizer_cov_trace_pc() #9
  %add173.i = add nuw nsw i32 %and135.i, 67584
  br label %if.end191.i

if.else174.i:                                     ; preds = %if.else168.i
  br i1 %532, label %if.else174.i.if.end191.i_crit_edge, label %if.else180.i

if.else174.i.if.end191.i_crit_edge:               ; preds = %if.else174.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end191.i

if.else180.i:                                     ; preds = %if.else174.i
  call void @__sanitizer_cov_trace_pc() #9
  %add185.i = add nsw i32 %and135.i, -98304
  %spec.select10873.i = select i1 %534, i32 %add185.i, i32 %and135.i
  br label %if.end191.i

if.end191.i:                                      ; preds = %if.else180.i, %if.else174.i.if.end191.i_crit_edge, %if.then170.i, %cond.false117.i.if.end191.i_crit_edge
  %internal_reg_offset123.0.i = phi i32 [ %add173.i, %if.then170.i ], [ %spec.select10873.i, %if.else180.i ], [ %529, %cond.false117.i.if.end191.i_crit_edge ], [ %531, %if.else174.i.if.end191.i_crit_edge ]
  %537 = shl i32 %internal_reg_offset123.0.i, 14
  %shl194.i = and i32 %537, -65536
  %or195.i = or i32 %shl194.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add122.i, i32 noundef %or195.i, i32 noundef 0) #7
  br label %if.then284.i

if.then284.i:                                     ; preds = %if.end191.i, %if.end115.i
  %538 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load i32, ptr %virt, align 8
  %and287.i = and i32 %539, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and287.i)
  %tobool288.not.i = icmp eq i32 %and287.i, 0
  br i1 %tobool288.not.i, label %if.then284.i.cond.false314.i_crit_edge, label %land.lhs.true289.i

if.then284.i.cond.false314.i_crit_edge:           ; preds = %if.then284.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false314.i

land.lhs.true289.i:                               ; preds = %if.then284.i
  %funcs292.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %540 = ptrtoint ptr %funcs292.i to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load ptr, ptr %funcs292.i, align 4
  %tobool293.not.i = icmp eq ptr %541, null
  br i1 %tobool293.not.i, label %land.lhs.true289.i.cond.false314.i_crit_edge, label %land.lhs.true294.i

land.lhs.true289.i.cond.false314.i_crit_edge:     ; preds = %land.lhs.true289.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false314.i

land.lhs.true294.i:                               ; preds = %land.lhs.true289.i
  %sriov_wreg298.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %541, i32 0, i32 12
  %542 = ptrtoint ptr %sriov_wreg298.i to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load ptr, ptr %sriov_wreg298.i, align 4
  %tobool299.not.i = icmp eq ptr %543, null
  br i1 %tobool299.not.i, label %land.lhs.true294.i.cond.false314.i_crit_edge, label %cond.true300.i

land.lhs.true294.i.cond.false314.i_crit_edge:     ; preds = %land.lhs.true294.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false314.i

cond.true300.i:                                   ; preds = %land.lhs.true294.i
  call void @__sanitizer_cov_trace_pc() #9
  %544 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load ptr, ptr %arrayidx2, align 4
  %arrayidx308.i = getelementptr i32, ptr %545, i32 1
  %546 = ptrtoint ptr %arrayidx308.i to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load i32, ptr %arrayidx308.i, align 4
  %add309.i = add i32 %547, 18
  %add312.i = add i32 %inst_idx, 28
  %tmr_mc_addr_hi.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add312.i, i32 6
  %548 = ptrtoint ptr %tmr_mc_addr_hi.i to i32
  call void @__asan_load4_noabort(i32 %548)
  %549 = load i32, ptr %tmr_mc_addr_hi.i, align 4
  tail call void %543(ptr noundef %adev, i32 noundef %add309.i, i32 noundef %549, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end325.i

cond.false314.i:                                  ; preds = %land.lhs.true294.i.cond.false314.i_crit_edge, %land.lhs.true289.i.cond.false314.i_crit_edge, %if.then284.i.cond.false314.i_crit_edge
  %550 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %550)
  %551 = load ptr, ptr %arrayidx2, align 4
  %arrayidx318.i = getelementptr i32, ptr %551, i32 1
  %552 = ptrtoint ptr %arrayidx318.i to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load i32, ptr %arrayidx318.i, align 4
  %add319.i = add i32 %553, 18
  %add322.i = add i32 %inst_idx, 28
  %tmr_mc_addr_hi324.i = getelementptr [35 x %struct.amdgpu_firmware_info], ptr %firmware.i, i32 0, i32 %add322.i, i32 6
  %554 = ptrtoint ptr %tmr_mc_addr_hi324.i to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load i32, ptr %tmr_mc_addr_hi324.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add319.i, i32 noundef %555, i32 noundef 0) #7
  br label %cond.end325.i

cond.end325.i:                                    ; preds = %cond.false314.i, %cond.true300.i
  %556 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %556)
  %557 = load i32, ptr %virt, align 8
  %and328.i = and i32 %557, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and328.i)
  %tobool329.not.i = icmp eq i32 %and328.i, 0
  br i1 %tobool329.not.i, label %cond.end325.i.cond.false424.i_crit_edge, label %land.lhs.true330.i

cond.end325.i.cond.false424.i_crit_edge:          ; preds = %cond.end325.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false424.i

land.lhs.true330.i:                               ; preds = %cond.end325.i
  %funcs333.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %558 = ptrtoint ptr %funcs333.i to i32
  call void @__asan_load4_noabort(i32 %558)
  %559 = load ptr, ptr %funcs333.i, align 4
  %tobool334.not.i = icmp eq ptr %559, null
  br i1 %tobool334.not.i, label %land.lhs.true330.i.cond.false424.i_crit_edge, label %land.lhs.true335.i

land.lhs.true330.i.cond.false424.i_crit_edge:     ; preds = %land.lhs.true330.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false424.i

land.lhs.true335.i:                               ; preds = %land.lhs.true330.i
  %sriov_wreg339.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %559, i32 0, i32 12
  %560 = ptrtoint ptr %sriov_wreg339.i to i32
  call void @__asan_load4_noabort(i32 %560)
  %561 = load ptr, ptr %sriov_wreg339.i, align 4
  %tobool340.not.i = icmp eq ptr %561, null
  br i1 %tobool340.not.i, label %land.lhs.true335.i.cond.false424.i_crit_edge, label %cond.true341.i

land.lhs.true335.i.cond.false424.i_crit_edge:     ; preds = %land.lhs.true335.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false424.i

cond.true341.i:                                   ; preds = %land.lhs.true335.i
  %562 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %562)
  %563 = load ptr, ptr %arrayidx2, align 4
  %arrayidx349.i = getelementptr i32, ptr %563, i32 1
  %564 = ptrtoint ptr %arrayidx349.i to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load i32, ptr %arrayidx349.i, align 4
  %add350.i = add i32 %565, 17
  %add361.i = shl i32 %565, 2
  %shl362.i = add i32 %add361.i, 4340
  %and363.i = and i32 %shl362.i, 1048572
  %566 = add nsw i32 %and363.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %566)
  %567 = icmp ult i32 %566, 9728
  %568 = add nsw i32 %and363.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %568)
  %569 = icmp ult i32 %568, 9728
  %570 = add nsw i32 %and363.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %570)
  %571 = icmp ult i32 %570, 1536
  br i1 %567, label %cond.true341.i.if.end419.i_crit_edge, label %if.else396.i

cond.true341.i.if.end419.i_crit_edge:             ; preds = %cond.true341.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end419.i

if.else396.i:                                     ; preds = %cond.true341.i
  %572 = add nsw i32 %and363.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %572)
  %573 = icmp ult i32 %572, 1536
  br i1 %573, label %if.then398.i, label %if.else402.i

if.then398.i:                                     ; preds = %if.else396.i
  call void @__sanitizer_cov_trace_pc() #9
  %add401.i = add nuw nsw i32 %and363.i, 67584
  br label %if.end419.i

if.else402.i:                                     ; preds = %if.else396.i
  br i1 %569, label %if.else402.i.if.end419.i_crit_edge, label %if.else408.i

if.else402.i.if.end419.i_crit_edge:               ; preds = %if.else402.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end419.i

if.else408.i:                                     ; preds = %if.else402.i
  call void @__sanitizer_cov_trace_pc() #9
  %add413.i = add nsw i32 %and363.i, -98304
  %spec.select10874.i = select i1 %571, i32 %add413.i, i32 %and363.i
  br label %if.end419.i

if.end419.i:                                      ; preds = %if.else408.i, %if.else402.i.if.end419.i_crit_edge, %if.then398.i, %cond.true341.i.if.end419.i_crit_edge
  %internal_reg_offset351.0.i = phi i32 [ %add401.i, %if.then398.i ], [ %spec.select10874.i, %if.else408.i ], [ %566, %cond.true341.i.if.end419.i_crit_edge ], [ %568, %if.else402.i.if.end419.i_crit_edge ]
  %574 = shl i32 %internal_reg_offset351.0.i, 14
  %shl422.i = and i32 %574, -65536
  %or423.i = or i32 %shl422.i, 1
  tail call void %561(ptr noundef %adev, i32 noundef %add350.i, i32 noundef %or423.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then596.i

cond.false424.i:                                  ; preds = %land.lhs.true335.i.cond.false424.i_crit_edge, %land.lhs.true330.i.cond.false424.i_crit_edge, %cond.end325.i.cond.false424.i_crit_edge
  %575 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %575)
  %576 = load ptr, ptr %arrayidx2, align 4
  %arrayidx428.i = getelementptr i32, ptr %576, i32 1
  %577 = ptrtoint ptr %arrayidx428.i to i32
  call void @__asan_load4_noabort(i32 %577)
  %578 = load i32, ptr %arrayidx428.i, align 4
  %add429.i = add i32 %578, 17
  %add440.i = shl i32 %578, 2
  %shl441.i = add i32 %add440.i, 4340
  %and442.i = and i32 %shl441.i, 1048572
  %579 = add nsw i32 %and442.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %579)
  %580 = icmp ult i32 %579, 9728
  %581 = add nsw i32 %and442.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %581)
  %582 = icmp ult i32 %581, 9728
  %583 = add nsw i32 %and442.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %583)
  %584 = icmp ult i32 %583, 1536
  br i1 %580, label %cond.false424.i.if.end498.i_crit_edge, label %if.else475.i

cond.false424.i.if.end498.i_crit_edge:            ; preds = %cond.false424.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end498.i

if.else475.i:                                     ; preds = %cond.false424.i
  %585 = add nsw i32 %and442.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %585)
  %586 = icmp ult i32 %585, 1536
  br i1 %586, label %if.then477.i, label %if.else481.i

if.then477.i:                                     ; preds = %if.else475.i
  call void @__sanitizer_cov_trace_pc() #9
  %add480.i = add nuw nsw i32 %and442.i, 67584
  br label %if.end498.i

if.else481.i:                                     ; preds = %if.else475.i
  br i1 %582, label %if.else481.i.if.end498.i_crit_edge, label %if.else487.i

if.else481.i.if.end498.i_crit_edge:               ; preds = %if.else481.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end498.i

if.else487.i:                                     ; preds = %if.else481.i
  call void @__sanitizer_cov_trace_pc() #9
  %add492.i = add nsw i32 %and442.i, -98304
  %spec.select10875.i = select i1 %584, i32 %add492.i, i32 %and442.i
  br label %if.end498.i

if.end498.i:                                      ; preds = %if.else487.i, %if.else481.i.if.end498.i_crit_edge, %if.then477.i, %cond.false424.i.if.end498.i_crit_edge
  %internal_reg_offset430.0.i = phi i32 [ %add480.i, %if.then477.i ], [ %spec.select10875.i, %if.else487.i ], [ %579, %cond.false424.i.if.end498.i_crit_edge ], [ %581, %if.else481.i.if.end498.i_crit_edge ]
  %587 = shl i32 %internal_reg_offset430.0.i, 14
  %shl501.i = and i32 %587, -65536
  %or502.i = or i32 %shl501.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add429.i, i32 noundef %or502.i, i32 noundef 0) #7
  br label %if.then596.i

if.then596.i:                                     ; preds = %if.end498.i, %if.end419.i
  %588 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %588)
  %589 = load i32, ptr %virt, align 8
  %and599.i = and i32 %589, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and599.i)
  %tobool600.not.i = icmp eq i32 %and599.i, 0
  br i1 %tobool600.not.i, label %if.then596.i.cond.false622.i_crit_edge, label %land.lhs.true601.i

if.then596.i.cond.false622.i_crit_edge:           ; preds = %if.then596.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false622.i

land.lhs.true601.i:                               ; preds = %if.then596.i
  %funcs604.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %590 = ptrtoint ptr %funcs604.i to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load ptr, ptr %funcs604.i, align 4
  %tobool605.not.i = icmp eq ptr %591, null
  br i1 %tobool605.not.i, label %land.lhs.true601.i.cond.false622.i_crit_edge, label %land.lhs.true606.i

land.lhs.true601.i.cond.false622.i_crit_edge:     ; preds = %land.lhs.true601.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false622.i

land.lhs.true606.i:                               ; preds = %land.lhs.true601.i
  %sriov_wreg610.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %591, i32 0, i32 12
  %592 = ptrtoint ptr %sriov_wreg610.i to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load ptr, ptr %sriov_wreg610.i, align 4
  %tobool611.not.i = icmp eq ptr %593, null
  br i1 %tobool611.not.i, label %land.lhs.true606.i.cond.false622.i_crit_edge, label %cond.true612.i

land.lhs.true606.i.cond.false622.i_crit_edge:     ; preds = %land.lhs.true606.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false622.i

cond.true612.i:                                   ; preds = %land.lhs.true606.i
  call void @__sanitizer_cov_trace_pc() #9
  %594 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load ptr, ptr %arrayidx2, align 4
  %arrayidx620.i = getelementptr i32, ptr %595, i32 1
  %596 = ptrtoint ptr %arrayidx620.i to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load i32, ptr %arrayidx620.i, align 4
  %add621.i = add i32 %597, 18
  tail call void %593(ptr noundef %adev, i32 noundef %add621.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end628.i

cond.false622.i:                                  ; preds = %land.lhs.true606.i.cond.false622.i_crit_edge, %land.lhs.true601.i.cond.false622.i_crit_edge, %if.then596.i.cond.false622.i_crit_edge
  %598 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load ptr, ptr %arrayidx2, align 4
  %arrayidx626.i = getelementptr i32, ptr %599, i32 1
  %600 = ptrtoint ptr %arrayidx626.i to i32
  call void @__asan_load4_noabort(i32 %600)
  %601 = load i32, ptr %arrayidx626.i, align 4
  %add627.i = add i32 %601, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add627.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end628.i

cond.end628.i:                                    ; preds = %cond.false622.i, %cond.true612.i
  %602 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %602)
  %603 = load i32, ptr %virt, align 8
  %and631.i = and i32 %603, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and631.i)
  %tobool632.not.i = icmp eq i32 %and631.i, 0
  br i1 %tobool632.not.i, label %cond.end628.i.cond.false727.i_crit_edge, label %land.lhs.true633.i

cond.end628.i.cond.false727.i_crit_edge:          ; preds = %cond.end628.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false727.i

land.lhs.true633.i:                               ; preds = %cond.end628.i
  %funcs636.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %604 = ptrtoint ptr %funcs636.i to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load ptr, ptr %funcs636.i, align 4
  %tobool637.not.i = icmp eq ptr %605, null
  br i1 %tobool637.not.i, label %land.lhs.true633.i.cond.false727.i_crit_edge, label %land.lhs.true638.i

land.lhs.true633.i.cond.false727.i_crit_edge:     ; preds = %land.lhs.true633.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false727.i

land.lhs.true638.i:                               ; preds = %land.lhs.true633.i
  %sriov_wreg642.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %605, i32 0, i32 12
  %606 = ptrtoint ptr %sriov_wreg642.i to i32
  call void @__asan_load4_noabort(i32 %606)
  %607 = load ptr, ptr %sriov_wreg642.i, align 4
  %tobool643.not.i = icmp eq ptr %607, null
  br i1 %tobool643.not.i, label %land.lhs.true638.i.cond.false727.i_crit_edge, label %cond.true644.i

land.lhs.true638.i.cond.false727.i_crit_edge:     ; preds = %land.lhs.true638.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false727.i

cond.true644.i:                                   ; preds = %land.lhs.true638.i
  %608 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %608)
  %609 = load ptr, ptr %arrayidx2, align 4
  %arrayidx652.i = getelementptr i32, ptr %609, i32 1
  %610 = ptrtoint ptr %arrayidx652.i to i32
  call void @__asan_load4_noabort(i32 %610)
  %611 = load i32, ptr %arrayidx652.i, align 4
  %add653.i = add i32 %611, 17
  %add664.i = shl i32 %611, 2
  %shl665.i = add i32 %add664.i, 1280
  %and666.i = and i32 %shl665.i, 1048572
  %612 = add nsw i32 %and666.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %612)
  %613 = icmp ult i32 %612, 9728
  %614 = add nsw i32 %and666.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %614)
  %615 = icmp ult i32 %614, 9728
  %616 = add nsw i32 %and666.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %616)
  %617 = icmp ult i32 %616, 1536
  br i1 %613, label %cond.true644.i.if.end722.i_crit_edge, label %if.else699.i

cond.true644.i.if.end722.i_crit_edge:             ; preds = %cond.true644.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end722.i

if.else699.i:                                     ; preds = %cond.true644.i
  %618 = add nsw i32 %and666.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %618)
  %619 = icmp ult i32 %618, 1536
  br i1 %619, label %if.then701.i, label %if.else705.i

if.then701.i:                                     ; preds = %if.else699.i
  call void @__sanitizer_cov_trace_pc() #9
  %add704.i = add nuw nsw i32 %and666.i, 67584
  br label %if.end722.i

if.else705.i:                                     ; preds = %if.else699.i
  br i1 %615, label %if.else705.i.if.end722.i_crit_edge, label %if.else711.i

if.else705.i.if.end722.i_crit_edge:               ; preds = %if.else705.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end722.i

if.else711.i:                                     ; preds = %if.else705.i
  call void @__sanitizer_cov_trace_pc() #9
  %add716.i = add nsw i32 %and666.i, -98304
  %spec.select10876.i = select i1 %617, i32 %add716.i, i32 %and666.i
  br label %if.end722.i

if.end722.i:                                      ; preds = %if.else711.i, %if.else705.i.if.end722.i_crit_edge, %if.then701.i, %cond.true644.i.if.end722.i_crit_edge
  %internal_reg_offset654.0.i = phi i32 [ %add704.i, %if.then701.i ], [ %spec.select10876.i, %if.else711.i ], [ %612, %cond.true644.i.if.end722.i_crit_edge ], [ %614, %if.else705.i.if.end722.i_crit_edge ]
  %620 = shl i32 %internal_reg_offset654.0.i, 14
  %shl725.i = and i32 %620, -65536
  %or726.i = or i32 %shl725.i, 1
  tail call void %607(ptr noundef %adev, i32 noundef %add653.i, i32 noundef %or726.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2797.i

cond.false727.i:                                  ; preds = %land.lhs.true638.i.cond.false727.i_crit_edge, %land.lhs.true633.i.cond.false727.i_crit_edge, %cond.end628.i.cond.false727.i_crit_edge
  %621 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %621)
  %622 = load ptr, ptr %arrayidx2, align 4
  %arrayidx731.i = getelementptr i32, ptr %622, i32 1
  %623 = ptrtoint ptr %arrayidx731.i to i32
  call void @__asan_load4_noabort(i32 %623)
  %624 = load i32, ptr %arrayidx731.i, align 4
  %add732.i = add i32 %624, 17
  %add743.i = shl i32 %624, 2
  %shl744.i = add i32 %add743.i, 1280
  %and745.i = and i32 %shl744.i, 1048572
  %625 = add nsw i32 %and745.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %625)
  %626 = icmp ult i32 %625, 9728
  %627 = add nsw i32 %and745.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %627)
  %628 = icmp ult i32 %627, 9728
  %629 = add nsw i32 %and745.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %629)
  %630 = icmp ult i32 %629, 1536
  br i1 %626, label %cond.false727.i.if.end801.i_crit_edge, label %if.else778.i

cond.false727.i.if.end801.i_crit_edge:            ; preds = %cond.false727.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end801.i

if.else778.i:                                     ; preds = %cond.false727.i
  %631 = add nsw i32 %and745.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %631)
  %632 = icmp ult i32 %631, 1536
  br i1 %632, label %if.then780.i, label %if.else784.i

if.then780.i:                                     ; preds = %if.else778.i
  call void @__sanitizer_cov_trace_pc() #9
  %add783.i = add nuw nsw i32 %and745.i, 67584
  br label %if.end801.i

if.else784.i:                                     ; preds = %if.else778.i
  br i1 %628, label %if.else784.i.if.end801.i_crit_edge, label %if.else790.i

if.else784.i.if.end801.i_crit_edge:               ; preds = %if.else784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end801.i

if.else790.i:                                     ; preds = %if.else784.i
  call void @__sanitizer_cov_trace_pc() #9
  %add795.i = add nsw i32 %and745.i, -98304
  %spec.select10877.i = select i1 %630, i32 %add795.i, i32 %and745.i
  br label %if.end801.i

if.end801.i:                                      ; preds = %if.else790.i, %if.else784.i.if.end801.i_crit_edge, %if.then780.i, %cond.false727.i.if.end801.i_crit_edge
  %internal_reg_offset733.0.i = phi i32 [ %add783.i, %if.then780.i ], [ %spec.select10877.i, %if.else790.i ], [ %625, %cond.false727.i.if.end801.i_crit_edge ], [ %627, %if.else784.i.if.end801.i_crit_edge ]
  %633 = shl i32 %internal_reg_offset733.0.i, 14
  %shl804.i = and i32 %633, -65536
  %or805.i = or i32 %shl804.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add732.i, i32 noundef %or805.i, i32 noundef 0) #7
  br label %if.then2797.i

if.else1106.i:                                    ; preds = %if.then.i
  %634 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %634)
  %635 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1116.i = getelementptr i32, ptr %635, i32 1
  %636 = ptrtoint ptr %arrayidx1116.i to i32
  call void @__asan_load4_noabort(i32 %636)
  %637 = load i32, ptr %arrayidx1116.i, align 4
  %add1117.i = shl i32 %637, 2
  %shl1118.i = add i32 %add1117.i, 4336
  %and1119.i = and i32 %shl1118.i, 1048572
  %638 = add nsw i32 %and1119.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %638)
  %639 = icmp ult i32 %638, 9728
  %640 = add nsw i32 %and1119.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %640)
  %641 = icmp ult i32 %640, 9728
  %642 = add nsw i32 %and1119.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %642)
  %643 = icmp ult i32 %642, 1536
  br i1 %639, label %if.else1106.i.if.end1175.i_crit_edge, label %if.else1152.i

if.else1106.i.if.end1175.i_crit_edge:             ; preds = %if.else1106.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1175.i

if.else1152.i:                                    ; preds = %if.else1106.i
  %644 = add nsw i32 %and1119.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %644)
  %645 = icmp ult i32 %644, 1536
  br i1 %645, label %if.then1154.i, label %if.else1158.i

if.then1154.i:                                    ; preds = %if.else1152.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1157.i = add nuw nsw i32 %and1119.i, 67584
  br label %if.end1175.i

if.else1158.i:                                    ; preds = %if.else1152.i
  br i1 %641, label %if.else1158.i.if.end1175.i_crit_edge, label %if.else1164.i

if.else1158.i.if.end1175.i_crit_edge:             ; preds = %if.else1158.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1175.i

if.else1164.i:                                    ; preds = %if.else1158.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1169.i = add nsw i32 %and1119.i, -98304
  %spec.select10878.i = select i1 %643, i32 %add1169.i, i32 %and1119.i
  br label %if.end1175.i

if.end1175.i:                                     ; preds = %if.else1164.i, %if.else1158.i.if.end1175.i_crit_edge, %if.then1154.i, %if.else1106.i.if.end1175.i_crit_edge
  %internal_reg_offset1107.0.i = phi i32 [ %add1157.i, %if.then1154.i ], [ %spec.select10878.i, %if.else1164.i ], [ %638, %if.else1106.i.if.end1175.i_crit_edge ], [ %640, %if.else1158.i.if.end1175.i_crit_edge ]
  %shr1177.i = lshr i32 %internal_reg_offset1107.0.i, 2
  %dpg_sram_curr_addr1181.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %646 = ptrtoint ptr %dpg_sram_curr_addr1181.i to i32
  call void @__asan_load4_noabort(i32 %646)
  %647 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1182.i = getelementptr i32, ptr %647, i32 1
  store ptr %incdec.ptr1182.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %648 = ptrtoint ptr %647 to i32
  call void @__asan_store4_noabort(i32 %648)
  store i32 %shr1177.i, ptr %647, align 4
  %649 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1187.i = getelementptr i32, ptr %649, i32 1
  store ptr %incdec.ptr1187.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %650 = ptrtoint ptr %649 to i32
  call void @__asan_store4_noabort(i32 %650)
  store i32 0, ptr %649, align 4
  %651 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %651)
  %652 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1414.i = getelementptr i32, ptr %652, i32 1
  %653 = ptrtoint ptr %arrayidx1414.i to i32
  call void @__asan_load4_noabort(i32 %653)
  %654 = load i32, ptr %arrayidx1414.i, align 4
  %add1415.i = shl i32 %654, 2
  %shl1416.i = add i32 %add1415.i, 4340
  %and1417.i = and i32 %shl1416.i, 1048572
  %655 = add nsw i32 %and1417.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %655)
  %656 = icmp ult i32 %655, 9728
  %657 = add nsw i32 %and1417.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %657)
  %658 = icmp ult i32 %657, 9728
  %659 = add nsw i32 %and1417.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %659)
  %660 = icmp ult i32 %659, 1536
  br i1 %656, label %if.end1175.i.if.end1473.i_crit_edge, label %if.else1450.i

if.end1175.i.if.end1473.i_crit_edge:              ; preds = %if.end1175.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1473.i

if.else1450.i:                                    ; preds = %if.end1175.i
  %661 = add nsw i32 %and1417.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %661)
  %662 = icmp ult i32 %661, 1536
  br i1 %662, label %if.then1452.i, label %if.else1456.i

if.then1452.i:                                    ; preds = %if.else1450.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1455.i = add nuw nsw i32 %and1417.i, 67584
  br label %if.end1473.i

if.else1456.i:                                    ; preds = %if.else1450.i
  br i1 %658, label %if.else1456.i.if.end1473.i_crit_edge, label %if.else1462.i

if.else1456.i.if.end1473.i_crit_edge:             ; preds = %if.else1456.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1473.i

if.else1462.i:                                    ; preds = %if.else1456.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1467.i = add nsw i32 %and1417.i, -98304
  %spec.select10879.i = select i1 %660, i32 %add1467.i, i32 %and1417.i
  br label %if.end1473.i

if.end1473.i:                                     ; preds = %if.else1462.i, %if.else1456.i.if.end1473.i_crit_edge, %if.then1452.i, %if.end1175.i.if.end1473.i_crit_edge
  %internal_reg_offset1405.0.i = phi i32 [ %add1455.i, %if.then1452.i ], [ %spec.select10879.i, %if.else1462.i ], [ %655, %if.end1175.i.if.end1473.i_crit_edge ], [ %657, %if.else1456.i.if.end1473.i_crit_edge ]
  %shr1475.i = lshr i32 %internal_reg_offset1405.0.i, 2
  %663 = ptrtoint ptr %dpg_sram_curr_addr1181.i to i32
  call void @__asan_load4_noabort(i32 %663)
  %664 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1480.i = getelementptr i32, ptr %664, i32 1
  store ptr %incdec.ptr1480.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %665 = ptrtoint ptr %664 to i32
  call void @__asan_store4_noabort(i32 %665)
  store i32 %shr1475.i, ptr %664, align 4
  %666 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1485.i = getelementptr i32, ptr %666, i32 1
  store ptr %incdec.ptr1485.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %667 = ptrtoint ptr %666 to i32
  call void @__asan_store4_noabort(i32 %667)
  store i32 0, ptr %666, align 4
  %668 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %668)
  %669 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1712.i = getelementptr i32, ptr %669, i32 1
  %670 = ptrtoint ptr %arrayidx1712.i to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load i32, ptr %arrayidx1712.i, align 4
  %add1713.i = shl i32 %671, 2
  %shl1714.i = add i32 %add1713.i, 1280
  %and1715.i = and i32 %shl1714.i, 1048572
  %672 = add nsw i32 %and1715.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %672)
  %673 = icmp ult i32 %672, 9728
  %674 = add nsw i32 %and1715.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %674)
  %675 = icmp ult i32 %674, 9728
  %676 = add nsw i32 %and1715.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %676)
  %677 = icmp ult i32 %676, 1536
  br i1 %673, label %if.end1473.i.if.end1771.i_crit_edge, label %if.else1748.i

if.end1473.i.if.end1771.i_crit_edge:              ; preds = %if.end1473.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1771.i

if.else1748.i:                                    ; preds = %if.end1473.i
  %678 = add nsw i32 %and1715.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %678)
  %679 = icmp ult i32 %678, 1536
  br i1 %679, label %if.then1750.i, label %if.else1754.i

if.then1750.i:                                    ; preds = %if.else1748.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1753.i = add nuw nsw i32 %and1715.i, 67584
  br label %if.end1771.i

if.else1754.i:                                    ; preds = %if.else1748.i
  br i1 %675, label %if.else1754.i.if.end1771.i_crit_edge, label %if.else1760.i

if.else1754.i.if.end1771.i_crit_edge:             ; preds = %if.else1754.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1771.i

if.else1760.i:                                    ; preds = %if.else1754.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1765.i = add nsw i32 %and1715.i, -98304
  %spec.select10880.i = select i1 %677, i32 %add1765.i, i32 %and1715.i
  br label %if.end1771.i

if.end1771.i:                                     ; preds = %if.else1760.i, %if.else1754.i.if.end1771.i_crit_edge, %if.then1750.i, %if.end1473.i.if.end1771.i_crit_edge
  %internal_reg_offset1703.0.i = phi i32 [ %add1753.i, %if.then1750.i ], [ %spec.select10880.i, %if.else1760.i ], [ %672, %if.end1473.i.if.end1771.i_crit_edge ], [ %674, %if.else1754.i.if.end1771.i_crit_edge ]
  %shr1773.i = lshr i32 %internal_reg_offset1703.0.i, 2
  %680 = ptrtoint ptr %dpg_sram_curr_addr1181.i to i32
  call void @__asan_load4_noabort(i32 %680)
  %681 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1778.i = getelementptr i32, ptr %681, i32 1
  store ptr %incdec.ptr1778.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %682 = ptrtoint ptr %681 to i32
  call void @__asan_store4_noabort(i32 %682)
  store i32 %shr1773.i, ptr %681, align 4
  %683 = load ptr, ptr %dpg_sram_curr_addr1181.i, align 8
  %incdec.ptr1783.i = getelementptr i32, ptr %683, i32 1
  store ptr %incdec.ptr1783.i, ptr %dpg_sram_curr_addr1181.i, align 8
  %684 = ptrtoint ptr %683 to i32
  call void @__asan_store4_noabort(i32 %684)
  store i32 0, ptr %683, align 4
  br label %if.else3347.i

do.body1789.i:                                    ; preds = %do.end2314
  br i1 %indirect, label %if.else2028.i, label %if.then1791.i

if.then1791.i:                                    ; preds = %do.body1789.i
  %685 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %685)
  %686 = load i32, ptr %virt, align 8
  %and1794.i = and i32 %686, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1794.i)
  %tobool1795.not.i = icmp eq i32 %and1794.i, 0
  br i1 %tobool1795.not.i, label %if.then1791.i.cond.false1821.i_crit_edge, label %land.lhs.true1796.i

if.then1791.i.cond.false1821.i_crit_edge:         ; preds = %if.then1791.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1821.i

land.lhs.true1796.i:                              ; preds = %if.then1791.i
  %funcs1799.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %687 = ptrtoint ptr %funcs1799.i to i32
  call void @__asan_load4_noabort(i32 %687)
  %688 = load ptr, ptr %funcs1799.i, align 4
  %tobool1800.not.i = icmp eq ptr %688, null
  br i1 %tobool1800.not.i, label %land.lhs.true1796.i.cond.false1821.i_crit_edge, label %land.lhs.true1801.i

land.lhs.true1796.i.cond.false1821.i_crit_edge:   ; preds = %land.lhs.true1796.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1821.i

land.lhs.true1801.i:                              ; preds = %land.lhs.true1796.i
  %sriov_wreg1805.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %688, i32 0, i32 12
  %689 = ptrtoint ptr %sriov_wreg1805.i to i32
  call void @__asan_load4_noabort(i32 %689)
  %690 = load ptr, ptr %sriov_wreg1805.i, align 4
  %tobool1806.not.i = icmp eq ptr %690, null
  br i1 %tobool1806.not.i, label %land.lhs.true1801.i.cond.false1821.i_crit_edge, label %cond.true1807.i

land.lhs.true1801.i.cond.false1821.i_crit_edge:   ; preds = %land.lhs.true1801.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1821.i

cond.true1807.i:                                  ; preds = %land.lhs.true1801.i
  call void @__sanitizer_cov_trace_pc() #9
  %691 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %691)
  %692 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1815.i = getelementptr i32, ptr %692, i32 1
  %693 = ptrtoint ptr %arrayidx1815.i to i32
  call void @__asan_load4_noabort(i32 %693)
  %694 = load i32, ptr %arrayidx1815.i, align 4
  %add1816.i = add i32 %694, 18
  %gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %695 = ptrtoint ptr %gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %695)
  %696 = load i64, ptr %gpu_addr.i, align 8
  %conv.i = trunc i64 %696 to i32
  tail call void %690(ptr noundef %adev, i32 noundef %add1816.i, i32 noundef %conv.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end1833.i

cond.false1821.i:                                 ; preds = %land.lhs.true1801.i.cond.false1821.i_crit_edge, %land.lhs.true1796.i.cond.false1821.i_crit_edge, %if.then1791.i.cond.false1821.i_crit_edge
  %697 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %697)
  %698 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1825.i = getelementptr i32, ptr %698, i32 1
  %699 = ptrtoint ptr %arrayidx1825.i to i32
  call void @__asan_load4_noabort(i32 %699)
  %700 = load i32, ptr %arrayidx1825.i, align 4
  %add1826.i = add i32 %700, 18
  %gpu_addr1830.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %701 = ptrtoint ptr %gpu_addr1830.i to i32
  call void @__asan_load8_noabort(i32 %701)
  %702 = load i64, ptr %gpu_addr1830.i, align 8
  %conv1832.i = trunc i64 %702 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1826.i, i32 noundef %conv1832.i, i32 noundef 0) #7
  br label %cond.end1833.i

cond.end1833.i:                                   ; preds = %cond.false1821.i, %cond.true1807.i
  %703 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %703)
  %704 = load i32, ptr %virt, align 8
  %and1836.i = and i32 %704, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and1836.i)
  %tobool1837.not.i = icmp eq i32 %and1836.i, 0
  br i1 %tobool1837.not.i, label %cond.end1833.i.cond.false1940.i_crit_edge, label %land.lhs.true1838.i

cond.end1833.i.cond.false1940.i_crit_edge:        ; preds = %cond.end1833.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1940.i

land.lhs.true1838.i:                              ; preds = %cond.end1833.i
  %funcs1841.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %705 = ptrtoint ptr %funcs1841.i to i32
  call void @__asan_load4_noabort(i32 %705)
  %706 = load ptr, ptr %funcs1841.i, align 4
  %tobool1842.not.i = icmp eq ptr %706, null
  br i1 %tobool1842.not.i, label %land.lhs.true1838.i.cond.false1940.i_crit_edge, label %land.lhs.true1843.i

land.lhs.true1838.i.cond.false1940.i_crit_edge:   ; preds = %land.lhs.true1838.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1940.i

land.lhs.true1843.i:                              ; preds = %land.lhs.true1838.i
  %sriov_wreg1847.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %706, i32 0, i32 12
  %707 = ptrtoint ptr %sriov_wreg1847.i to i32
  call void @__asan_load4_noabort(i32 %707)
  %708 = load ptr, ptr %sriov_wreg1847.i, align 4
  %tobool1848.not.i = icmp eq ptr %708, null
  br i1 %tobool1848.not.i, label %land.lhs.true1843.i.cond.false1940.i_crit_edge, label %cond.true1849.i

land.lhs.true1843.i.cond.false1940.i_crit_edge:   ; preds = %land.lhs.true1843.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1940.i

cond.true1849.i:                                  ; preds = %land.lhs.true1843.i
  %709 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %709)
  %710 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1857.i = getelementptr i32, ptr %710, i32 1
  %711 = ptrtoint ptr %arrayidx1857.i to i32
  call void @__asan_load4_noabort(i32 %711)
  %712 = load i32, ptr %arrayidx1857.i, align 4
  %add1858.i = add i32 %712, 17
  %add1869.i = shl i32 %712, 2
  %shl1870.i = add i32 %add1869.i, 4336
  %and1871.i = and i32 %shl1870.i, 1048572
  %713 = add nsw i32 %and1871.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %713)
  %714 = icmp ult i32 %713, 9728
  %715 = add nsw i32 %and1871.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %715)
  %716 = icmp ult i32 %715, 9728
  %717 = add nsw i32 %and1871.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %717)
  %718 = icmp ult i32 %717, 1536
  br i1 %714, label %cond.true1849.i.if.end1935.i_crit_edge, label %if.else1912.i

cond.true1849.i.if.end1935.i_crit_edge:           ; preds = %cond.true1849.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1935.i

if.else1912.i:                                    ; preds = %cond.true1849.i
  %719 = add nsw i32 %and1871.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %719)
  %720 = icmp ult i32 %719, 1536
  br i1 %720, label %if.then1914.i, label %if.else1918.i

if.then1914.i:                                    ; preds = %if.else1912.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1917.i = add nuw nsw i32 %and1871.i, 67584
  br label %if.end1935.i

if.else1918.i:                                    ; preds = %if.else1912.i
  br i1 %716, label %if.else1918.i.if.end1935.i_crit_edge, label %if.else1924.i

if.else1918.i.if.end1935.i_crit_edge:             ; preds = %if.else1918.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1935.i

if.else1924.i:                                    ; preds = %if.else1918.i
  call void @__sanitizer_cov_trace_pc() #9
  %add1929.i = add nsw i32 %and1871.i, -98304
  %spec.select10881.i = select i1 %718, i32 %add1929.i, i32 %and1871.i
  br label %if.end1935.i

if.end1935.i:                                     ; preds = %if.else1924.i, %if.else1918.i.if.end1935.i_crit_edge, %if.then1914.i, %cond.true1849.i.if.end1935.i_crit_edge
  %internal_reg_offset1859.0.i = phi i32 [ %add1917.i, %if.then1914.i ], [ %spec.select10881.i, %if.else1924.i ], [ %713, %cond.true1849.i.if.end1935.i_crit_edge ], [ %715, %if.else1918.i.if.end1935.i_crit_edge ]
  %721 = shl i32 %internal_reg_offset1859.0.i, 14
  %shl1938.i = and i32 %721, -65536
  %or1939.i = or i32 %shl1938.i, 1
  tail call void %708(ptr noundef %adev, i32 noundef %add1858.i, i32 noundef %or1939.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2129.i

cond.false1940.i:                                 ; preds = %land.lhs.true1843.i.cond.false1940.i_crit_edge, %land.lhs.true1838.i.cond.false1940.i_crit_edge, %cond.end1833.i.cond.false1940.i_crit_edge
  %722 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %722)
  %723 = load ptr, ptr %arrayidx2, align 4
  %arrayidx1944.i = getelementptr i32, ptr %723, i32 1
  %724 = ptrtoint ptr %arrayidx1944.i to i32
  call void @__asan_load4_noabort(i32 %724)
  %725 = load i32, ptr %arrayidx1944.i, align 4
  %add1945.i = add i32 %725, 17
  %add1956.i = shl i32 %725, 2
  %shl1957.i = add i32 %add1956.i, 4336
  %and1958.i = and i32 %shl1957.i, 1048572
  %726 = add nsw i32 %and1958.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %726)
  %727 = icmp ult i32 %726, 9728
  %728 = add nsw i32 %and1958.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %728)
  %729 = icmp ult i32 %728, 9728
  %730 = add nsw i32 %and1958.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %730)
  %731 = icmp ult i32 %730, 1536
  br i1 %727, label %cond.false1940.i.if.end2022.i_crit_edge, label %if.else1999.i

cond.false1940.i.if.end2022.i_crit_edge:          ; preds = %cond.false1940.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2022.i

if.else1999.i:                                    ; preds = %cond.false1940.i
  %732 = add nsw i32 %and1958.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %732)
  %733 = icmp ult i32 %732, 1536
  br i1 %733, label %if.then2001.i, label %if.else2005.i

if.then2001.i:                                    ; preds = %if.else1999.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2004.i = add nuw nsw i32 %and1958.i, 67584
  br label %if.end2022.i

if.else2005.i:                                    ; preds = %if.else1999.i
  br i1 %729, label %if.else2005.i.if.end2022.i_crit_edge, label %if.else2011.i

if.else2005.i.if.end2022.i_crit_edge:             ; preds = %if.else2005.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2022.i

if.else2011.i:                                    ; preds = %if.else2005.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2016.i = add nsw i32 %and1958.i, -98304
  %spec.select10882.i = select i1 %731, i32 %add2016.i, i32 %and1958.i
  br label %if.end2022.i

if.end2022.i:                                     ; preds = %if.else2011.i, %if.else2005.i.if.end2022.i_crit_edge, %if.then2001.i, %cond.false1940.i.if.end2022.i_crit_edge
  %internal_reg_offset1946.0.i = phi i32 [ %add2004.i, %if.then2001.i ], [ %spec.select10882.i, %if.else2011.i ], [ %726, %cond.false1940.i.if.end2022.i_crit_edge ], [ %728, %if.else2005.i.if.end2022.i_crit_edge ]
  %734 = shl i32 %internal_reg_offset1946.0.i, 14
  %shl2025.i = and i32 %734, -65536
  %or2026.i = or i32 %shl2025.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1945.i, i32 noundef %or2026.i, i32 noundef 0) #7
  br label %if.then2129.i

if.else2028.i:                                    ; preds = %do.body1789.i
  %735 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %735)
  %736 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2038.i = getelementptr i32, ptr %736, i32 1
  %737 = ptrtoint ptr %arrayidx2038.i to i32
  call void @__asan_load4_noabort(i32 %737)
  %738 = load i32, ptr %arrayidx2038.i, align 4
  %add2039.i = shl i32 %738, 2
  %shl2040.i = add i32 %add2039.i, 4336
  %and2041.i = and i32 %shl2040.i, 1048572
  %739 = add nsw i32 %and2041.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %739)
  %740 = icmp ult i32 %739, 9728
  %741 = add nsw i32 %and2041.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %741)
  %742 = icmp ult i32 %741, 9728
  %743 = add nsw i32 %and2041.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %743)
  %744 = icmp ult i32 %743, 1536
  br i1 %740, label %if.else2028.i.if.else2370.i_crit_edge, label %if.else2082.i

if.else2028.i.if.else2370.i_crit_edge:            ; preds = %if.else2028.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2370.i

if.else2082.i:                                    ; preds = %if.else2028.i
  %745 = add nsw i32 %and2041.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %745)
  %746 = icmp ult i32 %745, 1536
  br i1 %746, label %if.then2084.i, label %if.else2088.i

if.then2084.i:                                    ; preds = %if.else2082.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2087.i = add nuw nsw i32 %and2041.i, 67584
  br label %if.else2370.i

if.else2088.i:                                    ; preds = %if.else2082.i
  br i1 %742, label %if.else2088.i.if.else2370.i_crit_edge, label %if.else2094.i

if.else2088.i.if.else2370.i_crit_edge:            ; preds = %if.else2088.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2370.i

if.else2094.i:                                    ; preds = %if.else2088.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2099.i = add nsw i32 %and2041.i, -98304
  %spec.select10883.i = select i1 %744, i32 %add2099.i, i32 %and2041.i
  br label %if.else2370.i

if.then2129.i:                                    ; preds = %if.end2022.i, %if.end1935.i
  %747 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %747)
  %748 = load i32, ptr %virt, align 8
  %and2132.i = and i32 %748, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2132.i)
  %tobool2133.not.i = icmp eq i32 %and2132.i, 0
  br i1 %tobool2133.not.i, label %if.then2129.i.cond.false2162.i_crit_edge, label %land.lhs.true2134.i

if.then2129.i.cond.false2162.i_crit_edge:         ; preds = %if.then2129.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2162.i

land.lhs.true2134.i:                              ; preds = %if.then2129.i
  %funcs2137.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %749 = ptrtoint ptr %funcs2137.i to i32
  call void @__asan_load4_noabort(i32 %749)
  %750 = load ptr, ptr %funcs2137.i, align 4
  %tobool2138.not.i = icmp eq ptr %750, null
  br i1 %tobool2138.not.i, label %land.lhs.true2134.i.cond.false2162.i_crit_edge, label %land.lhs.true2139.i

land.lhs.true2134.i.cond.false2162.i_crit_edge:   ; preds = %land.lhs.true2134.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2162.i

land.lhs.true2139.i:                              ; preds = %land.lhs.true2134.i
  %sriov_wreg2143.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %750, i32 0, i32 12
  %751 = ptrtoint ptr %sriov_wreg2143.i to i32
  call void @__asan_load4_noabort(i32 %751)
  %752 = load ptr, ptr %sriov_wreg2143.i, align 4
  %tobool2144.not.i = icmp eq ptr %752, null
  br i1 %tobool2144.not.i, label %land.lhs.true2139.i.cond.false2162.i_crit_edge, label %cond.true2145.i

land.lhs.true2139.i.cond.false2162.i_crit_edge:   ; preds = %land.lhs.true2139.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2162.i

cond.true2145.i:                                  ; preds = %land.lhs.true2139.i
  call void @__sanitizer_cov_trace_pc() #9
  %753 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %753)
  %754 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2153.i = getelementptr i32, ptr %754, i32 1
  %755 = ptrtoint ptr %arrayidx2153.i to i32
  call void @__asan_load4_noabort(i32 %755)
  %756 = load i32, ptr %arrayidx2153.i, align 4
  %add2154.i = add i32 %756, 18
  %gpu_addr2158.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %757 = ptrtoint ptr %gpu_addr2158.i to i32
  call void @__asan_load8_noabort(i32 %757)
  %758 = load i64, ptr %gpu_addr2158.i, align 8
  %shr2159.i = lshr i64 %758, 32
  %conv2161.i = trunc i64 %shr2159.i to i32
  tail call void %752(ptr noundef %adev, i32 noundef %add2154.i, i32 noundef %conv2161.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2175.i

cond.false2162.i:                                 ; preds = %land.lhs.true2139.i.cond.false2162.i_crit_edge, %land.lhs.true2134.i.cond.false2162.i_crit_edge, %if.then2129.i.cond.false2162.i_crit_edge
  %759 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %759)
  %760 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2166.i = getelementptr i32, ptr %760, i32 1
  %761 = ptrtoint ptr %arrayidx2166.i to i32
  call void @__asan_load4_noabort(i32 %761)
  %762 = load i32, ptr %arrayidx2166.i, align 4
  %add2167.i = add i32 %762, 18
  %gpu_addr2171.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %763 = ptrtoint ptr %gpu_addr2171.i to i32
  call void @__asan_load8_noabort(i32 %763)
  %764 = load i64, ptr %gpu_addr2171.i, align 8
  %shr2172.i = lshr i64 %764, 32
  %conv2174.i = trunc i64 %shr2172.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2167.i, i32 noundef %conv2174.i, i32 noundef 0) #7
  br label %cond.end2175.i

cond.end2175.i:                                   ; preds = %cond.false2162.i, %cond.true2145.i
  %765 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %765)
  %766 = load i32, ptr %virt, align 8
  %and2178.i = and i32 %766, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2178.i)
  %tobool2179.not.i = icmp eq i32 %and2178.i, 0
  br i1 %tobool2179.not.i, label %cond.end2175.i.cond.false2282.i_crit_edge, label %land.lhs.true2180.i

cond.end2175.i.cond.false2282.i_crit_edge:        ; preds = %cond.end2175.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2282.i

land.lhs.true2180.i:                              ; preds = %cond.end2175.i
  %funcs2183.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %767 = ptrtoint ptr %funcs2183.i to i32
  call void @__asan_load4_noabort(i32 %767)
  %768 = load ptr, ptr %funcs2183.i, align 4
  %tobool2184.not.i = icmp eq ptr %768, null
  br i1 %tobool2184.not.i, label %land.lhs.true2180.i.cond.false2282.i_crit_edge, label %land.lhs.true2185.i

land.lhs.true2180.i.cond.false2282.i_crit_edge:   ; preds = %land.lhs.true2180.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2282.i

land.lhs.true2185.i:                              ; preds = %land.lhs.true2180.i
  %sriov_wreg2189.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %768, i32 0, i32 12
  %769 = ptrtoint ptr %sriov_wreg2189.i to i32
  call void @__asan_load4_noabort(i32 %769)
  %770 = load ptr, ptr %sriov_wreg2189.i, align 4
  %tobool2190.not.i = icmp eq ptr %770, null
  br i1 %tobool2190.not.i, label %land.lhs.true2185.i.cond.false2282.i_crit_edge, label %cond.true2191.i

land.lhs.true2185.i.cond.false2282.i_crit_edge:   ; preds = %land.lhs.true2185.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2282.i

cond.true2191.i:                                  ; preds = %land.lhs.true2185.i
  %771 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %771)
  %772 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2199.i = getelementptr i32, ptr %772, i32 1
  %773 = ptrtoint ptr %arrayidx2199.i to i32
  call void @__asan_load4_noabort(i32 %773)
  %774 = load i32, ptr %arrayidx2199.i, align 4
  %add2200.i = add i32 %774, 17
  %add2211.i = shl i32 %774, 2
  %shl2212.i = add i32 %add2211.i, 4340
  %and2213.i = and i32 %shl2212.i, 1048572
  %775 = add nsw i32 %and2213.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %775)
  %776 = icmp ult i32 %775, 9728
  %777 = add nsw i32 %and2213.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %777)
  %778 = icmp ult i32 %777, 9728
  %779 = add nsw i32 %and2213.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %779)
  %780 = icmp ult i32 %779, 1536
  br i1 %776, label %cond.true2191.i.if.end2277.i_crit_edge, label %if.else2254.i

cond.true2191.i.if.end2277.i_crit_edge:           ; preds = %cond.true2191.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2277.i

if.else2254.i:                                    ; preds = %cond.true2191.i
  %781 = add nsw i32 %and2213.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %781)
  %782 = icmp ult i32 %781, 1536
  br i1 %782, label %if.then2256.i, label %if.else2260.i

if.then2256.i:                                    ; preds = %if.else2254.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2259.i = add nuw nsw i32 %and2213.i, 67584
  br label %if.end2277.i

if.else2260.i:                                    ; preds = %if.else2254.i
  br i1 %778, label %if.else2260.i.if.end2277.i_crit_edge, label %if.else2266.i

if.else2260.i.if.end2277.i_crit_edge:             ; preds = %if.else2260.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2277.i

if.else2266.i:                                    ; preds = %if.else2260.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2271.i = add nsw i32 %and2213.i, -98304
  %spec.select10884.i = select i1 %780, i32 %add2271.i, i32 %and2213.i
  br label %if.end2277.i

if.end2277.i:                                     ; preds = %if.else2266.i, %if.else2260.i.if.end2277.i_crit_edge, %if.then2256.i, %cond.true2191.i.if.end2277.i_crit_edge
  %internal_reg_offset2201.0.i = phi i32 [ %add2259.i, %if.then2256.i ], [ %spec.select10884.i, %if.else2266.i ], [ %775, %cond.true2191.i.if.end2277.i_crit_edge ], [ %777, %if.else2260.i.if.end2277.i_crit_edge ]
  %783 = shl i32 %internal_reg_offset2201.0.i, 14
  %shl2280.i = and i32 %783, -65536
  %or2281.i = or i32 %shl2280.i, 1
  tail call void %770(ptr noundef %adev, i32 noundef %add2200.i, i32 noundef %or2281.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2472.i

cond.false2282.i:                                 ; preds = %land.lhs.true2185.i.cond.false2282.i_crit_edge, %land.lhs.true2180.i.cond.false2282.i_crit_edge, %cond.end2175.i.cond.false2282.i_crit_edge
  %784 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %784)
  %785 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2286.i = getelementptr i32, ptr %785, i32 1
  %786 = ptrtoint ptr %arrayidx2286.i to i32
  call void @__asan_load4_noabort(i32 %786)
  %787 = load i32, ptr %arrayidx2286.i, align 4
  %add2287.i = add i32 %787, 17
  %add2298.i = shl i32 %787, 2
  %shl2299.i = add i32 %add2298.i, 4340
  %and2300.i = and i32 %shl2299.i, 1048572
  %788 = add nsw i32 %and2300.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %788)
  %789 = icmp ult i32 %788, 9728
  %790 = add nsw i32 %and2300.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %790)
  %791 = icmp ult i32 %790, 9728
  %792 = add nsw i32 %and2300.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %792)
  %793 = icmp ult i32 %792, 1536
  br i1 %789, label %cond.false2282.i.if.end2364.i_crit_edge, label %if.else2341.i

cond.false2282.i.if.end2364.i_crit_edge:          ; preds = %cond.false2282.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2364.i

if.else2341.i:                                    ; preds = %cond.false2282.i
  %794 = add nsw i32 %and2300.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %794)
  %795 = icmp ult i32 %794, 1536
  br i1 %795, label %if.then2343.i, label %if.else2347.i

if.then2343.i:                                    ; preds = %if.else2341.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2346.i = add nuw nsw i32 %and2300.i, 67584
  br label %if.end2364.i

if.else2347.i:                                    ; preds = %if.else2341.i
  br i1 %791, label %if.else2347.i.if.end2364.i_crit_edge, label %if.else2353.i

if.else2347.i.if.end2364.i_crit_edge:             ; preds = %if.else2347.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2364.i

if.else2353.i:                                    ; preds = %if.else2347.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2358.i = add nsw i32 %and2300.i, -98304
  %spec.select10885.i = select i1 %793, i32 %add2358.i, i32 %and2300.i
  br label %if.end2364.i

if.end2364.i:                                     ; preds = %if.else2353.i, %if.else2347.i.if.end2364.i_crit_edge, %if.then2343.i, %cond.false2282.i.if.end2364.i_crit_edge
  %internal_reg_offset2288.0.i = phi i32 [ %add2346.i, %if.then2343.i ], [ %spec.select10885.i, %if.else2353.i ], [ %788, %cond.false2282.i.if.end2364.i_crit_edge ], [ %790, %if.else2347.i.if.end2364.i_crit_edge ]
  %796 = shl i32 %internal_reg_offset2288.0.i, 14
  %shl2367.i = and i32 %796, -65536
  %or2368.i = or i32 %shl2367.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2287.i, i32 noundef %or2368.i, i32 noundef 0) #7
  br label %if.then2472.i

if.else2370.i:                                    ; preds = %if.else2094.i, %if.else2088.i.if.else2370.i_crit_edge, %if.then2084.i, %if.else2028.i.if.else2370.i_crit_edge
  %internal_reg_offset2029.0.i = phi i32 [ %add2087.i, %if.then2084.i ], [ %spec.select10883.i, %if.else2094.i ], [ %739, %if.else2028.i.if.else2370.i_crit_edge ], [ %741, %if.else2088.i.if.else2370.i_crit_edge ]
  %shr2107.i = lshr i32 %internal_reg_offset2029.0.i, 2
  %dpg_sram_curr_addr2111.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %797 = ptrtoint ptr %dpg_sram_curr_addr2111.i to i32
  call void @__asan_load4_noabort(i32 %797)
  %798 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2112.i = getelementptr i32, ptr %798, i32 1
  store ptr %incdec.ptr2112.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %799 = ptrtoint ptr %798 to i32
  call void @__asan_store4_noabort(i32 %799)
  store i32 %shr2107.i, ptr %798, align 4
  %gpu_addr2116.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %800 = ptrtoint ptr %gpu_addr2116.i to i32
  call void @__asan_load8_noabort(i32 %800)
  %801 = load i64, ptr %gpu_addr2116.i, align 8
  %conv2118.i = trunc i64 %801 to i32
  %802 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2123.i = getelementptr i32, ptr %802, i32 1
  store ptr %incdec.ptr2123.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %803 = ptrtoint ptr %802 to i32
  call void @__asan_store4_noabort(i32 %803)
  store i32 %conv2118.i, ptr %802, align 4
  %804 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %804)
  %805 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2380.i = getelementptr i32, ptr %805, i32 1
  %806 = ptrtoint ptr %arrayidx2380.i to i32
  call void @__asan_load4_noabort(i32 %806)
  %807 = load i32, ptr %arrayidx2380.i, align 4
  %add2381.i = shl i32 %807, 2
  %shl2382.i = add i32 %add2381.i, 4340
  %and2383.i = and i32 %shl2382.i, 1048572
  %808 = add nsw i32 %and2383.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %808)
  %809 = icmp ult i32 %808, 9728
  %810 = add nsw i32 %and2383.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %810)
  %811 = icmp ult i32 %810, 9728
  %812 = add nsw i32 %and2383.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %812)
  %813 = icmp ult i32 %812, 1536
  br i1 %809, label %if.else2370.i.if.else2699.i_crit_edge, label %if.else2424.i

if.else2370.i.if.else2699.i_crit_edge:            ; preds = %if.else2370.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2699.i

if.else2424.i:                                    ; preds = %if.else2370.i
  %814 = add nsw i32 %and2383.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %814)
  %815 = icmp ult i32 %814, 1536
  br i1 %815, label %if.then2426.i, label %if.else2430.i

if.then2426.i:                                    ; preds = %if.else2424.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2429.i = add nuw nsw i32 %and2383.i, 67584
  br label %if.else2699.i

if.else2430.i:                                    ; preds = %if.else2424.i
  br i1 %811, label %if.else2430.i.if.else2699.i_crit_edge, label %if.else2436.i

if.else2430.i.if.else2699.i_crit_edge:            ; preds = %if.else2430.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2699.i

if.else2436.i:                                    ; preds = %if.else2430.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2441.i = add nsw i32 %and2383.i, -98304
  %spec.select10886.i = select i1 %813, i32 %add2441.i, i32 %and2383.i
  br label %if.else2699.i

if.then2472.i:                                    ; preds = %if.end2364.i, %if.end2277.i
  %816 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %816)
  %817 = load i32, ptr %virt, align 8
  %and2475.i = and i32 %817, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2475.i)
  %tobool2476.not.i = icmp eq i32 %and2475.i, 0
  br i1 %tobool2476.not.i, label %if.then2472.i.cond.false2498.i_crit_edge, label %land.lhs.true2477.i

if.then2472.i.cond.false2498.i_crit_edge:         ; preds = %if.then2472.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2498.i

land.lhs.true2477.i:                              ; preds = %if.then2472.i
  %funcs2480.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %818 = ptrtoint ptr %funcs2480.i to i32
  call void @__asan_load4_noabort(i32 %818)
  %819 = load ptr, ptr %funcs2480.i, align 4
  %tobool2481.not.i = icmp eq ptr %819, null
  br i1 %tobool2481.not.i, label %land.lhs.true2477.i.cond.false2498.i_crit_edge, label %land.lhs.true2482.i

land.lhs.true2477.i.cond.false2498.i_crit_edge:   ; preds = %land.lhs.true2477.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2498.i

land.lhs.true2482.i:                              ; preds = %land.lhs.true2477.i
  %sriov_wreg2486.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %819, i32 0, i32 12
  %820 = ptrtoint ptr %sriov_wreg2486.i to i32
  call void @__asan_load4_noabort(i32 %820)
  %821 = load ptr, ptr %sriov_wreg2486.i, align 4
  %tobool2487.not.i = icmp eq ptr %821, null
  br i1 %tobool2487.not.i, label %land.lhs.true2482.i.cond.false2498.i_crit_edge, label %cond.true2488.i

land.lhs.true2482.i.cond.false2498.i_crit_edge:   ; preds = %land.lhs.true2482.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2498.i

cond.true2488.i:                                  ; preds = %land.lhs.true2482.i
  call void @__sanitizer_cov_trace_pc() #9
  %822 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %822)
  %823 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2496.i = getelementptr i32, ptr %823, i32 1
  %824 = ptrtoint ptr %arrayidx2496.i to i32
  call void @__asan_load4_noabort(i32 %824)
  %825 = load i32, ptr %arrayidx2496.i, align 4
  %add2497.i = add i32 %825, 18
  tail call void %821(ptr noundef %adev, i32 noundef %add2497.i, i32 noundef 32, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2504.i

cond.false2498.i:                                 ; preds = %land.lhs.true2482.i.cond.false2498.i_crit_edge, %land.lhs.true2477.i.cond.false2498.i_crit_edge, %if.then2472.i.cond.false2498.i_crit_edge
  %826 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %826)
  %827 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2502.i = getelementptr i32, ptr %827, i32 1
  %828 = ptrtoint ptr %arrayidx2502.i to i32
  call void @__asan_load4_noabort(i32 %828)
  %829 = load i32, ptr %arrayidx2502.i, align 4
  %add2503.i = add i32 %829, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2503.i, i32 noundef 32, i32 noundef 0) #7
  br label %cond.end2504.i

cond.end2504.i:                                   ; preds = %cond.false2498.i, %cond.true2488.i
  %830 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %830)
  %831 = load i32, ptr %virt, align 8
  %and2507.i = and i32 %831, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2507.i)
  %tobool2508.not.i = icmp eq i32 %and2507.i, 0
  br i1 %tobool2508.not.i, label %cond.end2504.i.cond.false2611.i_crit_edge, label %land.lhs.true2509.i

cond.end2504.i.cond.false2611.i_crit_edge:        ; preds = %cond.end2504.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2611.i

land.lhs.true2509.i:                              ; preds = %cond.end2504.i
  %funcs2512.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %832 = ptrtoint ptr %funcs2512.i to i32
  call void @__asan_load4_noabort(i32 %832)
  %833 = load ptr, ptr %funcs2512.i, align 4
  %tobool2513.not.i = icmp eq ptr %833, null
  br i1 %tobool2513.not.i, label %land.lhs.true2509.i.cond.false2611.i_crit_edge, label %land.lhs.true2514.i

land.lhs.true2509.i.cond.false2611.i_crit_edge:   ; preds = %land.lhs.true2509.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2611.i

land.lhs.true2514.i:                              ; preds = %land.lhs.true2509.i
  %sriov_wreg2518.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %833, i32 0, i32 12
  %834 = ptrtoint ptr %sriov_wreg2518.i to i32
  call void @__asan_load4_noabort(i32 %834)
  %835 = load ptr, ptr %sriov_wreg2518.i, align 4
  %tobool2519.not.i = icmp eq ptr %835, null
  br i1 %tobool2519.not.i, label %land.lhs.true2514.i.cond.false2611.i_crit_edge, label %cond.true2520.i

land.lhs.true2514.i.cond.false2611.i_crit_edge:   ; preds = %land.lhs.true2514.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2611.i

cond.true2520.i:                                  ; preds = %land.lhs.true2514.i
  %836 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %836)
  %837 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2528.i = getelementptr i32, ptr %837, i32 1
  %838 = ptrtoint ptr %arrayidx2528.i to i32
  call void @__asan_load4_noabort(i32 %838)
  %839 = load i32, ptr %arrayidx2528.i, align 4
  %add2529.i = add i32 %839, 17
  %add2540.i = shl i32 %839, 2
  %shl2541.i = add i32 %add2540.i, 1280
  %and2542.i = and i32 %shl2541.i, 1048572
  %840 = add nsw i32 %and2542.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %840)
  %841 = icmp ult i32 %840, 9728
  %842 = add nsw i32 %and2542.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %842)
  %843 = icmp ult i32 %842, 9728
  %844 = add nsw i32 %and2542.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %844)
  %845 = icmp ult i32 %844, 1536
  br i1 %841, label %cond.true2520.i.if.end2606.i_crit_edge, label %if.else2583.i

cond.true2520.i.if.end2606.i_crit_edge:           ; preds = %cond.true2520.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2606.i

if.else2583.i:                                    ; preds = %cond.true2520.i
  %846 = add nsw i32 %and2542.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %846)
  %847 = icmp ult i32 %846, 1536
  br i1 %847, label %if.then2585.i, label %if.else2589.i

if.then2585.i:                                    ; preds = %if.else2583.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2588.i = add nuw nsw i32 %and2542.i, 67584
  br label %if.end2606.i

if.else2589.i:                                    ; preds = %if.else2583.i
  br i1 %843, label %if.else2589.i.if.end2606.i_crit_edge, label %if.else2595.i

if.else2589.i.if.end2606.i_crit_edge:             ; preds = %if.else2589.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2606.i

if.else2595.i:                                    ; preds = %if.else2589.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2600.i = add nsw i32 %and2542.i, -98304
  %spec.select10887.i = select i1 %845, i32 %add2600.i, i32 %and2542.i
  br label %if.end2606.i

if.end2606.i:                                     ; preds = %if.else2595.i, %if.else2589.i.if.end2606.i_crit_edge, %if.then2585.i, %cond.true2520.i.if.end2606.i_crit_edge
  %internal_reg_offset2530.0.i = phi i32 [ %add2588.i, %if.then2585.i ], [ %spec.select10887.i, %if.else2595.i ], [ %840, %cond.true2520.i.if.end2606.i_crit_edge ], [ %842, %if.else2589.i.if.end2606.i_crit_edge ]
  %848 = shl i32 %internal_reg_offset2530.0.i, 14
  %shl2609.i = and i32 %848, -65536
  %or2610.i = or i32 %shl2609.i, 1
  tail call void %835(ptr noundef %adev, i32 noundef %add2529.i, i32 noundef %or2610.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2797.i

cond.false2611.i:                                 ; preds = %land.lhs.true2514.i.cond.false2611.i_crit_edge, %land.lhs.true2509.i.cond.false2611.i_crit_edge, %cond.end2504.i.cond.false2611.i_crit_edge
  %849 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %849)
  %850 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2615.i = getelementptr i32, ptr %850, i32 1
  %851 = ptrtoint ptr %arrayidx2615.i to i32
  call void @__asan_load4_noabort(i32 %851)
  %852 = load i32, ptr %arrayidx2615.i, align 4
  %add2616.i = add i32 %852, 17
  %add2627.i = shl i32 %852, 2
  %shl2628.i = add i32 %add2627.i, 1280
  %and2629.i = and i32 %shl2628.i, 1048572
  %853 = add nsw i32 %and2629.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %853)
  %854 = icmp ult i32 %853, 9728
  %855 = add nsw i32 %and2629.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %855)
  %856 = icmp ult i32 %855, 9728
  %857 = add nsw i32 %and2629.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %857)
  %858 = icmp ult i32 %857, 1536
  br i1 %854, label %cond.false2611.i.if.end2693.i_crit_edge, label %if.else2670.i

cond.false2611.i.if.end2693.i_crit_edge:          ; preds = %cond.false2611.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2693.i

if.else2670.i:                                    ; preds = %cond.false2611.i
  %859 = add nsw i32 %and2629.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %859)
  %860 = icmp ult i32 %859, 1536
  br i1 %860, label %if.then2672.i, label %if.else2676.i

if.then2672.i:                                    ; preds = %if.else2670.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2675.i = add nuw nsw i32 %and2629.i, 67584
  br label %if.end2693.i

if.else2676.i:                                    ; preds = %if.else2670.i
  br i1 %856, label %if.else2676.i.if.end2693.i_crit_edge, label %if.else2682.i

if.else2676.i.if.end2693.i_crit_edge:             ; preds = %if.else2676.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2693.i

if.else2682.i:                                    ; preds = %if.else2676.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2687.i = add nsw i32 %and2629.i, -98304
  %spec.select10888.i = select i1 %858, i32 %add2687.i, i32 %and2629.i
  br label %if.end2693.i

if.end2693.i:                                     ; preds = %if.else2682.i, %if.else2676.i.if.end2693.i_crit_edge, %if.then2672.i, %cond.false2611.i.if.end2693.i_crit_edge
  %internal_reg_offset2617.0.i = phi i32 [ %add2675.i, %if.then2672.i ], [ %spec.select10888.i, %if.else2682.i ], [ %853, %cond.false2611.i.if.end2693.i_crit_edge ], [ %855, %if.else2676.i.if.end2693.i_crit_edge ]
  %861 = shl i32 %internal_reg_offset2617.0.i, 14
  %shl2696.i = and i32 %861, -65536
  %or2697.i = or i32 %shl2696.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2616.i, i32 noundef %or2697.i, i32 noundef 0) #7
  br label %if.then2797.i

if.else2699.i:                                    ; preds = %if.else2436.i, %if.else2430.i.if.else2699.i_crit_edge, %if.then2426.i, %if.else2370.i.if.else2699.i_crit_edge
  %internal_reg_offset2371.0.i = phi i32 [ %add2429.i, %if.then2426.i ], [ %spec.select10886.i, %if.else2436.i ], [ %808, %if.else2370.i.if.else2699.i_crit_edge ], [ %810, %if.else2430.i.if.else2699.i_crit_edge ]
  %shr2449.i = lshr i32 %internal_reg_offset2371.0.i, 2
  %862 = ptrtoint ptr %dpg_sram_curr_addr2111.i to i32
  call void @__asan_load4_noabort(i32 %862)
  %863 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2454.i = getelementptr i32, ptr %863, i32 1
  store ptr %incdec.ptr2454.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %864 = ptrtoint ptr %863 to i32
  call void @__asan_store4_noabort(i32 %864)
  store i32 %shr2449.i, ptr %863, align 4
  %865 = ptrtoint ptr %gpu_addr2116.i to i32
  call void @__asan_load8_noabort(i32 %865)
  %866 = load i64, ptr %gpu_addr2116.i, align 8
  %shr2459.i = lshr i64 %866, 32
  %conv2461.i = trunc i64 %shr2459.i to i32
  %867 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2466.i = getelementptr i32, ptr %867, i32 1
  store ptr %incdec.ptr2466.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %868 = ptrtoint ptr %867 to i32
  call void @__asan_store4_noabort(i32 %868)
  store i32 %conv2461.i, ptr %867, align 4
  %869 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %869)
  %870 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2709.i = getelementptr i32, ptr %870, i32 1
  %871 = ptrtoint ptr %arrayidx2709.i to i32
  call void @__asan_load4_noabort(i32 %871)
  %872 = load i32, ptr %arrayidx2709.i, align 4
  %add2710.i = shl i32 %872, 2
  %shl2711.i = add i32 %add2710.i, 1280
  %and2712.i = and i32 %shl2711.i, 1048572
  %873 = add nsw i32 %and2712.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %873)
  %874 = icmp ult i32 %873, 9728
  %875 = add nsw i32 %and2712.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %875)
  %876 = icmp ult i32 %875, 9728
  %877 = add nsw i32 %and2712.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %877)
  %878 = icmp ult i32 %877, 1536
  br i1 %874, label %if.else2699.i.if.end2776.i_crit_edge, label %if.else2753.i

if.else2699.i.if.end2776.i_crit_edge:             ; preds = %if.else2699.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2776.i

if.else2753.i:                                    ; preds = %if.else2699.i
  %879 = add nsw i32 %and2712.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %879)
  %880 = icmp ult i32 %879, 1536
  br i1 %880, label %if.then2755.i, label %if.else2759.i

if.then2755.i:                                    ; preds = %if.else2753.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2758.i = add nuw nsw i32 %and2712.i, 67584
  br label %if.end2776.i

if.else2759.i:                                    ; preds = %if.else2753.i
  br i1 %876, label %if.else2759.i.if.end2776.i_crit_edge, label %if.else2765.i

if.else2759.i.if.end2776.i_crit_edge:             ; preds = %if.else2759.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2776.i

if.else2765.i:                                    ; preds = %if.else2759.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2770.i = add nsw i32 %and2712.i, -98304
  %spec.select10889.i = select i1 %878, i32 %add2770.i, i32 %and2712.i
  br label %if.end2776.i

if.end2776.i:                                     ; preds = %if.else2765.i, %if.else2759.i.if.end2776.i_crit_edge, %if.then2755.i, %if.else2699.i.if.end2776.i_crit_edge
  %internal_reg_offset2700.0.i = phi i32 [ %add2758.i, %if.then2755.i ], [ %spec.select10889.i, %if.else2765.i ], [ %873, %if.else2699.i.if.end2776.i_crit_edge ], [ %875, %if.else2759.i.if.end2776.i_crit_edge ]
  %shr2778.i = lshr i32 %internal_reg_offset2700.0.i, 2
  %881 = ptrtoint ptr %dpg_sram_curr_addr2111.i to i32
  call void @__asan_load4_noabort(i32 %881)
  %882 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2783.i = getelementptr i32, ptr %882, i32 1
  store ptr %incdec.ptr2783.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %883 = ptrtoint ptr %882 to i32
  call void @__asan_store4_noabort(i32 %883)
  store i32 %shr2778.i, ptr %882, align 4
  %884 = load ptr, ptr %dpg_sram_curr_addr2111.i, align 8
  %incdec.ptr2788.i = getelementptr i32, ptr %884, i32 1
  store ptr %incdec.ptr2788.i, ptr %dpg_sram_curr_addr2111.i, align 8
  %885 = ptrtoint ptr %884 to i32
  call void @__asan_store4_noabort(i32 %885)
  store i32 32, ptr %884, align 4
  br label %if.else3347.i

if.then2797.i:                                    ; preds = %if.end2693.i, %if.end2606.i, %if.end801.i, %if.end722.i
  %offset.0.ph.i = phi i32 [ 0, %if.end722.i ], [ 0, %if.end801.i ], [ %and.i, %if.end2693.i ], [ %and.i, %if.end2606.i ]
  %886 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %886)
  %887 = load i32, ptr %virt, align 8
  %and2800.i = and i32 %887, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2800.i)
  %tobool2801.not.i = icmp eq i32 %and2800.i, 0
  br i1 %tobool2801.not.i, label %if.then2797.i.cond.false2823.i_crit_edge, label %land.lhs.true2802.i

if.then2797.i.cond.false2823.i_crit_edge:         ; preds = %if.then2797.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2823.i

land.lhs.true2802.i:                              ; preds = %if.then2797.i
  %funcs2805.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %888 = ptrtoint ptr %funcs2805.i to i32
  call void @__asan_load4_noabort(i32 %888)
  %889 = load ptr, ptr %funcs2805.i, align 4
  %tobool2806.not.i = icmp eq ptr %889, null
  br i1 %tobool2806.not.i, label %land.lhs.true2802.i.cond.false2823.i_crit_edge, label %land.lhs.true2807.i

land.lhs.true2802.i.cond.false2823.i_crit_edge:   ; preds = %land.lhs.true2802.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2823.i

land.lhs.true2807.i:                              ; preds = %land.lhs.true2802.i
  %sriov_wreg2811.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %889, i32 0, i32 12
  %890 = ptrtoint ptr %sriov_wreg2811.i to i32
  call void @__asan_load4_noabort(i32 %890)
  %891 = load ptr, ptr %sriov_wreg2811.i, align 4
  %tobool2812.not.i = icmp eq ptr %891, null
  br i1 %tobool2812.not.i, label %land.lhs.true2807.i.cond.false2823.i_crit_edge, label %cond.true2813.i

land.lhs.true2807.i.cond.false2823.i_crit_edge:   ; preds = %land.lhs.true2807.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2823.i

cond.true2813.i:                                  ; preds = %land.lhs.true2807.i
  call void @__sanitizer_cov_trace_pc() #9
  %892 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %892)
  %893 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2821.i = getelementptr i32, ptr %893, i32 1
  %894 = ptrtoint ptr %arrayidx2821.i to i32
  call void @__asan_load4_noabort(i32 %894)
  %895 = load i32, ptr %arrayidx2821.i, align 4
  %add2822.i = add i32 %895, 18
  tail call void %891(ptr noundef %adev, i32 noundef %add2822.i, i32 noundef %and.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2829.i

cond.false2823.i:                                 ; preds = %land.lhs.true2807.i.cond.false2823.i_crit_edge, %land.lhs.true2802.i.cond.false2823.i_crit_edge, %if.then2797.i.cond.false2823.i_crit_edge
  %896 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %896)
  %897 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2827.i = getelementptr i32, ptr %897, i32 1
  %898 = ptrtoint ptr %arrayidx2827.i to i32
  call void @__asan_load4_noabort(i32 %898)
  %899 = load i32, ptr %arrayidx2827.i, align 4
  %add2828.i = add i32 %899, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2828.i, i32 noundef %and.i, i32 noundef 0) #7
  br label %cond.end2829.i

cond.end2829.i:                                   ; preds = %cond.false2823.i, %cond.true2813.i
  %900 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %900)
  %901 = load i32, ptr %virt, align 8
  %and2832.i = and i32 %901, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2832.i)
  %tobool2833.not.i = icmp eq i32 %and2832.i, 0
  br i1 %tobool2833.not.i, label %cond.end2829.i.cond.false2936.i_crit_edge, label %land.lhs.true2834.i

cond.end2829.i.cond.false2936.i_crit_edge:        ; preds = %cond.end2829.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2936.i

land.lhs.true2834.i:                              ; preds = %cond.end2829.i
  %funcs2837.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %902 = ptrtoint ptr %funcs2837.i to i32
  call void @__asan_load4_noabort(i32 %902)
  %903 = load ptr, ptr %funcs2837.i, align 4
  %tobool2838.not.i = icmp eq ptr %903, null
  br i1 %tobool2838.not.i, label %land.lhs.true2834.i.cond.false2936.i_crit_edge, label %land.lhs.true2839.i

land.lhs.true2834.i.cond.false2936.i_crit_edge:   ; preds = %land.lhs.true2834.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2936.i

land.lhs.true2839.i:                              ; preds = %land.lhs.true2834.i
  %sriov_wreg2843.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %903, i32 0, i32 12
  %904 = ptrtoint ptr %sriov_wreg2843.i to i32
  call void @__asan_load4_noabort(i32 %904)
  %905 = load ptr, ptr %sriov_wreg2843.i, align 4
  %tobool2844.not.i = icmp eq ptr %905, null
  br i1 %tobool2844.not.i, label %land.lhs.true2839.i.cond.false2936.i_crit_edge, label %cond.true2845.i

land.lhs.true2839.i.cond.false2936.i_crit_edge:   ; preds = %land.lhs.true2839.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2936.i

cond.true2845.i:                                  ; preds = %land.lhs.true2839.i
  %906 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %906)
  %907 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2853.i = getelementptr i32, ptr %907, i32 1
  %908 = ptrtoint ptr %arrayidx2853.i to i32
  call void @__asan_load4_noabort(i32 %908)
  %909 = load i32, ptr %arrayidx2853.i, align 4
  %add2854.i = add i32 %909, 17
  %add2865.i = shl i32 %909, 2
  %shl2866.i = add i32 %add2865.i, 1284
  %and2867.i = and i32 %shl2866.i, 1048572
  %910 = add nsw i32 %and2867.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %910)
  %911 = icmp ult i32 %910, 9728
  %912 = add nsw i32 %and2867.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %912)
  %913 = icmp ult i32 %912, 9728
  %914 = add nsw i32 %and2867.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %914)
  %915 = icmp ult i32 %914, 1536
  br i1 %911, label %cond.true2845.i.if.end2931.i_crit_edge, label %if.else2908.i

cond.true2845.i.if.end2931.i_crit_edge:           ; preds = %cond.true2845.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2931.i

if.else2908.i:                                    ; preds = %cond.true2845.i
  %916 = add nsw i32 %and2867.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %916)
  %917 = icmp ult i32 %916, 1536
  br i1 %917, label %if.then2910.i, label %if.else2914.i

if.then2910.i:                                    ; preds = %if.else2908.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2913.i = add nuw nsw i32 %and2867.i, 67584
  br label %if.end2931.i

if.else2914.i:                                    ; preds = %if.else2908.i
  br i1 %913, label %if.else2914.i.if.end2931.i_crit_edge, label %if.else2920.i

if.else2914.i.if.end2931.i_crit_edge:             ; preds = %if.else2914.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2931.i

if.else2920.i:                                    ; preds = %if.else2914.i
  call void @__sanitizer_cov_trace_pc() #9
  %add2925.i = add nsw i32 %and2867.i, -98304
  %spec.select10890.i = select i1 %915, i32 %add2925.i, i32 %and2867.i
  br label %if.end2931.i

if.end2931.i:                                     ; preds = %if.else2920.i, %if.else2914.i.if.end2931.i_crit_edge, %if.then2910.i, %cond.true2845.i.if.end2931.i_crit_edge
  %internal_reg_offset2855.0.i = phi i32 [ %add2913.i, %if.then2910.i ], [ %spec.select10890.i, %if.else2920.i ], [ %910, %cond.true2845.i.if.end2931.i_crit_edge ], [ %912, %if.else2914.i.if.end2931.i_crit_edge ]
  %918 = shl i32 %internal_reg_offset2855.0.i, 14
  %shl2934.i = and i32 %918, -65536
  %or2935.i = or i32 %shl2934.i, 1
  tail call void %905(ptr noundef %adev, i32 noundef %add2854.i, i32 noundef %or2935.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3445.i

cond.false2936.i:                                 ; preds = %land.lhs.true2839.i.cond.false2936.i_crit_edge, %land.lhs.true2834.i.cond.false2936.i_crit_edge, %cond.end2829.i.cond.false2936.i_crit_edge
  %919 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %919)
  %920 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2940.i = getelementptr i32, ptr %920, i32 1
  %921 = ptrtoint ptr %arrayidx2940.i to i32
  call void @__asan_load4_noabort(i32 %921)
  %922 = load i32, ptr %arrayidx2940.i, align 4
  %add2941.i = add i32 %922, 17
  %add2952.i = shl i32 %922, 2
  %shl2953.i = add i32 %add2952.i, 1284
  %and2954.i = and i32 %shl2953.i, 1048572
  %923 = add nsw i32 %and2954.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %923)
  %924 = icmp ult i32 %923, 9728
  %925 = add nsw i32 %and2954.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %925)
  %926 = icmp ult i32 %925, 9728
  %927 = add nsw i32 %and2954.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %927)
  %928 = icmp ult i32 %927, 1536
  br i1 %924, label %cond.false2936.i.if.end3018.i_crit_edge, label %if.else2995.i

cond.false2936.i.if.end3018.i_crit_edge:          ; preds = %cond.false2936.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3018.i

if.else2995.i:                                    ; preds = %cond.false2936.i
  %929 = add nsw i32 %and2954.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %929)
  %930 = icmp ult i32 %929, 1536
  br i1 %930, label %if.then2997.i, label %if.else3001.i

if.then2997.i:                                    ; preds = %if.else2995.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3000.i = add nuw nsw i32 %and2954.i, 67584
  br label %if.end3018.i

if.else3001.i:                                    ; preds = %if.else2995.i
  br i1 %926, label %if.else3001.i.if.end3018.i_crit_edge, label %if.else3007.i

if.else3001.i.if.end3018.i_crit_edge:             ; preds = %if.else3001.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3018.i

if.else3007.i:                                    ; preds = %if.else3001.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3012.i = add nsw i32 %and2954.i, -98304
  %spec.select10891.i = select i1 %928, i32 %add3012.i, i32 %and2954.i
  br label %if.end3018.i

if.end3018.i:                                     ; preds = %if.else3007.i, %if.else3001.i.if.end3018.i_crit_edge, %if.then2997.i, %cond.false2936.i.if.end3018.i_crit_edge
  %internal_reg_offset2942.0.i = phi i32 [ %add3000.i, %if.then2997.i ], [ %spec.select10891.i, %if.else3007.i ], [ %923, %cond.false2936.i.if.end3018.i_crit_edge ], [ %925, %if.else3001.i.if.end3018.i_crit_edge ]
  %931 = shl i32 %internal_reg_offset2942.0.i, 14
  %shl3021.i = and i32 %931, -65536
  %or3022.i = or i32 %shl3021.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2941.i, i32 noundef %or3022.i, i32 noundef 0) #7
  br label %if.then3445.i

if.else3347.i:                                    ; preds = %if.end2776.i, %if.end1771.i
  %offset.0.i = phi i32 [ %and.i, %if.end2776.i ], [ 0, %if.end1771.i ]
  %932 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %932)
  %933 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3357.i = getelementptr i32, ptr %933, i32 1
  %934 = ptrtoint ptr %arrayidx3357.i to i32
  call void @__asan_load4_noabort(i32 %934)
  %935 = load i32, ptr %arrayidx3357.i, align 4
  %add3358.i = shl i32 %935, 2
  %shl3359.i = add i32 %add3358.i, 1284
  %and3360.i = and i32 %shl3359.i, 1048572
  %936 = add nsw i32 %and3360.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %936)
  %937 = icmp ult i32 %936, 9728
  %938 = add nsw i32 %and3360.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %938)
  %939 = icmp ult i32 %938, 9728
  %940 = add nsw i32 %and3360.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %940)
  %941 = icmp ult i32 %940, 1536
  br i1 %937, label %if.else3347.i.if.else4690.i_crit_edge, label %if.else3401.i

if.else3347.i.if.else4690.i_crit_edge:            ; preds = %if.else3347.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4690.i

if.else3401.i:                                    ; preds = %if.else3347.i
  %942 = add nsw i32 %and3360.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %942)
  %943 = icmp ult i32 %942, 1536
  br i1 %943, label %if.then3403.i, label %if.else3407.i

if.then3403.i:                                    ; preds = %if.else3401.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3406.i = add nuw nsw i32 %and3360.i, 67584
  br label %if.else4690.i

if.else3407.i:                                    ; preds = %if.else3401.i
  br i1 %939, label %if.else3407.i.if.else4690.i_crit_edge, label %if.else3413.i

if.else3407.i.if.else4690.i_crit_edge:            ; preds = %if.else3407.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4690.i

if.else3413.i:                                    ; preds = %if.else3407.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3418.i = add nsw i32 %and3360.i, -98304
  %spec.select10892.i = select i1 %941, i32 %add3418.i, i32 %and3360.i
  br label %if.else4690.i

if.then3445.i:                                    ; preds = %if.end3018.i, %if.end2931.i
  %944 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %944)
  %945 = load i32, ptr %virt, align 8
  %and3448.i = and i32 %945, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3448.i)
  %tobool3449.not.i = icmp eq i32 %and3448.i, 0
  br i1 %tobool3449.not.i, label %if.then3445.i.cond.false3479.i_crit_edge, label %land.lhs.true3450.i

if.then3445.i.cond.false3479.i_crit_edge:         ; preds = %if.then3445.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3479.i

land.lhs.true3450.i:                              ; preds = %if.then3445.i
  %funcs3453.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %946 = ptrtoint ptr %funcs3453.i to i32
  call void @__asan_load4_noabort(i32 %946)
  %947 = load ptr, ptr %funcs3453.i, align 4
  %tobool3454.not.i = icmp eq ptr %947, null
  br i1 %tobool3454.not.i, label %land.lhs.true3450.i.cond.false3479.i_crit_edge, label %land.lhs.true3455.i

land.lhs.true3450.i.cond.false3479.i_crit_edge:   ; preds = %land.lhs.true3450.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3479.i

land.lhs.true3455.i:                              ; preds = %land.lhs.true3450.i
  %sriov_wreg3459.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %947, i32 0, i32 12
  %948 = ptrtoint ptr %sriov_wreg3459.i to i32
  call void @__asan_load4_noabort(i32 %948)
  %949 = load ptr, ptr %sriov_wreg3459.i, align 4
  %tobool3460.not.i = icmp eq ptr %949, null
  br i1 %tobool3460.not.i, label %land.lhs.true3455.i.cond.false3479.i_crit_edge, label %cond.true3461.i

land.lhs.true3455.i.cond.false3479.i_crit_edge:   ; preds = %land.lhs.true3455.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3479.i

cond.true3461.i:                                  ; preds = %land.lhs.true3455.i
  call void @__sanitizer_cov_trace_pc() #9
  %950 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %950)
  %951 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3469.i = getelementptr i32, ptr %951, i32 1
  %952 = ptrtoint ptr %arrayidx3469.i to i32
  call void @__asan_load4_noabort(i32 %952)
  %953 = load i32, ptr %arrayidx3469.i, align 4
  %add3470.i = add i32 %953, 18
  %gpu_addr3474.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %954 = ptrtoint ptr %gpu_addr3474.i to i32
  call void @__asan_load8_noabort(i32 %954)
  %955 = load i64, ptr %gpu_addr3474.i, align 8
  %956 = trunc i64 %955 to i32
  %conv3478.i = add i32 %offset.0.ph.i, %956
  tail call void %949(ptr noundef %adev, i32 noundef %add3470.i, i32 noundef %conv3478.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3493.i

cond.false3479.i:                                 ; preds = %land.lhs.true3455.i.cond.false3479.i_crit_edge, %land.lhs.true3450.i.cond.false3479.i_crit_edge, %if.then3445.i.cond.false3479.i_crit_edge
  %957 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %957)
  %958 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3483.i = getelementptr i32, ptr %958, i32 1
  %959 = ptrtoint ptr %arrayidx3483.i to i32
  call void @__asan_load4_noabort(i32 %959)
  %960 = load i32, ptr %arrayidx3483.i, align 4
  %add3484.i = add i32 %960, 18
  %gpu_addr3488.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %961 = ptrtoint ptr %gpu_addr3488.i to i32
  call void @__asan_load8_noabort(i32 %961)
  %962 = load i64, ptr %gpu_addr3488.i, align 8
  %963 = trunc i64 %962 to i32
  %conv3492.i = add i32 %offset.0.ph.i, %963
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3484.i, i32 noundef %conv3492.i, i32 noundef 0) #7
  br label %cond.end3493.i

cond.end3493.i:                                   ; preds = %cond.false3479.i, %cond.true3461.i
  %964 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %964)
  %965 = load i32, ptr %virt, align 8
  %and3496.i = and i32 %965, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3496.i)
  %tobool3497.not.i = icmp eq i32 %and3496.i, 0
  br i1 %tobool3497.not.i, label %cond.end3493.i.cond.false3600.i_crit_edge, label %land.lhs.true3498.i

cond.end3493.i.cond.false3600.i_crit_edge:        ; preds = %cond.end3493.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3600.i

land.lhs.true3498.i:                              ; preds = %cond.end3493.i
  %funcs3501.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %966 = ptrtoint ptr %funcs3501.i to i32
  call void @__asan_load4_noabort(i32 %966)
  %967 = load ptr, ptr %funcs3501.i, align 4
  %tobool3502.not.i = icmp eq ptr %967, null
  br i1 %tobool3502.not.i, label %land.lhs.true3498.i.cond.false3600.i_crit_edge, label %land.lhs.true3503.i

land.lhs.true3498.i.cond.false3600.i_crit_edge:   ; preds = %land.lhs.true3498.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3600.i

land.lhs.true3503.i:                              ; preds = %land.lhs.true3498.i
  %sriov_wreg3507.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %967, i32 0, i32 12
  %968 = ptrtoint ptr %sriov_wreg3507.i to i32
  call void @__asan_load4_noabort(i32 %968)
  %969 = load ptr, ptr %sriov_wreg3507.i, align 4
  %tobool3508.not.i = icmp eq ptr %969, null
  br i1 %tobool3508.not.i, label %land.lhs.true3503.i.cond.false3600.i_crit_edge, label %cond.true3509.i

land.lhs.true3503.i.cond.false3600.i_crit_edge:   ; preds = %land.lhs.true3503.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3600.i

cond.true3509.i:                                  ; preds = %land.lhs.true3503.i
  %970 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %970)
  %971 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3517.i = getelementptr i32, ptr %971, i32 1
  %972 = ptrtoint ptr %arrayidx3517.i to i32
  call void @__asan_load4_noabort(i32 %972)
  %973 = load i32, ptr %arrayidx3517.i, align 4
  %add3518.i = add i32 %973, 17
  %add3529.i = shl i32 %973, 2
  %shl3530.i = add i32 %add3529.i, 4512
  %and3531.i = and i32 %shl3530.i, 1048572
  %974 = add nsw i32 %and3531.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %974)
  %975 = icmp ult i32 %974, 9728
  %976 = add nsw i32 %and3531.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %976)
  %977 = icmp ult i32 %976, 9728
  %978 = add nsw i32 %and3531.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %978)
  %979 = icmp ult i32 %978, 1536
  br i1 %975, label %cond.true3509.i.if.end3595.i_crit_edge, label %if.else3572.i

cond.true3509.i.if.end3595.i_crit_edge:           ; preds = %cond.true3509.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3595.i

if.else3572.i:                                    ; preds = %cond.true3509.i
  %980 = add nsw i32 %and3531.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %980)
  %981 = icmp ult i32 %980, 1536
  br i1 %981, label %if.then3574.i, label %if.else3578.i

if.then3574.i:                                    ; preds = %if.else3572.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3577.i = add nuw nsw i32 %and3531.i, 67584
  br label %if.end3595.i

if.else3578.i:                                    ; preds = %if.else3572.i
  br i1 %977, label %if.else3578.i.if.end3595.i_crit_edge, label %if.else3584.i

if.else3578.i.if.end3595.i_crit_edge:             ; preds = %if.else3578.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3595.i

if.else3584.i:                                    ; preds = %if.else3578.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3589.i = add nsw i32 %and3531.i, -98304
  %spec.select10893.i = select i1 %979, i32 %add3589.i, i32 %and3531.i
  br label %if.end3595.i

if.end3595.i:                                     ; preds = %if.else3584.i, %if.else3578.i.if.end3595.i_crit_edge, %if.then3574.i, %cond.true3509.i.if.end3595.i_crit_edge
  %internal_reg_offset3519.0.i = phi i32 [ %add3577.i, %if.then3574.i ], [ %spec.select10893.i, %if.else3584.i ], [ %974, %cond.true3509.i.if.end3595.i_crit_edge ], [ %976, %if.else3578.i.if.end3595.i_crit_edge ]
  %982 = shl i32 %internal_reg_offset3519.0.i, 14
  %shl3598.i = and i32 %982, -65536
  %or3599.i = or i32 %shl3598.i, 1
  tail call void %969(ptr noundef %adev, i32 noundef %add3518.i, i32 noundef %or3599.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3791.i

cond.false3600.i:                                 ; preds = %land.lhs.true3503.i.cond.false3600.i_crit_edge, %land.lhs.true3498.i.cond.false3600.i_crit_edge, %cond.end3493.i.cond.false3600.i_crit_edge
  %983 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %983)
  %984 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3604.i = getelementptr i32, ptr %984, i32 1
  %985 = ptrtoint ptr %arrayidx3604.i to i32
  call void @__asan_load4_noabort(i32 %985)
  %986 = load i32, ptr %arrayidx3604.i, align 4
  %add3605.i = add i32 %986, 17
  %add3616.i = shl i32 %986, 2
  %shl3617.i = add i32 %add3616.i, 4512
  %and3618.i = and i32 %shl3617.i, 1048572
  %987 = add nsw i32 %and3618.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %987)
  %988 = icmp ult i32 %987, 9728
  %989 = add nsw i32 %and3618.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %989)
  %990 = icmp ult i32 %989, 9728
  %991 = add nsw i32 %and3618.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %991)
  %992 = icmp ult i32 %991, 1536
  br i1 %988, label %cond.false3600.i.if.end3682.i_crit_edge, label %if.else3659.i

cond.false3600.i.if.end3682.i_crit_edge:          ; preds = %cond.false3600.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3682.i

if.else3659.i:                                    ; preds = %cond.false3600.i
  %993 = add nsw i32 %and3618.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %993)
  %994 = icmp ult i32 %993, 1536
  br i1 %994, label %if.then3661.i, label %if.else3665.i

if.then3661.i:                                    ; preds = %if.else3659.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3664.i = add nuw nsw i32 %and3618.i, 67584
  br label %if.end3682.i

if.else3665.i:                                    ; preds = %if.else3659.i
  br i1 %990, label %if.else3665.i.if.end3682.i_crit_edge, label %if.else3671.i

if.else3665.i.if.end3682.i_crit_edge:             ; preds = %if.else3665.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3682.i

if.else3671.i:                                    ; preds = %if.else3665.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3676.i = add nsw i32 %and3618.i, -98304
  %spec.select10894.i = select i1 %992, i32 %add3676.i, i32 %and3618.i
  br label %if.end3682.i

if.end3682.i:                                     ; preds = %if.else3671.i, %if.else3665.i.if.end3682.i_crit_edge, %if.then3661.i, %cond.false3600.i.if.end3682.i_crit_edge
  %internal_reg_offset3606.0.i = phi i32 [ %add3664.i, %if.then3661.i ], [ %spec.select10894.i, %if.else3671.i ], [ %987, %cond.false3600.i.if.end3682.i_crit_edge ], [ %989, %if.else3665.i.if.end3682.i_crit_edge ]
  %995 = shl i32 %internal_reg_offset3606.0.i, 14
  %shl3685.i = and i32 %995, -65536
  %or3686.i = or i32 %shl3685.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3605.i, i32 noundef %or3686.i, i32 noundef 0) #7
  br label %if.then3791.i

if.then3791.i:                                    ; preds = %if.end3682.i, %if.end3595.i
  %996 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load i32, ptr %virt, align 8
  %and3794.i = and i32 %997, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3794.i)
  %tobool3795.not.i = icmp eq i32 %and3794.i, 0
  br i1 %tobool3795.not.i, label %if.then3791.i.cond.false3826.i_crit_edge, label %land.lhs.true3796.i

if.then3791.i.cond.false3826.i_crit_edge:         ; preds = %if.then3791.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3826.i

land.lhs.true3796.i:                              ; preds = %if.then3791.i
  %funcs3799.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %998 = ptrtoint ptr %funcs3799.i to i32
  call void @__asan_load4_noabort(i32 %998)
  %999 = load ptr, ptr %funcs3799.i, align 4
  %tobool3800.not.i = icmp eq ptr %999, null
  br i1 %tobool3800.not.i, label %land.lhs.true3796.i.cond.false3826.i_crit_edge, label %land.lhs.true3801.i

land.lhs.true3796.i.cond.false3826.i_crit_edge:   ; preds = %land.lhs.true3796.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3826.i

land.lhs.true3801.i:                              ; preds = %land.lhs.true3796.i
  %sriov_wreg3805.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %999, i32 0, i32 12
  %1000 = ptrtoint ptr %sriov_wreg3805.i to i32
  call void @__asan_load4_noabort(i32 %1000)
  %1001 = load ptr, ptr %sriov_wreg3805.i, align 4
  %tobool3806.not.i = icmp eq ptr %1001, null
  br i1 %tobool3806.not.i, label %land.lhs.true3801.i.cond.false3826.i_crit_edge, label %cond.true3807.i

land.lhs.true3801.i.cond.false3826.i_crit_edge:   ; preds = %land.lhs.true3801.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3826.i

cond.true3807.i:                                  ; preds = %land.lhs.true3801.i
  call void @__sanitizer_cov_trace_pc() #9
  %1002 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1002)
  %1003 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3815.i = getelementptr i32, ptr %1003, i32 1
  %1004 = ptrtoint ptr %arrayidx3815.i to i32
  call void @__asan_load4_noabort(i32 %1004)
  %1005 = load i32, ptr %arrayidx3815.i, align 4
  %add3816.i = add i32 %1005, 18
  %gpu_addr3820.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1006 = ptrtoint ptr %gpu_addr3820.i to i32
  call void @__asan_load8_noabort(i32 %1006)
  %1007 = load i64, ptr %gpu_addr3820.i, align 8
  %conv3821.i = zext i32 %offset.0.ph.i to i64
  %add3822.i = add i64 %1007, %conv3821.i
  %shr3823.i = lshr i64 %add3822.i, 32
  %conv3825.i = trunc i64 %shr3823.i to i32
  tail call void %1001(ptr noundef %adev, i32 noundef %add3816.i, i32 noundef %conv3825.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3841.i

cond.false3826.i:                                 ; preds = %land.lhs.true3801.i.cond.false3826.i_crit_edge, %land.lhs.true3796.i.cond.false3826.i_crit_edge, %if.then3791.i.cond.false3826.i_crit_edge
  %1008 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3830.i = getelementptr i32, ptr %1009, i32 1
  %1010 = ptrtoint ptr %arrayidx3830.i to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load i32, ptr %arrayidx3830.i, align 4
  %add3831.i = add i32 %1011, 18
  %gpu_addr3835.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1012 = ptrtoint ptr %gpu_addr3835.i to i32
  call void @__asan_load8_noabort(i32 %1012)
  %1013 = load i64, ptr %gpu_addr3835.i, align 8
  %conv3836.i = zext i32 %offset.0.ph.i to i64
  %add3837.i = add i64 %1013, %conv3836.i
  %shr3838.i = lshr i64 %add3837.i, 32
  %conv3840.i = trunc i64 %shr3838.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3831.i, i32 noundef %conv3840.i, i32 noundef 0) #7
  br label %cond.end3841.i

cond.end3841.i:                                   ; preds = %cond.false3826.i, %cond.true3807.i
  %1014 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load i32, ptr %virt, align 8
  %and3844.i = and i32 %1015, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3844.i)
  %tobool3845.not.i = icmp eq i32 %and3844.i, 0
  br i1 %tobool3845.not.i, label %cond.end3841.i.cond.false3948.i_crit_edge, label %land.lhs.true3846.i

cond.end3841.i.cond.false3948.i_crit_edge:        ; preds = %cond.end3841.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3948.i

land.lhs.true3846.i:                              ; preds = %cond.end3841.i
  %funcs3849.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1016 = ptrtoint ptr %funcs3849.i to i32
  call void @__asan_load4_noabort(i32 %1016)
  %1017 = load ptr, ptr %funcs3849.i, align 4
  %tobool3850.not.i = icmp eq ptr %1017, null
  br i1 %tobool3850.not.i, label %land.lhs.true3846.i.cond.false3948.i_crit_edge, label %land.lhs.true3851.i

land.lhs.true3846.i.cond.false3948.i_crit_edge:   ; preds = %land.lhs.true3846.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3948.i

land.lhs.true3851.i:                              ; preds = %land.lhs.true3846.i
  %sriov_wreg3855.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1017, i32 0, i32 12
  %1018 = ptrtoint ptr %sriov_wreg3855.i to i32
  call void @__asan_load4_noabort(i32 %1018)
  %1019 = load ptr, ptr %sriov_wreg3855.i, align 4
  %tobool3856.not.i = icmp eq ptr %1019, null
  br i1 %tobool3856.not.i, label %land.lhs.true3851.i.cond.false3948.i_crit_edge, label %cond.true3857.i

land.lhs.true3851.i.cond.false3948.i_crit_edge:   ; preds = %land.lhs.true3851.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3948.i

cond.true3857.i:                                  ; preds = %land.lhs.true3851.i
  %1020 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1020)
  %1021 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3865.i = getelementptr i32, ptr %1021, i32 1
  %1022 = ptrtoint ptr %arrayidx3865.i to i32
  call void @__asan_load4_noabort(i32 %1022)
  %1023 = load i32, ptr %arrayidx3865.i, align 4
  %add3866.i = add i32 %1023, 17
  %add3877.i = shl i32 %1023, 2
  %shl3878.i = add i32 %add3877.i, 4516
  %and3879.i = and i32 %shl3878.i, 1048572
  %1024 = add nsw i32 %and3879.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1024)
  %1025 = icmp ult i32 %1024, 9728
  %1026 = add nsw i32 %and3879.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1026)
  %1027 = icmp ult i32 %1026, 9728
  %1028 = add nsw i32 %and3879.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1028)
  %1029 = icmp ult i32 %1028, 1536
  br i1 %1025, label %cond.true3857.i.if.end3943.i_crit_edge, label %if.else3920.i

cond.true3857.i.if.end3943.i_crit_edge:           ; preds = %cond.true3857.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3943.i

if.else3920.i:                                    ; preds = %cond.true3857.i
  %1030 = add nsw i32 %and3879.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1030)
  %1031 = icmp ult i32 %1030, 1536
  br i1 %1031, label %if.then3922.i, label %if.else3926.i

if.then3922.i:                                    ; preds = %if.else3920.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3925.i = add nuw nsw i32 %and3879.i, 67584
  br label %if.end3943.i

if.else3926.i:                                    ; preds = %if.else3920.i
  br i1 %1027, label %if.else3926.i.if.end3943.i_crit_edge, label %if.else3932.i

if.else3926.i.if.end3943.i_crit_edge:             ; preds = %if.else3926.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3943.i

if.else3932.i:                                    ; preds = %if.else3926.i
  call void @__sanitizer_cov_trace_pc() #9
  %add3937.i = add nsw i32 %and3879.i, -98304
  %spec.select10895.i = select i1 %1029, i32 %add3937.i, i32 %and3879.i
  br label %if.end3943.i

if.end3943.i:                                     ; preds = %if.else3932.i, %if.else3926.i.if.end3943.i_crit_edge, %if.then3922.i, %cond.true3857.i.if.end3943.i_crit_edge
  %internal_reg_offset3867.0.i = phi i32 [ %add3925.i, %if.then3922.i ], [ %spec.select10895.i, %if.else3932.i ], [ %1024, %cond.true3857.i.if.end3943.i_crit_edge ], [ %1026, %if.else3926.i.if.end3943.i_crit_edge ]
  %1032 = shl i32 %internal_reg_offset3867.0.i, 14
  %shl3946.i = and i32 %1032, -65536
  %or3947.i = or i32 %shl3946.i, 1
  tail call void %1019(ptr noundef %adev, i32 noundef %add3866.i, i32 noundef %or3947.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then4140.i

cond.false3948.i:                                 ; preds = %land.lhs.true3851.i.cond.false3948.i_crit_edge, %land.lhs.true3846.i.cond.false3948.i_crit_edge, %cond.end3841.i.cond.false3948.i_crit_edge
  %1033 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1033)
  %1034 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3952.i = getelementptr i32, ptr %1034, i32 1
  %1035 = ptrtoint ptr %arrayidx3952.i to i32
  call void @__asan_load4_noabort(i32 %1035)
  %1036 = load i32, ptr %arrayidx3952.i, align 4
  %add3953.i = add i32 %1036, 17
  %add3964.i = shl i32 %1036, 2
  %shl3965.i = add i32 %add3964.i, 4516
  %and3966.i = and i32 %shl3965.i, 1048572
  %1037 = add nsw i32 %and3966.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1037)
  %1038 = icmp ult i32 %1037, 9728
  %1039 = add nsw i32 %and3966.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1039)
  %1040 = icmp ult i32 %1039, 9728
  %1041 = add nsw i32 %and3966.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1041)
  %1042 = icmp ult i32 %1041, 1536
  br i1 %1038, label %cond.false3948.i.if.end4030.i_crit_edge, label %if.else4007.i

cond.false3948.i.if.end4030.i_crit_edge:          ; preds = %cond.false3948.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4030.i

if.else4007.i:                                    ; preds = %cond.false3948.i
  %1043 = add nsw i32 %and3966.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1043)
  %1044 = icmp ult i32 %1043, 1536
  br i1 %1044, label %if.then4009.i, label %if.else4013.i

if.then4009.i:                                    ; preds = %if.else4007.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4012.i = add nuw nsw i32 %and3966.i, 67584
  br label %if.end4030.i

if.else4013.i:                                    ; preds = %if.else4007.i
  br i1 %1040, label %if.else4013.i.if.end4030.i_crit_edge, label %if.else4019.i

if.else4013.i.if.end4030.i_crit_edge:             ; preds = %if.else4013.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4030.i

if.else4019.i:                                    ; preds = %if.else4013.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4024.i = add nsw i32 %and3966.i, -98304
  %spec.select10896.i = select i1 %1042, i32 %add4024.i, i32 %and3966.i
  br label %if.end4030.i

if.end4030.i:                                     ; preds = %if.else4019.i, %if.else4013.i.if.end4030.i_crit_edge, %if.then4009.i, %cond.false3948.i.if.end4030.i_crit_edge
  %internal_reg_offset3954.0.i = phi i32 [ %add4012.i, %if.then4009.i ], [ %spec.select10896.i, %if.else4019.i ], [ %1037, %cond.false3948.i.if.end4030.i_crit_edge ], [ %1039, %if.else4013.i.if.end4030.i_crit_edge ]
  %1045 = shl i32 %internal_reg_offset3954.0.i, 14
  %shl4033.i = and i32 %1045, -65536
  %or4034.i = or i32 %shl4033.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3953.i, i32 noundef %or4034.i, i32 noundef 0) #7
  br label %if.then4140.i

if.then4140.i:                                    ; preds = %if.end4030.i, %if.end3943.i
  %1046 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load i32, ptr %virt, align 8
  %and4143.i = and i32 %1047, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4143.i)
  %tobool4144.not.i = icmp eq i32 %and4143.i, 0
  br i1 %tobool4144.not.i, label %if.then4140.i.cond.false4166.i_crit_edge, label %land.lhs.true4145.i

if.then4140.i.cond.false4166.i_crit_edge:         ; preds = %if.then4140.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4166.i

land.lhs.true4145.i:                              ; preds = %if.then4140.i
  %funcs4148.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1048 = ptrtoint ptr %funcs4148.i to i32
  call void @__asan_load4_noabort(i32 %1048)
  %1049 = load ptr, ptr %funcs4148.i, align 4
  %tobool4149.not.i = icmp eq ptr %1049, null
  br i1 %tobool4149.not.i, label %land.lhs.true4145.i.cond.false4166.i_crit_edge, label %land.lhs.true4150.i

land.lhs.true4145.i.cond.false4166.i_crit_edge:   ; preds = %land.lhs.true4145.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4166.i

land.lhs.true4150.i:                              ; preds = %land.lhs.true4145.i
  %sriov_wreg4154.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1049, i32 0, i32 12
  %1050 = ptrtoint ptr %sriov_wreg4154.i to i32
  call void @__asan_load4_noabort(i32 %1050)
  %1051 = load ptr, ptr %sriov_wreg4154.i, align 4
  %tobool4155.not.i = icmp eq ptr %1051, null
  br i1 %tobool4155.not.i, label %land.lhs.true4150.i.cond.false4166.i_crit_edge, label %cond.true4156.i

land.lhs.true4150.i.cond.false4166.i_crit_edge:   ; preds = %land.lhs.true4150.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4166.i

cond.true4156.i:                                  ; preds = %land.lhs.true4150.i
  call void @__sanitizer_cov_trace_pc() #9
  %1052 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4164.i = getelementptr i32, ptr %1053, i32 1
  %1054 = ptrtoint ptr %arrayidx4164.i to i32
  call void @__asan_load4_noabort(i32 %1054)
  %1055 = load i32, ptr %arrayidx4164.i, align 4
  %add4165.i = add i32 %1055, 18
  tail call void %1051(ptr noundef %adev, i32 noundef %add4165.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4172.i

cond.false4166.i:                                 ; preds = %land.lhs.true4150.i.cond.false4166.i_crit_edge, %land.lhs.true4145.i.cond.false4166.i_crit_edge, %if.then4140.i.cond.false4166.i_crit_edge
  %1056 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1056)
  %1057 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4170.i = getelementptr i32, ptr %1057, i32 1
  %1058 = ptrtoint ptr %arrayidx4170.i to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load i32, ptr %arrayidx4170.i, align 4
  %add4171.i = add i32 %1059, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4171.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4172.i

cond.end4172.i:                                   ; preds = %cond.false4166.i, %cond.true4156.i
  %1060 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1060)
  %1061 = load i32, ptr %virt, align 8
  %and4175.i = and i32 %1061, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4175.i)
  %tobool4176.not.i = icmp eq i32 %and4175.i, 0
  br i1 %tobool4176.not.i, label %cond.end4172.i.cond.false4279.i_crit_edge, label %land.lhs.true4177.i

cond.end4172.i.cond.false4279.i_crit_edge:        ; preds = %cond.end4172.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4279.i

land.lhs.true4177.i:                              ; preds = %cond.end4172.i
  %funcs4180.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1062 = ptrtoint ptr %funcs4180.i to i32
  call void @__asan_load4_noabort(i32 %1062)
  %1063 = load ptr, ptr %funcs4180.i, align 4
  %tobool4181.not.i = icmp eq ptr %1063, null
  br i1 %tobool4181.not.i, label %land.lhs.true4177.i.cond.false4279.i_crit_edge, label %land.lhs.true4182.i

land.lhs.true4177.i.cond.false4279.i_crit_edge:   ; preds = %land.lhs.true4177.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4279.i

land.lhs.true4182.i:                              ; preds = %land.lhs.true4177.i
  %sriov_wreg4186.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1063, i32 0, i32 12
  %1064 = ptrtoint ptr %sriov_wreg4186.i to i32
  call void @__asan_load4_noabort(i32 %1064)
  %1065 = load ptr, ptr %sriov_wreg4186.i, align 4
  %tobool4187.not.i = icmp eq ptr %1065, null
  br i1 %tobool4187.not.i, label %land.lhs.true4182.i.cond.false4279.i_crit_edge, label %cond.true4188.i

land.lhs.true4182.i.cond.false4279.i_crit_edge:   ; preds = %land.lhs.true4182.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4279.i

cond.true4188.i:                                  ; preds = %land.lhs.true4182.i
  %1066 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1066)
  %1067 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4196.i = getelementptr i32, ptr %1067, i32 1
  %1068 = ptrtoint ptr %arrayidx4196.i to i32
  call void @__asan_load4_noabort(i32 %1068)
  %1069 = load i32, ptr %arrayidx4196.i, align 4
  %add4197.i = add i32 %1069, 17
  %add4208.i = shl i32 %1069, 2
  %shl4209.i = add i32 %add4208.i, 1288
  %and4210.i = and i32 %shl4209.i, 1048572
  %1070 = add nsw i32 %and4210.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1070)
  %1071 = icmp ult i32 %1070, 9728
  %1072 = add nsw i32 %and4210.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1072)
  %1073 = icmp ult i32 %1072, 9728
  %1074 = add nsw i32 %and4210.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1074)
  %1075 = icmp ult i32 %1074, 1536
  br i1 %1071, label %cond.true4188.i.if.end4274.i_crit_edge, label %if.else4251.i

cond.true4188.i.if.end4274.i_crit_edge:           ; preds = %cond.true4188.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4274.i

if.else4251.i:                                    ; preds = %cond.true4188.i
  %1076 = add nsw i32 %and4210.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1076)
  %1077 = icmp ult i32 %1076, 1536
  br i1 %1077, label %if.then4253.i, label %if.else4257.i

if.then4253.i:                                    ; preds = %if.else4251.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4256.i = add nuw nsw i32 %and4210.i, 67584
  br label %if.end4274.i

if.else4257.i:                                    ; preds = %if.else4251.i
  br i1 %1073, label %if.else4257.i.if.end4274.i_crit_edge, label %if.else4263.i

if.else4257.i.if.end4274.i_crit_edge:             ; preds = %if.else4257.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4274.i

if.else4263.i:                                    ; preds = %if.else4257.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4268.i = add nsw i32 %and4210.i, -98304
  %spec.select10897.i = select i1 %1075, i32 %add4268.i, i32 %and4210.i
  br label %if.end4274.i

if.end4274.i:                                     ; preds = %if.else4263.i, %if.else4257.i.if.end4274.i_crit_edge, %if.then4253.i, %cond.true4188.i.if.end4274.i_crit_edge
  %internal_reg_offset4198.0.i = phi i32 [ %add4256.i, %if.then4253.i ], [ %spec.select10897.i, %if.else4263.i ], [ %1070, %cond.true4188.i.if.end4274.i_crit_edge ], [ %1072, %if.else4257.i.if.end4274.i_crit_edge ]
  %1078 = shl i32 %internal_reg_offset4198.0.i, 14
  %shl4277.i = and i32 %1078, -65536
  %or4278.i = or i32 %shl4277.i, 1
  tail call void %1065(ptr noundef %adev, i32 noundef %add4197.i, i32 noundef %or4278.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then5430.i

cond.false4279.i:                                 ; preds = %land.lhs.true4182.i.cond.false4279.i_crit_edge, %land.lhs.true4177.i.cond.false4279.i_crit_edge, %cond.end4172.i.cond.false4279.i_crit_edge
  %1079 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1079)
  %1080 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4283.i = getelementptr i32, ptr %1080, i32 1
  %1081 = ptrtoint ptr %arrayidx4283.i to i32
  call void @__asan_load4_noabort(i32 %1081)
  %1082 = load i32, ptr %arrayidx4283.i, align 4
  %add4284.i = add i32 %1082, 17
  %add4295.i = shl i32 %1082, 2
  %shl4296.i = add i32 %add4295.i, 1288
  %and4297.i = and i32 %shl4296.i, 1048572
  %1083 = add nsw i32 %and4297.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1083)
  %1084 = icmp ult i32 %1083, 9728
  %1085 = add nsw i32 %and4297.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1085)
  %1086 = icmp ult i32 %1085, 9728
  %1087 = add nsw i32 %and4297.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1087)
  %1088 = icmp ult i32 %1087, 1536
  br i1 %1084, label %cond.false4279.i.if.end4361.i_crit_edge, label %if.else4338.i

cond.false4279.i.if.end4361.i_crit_edge:          ; preds = %cond.false4279.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4361.i

if.else4338.i:                                    ; preds = %cond.false4279.i
  %1089 = add nsw i32 %and4297.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1089)
  %1090 = icmp ult i32 %1089, 1536
  br i1 %1090, label %if.then4340.i, label %if.else4344.i

if.then4340.i:                                    ; preds = %if.else4338.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4343.i = add nuw nsw i32 %and4297.i, 67584
  br label %if.end4361.i

if.else4344.i:                                    ; preds = %if.else4338.i
  br i1 %1086, label %if.else4344.i.if.end4361.i_crit_edge, label %if.else4350.i

if.else4344.i.if.end4361.i_crit_edge:             ; preds = %if.else4344.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4361.i

if.else4350.i:                                    ; preds = %if.else4344.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4355.i = add nsw i32 %and4297.i, -98304
  %spec.select10898.i = select i1 %1088, i32 %add4355.i, i32 %and4297.i
  br label %if.end4361.i

if.end4361.i:                                     ; preds = %if.else4350.i, %if.else4344.i.if.end4361.i_crit_edge, %if.then4340.i, %cond.false4279.i.if.end4361.i_crit_edge
  %internal_reg_offset4285.0.i = phi i32 [ %add4343.i, %if.then4340.i ], [ %spec.select10898.i, %if.else4350.i ], [ %1083, %cond.false4279.i.if.end4361.i_crit_edge ], [ %1085, %if.else4344.i.if.end4361.i_crit_edge ]
  %1091 = shl i32 %internal_reg_offset4285.0.i, 14
  %shl4364.i = and i32 %1091, -65536
  %or4365.i = or i32 %shl4364.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4284.i, i32 noundef %or4365.i, i32 noundef 0) #7
  br label %if.then5430.i

if.else4690.i:                                    ; preds = %if.else3413.i, %if.else3407.i.if.else4690.i_crit_edge, %if.then3403.i, %if.else3347.i.if.else4690.i_crit_edge
  %internal_reg_offset3348.0.i = phi i32 [ %add3406.i, %if.then3403.i ], [ %spec.select10892.i, %if.else3413.i ], [ %936, %if.else3347.i.if.else4690.i_crit_edge ], [ %938, %if.else3407.i.if.else4690.i_crit_edge ]
  %shr3426.i = lshr i32 %internal_reg_offset3348.0.i, 2
  %dpg_sram_curr_addr3430.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %1092 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1092)
  %1093 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3431.i = getelementptr i32, ptr %1093, i32 1
  store ptr %incdec.ptr3431.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1094 = ptrtoint ptr %1093 to i32
  call void @__asan_store4_noabort(i32 %1094)
  store i32 %shr3426.i, ptr %1093, align 4
  %1095 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3436.i = getelementptr i32, ptr %1095, i32 1
  store ptr %incdec.ptr3436.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1096 = ptrtoint ptr %1095 to i32
  call void @__asan_store4_noabort(i32 %1096)
  store i32 0, ptr %1095, align 4
  %1097 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1097)
  %1098 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4700.i = getelementptr i32, ptr %1098, i32 1
  %1099 = ptrtoint ptr %arrayidx4700.i to i32
  call void @__asan_load4_noabort(i32 %1099)
  %1100 = load i32, ptr %arrayidx4700.i, align 4
  %add4701.i = shl i32 %1100, 2
  %shl4702.i = add i32 %add4701.i, 4512
  %and4703.i = and i32 %shl4702.i, 1048572
  %1101 = add nsw i32 %and4703.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1101)
  %1102 = icmp ult i32 %1101, 9728
  %1103 = add nsw i32 %and4703.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1103)
  %1104 = icmp ult i32 %1103, 9728
  %1105 = add nsw i32 %and4703.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1105)
  %1106 = icmp ult i32 %1105, 1536
  br i1 %1102, label %if.else4690.i.if.end4767.i_crit_edge, label %if.else4744.i

if.else4690.i.if.end4767.i_crit_edge:             ; preds = %if.else4690.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4767.i

if.else4744.i:                                    ; preds = %if.else4690.i
  %1107 = add nsw i32 %and4703.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1107)
  %1108 = icmp ult i32 %1107, 1536
  br i1 %1108, label %if.then4746.i, label %if.else4750.i

if.then4746.i:                                    ; preds = %if.else4744.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4749.i = add nuw nsw i32 %and4703.i, 67584
  br label %if.end4767.i

if.else4750.i:                                    ; preds = %if.else4744.i
  br i1 %1104, label %if.else4750.i.if.end4767.i_crit_edge, label %if.else4756.i

if.else4750.i.if.end4767.i_crit_edge:             ; preds = %if.else4750.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4767.i

if.else4756.i:                                    ; preds = %if.else4750.i
  call void @__sanitizer_cov_trace_pc() #9
  %add4761.i = add nsw i32 %and4703.i, -98304
  %spec.select10899.i = select i1 %1106, i32 %add4761.i, i32 %and4703.i
  br label %if.end4767.i

if.end4767.i:                                     ; preds = %if.else4756.i, %if.else4750.i.if.end4767.i_crit_edge, %if.then4746.i, %if.else4690.i.if.end4767.i_crit_edge
  %internal_reg_offset4691.0.i = phi i32 [ %add4749.i, %if.then4746.i ], [ %spec.select10899.i, %if.else4756.i ], [ %1101, %if.else4690.i.if.end4767.i_crit_edge ], [ %1103, %if.else4750.i.if.end4767.i_crit_edge ]
  %shr4769.i = lshr i32 %internal_reg_offset4691.0.i, 2
  %1109 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1109)
  %1110 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4774.i = getelementptr i32, ptr %1110, i32 1
  store ptr %incdec.ptr4774.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1111 = ptrtoint ptr %1110 to i32
  call void @__asan_store4_noabort(i32 %1111)
  store i32 %shr4769.i, ptr %1110, align 4
  %1112 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4779.i = getelementptr i32, ptr %1112, i32 1
  store ptr %incdec.ptr4779.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1113 = ptrtoint ptr %1112 to i32
  call void @__asan_store4_noabort(i32 %1113)
  store i32 0, ptr %1112, align 4
  %1114 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1114)
  %1115 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5022.i = getelementptr i32, ptr %1115, i32 1
  %1116 = ptrtoint ptr %arrayidx5022.i to i32
  call void @__asan_load4_noabort(i32 %1116)
  %1117 = load i32, ptr %arrayidx5022.i, align 4
  %add5023.i = shl i32 %1117, 2
  %shl5024.i = add i32 %add5023.i, 4516
  %and5025.i = and i32 %shl5024.i, 1048572
  %1118 = add nsw i32 %and5025.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1118)
  %1119 = icmp ult i32 %1118, 9728
  %1120 = add nsw i32 %and5025.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1120)
  %1121 = icmp ult i32 %1120, 9728
  %1122 = add nsw i32 %and5025.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1122)
  %1123 = icmp ult i32 %1122, 1536
  br i1 %1119, label %if.end4767.i.if.end5089.i_crit_edge, label %if.else5066.i

if.end4767.i.if.end5089.i_crit_edge:              ; preds = %if.end4767.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5089.i

if.else5066.i:                                    ; preds = %if.end4767.i
  %1124 = add nsw i32 %and5025.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1124)
  %1125 = icmp ult i32 %1124, 1536
  br i1 %1125, label %if.then5068.i, label %if.else5072.i

if.then5068.i:                                    ; preds = %if.else5066.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5071.i = add nuw nsw i32 %and5025.i, 67584
  br label %if.end5089.i

if.else5072.i:                                    ; preds = %if.else5066.i
  br i1 %1121, label %if.else5072.i.if.end5089.i_crit_edge, label %if.else5078.i

if.else5072.i.if.end5089.i_crit_edge:             ; preds = %if.else5072.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5089.i

if.else5078.i:                                    ; preds = %if.else5072.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5083.i = add nsw i32 %and5025.i, -98304
  %spec.select10900.i = select i1 %1123, i32 %add5083.i, i32 %and5025.i
  br label %if.end5089.i

if.end5089.i:                                     ; preds = %if.else5078.i, %if.else5072.i.if.end5089.i_crit_edge, %if.then5068.i, %if.end4767.i.if.end5089.i_crit_edge
  %internal_reg_offset5013.0.i = phi i32 [ %add5071.i, %if.then5068.i ], [ %spec.select10900.i, %if.else5078.i ], [ %1118, %if.end4767.i.if.end5089.i_crit_edge ], [ %1120, %if.else5072.i.if.end5089.i_crit_edge ]
  %shr5091.i = lshr i32 %internal_reg_offset5013.0.i, 2
  %1126 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1126)
  %1127 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5096.i = getelementptr i32, ptr %1127, i32 1
  store ptr %incdec.ptr5096.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1128 = ptrtoint ptr %1127 to i32
  call void @__asan_store4_noabort(i32 %1128)
  store i32 %shr5091.i, ptr %1127, align 4
  %1129 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5101.i = getelementptr i32, ptr %1129, i32 1
  store ptr %incdec.ptr5101.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1130 = ptrtoint ptr %1129 to i32
  call void @__asan_store4_noabort(i32 %1130)
  store i32 0, ptr %1129, align 4
  %1131 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1131)
  %1132 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5344.i = getelementptr i32, ptr %1132, i32 1
  %1133 = ptrtoint ptr %arrayidx5344.i to i32
  call void @__asan_load4_noabort(i32 %1133)
  %1134 = load i32, ptr %arrayidx5344.i, align 4
  %add5345.i = shl i32 %1134, 2
  %shl5346.i = add i32 %add5345.i, 1288
  %and5347.i = and i32 %shl5346.i, 1048572
  %1135 = add nsw i32 %and5347.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1135)
  %1136 = icmp ult i32 %1135, 9728
  %1137 = add nsw i32 %and5347.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1137)
  %1138 = icmp ult i32 %1137, 9728
  %1139 = add nsw i32 %and5347.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1139)
  %1140 = icmp ult i32 %1139, 1536
  br i1 %1136, label %if.end5089.i.if.else5657.i_crit_edge, label %if.else5388.i

if.end5089.i.if.else5657.i_crit_edge:             ; preds = %if.end5089.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5657.i

if.else5388.i:                                    ; preds = %if.end5089.i
  %1141 = add nsw i32 %and5347.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1141)
  %1142 = icmp ult i32 %1141, 1536
  br i1 %1142, label %if.then5390.i, label %if.else5394.i

if.then5390.i:                                    ; preds = %if.else5388.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5393.i = add nuw nsw i32 %and5347.i, 67584
  br label %if.else5657.i

if.else5394.i:                                    ; preds = %if.else5388.i
  br i1 %1138, label %if.else5394.i.if.else5657.i_crit_edge, label %if.else5400.i

if.else5394.i.if.else5657.i_crit_edge:            ; preds = %if.else5394.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5657.i

if.else5400.i:                                    ; preds = %if.else5394.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5405.i = add nsw i32 %and5347.i, -98304
  %spec.select10901.i = select i1 %1140, i32 %add5405.i, i32 %and5347.i
  br label %if.else5657.i

if.then5430.i:                                    ; preds = %if.end4361.i, %if.end4274.i
  %1143 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1143)
  %1144 = load i32, ptr %virt, align 8
  %and5433.i = and i32 %1144, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5433.i)
  %tobool5434.not.i = icmp eq i32 %and5433.i, 0
  br i1 %tobool5434.not.i, label %if.then5430.i.cond.false5456.i_crit_edge, label %land.lhs.true5435.i

if.then5430.i.cond.false5456.i_crit_edge:         ; preds = %if.then5430.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5456.i

land.lhs.true5435.i:                              ; preds = %if.then5430.i
  %funcs5438.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1145 = ptrtoint ptr %funcs5438.i to i32
  call void @__asan_load4_noabort(i32 %1145)
  %1146 = load ptr, ptr %funcs5438.i, align 4
  %tobool5439.not.i = icmp eq ptr %1146, null
  br i1 %tobool5439.not.i, label %land.lhs.true5435.i.cond.false5456.i_crit_edge, label %land.lhs.true5440.i

land.lhs.true5435.i.cond.false5456.i_crit_edge:   ; preds = %land.lhs.true5435.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5456.i

land.lhs.true5440.i:                              ; preds = %land.lhs.true5435.i
  %sriov_wreg5444.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1146, i32 0, i32 12
  %1147 = ptrtoint ptr %sriov_wreg5444.i to i32
  call void @__asan_load4_noabort(i32 %1147)
  %1148 = load ptr, ptr %sriov_wreg5444.i, align 4
  %tobool5445.not.i = icmp eq ptr %1148, null
  br i1 %tobool5445.not.i, label %land.lhs.true5440.i.cond.false5456.i_crit_edge, label %cond.true5446.i

land.lhs.true5440.i.cond.false5456.i_crit_edge:   ; preds = %land.lhs.true5440.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5456.i

cond.true5446.i:                                  ; preds = %land.lhs.true5440.i
  call void @__sanitizer_cov_trace_pc() #9
  %1149 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1149)
  %1150 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5454.i = getelementptr i32, ptr %1150, i32 1
  %1151 = ptrtoint ptr %arrayidx5454.i to i32
  call void @__asan_load4_noabort(i32 %1151)
  %1152 = load i32, ptr %arrayidx5454.i, align 4
  %add5455.i = add i32 %1152, 18
  tail call void %1148(ptr noundef %adev, i32 noundef %add5455.i, i32 noundef 131072, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end5462.i

cond.false5456.i:                                 ; preds = %land.lhs.true5440.i.cond.false5456.i_crit_edge, %land.lhs.true5435.i.cond.false5456.i_crit_edge, %if.then5430.i.cond.false5456.i_crit_edge
  %1153 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1153)
  %1154 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5460.i = getelementptr i32, ptr %1154, i32 1
  %1155 = ptrtoint ptr %arrayidx5460.i to i32
  call void @__asan_load4_noabort(i32 %1155)
  %1156 = load i32, ptr %arrayidx5460.i, align 4
  %add5461.i = add i32 %1156, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5461.i, i32 noundef 131072, i32 noundef 0) #7
  br label %cond.end5462.i

cond.end5462.i:                                   ; preds = %cond.false5456.i, %cond.true5446.i
  %1157 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1157)
  %1158 = load i32, ptr %virt, align 8
  %and5465.i = and i32 %1158, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5465.i)
  %tobool5466.not.i = icmp eq i32 %and5465.i, 0
  br i1 %tobool5466.not.i, label %cond.end5462.i.cond.false5569.i_crit_edge, label %land.lhs.true5467.i

cond.end5462.i.cond.false5569.i_crit_edge:        ; preds = %cond.end5462.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5569.i

land.lhs.true5467.i:                              ; preds = %cond.end5462.i
  %funcs5470.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1159 = ptrtoint ptr %funcs5470.i to i32
  call void @__asan_load4_noabort(i32 %1159)
  %1160 = load ptr, ptr %funcs5470.i, align 4
  %tobool5471.not.i = icmp eq ptr %1160, null
  br i1 %tobool5471.not.i, label %land.lhs.true5467.i.cond.false5569.i_crit_edge, label %land.lhs.true5472.i

land.lhs.true5467.i.cond.false5569.i_crit_edge:   ; preds = %land.lhs.true5467.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5569.i

land.lhs.true5472.i:                              ; preds = %land.lhs.true5467.i
  %sriov_wreg5476.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1160, i32 0, i32 12
  %1161 = ptrtoint ptr %sriov_wreg5476.i to i32
  call void @__asan_load4_noabort(i32 %1161)
  %1162 = load ptr, ptr %sriov_wreg5476.i, align 4
  %tobool5477.not.i = icmp eq ptr %1162, null
  br i1 %tobool5477.not.i, label %land.lhs.true5472.i.cond.false5569.i_crit_edge, label %cond.true5478.i

land.lhs.true5472.i.cond.false5569.i_crit_edge:   ; preds = %land.lhs.true5472.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5569.i

cond.true5478.i:                                  ; preds = %land.lhs.true5472.i
  %1163 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1163)
  %1164 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5486.i = getelementptr i32, ptr %1164, i32 1
  %1165 = ptrtoint ptr %arrayidx5486.i to i32
  call void @__asan_load4_noabort(i32 %1165)
  %1166 = load i32, ptr %arrayidx5486.i, align 4
  %add5487.i = add i32 %1166, 17
  %add5498.i = shl i32 %1166, 2
  %shl5499.i = add i32 %add5498.i, 1292
  %and5500.i = and i32 %shl5499.i, 1048572
  %1167 = add nsw i32 %and5500.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1167)
  %1168 = icmp ult i32 %1167, 9728
  %1169 = add nsw i32 %and5500.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1169)
  %1170 = icmp ult i32 %1169, 9728
  %1171 = add nsw i32 %and5500.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1171)
  %1172 = icmp ult i32 %1171, 1536
  br i1 %1168, label %cond.true5478.i.if.end5564.i_crit_edge, label %if.else5541.i

cond.true5478.i.if.end5564.i_crit_edge:           ; preds = %cond.true5478.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5564.i

if.else5541.i:                                    ; preds = %cond.true5478.i
  %1173 = add nsw i32 %and5500.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1173)
  %1174 = icmp ult i32 %1173, 1536
  br i1 %1174, label %if.then5543.i, label %if.else5547.i

if.then5543.i:                                    ; preds = %if.else5541.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5546.i = add nuw nsw i32 %and5500.i, 67584
  br label %if.end5564.i

if.else5547.i:                                    ; preds = %if.else5541.i
  br i1 %1170, label %if.else5547.i.if.end5564.i_crit_edge, label %if.else5553.i

if.else5547.i.if.end5564.i_crit_edge:             ; preds = %if.else5547.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5564.i

if.else5553.i:                                    ; preds = %if.else5547.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5558.i = add nsw i32 %and5500.i, -98304
  %spec.select10902.i = select i1 %1172, i32 %add5558.i, i32 %and5500.i
  br label %if.end5564.i

if.end5564.i:                                     ; preds = %if.else5553.i, %if.else5547.i.if.end5564.i_crit_edge, %if.then5543.i, %cond.true5478.i.if.end5564.i_crit_edge
  %internal_reg_offset5488.0.i = phi i32 [ %add5546.i, %if.then5543.i ], [ %spec.select10902.i, %if.else5553.i ], [ %1167, %cond.true5478.i.if.end5564.i_crit_edge ], [ %1169, %if.else5547.i.if.end5564.i_crit_edge ]
  %1175 = shl i32 %internal_reg_offset5488.0.i, 14
  %shl5567.i = and i32 %1175, -65536
  %or5568.i = or i32 %shl5567.i, 1
  tail call void %1162(ptr noundef %adev, i32 noundef %add5487.i, i32 noundef %or5568.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then5752.i

cond.false5569.i:                                 ; preds = %land.lhs.true5472.i.cond.false5569.i_crit_edge, %land.lhs.true5467.i.cond.false5569.i_crit_edge, %cond.end5462.i.cond.false5569.i_crit_edge
  %1176 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1176)
  %1177 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5573.i = getelementptr i32, ptr %1177, i32 1
  %1178 = ptrtoint ptr %arrayidx5573.i to i32
  call void @__asan_load4_noabort(i32 %1178)
  %1179 = load i32, ptr %arrayidx5573.i, align 4
  %add5574.i = add i32 %1179, 17
  %add5585.i = shl i32 %1179, 2
  %shl5586.i = add i32 %add5585.i, 1292
  %and5587.i = and i32 %shl5586.i, 1048572
  %1180 = add nsw i32 %and5587.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1180)
  %1181 = icmp ult i32 %1180, 9728
  %1182 = add nsw i32 %and5587.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1182)
  %1183 = icmp ult i32 %1182, 9728
  %1184 = add nsw i32 %and5587.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1184)
  %1185 = icmp ult i32 %1184, 1536
  br i1 %1181, label %cond.false5569.i.if.end5651.i_crit_edge, label %if.else5628.i

cond.false5569.i.if.end5651.i_crit_edge:          ; preds = %cond.false5569.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5651.i

if.else5628.i:                                    ; preds = %cond.false5569.i
  %1186 = add nsw i32 %and5587.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1186)
  %1187 = icmp ult i32 %1186, 1536
  br i1 %1187, label %if.then5630.i, label %if.else5634.i

if.then5630.i:                                    ; preds = %if.else5628.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5633.i = add nuw nsw i32 %and5587.i, 67584
  br label %if.end5651.i

if.else5634.i:                                    ; preds = %if.else5628.i
  br i1 %1183, label %if.else5634.i.if.end5651.i_crit_edge, label %if.else5640.i

if.else5634.i.if.end5651.i_crit_edge:             ; preds = %if.else5634.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5651.i

if.else5640.i:                                    ; preds = %if.else5634.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5645.i = add nsw i32 %and5587.i, -98304
  %spec.select10903.i = select i1 %1185, i32 %add5645.i, i32 %and5587.i
  br label %if.end5651.i

if.end5651.i:                                     ; preds = %if.else5640.i, %if.else5634.i.if.end5651.i_crit_edge, %if.then5630.i, %cond.false5569.i.if.end5651.i_crit_edge
  %internal_reg_offset5575.0.i = phi i32 [ %add5633.i, %if.then5630.i ], [ %spec.select10903.i, %if.else5640.i ], [ %1180, %cond.false5569.i.if.end5651.i_crit_edge ], [ %1182, %if.else5634.i.if.end5651.i_crit_edge ]
  %1188 = shl i32 %internal_reg_offset5575.0.i, 14
  %shl5654.i = and i32 %1188, -65536
  %or5655.i = or i32 %shl5654.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5574.i, i32 noundef %or5655.i, i32 noundef 0) #7
  br label %if.then5752.i

if.else5657.i:                                    ; preds = %if.else5400.i, %if.else5394.i.if.else5657.i_crit_edge, %if.then5390.i, %if.end5089.i.if.else5657.i_crit_edge
  %internal_reg_offset5335.0.i = phi i32 [ %add5393.i, %if.then5390.i ], [ %spec.select10901.i, %if.else5400.i ], [ %1135, %if.end5089.i.if.else5657.i_crit_edge ], [ %1137, %if.else5394.i.if.else5657.i_crit_edge ]
  %shr5413.i = lshr i32 %internal_reg_offset5335.0.i, 2
  %1189 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1189)
  %1190 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5418.i = getelementptr i32, ptr %1190, i32 1
  store ptr %incdec.ptr5418.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1191 = ptrtoint ptr %1190 to i32
  call void @__asan_store4_noabort(i32 %1191)
  store i32 %shr5413.i, ptr %1190, align 4
  %1192 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5423.i = getelementptr i32, ptr %1192, i32 1
  store ptr %incdec.ptr5423.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1193 = ptrtoint ptr %1192 to i32
  call void @__asan_store4_noabort(i32 %1193)
  store i32 0, ptr %1192, align 4
  %1194 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1194)
  %1195 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5667.i = getelementptr i32, ptr %1195, i32 1
  %1196 = ptrtoint ptr %arrayidx5667.i to i32
  call void @__asan_load4_noabort(i32 %1196)
  %1197 = load i32, ptr %arrayidx5667.i, align 4
  %add5668.i = shl i32 %1197, 2
  %shl5669.i = add i32 %add5668.i, 1292
  %and5670.i = and i32 %shl5669.i, 1048572
  %1198 = add nsw i32 %and5670.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1198)
  %1199 = icmp ult i32 %1198, 9728
  %1200 = add nsw i32 %and5670.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1200)
  %1201 = icmp ult i32 %1200, 9728
  %1202 = add nsw i32 %and5670.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1202)
  %1203 = icmp ult i32 %1202, 1536
  br i1 %1199, label %if.else5657.i.if.else5997.i_crit_edge, label %if.else5711.i

if.else5657.i.if.else5997.i_crit_edge:            ; preds = %if.else5657.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5997.i

if.else5711.i:                                    ; preds = %if.else5657.i
  %1204 = add nsw i32 %and5670.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1204)
  %1205 = icmp ult i32 %1204, 1536
  br i1 %1205, label %if.then5713.i, label %if.else5717.i

if.then5713.i:                                    ; preds = %if.else5711.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5716.i = add nuw nsw i32 %and5670.i, 67584
  br label %if.else5997.i

if.else5717.i:                                    ; preds = %if.else5711.i
  br i1 %1201, label %if.else5717.i.if.else5997.i_crit_edge, label %if.else5723.i

if.else5717.i.if.else5997.i_crit_edge:            ; preds = %if.else5717.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else5997.i

if.else5723.i:                                    ; preds = %if.else5717.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5728.i = add nsw i32 %and5670.i, -98304
  %spec.select10904.i = select i1 %1203, i32 %add5728.i, i32 %and5670.i
  br label %if.else5997.i

if.then5752.i:                                    ; preds = %if.end5651.i, %if.end5564.i
  %1206 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1206)
  %1207 = load i32, ptr %virt, align 8
  %and5755.i = and i32 %1207, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5755.i)
  %tobool5756.not.i = icmp eq i32 %and5755.i, 0
  br i1 %tobool5756.not.i, label %if.then5752.i.cond.false5787.i_crit_edge, label %land.lhs.true5757.i

if.then5752.i.cond.false5787.i_crit_edge:         ; preds = %if.then5752.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5787.i

land.lhs.true5757.i:                              ; preds = %if.then5752.i
  %funcs5760.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1208 = ptrtoint ptr %funcs5760.i to i32
  call void @__asan_load4_noabort(i32 %1208)
  %1209 = load ptr, ptr %funcs5760.i, align 4
  %tobool5761.not.i = icmp eq ptr %1209, null
  br i1 %tobool5761.not.i, label %land.lhs.true5757.i.cond.false5787.i_crit_edge, label %land.lhs.true5762.i

land.lhs.true5757.i.cond.false5787.i_crit_edge:   ; preds = %land.lhs.true5757.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5787.i

land.lhs.true5762.i:                              ; preds = %land.lhs.true5757.i
  %sriov_wreg5766.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1209, i32 0, i32 12
  %1210 = ptrtoint ptr %sriov_wreg5766.i to i32
  call void @__asan_load4_noabort(i32 %1210)
  %1211 = load ptr, ptr %sriov_wreg5766.i, align 4
  %tobool5767.not.i = icmp eq ptr %1211, null
  br i1 %tobool5767.not.i, label %land.lhs.true5762.i.cond.false5787.i_crit_edge, label %cond.true5768.i

land.lhs.true5762.i.cond.false5787.i_crit_edge:   ; preds = %land.lhs.true5762.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5787.i

cond.true5768.i:                                  ; preds = %land.lhs.true5762.i
  call void @__sanitizer_cov_trace_pc() #9
  %1212 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1212)
  %1213 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5776.i = getelementptr i32, ptr %1213, i32 1
  %1214 = ptrtoint ptr %arrayidx5776.i to i32
  call void @__asan_load4_noabort(i32 %1214)
  %1215 = load i32, ptr %arrayidx5776.i, align 4
  %add5777.i = add i32 %1215, 18
  %gpu_addr5781.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1216 = ptrtoint ptr %gpu_addr5781.i to i32
  call void @__asan_load8_noabort(i32 %1216)
  %1217 = load i64, ptr %gpu_addr5781.i, align 8
  %1218 = trunc i64 %1217 to i32
  %1219 = add i32 %offset.0.ph.i, 131072
  %conv5786.i = add i32 %1219, %1218
  tail call void %1211(ptr noundef %adev, i32 noundef %add5777.i, i32 noundef %conv5786.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end5802.i

cond.false5787.i:                                 ; preds = %land.lhs.true5762.i.cond.false5787.i_crit_edge, %land.lhs.true5757.i.cond.false5787.i_crit_edge, %if.then5752.i.cond.false5787.i_crit_edge
  %1220 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1220)
  %1221 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5791.i = getelementptr i32, ptr %1221, i32 1
  %1222 = ptrtoint ptr %arrayidx5791.i to i32
  call void @__asan_load4_noabort(i32 %1222)
  %1223 = load i32, ptr %arrayidx5791.i, align 4
  %add5792.i = add i32 %1223, 18
  %gpu_addr5796.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1224 = ptrtoint ptr %gpu_addr5796.i to i32
  call void @__asan_load8_noabort(i32 %1224)
  %1225 = load i64, ptr %gpu_addr5796.i, align 8
  %1226 = trunc i64 %1225 to i32
  %1227 = add i32 %offset.0.ph.i, 131072
  %conv5801.i = add i32 %1227, %1226
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5792.i, i32 noundef %conv5801.i, i32 noundef 0) #7
  br label %cond.end5802.i

cond.end5802.i:                                   ; preds = %cond.false5787.i, %cond.true5768.i
  %1228 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1228)
  %1229 = load i32, ptr %virt, align 8
  %and5805.i = and i32 %1229, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5805.i)
  %tobool5806.not.i = icmp eq i32 %and5805.i, 0
  br i1 %tobool5806.not.i, label %cond.end5802.i.cond.false5909.i_crit_edge, label %land.lhs.true5807.i

cond.end5802.i.cond.false5909.i_crit_edge:        ; preds = %cond.end5802.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5909.i

land.lhs.true5807.i:                              ; preds = %cond.end5802.i
  %funcs5810.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1230 = ptrtoint ptr %funcs5810.i to i32
  call void @__asan_load4_noabort(i32 %1230)
  %1231 = load ptr, ptr %funcs5810.i, align 4
  %tobool5811.not.i = icmp eq ptr %1231, null
  br i1 %tobool5811.not.i, label %land.lhs.true5807.i.cond.false5909.i_crit_edge, label %land.lhs.true5812.i

land.lhs.true5807.i.cond.false5909.i_crit_edge:   ; preds = %land.lhs.true5807.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5909.i

land.lhs.true5812.i:                              ; preds = %land.lhs.true5807.i
  %sriov_wreg5816.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1231, i32 0, i32 12
  %1232 = ptrtoint ptr %sriov_wreg5816.i to i32
  call void @__asan_load4_noabort(i32 %1232)
  %1233 = load ptr, ptr %sriov_wreg5816.i, align 4
  %tobool5817.not.i = icmp eq ptr %1233, null
  br i1 %tobool5817.not.i, label %land.lhs.true5812.i.cond.false5909.i_crit_edge, label %cond.true5818.i

land.lhs.true5812.i.cond.false5909.i_crit_edge:   ; preds = %land.lhs.true5812.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false5909.i

cond.true5818.i:                                  ; preds = %land.lhs.true5812.i
  %1234 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1234)
  %1235 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5826.i = getelementptr i32, ptr %1235, i32 1
  %1236 = ptrtoint ptr %arrayidx5826.i to i32
  call void @__asan_load4_noabort(i32 %1236)
  %1237 = load i32, ptr %arrayidx5826.i, align 4
  %add5827.i = add i32 %1237, 17
  %add5838.i = shl i32 %1237, 2
  %shl5839.i = add i32 %add5838.i, 4528
  %and5840.i = and i32 %shl5839.i, 1048572
  %1238 = add nsw i32 %and5840.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1238)
  %1239 = icmp ult i32 %1238, 9728
  %1240 = add nsw i32 %and5840.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1240)
  %1241 = icmp ult i32 %1240, 9728
  %1242 = add nsw i32 %and5840.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1242)
  %1243 = icmp ult i32 %1242, 1536
  br i1 %1239, label %cond.true5818.i.if.end5904.i_crit_edge, label %if.else5881.i

cond.true5818.i.if.end5904.i_crit_edge:           ; preds = %cond.true5818.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5904.i

if.else5881.i:                                    ; preds = %cond.true5818.i
  %1244 = add nsw i32 %and5840.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1244)
  %1245 = icmp ult i32 %1244, 1536
  br i1 %1245, label %if.then5883.i, label %if.else5887.i

if.then5883.i:                                    ; preds = %if.else5881.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5886.i = add nuw nsw i32 %and5840.i, 67584
  br label %if.end5904.i

if.else5887.i:                                    ; preds = %if.else5881.i
  br i1 %1241, label %if.else5887.i.if.end5904.i_crit_edge, label %if.else5893.i

if.else5887.i.if.end5904.i_crit_edge:             ; preds = %if.else5887.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5904.i

if.else5893.i:                                    ; preds = %if.else5887.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5898.i = add nsw i32 %and5840.i, -98304
  %spec.select10905.i = select i1 %1243, i32 %add5898.i, i32 %and5840.i
  br label %if.end5904.i

if.end5904.i:                                     ; preds = %if.else5893.i, %if.else5887.i.if.end5904.i_crit_edge, %if.then5883.i, %cond.true5818.i.if.end5904.i_crit_edge
  %internal_reg_offset5828.0.i = phi i32 [ %add5886.i, %if.then5883.i ], [ %spec.select10905.i, %if.else5893.i ], [ %1238, %cond.true5818.i.if.end5904.i_crit_edge ], [ %1240, %if.else5887.i.if.end5904.i_crit_edge ]
  %1246 = shl i32 %internal_reg_offset5828.0.i, 14
  %shl5907.i = and i32 %1246, -65536
  %or5908.i = or i32 %shl5907.i, 1
  tail call void %1233(ptr noundef %adev, i32 noundef %add5827.i, i32 noundef %or5908.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6101.i

cond.false5909.i:                                 ; preds = %land.lhs.true5812.i.cond.false5909.i_crit_edge, %land.lhs.true5807.i.cond.false5909.i_crit_edge, %cond.end5802.i.cond.false5909.i_crit_edge
  %1247 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1247)
  %1248 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5913.i = getelementptr i32, ptr %1248, i32 1
  %1249 = ptrtoint ptr %arrayidx5913.i to i32
  call void @__asan_load4_noabort(i32 %1249)
  %1250 = load i32, ptr %arrayidx5913.i, align 4
  %add5914.i = add i32 %1250, 17
  %add5925.i = shl i32 %1250, 2
  %shl5926.i = add i32 %add5925.i, 4528
  %and5927.i = and i32 %shl5926.i, 1048572
  %1251 = add nsw i32 %and5927.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1251)
  %1252 = icmp ult i32 %1251, 9728
  %1253 = add nsw i32 %and5927.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1253)
  %1254 = icmp ult i32 %1253, 9728
  %1255 = add nsw i32 %and5927.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1255)
  %1256 = icmp ult i32 %1255, 1536
  br i1 %1252, label %cond.false5909.i.if.end5991.i_crit_edge, label %if.else5968.i

cond.false5909.i.if.end5991.i_crit_edge:          ; preds = %cond.false5909.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5991.i

if.else5968.i:                                    ; preds = %cond.false5909.i
  %1257 = add nsw i32 %and5927.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1257)
  %1258 = icmp ult i32 %1257, 1536
  br i1 %1258, label %if.then5970.i, label %if.else5974.i

if.then5970.i:                                    ; preds = %if.else5968.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5973.i = add nuw nsw i32 %and5927.i, 67584
  br label %if.end5991.i

if.else5974.i:                                    ; preds = %if.else5968.i
  br i1 %1254, label %if.else5974.i.if.end5991.i_crit_edge, label %if.else5980.i

if.else5974.i.if.end5991.i_crit_edge:             ; preds = %if.else5974.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end5991.i

if.else5980.i:                                    ; preds = %if.else5974.i
  call void @__sanitizer_cov_trace_pc() #9
  %add5985.i = add nsw i32 %and5927.i, -98304
  %spec.select10906.i = select i1 %1256, i32 %add5985.i, i32 %and5927.i
  br label %if.end5991.i

if.end5991.i:                                     ; preds = %if.else5980.i, %if.else5974.i.if.end5991.i_crit_edge, %if.then5970.i, %cond.false5909.i.if.end5991.i_crit_edge
  %internal_reg_offset5915.0.i = phi i32 [ %add5973.i, %if.then5970.i ], [ %spec.select10906.i, %if.else5980.i ], [ %1251, %cond.false5909.i.if.end5991.i_crit_edge ], [ %1253, %if.else5974.i.if.end5991.i_crit_edge ]
  %1259 = shl i32 %internal_reg_offset5915.0.i, 14
  %shl5994.i = and i32 %1259, -65536
  %or5995.i = or i32 %shl5994.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5914.i, i32 noundef %or5995.i, i32 noundef 0) #7
  br label %if.then6101.i

if.else5997.i:                                    ; preds = %if.else5723.i, %if.else5717.i.if.else5997.i_crit_edge, %if.then5713.i, %if.else5657.i.if.else5997.i_crit_edge
  %internal_reg_offset5658.0.i = phi i32 [ %add5716.i, %if.then5713.i ], [ %spec.select10904.i, %if.else5723.i ], [ %1198, %if.else5657.i.if.else5997.i_crit_edge ], [ %1200, %if.else5717.i.if.else5997.i_crit_edge ]
  %shr5736.i = lshr i32 %internal_reg_offset5658.0.i, 2
  %1260 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1260)
  %1261 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5741.i = getelementptr i32, ptr %1261, i32 1
  store ptr %incdec.ptr5741.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1262 = ptrtoint ptr %1261 to i32
  call void @__asan_store4_noabort(i32 %1262)
  store i32 %shr5736.i, ptr %1261, align 4
  %1263 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr5746.i = getelementptr i32, ptr %1263, i32 1
  store ptr %incdec.ptr5746.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1264 = ptrtoint ptr %1263 to i32
  call void @__asan_store4_noabort(i32 %1264)
  store i32 131072, ptr %1263, align 4
  %1265 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1265)
  %1266 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6007.i = getelementptr i32, ptr %1266, i32 1
  %1267 = ptrtoint ptr %arrayidx6007.i to i32
  call void @__asan_load4_noabort(i32 %1267)
  %1268 = load i32, ptr %arrayidx6007.i, align 4
  %add6008.i = shl i32 %1268, 2
  %shl6009.i = add i32 %add6008.i, 4528
  %and6010.i = and i32 %shl6009.i, 1048572
  %1269 = add nsw i32 %and6010.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1269)
  %1270 = icmp ult i32 %1269, 9728
  %1271 = add nsw i32 %and6010.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1271)
  %1272 = icmp ult i32 %1271, 9728
  %1273 = add nsw i32 %and6010.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1273)
  %1274 = icmp ult i32 %1273, 1536
  br i1 %1270, label %if.else5997.i.if.else6348.i_crit_edge, label %if.else6051.i

if.else5997.i.if.else6348.i_crit_edge:            ; preds = %if.else5997.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6348.i

if.else6051.i:                                    ; preds = %if.else5997.i
  %1275 = add nsw i32 %and6010.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1275)
  %1276 = icmp ult i32 %1275, 1536
  br i1 %1276, label %if.then6053.i, label %if.else6057.i

if.then6053.i:                                    ; preds = %if.else6051.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6056.i = add nuw nsw i32 %and6010.i, 67584
  br label %if.else6348.i

if.else6057.i:                                    ; preds = %if.else6051.i
  br i1 %1272, label %if.else6057.i.if.else6348.i_crit_edge, label %if.else6063.i

if.else6057.i.if.else6348.i_crit_edge:            ; preds = %if.else6057.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6348.i

if.else6063.i:                                    ; preds = %if.else6057.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6068.i = add nsw i32 %and6010.i, -98304
  %spec.select10907.i = select i1 %1274, i32 %add6068.i, i32 %and6010.i
  br label %if.else6348.i

if.then6101.i:                                    ; preds = %if.end5991.i, %if.end5904.i
  %1277 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1277)
  %1278 = load i32, ptr %virt, align 8
  %and6104.i = and i32 %1278, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6104.i)
  %tobool6105.not.i = icmp eq i32 %and6104.i, 0
  br i1 %tobool6105.not.i, label %if.then6101.i.cond.false6137.i_crit_edge, label %land.lhs.true6106.i

if.then6101.i.cond.false6137.i_crit_edge:         ; preds = %if.then6101.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6137.i

land.lhs.true6106.i:                              ; preds = %if.then6101.i
  %funcs6109.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1279 = ptrtoint ptr %funcs6109.i to i32
  call void @__asan_load4_noabort(i32 %1279)
  %1280 = load ptr, ptr %funcs6109.i, align 4
  %tobool6110.not.i = icmp eq ptr %1280, null
  br i1 %tobool6110.not.i, label %land.lhs.true6106.i.cond.false6137.i_crit_edge, label %land.lhs.true6111.i

land.lhs.true6106.i.cond.false6137.i_crit_edge:   ; preds = %land.lhs.true6106.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6137.i

land.lhs.true6111.i:                              ; preds = %land.lhs.true6106.i
  %sriov_wreg6115.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1280, i32 0, i32 12
  %1281 = ptrtoint ptr %sriov_wreg6115.i to i32
  call void @__asan_load4_noabort(i32 %1281)
  %1282 = load ptr, ptr %sriov_wreg6115.i, align 4
  %tobool6116.not.i = icmp eq ptr %1282, null
  br i1 %tobool6116.not.i, label %land.lhs.true6111.i.cond.false6137.i_crit_edge, label %cond.true6117.i

land.lhs.true6111.i.cond.false6137.i_crit_edge:   ; preds = %land.lhs.true6111.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6137.i

cond.true6117.i:                                  ; preds = %land.lhs.true6111.i
  call void @__sanitizer_cov_trace_pc() #9
  %1283 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1283)
  %1284 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6125.i = getelementptr i32, ptr %1284, i32 1
  %1285 = ptrtoint ptr %arrayidx6125.i to i32
  call void @__asan_load4_noabort(i32 %1285)
  %1286 = load i32, ptr %arrayidx6125.i, align 4
  %add6126.i = add i32 %1286, 18
  %gpu_addr6130.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1287 = ptrtoint ptr %gpu_addr6130.i to i32
  call void @__asan_load8_noabort(i32 %1287)
  %1288 = load i64, ptr %gpu_addr6130.i, align 8
  %conv6131.i = zext i32 %offset.0.ph.i to i64
  %add6132.i = add nuw nsw i64 %conv6131.i, 131072
  %add6133.i = add i64 %add6132.i, %1288
  %shr6134.i = lshr i64 %add6133.i, 32
  %conv6136.i = trunc i64 %shr6134.i to i32
  tail call void %1282(ptr noundef %adev, i32 noundef %add6126.i, i32 noundef %conv6136.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6153.i

cond.false6137.i:                                 ; preds = %land.lhs.true6111.i.cond.false6137.i_crit_edge, %land.lhs.true6106.i.cond.false6137.i_crit_edge, %if.then6101.i.cond.false6137.i_crit_edge
  %1289 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1289)
  %1290 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6141.i = getelementptr i32, ptr %1290, i32 1
  %1291 = ptrtoint ptr %arrayidx6141.i to i32
  call void @__asan_load4_noabort(i32 %1291)
  %1292 = load i32, ptr %arrayidx6141.i, align 4
  %add6142.i = add i32 %1292, 18
  %gpu_addr6146.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1293 = ptrtoint ptr %gpu_addr6146.i to i32
  call void @__asan_load8_noabort(i32 %1293)
  %1294 = load i64, ptr %gpu_addr6146.i, align 8
  %conv6147.i = zext i32 %offset.0.ph.i to i64
  %add6148.i = add nuw nsw i64 %conv6147.i, 131072
  %add6149.i = add i64 %add6148.i, %1294
  %shr6150.i = lshr i64 %add6149.i, 32
  %conv6152.i = trunc i64 %shr6150.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6142.i, i32 noundef %conv6152.i, i32 noundef 0) #7
  br label %cond.end6153.i

cond.end6153.i:                                   ; preds = %cond.false6137.i, %cond.true6117.i
  %1295 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1295)
  %1296 = load i32, ptr %virt, align 8
  %and6156.i = and i32 %1296, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6156.i)
  %tobool6157.not.i = icmp eq i32 %and6156.i, 0
  br i1 %tobool6157.not.i, label %cond.end6153.i.cond.false6260.i_crit_edge, label %land.lhs.true6158.i

cond.end6153.i.cond.false6260.i_crit_edge:        ; preds = %cond.end6153.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6260.i

land.lhs.true6158.i:                              ; preds = %cond.end6153.i
  %funcs6161.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1297 = ptrtoint ptr %funcs6161.i to i32
  call void @__asan_load4_noabort(i32 %1297)
  %1298 = load ptr, ptr %funcs6161.i, align 4
  %tobool6162.not.i = icmp eq ptr %1298, null
  br i1 %tobool6162.not.i, label %land.lhs.true6158.i.cond.false6260.i_crit_edge, label %land.lhs.true6163.i

land.lhs.true6158.i.cond.false6260.i_crit_edge:   ; preds = %land.lhs.true6158.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6260.i

land.lhs.true6163.i:                              ; preds = %land.lhs.true6158.i
  %sriov_wreg6167.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1298, i32 0, i32 12
  %1299 = ptrtoint ptr %sriov_wreg6167.i to i32
  call void @__asan_load4_noabort(i32 %1299)
  %1300 = load ptr, ptr %sriov_wreg6167.i, align 4
  %tobool6168.not.i = icmp eq ptr %1300, null
  br i1 %tobool6168.not.i, label %land.lhs.true6163.i.cond.false6260.i_crit_edge, label %cond.true6169.i

land.lhs.true6163.i.cond.false6260.i_crit_edge:   ; preds = %land.lhs.true6163.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6260.i

cond.true6169.i:                                  ; preds = %land.lhs.true6163.i
  %1301 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1301)
  %1302 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6177.i = getelementptr i32, ptr %1302, i32 1
  %1303 = ptrtoint ptr %arrayidx6177.i to i32
  call void @__asan_load4_noabort(i32 %1303)
  %1304 = load i32, ptr %arrayidx6177.i, align 4
  %add6178.i = add i32 %1304, 17
  %add6189.i = shl i32 %1304, 2
  %shl6190.i = add i32 %add6189.i, 4532
  %and6191.i = and i32 %shl6190.i, 1048572
  %1305 = add nsw i32 %and6191.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1305)
  %1306 = icmp ult i32 %1305, 9728
  %1307 = add nsw i32 %and6191.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1307)
  %1308 = icmp ult i32 %1307, 9728
  %1309 = add nsw i32 %and6191.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1309)
  %1310 = icmp ult i32 %1309, 1536
  br i1 %1306, label %cond.true6169.i.if.end6255.i_crit_edge, label %if.else6232.i

cond.true6169.i.if.end6255.i_crit_edge:           ; preds = %cond.true6169.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6255.i

if.else6232.i:                                    ; preds = %cond.true6169.i
  %1311 = add nsw i32 %and6191.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1311)
  %1312 = icmp ult i32 %1311, 1536
  br i1 %1312, label %if.then6234.i, label %if.else6238.i

if.then6234.i:                                    ; preds = %if.else6232.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6237.i = add nuw nsw i32 %and6191.i, 67584
  br label %if.end6255.i

if.else6238.i:                                    ; preds = %if.else6232.i
  br i1 %1308, label %if.else6238.i.if.end6255.i_crit_edge, label %if.else6244.i

if.else6238.i.if.end6255.i_crit_edge:             ; preds = %if.else6238.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6255.i

if.else6244.i:                                    ; preds = %if.else6238.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6249.i = add nsw i32 %and6191.i, -98304
  %spec.select10908.i = select i1 %1310, i32 %add6249.i, i32 %and6191.i
  br label %if.end6255.i

if.end6255.i:                                     ; preds = %if.else6244.i, %if.else6238.i.if.end6255.i_crit_edge, %if.then6234.i, %cond.true6169.i.if.end6255.i_crit_edge
  %internal_reg_offset6179.0.i = phi i32 [ %add6237.i, %if.then6234.i ], [ %spec.select10908.i, %if.else6244.i ], [ %1305, %cond.true6169.i.if.end6255.i_crit_edge ], [ %1307, %if.else6238.i.if.end6255.i_crit_edge ]
  %1313 = shl i32 %internal_reg_offset6179.0.i, 14
  %shl6258.i = and i32 %1313, -65536
  %or6259.i = or i32 %shl6258.i, 1
  tail call void %1300(ptr noundef %adev, i32 noundef %add6178.i, i32 noundef %or6259.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6453.i

cond.false6260.i:                                 ; preds = %land.lhs.true6163.i.cond.false6260.i_crit_edge, %land.lhs.true6158.i.cond.false6260.i_crit_edge, %cond.end6153.i.cond.false6260.i_crit_edge
  %1314 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1314)
  %1315 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6264.i = getelementptr i32, ptr %1315, i32 1
  %1316 = ptrtoint ptr %arrayidx6264.i to i32
  call void @__asan_load4_noabort(i32 %1316)
  %1317 = load i32, ptr %arrayidx6264.i, align 4
  %add6265.i = add i32 %1317, 17
  %add6276.i = shl i32 %1317, 2
  %shl6277.i = add i32 %add6276.i, 4532
  %and6278.i = and i32 %shl6277.i, 1048572
  %1318 = add nsw i32 %and6278.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1318)
  %1319 = icmp ult i32 %1318, 9728
  %1320 = add nsw i32 %and6278.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1320)
  %1321 = icmp ult i32 %1320, 9728
  %1322 = add nsw i32 %and6278.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1322)
  %1323 = icmp ult i32 %1322, 1536
  br i1 %1319, label %cond.false6260.i.if.end6342.i_crit_edge, label %if.else6319.i

cond.false6260.i.if.end6342.i_crit_edge:          ; preds = %cond.false6260.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6342.i

if.else6319.i:                                    ; preds = %cond.false6260.i
  %1324 = add nsw i32 %and6278.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1324)
  %1325 = icmp ult i32 %1324, 1536
  br i1 %1325, label %if.then6321.i, label %if.else6325.i

if.then6321.i:                                    ; preds = %if.else6319.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6324.i = add nuw nsw i32 %and6278.i, 67584
  br label %if.end6342.i

if.else6325.i:                                    ; preds = %if.else6319.i
  br i1 %1321, label %if.else6325.i.if.end6342.i_crit_edge, label %if.else6331.i

if.else6325.i.if.end6342.i_crit_edge:             ; preds = %if.else6325.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6342.i

if.else6331.i:                                    ; preds = %if.else6325.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6336.i = add nsw i32 %and6278.i, -98304
  %spec.select10909.i = select i1 %1323, i32 %add6336.i, i32 %and6278.i
  br label %if.end6342.i

if.end6342.i:                                     ; preds = %if.else6331.i, %if.else6325.i.if.end6342.i_crit_edge, %if.then6321.i, %cond.false6260.i.if.end6342.i_crit_edge
  %internal_reg_offset6266.0.i = phi i32 [ %add6324.i, %if.then6321.i ], [ %spec.select10909.i, %if.else6331.i ], [ %1318, %cond.false6260.i.if.end6342.i_crit_edge ], [ %1320, %if.else6325.i.if.end6342.i_crit_edge ]
  %1326 = shl i32 %internal_reg_offset6266.0.i, 14
  %shl6345.i = and i32 %1326, -65536
  %or6346.i = or i32 %shl6345.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6265.i, i32 noundef %or6346.i, i32 noundef 0) #7
  br label %if.then6453.i

if.else6348.i:                                    ; preds = %if.else6063.i, %if.else6057.i.if.else6348.i_crit_edge, %if.then6053.i, %if.else5997.i.if.else6348.i_crit_edge
  %internal_reg_offset5998.0.i = phi i32 [ %add6056.i, %if.then6053.i ], [ %spec.select10907.i, %if.else6063.i ], [ %1269, %if.else5997.i.if.else6348.i_crit_edge ], [ %1271, %if.else6057.i.if.else6348.i_crit_edge ]
  %shr6076.i = lshr i32 %internal_reg_offset5998.0.i, 2
  %1327 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1327)
  %1328 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6081.i = getelementptr i32, ptr %1328, i32 1
  store ptr %incdec.ptr6081.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1329 = ptrtoint ptr %1328 to i32
  call void @__asan_store4_noabort(i32 %1329)
  store i32 %shr6076.i, ptr %1328, align 4
  %gpu_addr6085.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 2
  %1330 = ptrtoint ptr %gpu_addr6085.i to i32
  call void @__asan_load8_noabort(i32 %1330)
  %1331 = load i64, ptr %gpu_addr6085.i, align 8
  %1332 = trunc i64 %1331 to i32
  %1333 = add i32 %offset.0.i, 131072
  %conv6090.i = add i32 %1333, %1332
  %1334 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6095.i = getelementptr i32, ptr %1334, i32 1
  store ptr %incdec.ptr6095.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1335 = ptrtoint ptr %1334 to i32
  call void @__asan_store4_noabort(i32 %1335)
  store i32 %conv6090.i, ptr %1334, align 4
  %1336 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1336)
  %1337 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6358.i = getelementptr i32, ptr %1337, i32 1
  %1338 = ptrtoint ptr %arrayidx6358.i to i32
  call void @__asan_load4_noabort(i32 %1338)
  %1339 = load i32, ptr %arrayidx6358.i, align 4
  %add6359.i = shl i32 %1339, 2
  %shl6360.i = add i32 %add6359.i, 4532
  %and6361.i = and i32 %shl6360.i, 1048572
  %1340 = add nsw i32 %and6361.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1340)
  %1341 = icmp ult i32 %1340, 9728
  %1342 = add nsw i32 %and6361.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1342)
  %1343 = icmp ult i32 %1342, 9728
  %1344 = add nsw i32 %and6361.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1344)
  %1345 = icmp ult i32 %1344, 1536
  br i1 %1341, label %if.else6348.i.if.else6680.i_crit_edge, label %if.else6402.i

if.else6348.i.if.else6680.i_crit_edge:            ; preds = %if.else6348.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6680.i

if.else6402.i:                                    ; preds = %if.else6348.i
  %1346 = add nsw i32 %and6361.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1346)
  %1347 = icmp ult i32 %1346, 1536
  br i1 %1347, label %if.then6404.i, label %if.else6408.i

if.then6404.i:                                    ; preds = %if.else6402.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6407.i = add nuw nsw i32 %and6361.i, 67584
  br label %if.else6680.i

if.else6408.i:                                    ; preds = %if.else6402.i
  br i1 %1343, label %if.else6408.i.if.else6680.i_crit_edge, label %if.else6414.i

if.else6408.i.if.else6680.i_crit_edge:            ; preds = %if.else6408.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else6680.i

if.else6414.i:                                    ; preds = %if.else6408.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6419.i = add nsw i32 %and6361.i, -98304
  %spec.select10910.i = select i1 %1345, i32 %add6419.i, i32 %and6361.i
  br label %if.else6680.i

if.then6453.i:                                    ; preds = %if.end6342.i, %if.end6255.i
  %1348 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1348)
  %1349 = load i32, ptr %virt, align 8
  %and6456.i = and i32 %1349, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6456.i)
  %tobool6457.not.i = icmp eq i32 %and6456.i, 0
  br i1 %tobool6457.not.i, label %if.then6453.i.cond.false6479.i_crit_edge, label %land.lhs.true6458.i

if.then6453.i.cond.false6479.i_crit_edge:         ; preds = %if.then6453.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6479.i

land.lhs.true6458.i:                              ; preds = %if.then6453.i
  %funcs6461.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1350 = ptrtoint ptr %funcs6461.i to i32
  call void @__asan_load4_noabort(i32 %1350)
  %1351 = load ptr, ptr %funcs6461.i, align 4
  %tobool6462.not.i = icmp eq ptr %1351, null
  br i1 %tobool6462.not.i, label %land.lhs.true6458.i.cond.false6479.i_crit_edge, label %land.lhs.true6463.i

land.lhs.true6458.i.cond.false6479.i_crit_edge:   ; preds = %land.lhs.true6458.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6479.i

land.lhs.true6463.i:                              ; preds = %land.lhs.true6458.i
  %sriov_wreg6467.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1351, i32 0, i32 12
  %1352 = ptrtoint ptr %sriov_wreg6467.i to i32
  call void @__asan_load4_noabort(i32 %1352)
  %1353 = load ptr, ptr %sriov_wreg6467.i, align 4
  %tobool6468.not.i = icmp eq ptr %1353, null
  br i1 %tobool6468.not.i, label %land.lhs.true6463.i.cond.false6479.i_crit_edge, label %cond.true6469.i

land.lhs.true6463.i.cond.false6479.i_crit_edge:   ; preds = %land.lhs.true6463.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6479.i

cond.true6469.i:                                  ; preds = %land.lhs.true6463.i
  call void @__sanitizer_cov_trace_pc() #9
  %1354 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1354)
  %1355 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6477.i = getelementptr i32, ptr %1355, i32 1
  %1356 = ptrtoint ptr %arrayidx6477.i to i32
  call void @__asan_load4_noabort(i32 %1356)
  %1357 = load i32, ptr %arrayidx6477.i, align 4
  %add6478.i = add i32 %1357, 18
  tail call void %1353(ptr noundef %adev, i32 noundef %add6478.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6485.i

cond.false6479.i:                                 ; preds = %land.lhs.true6463.i.cond.false6479.i_crit_edge, %land.lhs.true6458.i.cond.false6479.i_crit_edge, %if.then6453.i.cond.false6479.i_crit_edge
  %1358 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1358)
  %1359 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6483.i = getelementptr i32, ptr %1359, i32 1
  %1360 = ptrtoint ptr %arrayidx6483.i to i32
  call void @__asan_load4_noabort(i32 %1360)
  %1361 = load i32, ptr %arrayidx6483.i, align 4
  %add6484.i = add i32 %1361, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6484.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end6485.i

cond.end6485.i:                                   ; preds = %cond.false6479.i, %cond.true6469.i
  %1362 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1362)
  %1363 = load i32, ptr %virt, align 8
  %and6488.i = and i32 %1363, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6488.i)
  %tobool6489.not.i = icmp eq i32 %and6488.i, 0
  br i1 %tobool6489.not.i, label %cond.end6485.i.cond.false6592.i_crit_edge, label %land.lhs.true6490.i

cond.end6485.i.cond.false6592.i_crit_edge:        ; preds = %cond.end6485.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6592.i

land.lhs.true6490.i:                              ; preds = %cond.end6485.i
  %funcs6493.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1364 = ptrtoint ptr %funcs6493.i to i32
  call void @__asan_load4_noabort(i32 %1364)
  %1365 = load ptr, ptr %funcs6493.i, align 4
  %tobool6494.not.i = icmp eq ptr %1365, null
  br i1 %tobool6494.not.i, label %land.lhs.true6490.i.cond.false6592.i_crit_edge, label %land.lhs.true6495.i

land.lhs.true6490.i.cond.false6592.i_crit_edge:   ; preds = %land.lhs.true6490.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6592.i

land.lhs.true6495.i:                              ; preds = %land.lhs.true6490.i
  %sriov_wreg6499.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1365, i32 0, i32 12
  %1366 = ptrtoint ptr %sriov_wreg6499.i to i32
  call void @__asan_load4_noabort(i32 %1366)
  %1367 = load ptr, ptr %sriov_wreg6499.i, align 4
  %tobool6500.not.i = icmp eq ptr %1367, null
  br i1 %tobool6500.not.i, label %land.lhs.true6495.i.cond.false6592.i_crit_edge, label %cond.true6501.i

land.lhs.true6495.i.cond.false6592.i_crit_edge:   ; preds = %land.lhs.true6495.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6592.i

cond.true6501.i:                                  ; preds = %land.lhs.true6495.i
  %1368 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1368)
  %1369 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6509.i = getelementptr i32, ptr %1369, i32 1
  %1370 = ptrtoint ptr %arrayidx6509.i to i32
  call void @__asan_load4_noabort(i32 %1370)
  %1371 = load i32, ptr %arrayidx6509.i, align 4
  %add6510.i = add i32 %1371, 17
  %add6521.i = shl i32 %1371, 2
  %shl6522.i = add i32 %add6521.i, 1296
  %and6523.i = and i32 %shl6522.i, 1048572
  %1372 = add nsw i32 %and6523.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1372)
  %1373 = icmp ult i32 %1372, 9728
  %1374 = add nsw i32 %and6523.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1374)
  %1375 = icmp ult i32 %1374, 9728
  %1376 = add nsw i32 %and6523.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1376)
  %1377 = icmp ult i32 %1376, 1536
  br i1 %1373, label %cond.true6501.i.if.end6587.i_crit_edge, label %if.else6564.i

cond.true6501.i.if.end6587.i_crit_edge:           ; preds = %cond.true6501.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6587.i

if.else6564.i:                                    ; preds = %cond.true6501.i
  %1378 = add nsw i32 %and6523.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1378)
  %1379 = icmp ult i32 %1378, 1536
  br i1 %1379, label %if.then6566.i, label %if.else6570.i

if.then6566.i:                                    ; preds = %if.else6564.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6569.i = add nuw nsw i32 %and6523.i, 67584
  br label %if.end6587.i

if.else6570.i:                                    ; preds = %if.else6564.i
  br i1 %1375, label %if.else6570.i.if.end6587.i_crit_edge, label %if.else6576.i

if.else6570.i.if.end6587.i_crit_edge:             ; preds = %if.else6570.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6587.i

if.else6576.i:                                    ; preds = %if.else6570.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6581.i = add nsw i32 %and6523.i, -98304
  %spec.select10911.i = select i1 %1377, i32 %add6581.i, i32 %and6523.i
  br label %if.end6587.i

if.end6587.i:                                     ; preds = %if.else6576.i, %if.else6570.i.if.end6587.i_crit_edge, %if.then6566.i, %cond.true6501.i.if.end6587.i_crit_edge
  %internal_reg_offset6511.0.i = phi i32 [ %add6569.i, %if.then6566.i ], [ %spec.select10911.i, %if.else6576.i ], [ %1372, %cond.true6501.i.if.end6587.i_crit_edge ], [ %1374, %if.else6570.i.if.end6587.i_crit_edge ]
  %1380 = shl i32 %internal_reg_offset6511.0.i, 14
  %shl6590.i = and i32 %1380, -65536
  %or6591.i = or i32 %shl6590.i, 1
  tail call void %1367(ptr noundef %adev, i32 noundef %add6510.i, i32 noundef %or6591.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then6775.i

cond.false6592.i:                                 ; preds = %land.lhs.true6495.i.cond.false6592.i_crit_edge, %land.lhs.true6490.i.cond.false6592.i_crit_edge, %cond.end6485.i.cond.false6592.i_crit_edge
  %1381 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1381)
  %1382 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6596.i = getelementptr i32, ptr %1382, i32 1
  %1383 = ptrtoint ptr %arrayidx6596.i to i32
  call void @__asan_load4_noabort(i32 %1383)
  %1384 = load i32, ptr %arrayidx6596.i, align 4
  %add6597.i = add i32 %1384, 17
  %add6608.i = shl i32 %1384, 2
  %shl6609.i = add i32 %add6608.i, 1296
  %and6610.i = and i32 %shl6609.i, 1048572
  %1385 = add nsw i32 %and6610.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1385)
  %1386 = icmp ult i32 %1385, 9728
  %1387 = add nsw i32 %and6610.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1387)
  %1388 = icmp ult i32 %1387, 9728
  %1389 = add nsw i32 %and6610.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1389)
  %1390 = icmp ult i32 %1389, 1536
  br i1 %1386, label %cond.false6592.i.if.end6674.i_crit_edge, label %if.else6651.i

cond.false6592.i.if.end6674.i_crit_edge:          ; preds = %cond.false6592.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6674.i

if.else6651.i:                                    ; preds = %cond.false6592.i
  %1391 = add nsw i32 %and6610.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1391)
  %1392 = icmp ult i32 %1391, 1536
  br i1 %1392, label %if.then6653.i, label %if.else6657.i

if.then6653.i:                                    ; preds = %if.else6651.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6656.i = add nuw nsw i32 %and6610.i, 67584
  br label %if.end6674.i

if.else6657.i:                                    ; preds = %if.else6651.i
  br i1 %1388, label %if.else6657.i.if.end6674.i_crit_edge, label %if.else6663.i

if.else6657.i.if.end6674.i_crit_edge:             ; preds = %if.else6657.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6674.i

if.else6663.i:                                    ; preds = %if.else6657.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6668.i = add nsw i32 %and6610.i, -98304
  %spec.select10912.i = select i1 %1390, i32 %add6668.i, i32 %and6610.i
  br label %if.end6674.i

if.end6674.i:                                     ; preds = %if.else6663.i, %if.else6657.i.if.end6674.i_crit_edge, %if.then6653.i, %cond.false6592.i.if.end6674.i_crit_edge
  %internal_reg_offset6598.0.i = phi i32 [ %add6656.i, %if.then6653.i ], [ %spec.select10912.i, %if.else6663.i ], [ %1385, %cond.false6592.i.if.end6674.i_crit_edge ], [ %1387, %if.else6657.i.if.end6674.i_crit_edge ]
  %1393 = shl i32 %internal_reg_offset6598.0.i, 14
  %shl6677.i = and i32 %1393, -65536
  %or6678.i = or i32 %shl6677.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6597.i, i32 noundef %or6678.i, i32 noundef 0) #7
  br label %if.then6775.i

if.else6680.i:                                    ; preds = %if.else6414.i, %if.else6408.i.if.else6680.i_crit_edge, %if.then6404.i, %if.else6348.i.if.else6680.i_crit_edge
  %internal_reg_offset6349.0.i = phi i32 [ %add6407.i, %if.then6404.i ], [ %spec.select10910.i, %if.else6414.i ], [ %1340, %if.else6348.i.if.else6680.i_crit_edge ], [ %1342, %if.else6408.i.if.else6680.i_crit_edge ]
  %shr6427.i = lshr i32 %internal_reg_offset6349.0.i, 2
  %1394 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1394)
  %1395 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6432.i = getelementptr i32, ptr %1395, i32 1
  store ptr %incdec.ptr6432.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1396 = ptrtoint ptr %1395 to i32
  call void @__asan_store4_noabort(i32 %1396)
  store i32 %shr6427.i, ptr %1395, align 4
  %1397 = ptrtoint ptr %gpu_addr6085.i to i32
  call void @__asan_load8_noabort(i32 %1397)
  %1398 = load i64, ptr %gpu_addr6085.i, align 8
  %conv6437.i = zext i32 %offset.0.i to i64
  %add6438.i = add nuw nsw i64 %conv6437.i, 131072
  %add6439.i = add i64 %add6438.i, %1398
  %shr6440.i = lshr i64 %add6439.i, 32
  %conv6442.i = trunc i64 %shr6440.i to i32
  %1399 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6447.i = getelementptr i32, ptr %1399, i32 1
  store ptr %incdec.ptr6447.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1400 = ptrtoint ptr %1399 to i32
  call void @__asan_store4_noabort(i32 %1400)
  store i32 %conv6442.i, ptr %1399, align 4
  %1401 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1401)
  %1402 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6690.i = getelementptr i32, ptr %1402, i32 1
  %1403 = ptrtoint ptr %arrayidx6690.i to i32
  call void @__asan_load4_noabort(i32 %1403)
  %1404 = load i32, ptr %arrayidx6690.i, align 4
  %add6691.i = shl i32 %1404, 2
  %shl6692.i = add i32 %add6691.i, 1296
  %and6693.i = and i32 %shl6692.i, 1048572
  %1405 = add nsw i32 %and6693.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1405)
  %1406 = icmp ult i32 %1405, 9728
  %1407 = add nsw i32 %and6693.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1407)
  %1408 = icmp ult i32 %1407, 9728
  %1409 = add nsw i32 %and6693.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1409)
  %1410 = icmp ult i32 %1409, 1536
  br i1 %1406, label %if.else6680.i.if.else7002.i_crit_edge, label %if.else6734.i

if.else6680.i.if.else7002.i_crit_edge:            ; preds = %if.else6680.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7002.i

if.else6734.i:                                    ; preds = %if.else6680.i
  %1411 = add nsw i32 %and6693.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1411)
  %1412 = icmp ult i32 %1411, 1536
  br i1 %1412, label %if.then6736.i, label %if.else6740.i

if.then6736.i:                                    ; preds = %if.else6734.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6739.i = add nuw nsw i32 %and6693.i, 67584
  br label %if.else7002.i

if.else6740.i:                                    ; preds = %if.else6734.i
  br i1 %1408, label %if.else6740.i.if.else7002.i_crit_edge, label %if.else6746.i

if.else6740.i.if.else7002.i_crit_edge:            ; preds = %if.else6740.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7002.i

if.else6746.i:                                    ; preds = %if.else6740.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6751.i = add nsw i32 %and6693.i, -98304
  %spec.select10913.i = select i1 %1410, i32 %add6751.i, i32 %and6693.i
  br label %if.else7002.i

if.then6775.i:                                    ; preds = %if.end6674.i, %if.end6587.i
  %1413 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1413)
  %1414 = load i32, ptr %virt, align 8
  %and6778.i = and i32 %1414, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6778.i)
  %tobool6779.not.i = icmp eq i32 %and6778.i, 0
  br i1 %tobool6779.not.i, label %if.then6775.i.cond.false6801.i_crit_edge, label %land.lhs.true6780.i

if.then6775.i.cond.false6801.i_crit_edge:         ; preds = %if.then6775.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6801.i

land.lhs.true6780.i:                              ; preds = %if.then6775.i
  %funcs6783.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1415 = ptrtoint ptr %funcs6783.i to i32
  call void @__asan_load4_noabort(i32 %1415)
  %1416 = load ptr, ptr %funcs6783.i, align 4
  %tobool6784.not.i = icmp eq ptr %1416, null
  br i1 %tobool6784.not.i, label %land.lhs.true6780.i.cond.false6801.i_crit_edge, label %land.lhs.true6785.i

land.lhs.true6780.i.cond.false6801.i_crit_edge:   ; preds = %land.lhs.true6780.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6801.i

land.lhs.true6785.i:                              ; preds = %land.lhs.true6780.i
  %sriov_wreg6789.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1416, i32 0, i32 12
  %1417 = ptrtoint ptr %sriov_wreg6789.i to i32
  call void @__asan_load4_noabort(i32 %1417)
  %1418 = load ptr, ptr %sriov_wreg6789.i, align 4
  %tobool6790.not.i = icmp eq ptr %1418, null
  br i1 %tobool6790.not.i, label %land.lhs.true6785.i.cond.false6801.i_crit_edge, label %cond.true6791.i

land.lhs.true6785.i.cond.false6801.i_crit_edge:   ; preds = %land.lhs.true6785.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6801.i

cond.true6791.i:                                  ; preds = %land.lhs.true6785.i
  call void @__sanitizer_cov_trace_pc() #9
  %1419 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1419)
  %1420 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6799.i = getelementptr i32, ptr %1420, i32 1
  %1421 = ptrtoint ptr %arrayidx6799.i to i32
  call void @__asan_load4_noabort(i32 %1421)
  %1422 = load i32, ptr %arrayidx6799.i, align 4
  %add6800.i = add i32 %1422, 18
  tail call void %1418(ptr noundef %adev, i32 noundef %add6800.i, i32 noundef 524288, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end6807.i

cond.false6801.i:                                 ; preds = %land.lhs.true6785.i.cond.false6801.i_crit_edge, %land.lhs.true6780.i.cond.false6801.i_crit_edge, %if.then6775.i.cond.false6801.i_crit_edge
  %1423 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1423)
  %1424 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6805.i = getelementptr i32, ptr %1424, i32 1
  %1425 = ptrtoint ptr %arrayidx6805.i to i32
  call void @__asan_load4_noabort(i32 %1425)
  %1426 = load i32, ptr %arrayidx6805.i, align 4
  %add6806.i = add i32 %1426, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6806.i, i32 noundef 524288, i32 noundef 0) #7
  br label %cond.end6807.i

cond.end6807.i:                                   ; preds = %cond.false6801.i, %cond.true6791.i
  %1427 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1427)
  %1428 = load i32, ptr %virt, align 8
  %and6810.i = and i32 %1428, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and6810.i)
  %tobool6811.not.i = icmp eq i32 %and6810.i, 0
  br i1 %tobool6811.not.i, label %cond.end6807.i.cond.false6914.i_crit_edge, label %land.lhs.true6812.i

cond.end6807.i.cond.false6914.i_crit_edge:        ; preds = %cond.end6807.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6914.i

land.lhs.true6812.i:                              ; preds = %cond.end6807.i
  %funcs6815.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1429 = ptrtoint ptr %funcs6815.i to i32
  call void @__asan_load4_noabort(i32 %1429)
  %1430 = load ptr, ptr %funcs6815.i, align 4
  %tobool6816.not.i = icmp eq ptr %1430, null
  br i1 %tobool6816.not.i, label %land.lhs.true6812.i.cond.false6914.i_crit_edge, label %land.lhs.true6817.i

land.lhs.true6812.i.cond.false6914.i_crit_edge:   ; preds = %land.lhs.true6812.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6914.i

land.lhs.true6817.i:                              ; preds = %land.lhs.true6812.i
  %sriov_wreg6821.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1430, i32 0, i32 12
  %1431 = ptrtoint ptr %sriov_wreg6821.i to i32
  call void @__asan_load4_noabort(i32 %1431)
  %1432 = load ptr, ptr %sriov_wreg6821.i, align 4
  %tobool6822.not.i = icmp eq ptr %1432, null
  br i1 %tobool6822.not.i, label %land.lhs.true6817.i.cond.false6914.i_crit_edge, label %cond.true6823.i

land.lhs.true6817.i.cond.false6914.i_crit_edge:   ; preds = %land.lhs.true6817.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false6914.i

cond.true6823.i:                                  ; preds = %land.lhs.true6817.i
  %1433 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1433)
  %1434 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6831.i = getelementptr i32, ptr %1434, i32 1
  %1435 = ptrtoint ptr %arrayidx6831.i to i32
  call void @__asan_load4_noabort(i32 %1435)
  %1436 = load i32, ptr %arrayidx6831.i, align 4
  %add6832.i = add i32 %1436, 17
  %add6843.i = shl i32 %1436, 2
  %shl6844.i = add i32 %add6843.i, 1300
  %and6845.i = and i32 %shl6844.i, 1048572
  %1437 = add nsw i32 %and6845.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1437)
  %1438 = icmp ult i32 %1437, 9728
  %1439 = add nsw i32 %and6845.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1439)
  %1440 = icmp ult i32 %1439, 9728
  %1441 = add nsw i32 %and6845.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1441)
  %1442 = icmp ult i32 %1441, 1536
  br i1 %1438, label %cond.true6823.i.if.end6909.i_crit_edge, label %if.else6886.i

cond.true6823.i.if.end6909.i_crit_edge:           ; preds = %cond.true6823.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6909.i

if.else6886.i:                                    ; preds = %cond.true6823.i
  %1443 = add nsw i32 %and6845.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1443)
  %1444 = icmp ult i32 %1443, 1536
  br i1 %1444, label %if.then6888.i, label %if.else6892.i

if.then6888.i:                                    ; preds = %if.else6886.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6891.i = add nuw nsw i32 %and6845.i, 67584
  br label %if.end6909.i

if.else6892.i:                                    ; preds = %if.else6886.i
  br i1 %1440, label %if.else6892.i.if.end6909.i_crit_edge, label %if.else6898.i

if.else6892.i.if.end6909.i_crit_edge:             ; preds = %if.else6892.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6909.i

if.else6898.i:                                    ; preds = %if.else6892.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6903.i = add nsw i32 %and6845.i, -98304
  %spec.select10914.i = select i1 %1442, i32 %add6903.i, i32 %and6845.i
  br label %if.end6909.i

if.end6909.i:                                     ; preds = %if.else6898.i, %if.else6892.i.if.end6909.i_crit_edge, %if.then6888.i, %cond.true6823.i.if.end6909.i_crit_edge
  %internal_reg_offset6833.0.i = phi i32 [ %add6891.i, %if.then6888.i ], [ %spec.select10914.i, %if.else6898.i ], [ %1437, %cond.true6823.i.if.end6909.i_crit_edge ], [ %1439, %if.else6892.i.if.end6909.i_crit_edge ]
  %1445 = shl i32 %internal_reg_offset6833.0.i, 14
  %shl6912.i = and i32 %1445, -65536
  %or6913.i = or i32 %shl6912.i, 1
  tail call void %1432(ptr noundef %adev, i32 noundef %add6832.i, i32 noundef %or6913.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7097.i

cond.false6914.i:                                 ; preds = %land.lhs.true6817.i.cond.false6914.i_crit_edge, %land.lhs.true6812.i.cond.false6914.i_crit_edge, %cond.end6807.i.cond.false6914.i_crit_edge
  %1446 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1446)
  %1447 = load ptr, ptr %arrayidx2, align 4
  %arrayidx6918.i = getelementptr i32, ptr %1447, i32 1
  %1448 = ptrtoint ptr %arrayidx6918.i to i32
  call void @__asan_load4_noabort(i32 %1448)
  %1449 = load i32, ptr %arrayidx6918.i, align 4
  %add6919.i = add i32 %1449, 17
  %add6930.i = shl i32 %1449, 2
  %shl6931.i = add i32 %add6930.i, 1300
  %and6932.i = and i32 %shl6931.i, 1048572
  %1450 = add nsw i32 %and6932.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1450)
  %1451 = icmp ult i32 %1450, 9728
  %1452 = add nsw i32 %and6932.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1452)
  %1453 = icmp ult i32 %1452, 9728
  %1454 = add nsw i32 %and6932.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1454)
  %1455 = icmp ult i32 %1454, 1536
  br i1 %1451, label %cond.false6914.i.if.end6996.i_crit_edge, label %if.else6973.i

cond.false6914.i.if.end6996.i_crit_edge:          ; preds = %cond.false6914.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6996.i

if.else6973.i:                                    ; preds = %cond.false6914.i
  %1456 = add nsw i32 %and6932.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1456)
  %1457 = icmp ult i32 %1456, 1536
  br i1 %1457, label %if.then6975.i, label %if.else6979.i

if.then6975.i:                                    ; preds = %if.else6973.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6978.i = add nuw nsw i32 %and6932.i, 67584
  br label %if.end6996.i

if.else6979.i:                                    ; preds = %if.else6973.i
  br i1 %1453, label %if.else6979.i.if.end6996.i_crit_edge, label %if.else6985.i

if.else6979.i.if.end6996.i_crit_edge:             ; preds = %if.else6979.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end6996.i

if.else6985.i:                                    ; preds = %if.else6979.i
  call void @__sanitizer_cov_trace_pc() #9
  %add6990.i = add nsw i32 %and6932.i, -98304
  %spec.select10915.i = select i1 %1455, i32 %add6990.i, i32 %and6932.i
  br label %if.end6996.i

if.end6996.i:                                     ; preds = %if.else6985.i, %if.else6979.i.if.end6996.i_crit_edge, %if.then6975.i, %cond.false6914.i.if.end6996.i_crit_edge
  %internal_reg_offset6920.0.i = phi i32 [ %add6978.i, %if.then6975.i ], [ %spec.select10915.i, %if.else6985.i ], [ %1450, %cond.false6914.i.if.end6996.i_crit_edge ], [ %1452, %if.else6979.i.if.end6996.i_crit_edge ]
  %1458 = shl i32 %internal_reg_offset6920.0.i, 14
  %shl6999.i = and i32 %1458, -65536
  %or7000.i = or i32 %shl6999.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add6919.i, i32 noundef %or7000.i, i32 noundef 0) #7
  br label %if.then7097.i

if.else7002.i:                                    ; preds = %if.else6746.i, %if.else6740.i.if.else7002.i_crit_edge, %if.then6736.i, %if.else6680.i.if.else7002.i_crit_edge
  %internal_reg_offset6681.0.i = phi i32 [ %add6739.i, %if.then6736.i ], [ %spec.select10913.i, %if.else6746.i ], [ %1405, %if.else6680.i.if.else7002.i_crit_edge ], [ %1407, %if.else6740.i.if.else7002.i_crit_edge ]
  %shr6759.i = lshr i32 %internal_reg_offset6681.0.i, 2
  %1459 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1459)
  %1460 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6764.i = getelementptr i32, ptr %1460, i32 1
  store ptr %incdec.ptr6764.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1461 = ptrtoint ptr %1460 to i32
  call void @__asan_store4_noabort(i32 %1461)
  store i32 %shr6759.i, ptr %1460, align 4
  %1462 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr6769.i = getelementptr i32, ptr %1462, i32 1
  store ptr %incdec.ptr6769.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1463 = ptrtoint ptr %1462 to i32
  call void @__asan_store4_noabort(i32 %1463)
  store i32 0, ptr %1462, align 4
  %1464 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1464)
  %1465 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7012.i = getelementptr i32, ptr %1465, i32 1
  %1466 = ptrtoint ptr %arrayidx7012.i to i32
  call void @__asan_load4_noabort(i32 %1466)
  %1467 = load i32, ptr %arrayidx7012.i, align 4
  %add7013.i = shl i32 %1467, 2
  %shl7014.i = add i32 %add7013.i, 1300
  %and7015.i = and i32 %shl7014.i, 1048572
  %1468 = add nsw i32 %and7015.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1468)
  %1469 = icmp ult i32 %1468, 9728
  %1470 = add nsw i32 %and7015.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1470)
  %1471 = icmp ult i32 %1470, 9728
  %1472 = add nsw i32 %and7015.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1472)
  %1473 = icmp ult i32 %1472, 1536
  br i1 %1469, label %if.else7002.i.if.else7335.i_crit_edge, label %if.else7056.i

if.else7002.i.if.else7335.i_crit_edge:            ; preds = %if.else7002.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7335.i

if.else7056.i:                                    ; preds = %if.else7002.i
  %1474 = add nsw i32 %and7015.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1474)
  %1475 = icmp ult i32 %1474, 1536
  br i1 %1475, label %if.then7058.i, label %if.else7062.i

if.then7058.i:                                    ; preds = %if.else7056.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7061.i = add nuw nsw i32 %and7015.i, 67584
  br label %if.else7335.i

if.else7062.i:                                    ; preds = %if.else7056.i
  br i1 %1471, label %if.else7062.i.if.else7335.i_crit_edge, label %if.else7068.i

if.else7062.i.if.else7335.i_crit_edge:            ; preds = %if.else7062.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7335.i

if.else7068.i:                                    ; preds = %if.else7062.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7073.i = add nsw i32 %and7015.i, -98304
  %spec.select10916.i = select i1 %1473, i32 %add7073.i, i32 %and7015.i
  br label %if.else7335.i

if.then7097.i:                                    ; preds = %if.end6996.i, %if.end6909.i
  %1476 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1476)
  %1477 = load i32, ptr %virt, align 8
  %and7100.i = and i32 %1477, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7100.i)
  %tobool7101.not.i = icmp eq i32 %and7100.i, 0
  br i1 %tobool7101.not.i, label %if.then7097.i.cond.false7128.i_crit_edge, label %land.lhs.true7102.i

if.then7097.i.cond.false7128.i_crit_edge:         ; preds = %if.then7097.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7128.i

land.lhs.true7102.i:                              ; preds = %if.then7097.i
  %funcs7105.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1478 = ptrtoint ptr %funcs7105.i to i32
  call void @__asan_load4_noabort(i32 %1478)
  %1479 = load ptr, ptr %funcs7105.i, align 4
  %tobool7106.not.i = icmp eq ptr %1479, null
  br i1 %tobool7106.not.i, label %land.lhs.true7102.i.cond.false7128.i_crit_edge, label %land.lhs.true7107.i

land.lhs.true7102.i.cond.false7128.i_crit_edge:   ; preds = %land.lhs.true7102.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7128.i

land.lhs.true7107.i:                              ; preds = %land.lhs.true7102.i
  %sriov_wreg7111.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1479, i32 0, i32 12
  %1480 = ptrtoint ptr %sriov_wreg7111.i to i32
  call void @__asan_load4_noabort(i32 %1480)
  %1481 = load ptr, ptr %sriov_wreg7111.i, align 4
  %tobool7112.not.i = icmp eq ptr %1481, null
  br i1 %tobool7112.not.i, label %land.lhs.true7107.i.cond.false7128.i_crit_edge, label %cond.true7113.i

land.lhs.true7107.i.cond.false7128.i_crit_edge:   ; preds = %land.lhs.true7107.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7128.i

cond.true7113.i:                                  ; preds = %land.lhs.true7107.i
  call void @__sanitizer_cov_trace_pc() #9
  %1482 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1482)
  %1483 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7121.i = getelementptr i32, ptr %1483, i32 1
  %1484 = ptrtoint ptr %arrayidx7121.i to i32
  call void @__asan_load4_noabort(i32 %1484)
  %1485 = load i32, ptr %arrayidx7121.i, align 4
  %add7122.i = add i32 %1485, 18
  %fw_shared_gpu_addr.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1486 = ptrtoint ptr %fw_shared_gpu_addr.i to i32
  call void @__asan_load8_noabort(i32 %1486)
  %1487 = load i64, ptr %fw_shared_gpu_addr.i, align 8
  %conv7127.i = trunc i64 %1487 to i32
  tail call void %1481(ptr noundef %adev, i32 noundef %add7122.i, i32 noundef %conv7127.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7140.i

cond.false7128.i:                                 ; preds = %land.lhs.true7107.i.cond.false7128.i_crit_edge, %land.lhs.true7102.i.cond.false7128.i_crit_edge, %if.then7097.i.cond.false7128.i_crit_edge
  %1488 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1488)
  %1489 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7132.i = getelementptr i32, ptr %1489, i32 1
  %1490 = ptrtoint ptr %arrayidx7132.i to i32
  call void @__asan_load4_noabort(i32 %1490)
  %1491 = load i32, ptr %arrayidx7132.i, align 4
  %add7133.i = add i32 %1491, 18
  %fw_shared_gpu_addr7137.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1492 = ptrtoint ptr %fw_shared_gpu_addr7137.i to i32
  call void @__asan_load8_noabort(i32 %1492)
  %1493 = load i64, ptr %fw_shared_gpu_addr7137.i, align 8
  %conv7139.i = trunc i64 %1493 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7133.i, i32 noundef %conv7139.i, i32 noundef 0) #7
  br label %cond.end7140.i

cond.end7140.i:                                   ; preds = %cond.false7128.i, %cond.true7113.i
  %1494 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1494)
  %1495 = load i32, ptr %virt, align 8
  %and7143.i = and i32 %1495, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7143.i)
  %tobool7144.not.i = icmp eq i32 %and7143.i, 0
  br i1 %tobool7144.not.i, label %cond.end7140.i.cond.false7247.i_crit_edge, label %land.lhs.true7145.i

cond.end7140.i.cond.false7247.i_crit_edge:        ; preds = %cond.end7140.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7247.i

land.lhs.true7145.i:                              ; preds = %cond.end7140.i
  %funcs7148.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1496 = ptrtoint ptr %funcs7148.i to i32
  call void @__asan_load4_noabort(i32 %1496)
  %1497 = load ptr, ptr %funcs7148.i, align 4
  %tobool7149.not.i = icmp eq ptr %1497, null
  br i1 %tobool7149.not.i, label %land.lhs.true7145.i.cond.false7247.i_crit_edge, label %land.lhs.true7150.i

land.lhs.true7145.i.cond.false7247.i_crit_edge:   ; preds = %land.lhs.true7145.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7247.i

land.lhs.true7150.i:                              ; preds = %land.lhs.true7145.i
  %sriov_wreg7154.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1497, i32 0, i32 12
  %1498 = ptrtoint ptr %sriov_wreg7154.i to i32
  call void @__asan_load4_noabort(i32 %1498)
  %1499 = load ptr, ptr %sriov_wreg7154.i, align 4
  %tobool7155.not.i = icmp eq ptr %1499, null
  br i1 %tobool7155.not.i, label %land.lhs.true7150.i.cond.false7247.i_crit_edge, label %cond.true7156.i

land.lhs.true7150.i.cond.false7247.i_crit_edge:   ; preds = %land.lhs.true7150.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7247.i

cond.true7156.i:                                  ; preds = %land.lhs.true7150.i
  %1500 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1500)
  %1501 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7164.i = getelementptr i32, ptr %1501, i32 1
  %1502 = ptrtoint ptr %arrayidx7164.i to i32
  call void @__asan_load4_noabort(i32 %1502)
  %1503 = load i32, ptr %arrayidx7164.i, align 4
  %add7165.i = add i32 %1503, 17
  %add7176.i = shl i32 %1503, 2
  %shl7177.i = add i32 %add7176.i, 4320
  %and7178.i = and i32 %shl7177.i, 1048572
  %1504 = add nsw i32 %and7178.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1504)
  %1505 = icmp ult i32 %1504, 9728
  %1506 = add nsw i32 %and7178.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1506)
  %1507 = icmp ult i32 %1506, 9728
  %1508 = add nsw i32 %and7178.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1508)
  %1509 = icmp ult i32 %1508, 1536
  br i1 %1505, label %cond.true7156.i.if.end7242.i_crit_edge, label %if.else7219.i

cond.true7156.i.if.end7242.i_crit_edge:           ; preds = %cond.true7156.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7242.i

if.else7219.i:                                    ; preds = %cond.true7156.i
  %1510 = add nsw i32 %and7178.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1510)
  %1511 = icmp ult i32 %1510, 1536
  br i1 %1511, label %if.then7221.i, label %if.else7225.i

if.then7221.i:                                    ; preds = %if.else7219.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7224.i = add nuw nsw i32 %and7178.i, 67584
  br label %if.end7242.i

if.else7225.i:                                    ; preds = %if.else7219.i
  br i1 %1507, label %if.else7225.i.if.end7242.i_crit_edge, label %if.else7231.i

if.else7225.i.if.end7242.i_crit_edge:             ; preds = %if.else7225.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7242.i

if.else7231.i:                                    ; preds = %if.else7225.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7236.i = add nsw i32 %and7178.i, -98304
  %spec.select10917.i = select i1 %1509, i32 %add7236.i, i32 %and7178.i
  br label %if.end7242.i

if.end7242.i:                                     ; preds = %if.else7231.i, %if.else7225.i.if.end7242.i_crit_edge, %if.then7221.i, %cond.true7156.i.if.end7242.i_crit_edge
  %internal_reg_offset7166.0.i = phi i32 [ %add7224.i, %if.then7221.i ], [ %spec.select10917.i, %if.else7231.i ], [ %1504, %cond.true7156.i.if.end7242.i_crit_edge ], [ %1506, %if.else7225.i.if.end7242.i_crit_edge ]
  %1512 = shl i32 %internal_reg_offset7166.0.i, 14
  %shl7245.i = and i32 %1512, -65536
  %or7246.i = or i32 %shl7245.i, 1
  tail call void %1499(ptr noundef %adev, i32 noundef %add7165.i, i32 noundef %or7246.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7436.i

cond.false7247.i:                                 ; preds = %land.lhs.true7150.i.cond.false7247.i_crit_edge, %land.lhs.true7145.i.cond.false7247.i_crit_edge, %cond.end7140.i.cond.false7247.i_crit_edge
  %1513 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1513)
  %1514 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7251.i = getelementptr i32, ptr %1514, i32 1
  %1515 = ptrtoint ptr %arrayidx7251.i to i32
  call void @__asan_load4_noabort(i32 %1515)
  %1516 = load i32, ptr %arrayidx7251.i, align 4
  %add7252.i = add i32 %1516, 17
  %add7263.i = shl i32 %1516, 2
  %shl7264.i = add i32 %add7263.i, 4320
  %and7265.i = and i32 %shl7264.i, 1048572
  %1517 = add nsw i32 %and7265.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1517)
  %1518 = icmp ult i32 %1517, 9728
  %1519 = add nsw i32 %and7265.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1519)
  %1520 = icmp ult i32 %1519, 9728
  %1521 = add nsw i32 %and7265.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1521)
  %1522 = icmp ult i32 %1521, 1536
  br i1 %1518, label %cond.false7247.i.if.end7329.i_crit_edge, label %if.else7306.i

cond.false7247.i.if.end7329.i_crit_edge:          ; preds = %cond.false7247.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7329.i

if.else7306.i:                                    ; preds = %cond.false7247.i
  %1523 = add nsw i32 %and7265.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1523)
  %1524 = icmp ult i32 %1523, 1536
  br i1 %1524, label %if.then7308.i, label %if.else7312.i

if.then7308.i:                                    ; preds = %if.else7306.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7311.i = add nuw nsw i32 %and7265.i, 67584
  br label %if.end7329.i

if.else7312.i:                                    ; preds = %if.else7306.i
  br i1 %1520, label %if.else7312.i.if.end7329.i_crit_edge, label %if.else7318.i

if.else7312.i.if.end7329.i_crit_edge:             ; preds = %if.else7312.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7329.i

if.else7318.i:                                    ; preds = %if.else7312.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7323.i = add nsw i32 %and7265.i, -98304
  %spec.select10918.i = select i1 %1522, i32 %add7323.i, i32 %and7265.i
  br label %if.end7329.i

if.end7329.i:                                     ; preds = %if.else7318.i, %if.else7312.i.if.end7329.i_crit_edge, %if.then7308.i, %cond.false7247.i.if.end7329.i_crit_edge
  %internal_reg_offset7253.0.i = phi i32 [ %add7311.i, %if.then7308.i ], [ %spec.select10918.i, %if.else7318.i ], [ %1517, %cond.false7247.i.if.end7329.i_crit_edge ], [ %1519, %if.else7312.i.if.end7329.i_crit_edge ]
  %1525 = shl i32 %internal_reg_offset7253.0.i, 14
  %shl7332.i = and i32 %1525, -65536
  %or7333.i = or i32 %shl7332.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7252.i, i32 noundef %or7333.i, i32 noundef 0) #7
  br label %if.then7436.i

if.else7335.i:                                    ; preds = %if.else7068.i, %if.else7062.i.if.else7335.i_crit_edge, %if.then7058.i, %if.else7002.i.if.else7335.i_crit_edge
  %internal_reg_offset7003.0.i = phi i32 [ %add7061.i, %if.then7058.i ], [ %spec.select10916.i, %if.else7068.i ], [ %1468, %if.else7002.i.if.else7335.i_crit_edge ], [ %1470, %if.else7062.i.if.else7335.i_crit_edge ]
  %shr7081.i = lshr i32 %internal_reg_offset7003.0.i, 2
  %1526 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1526)
  %1527 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7086.i = getelementptr i32, ptr %1527, i32 1
  store ptr %incdec.ptr7086.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1528 = ptrtoint ptr %1527 to i32
  call void @__asan_store4_noabort(i32 %1528)
  store i32 %shr7081.i, ptr %1527, align 4
  %1529 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7091.i = getelementptr i32, ptr %1529, i32 1
  store ptr %incdec.ptr7091.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1530 = ptrtoint ptr %1529 to i32
  call void @__asan_store4_noabort(i32 %1530)
  store i32 524288, ptr %1529, align 4
  %1531 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1531)
  %1532 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7345.i = getelementptr i32, ptr %1532, i32 1
  %1533 = ptrtoint ptr %arrayidx7345.i to i32
  call void @__asan_load4_noabort(i32 %1533)
  %1534 = load i32, ptr %arrayidx7345.i, align 4
  %add7346.i = shl i32 %1534, 2
  %shl7347.i = add i32 %add7346.i, 4320
  %and7348.i = and i32 %shl7347.i, 1048572
  %1535 = add nsw i32 %and7348.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1535)
  %1536 = icmp ult i32 %1535, 9728
  %1537 = add nsw i32 %and7348.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1537)
  %1538 = icmp ult i32 %1537, 9728
  %1539 = add nsw i32 %and7348.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1539)
  %1540 = icmp ult i32 %1539, 1536
  br i1 %1536, label %if.else7335.i.if.else7677.i_crit_edge, label %if.else7389.i

if.else7335.i.if.else7677.i_crit_edge:            ; preds = %if.else7335.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7677.i

if.else7389.i:                                    ; preds = %if.else7335.i
  %1541 = add nsw i32 %and7348.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1541)
  %1542 = icmp ult i32 %1541, 1536
  br i1 %1542, label %if.then7391.i, label %if.else7395.i

if.then7391.i:                                    ; preds = %if.else7389.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7394.i = add nuw nsw i32 %and7348.i, 67584
  br label %if.else7677.i

if.else7395.i:                                    ; preds = %if.else7389.i
  br i1 %1538, label %if.else7395.i.if.else7677.i_crit_edge, label %if.else7401.i

if.else7395.i.if.else7677.i_crit_edge:            ; preds = %if.else7395.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else7677.i

if.else7401.i:                                    ; preds = %if.else7395.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7406.i = add nsw i32 %and7348.i, -98304
  %spec.select10919.i = select i1 %1540, i32 %add7406.i, i32 %and7348.i
  br label %if.else7677.i

if.then7436.i:                                    ; preds = %if.end7329.i, %if.end7242.i
  %1543 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1543)
  %1544 = load i32, ptr %virt, align 8
  %and7439.i = and i32 %1544, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7439.i)
  %tobool7440.not.i = icmp eq i32 %and7439.i, 0
  br i1 %tobool7440.not.i, label %if.then7436.i.cond.false7469.i_crit_edge, label %land.lhs.true7441.i

if.then7436.i.cond.false7469.i_crit_edge:         ; preds = %if.then7436.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7469.i

land.lhs.true7441.i:                              ; preds = %if.then7436.i
  %funcs7444.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1545 = ptrtoint ptr %funcs7444.i to i32
  call void @__asan_load4_noabort(i32 %1545)
  %1546 = load ptr, ptr %funcs7444.i, align 4
  %tobool7445.not.i = icmp eq ptr %1546, null
  br i1 %tobool7445.not.i, label %land.lhs.true7441.i.cond.false7469.i_crit_edge, label %land.lhs.true7446.i

land.lhs.true7441.i.cond.false7469.i_crit_edge:   ; preds = %land.lhs.true7441.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7469.i

land.lhs.true7446.i:                              ; preds = %land.lhs.true7441.i
  %sriov_wreg7450.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1546, i32 0, i32 12
  %1547 = ptrtoint ptr %sriov_wreg7450.i to i32
  call void @__asan_load4_noabort(i32 %1547)
  %1548 = load ptr, ptr %sriov_wreg7450.i, align 4
  %tobool7451.not.i = icmp eq ptr %1548, null
  br i1 %tobool7451.not.i, label %land.lhs.true7446.i.cond.false7469.i_crit_edge, label %cond.true7452.i

land.lhs.true7446.i.cond.false7469.i_crit_edge:   ; preds = %land.lhs.true7446.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7469.i

cond.true7452.i:                                  ; preds = %land.lhs.true7446.i
  call void @__sanitizer_cov_trace_pc() #9
  %1549 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1549)
  %1550 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7460.i = getelementptr i32, ptr %1550, i32 1
  %1551 = ptrtoint ptr %arrayidx7460.i to i32
  call void @__asan_load4_noabort(i32 %1551)
  %1552 = load i32, ptr %arrayidx7460.i, align 4
  %add7461.i = add i32 %1552, 18
  %fw_shared_gpu_addr7465.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1553 = ptrtoint ptr %fw_shared_gpu_addr7465.i to i32
  call void @__asan_load8_noabort(i32 %1553)
  %1554 = load i64, ptr %fw_shared_gpu_addr7465.i, align 8
  %shr7466.i = lshr i64 %1554, 32
  %conv7468.i = trunc i64 %shr7466.i to i32
  tail call void %1548(ptr noundef %adev, i32 noundef %add7461.i, i32 noundef %conv7468.i, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7482.i

cond.false7469.i:                                 ; preds = %land.lhs.true7446.i.cond.false7469.i_crit_edge, %land.lhs.true7441.i.cond.false7469.i_crit_edge, %if.then7436.i.cond.false7469.i_crit_edge
  %1555 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1555)
  %1556 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7473.i = getelementptr i32, ptr %1556, i32 1
  %1557 = ptrtoint ptr %arrayidx7473.i to i32
  call void @__asan_load4_noabort(i32 %1557)
  %1558 = load i32, ptr %arrayidx7473.i, align 4
  %add7474.i = add i32 %1558, 18
  %fw_shared_gpu_addr7478.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1559 = ptrtoint ptr %fw_shared_gpu_addr7478.i to i32
  call void @__asan_load8_noabort(i32 %1559)
  %1560 = load i64, ptr %fw_shared_gpu_addr7478.i, align 8
  %shr7479.i = lshr i64 %1560, 32
  %conv7481.i = trunc i64 %shr7479.i to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7474.i, i32 noundef %conv7481.i, i32 noundef 0) #7
  br label %cond.end7482.i

cond.end7482.i:                                   ; preds = %cond.false7469.i, %cond.true7452.i
  %1561 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1561)
  %1562 = load i32, ptr %virt, align 8
  %and7485.i = and i32 %1562, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7485.i)
  %tobool7486.not.i = icmp eq i32 %and7485.i, 0
  br i1 %tobool7486.not.i, label %cond.end7482.i.cond.false7589.i_crit_edge, label %land.lhs.true7487.i

cond.end7482.i.cond.false7589.i_crit_edge:        ; preds = %cond.end7482.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7589.i

land.lhs.true7487.i:                              ; preds = %cond.end7482.i
  %funcs7490.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1563 = ptrtoint ptr %funcs7490.i to i32
  call void @__asan_load4_noabort(i32 %1563)
  %1564 = load ptr, ptr %funcs7490.i, align 4
  %tobool7491.not.i = icmp eq ptr %1564, null
  br i1 %tobool7491.not.i, label %land.lhs.true7487.i.cond.false7589.i_crit_edge, label %land.lhs.true7492.i

land.lhs.true7487.i.cond.false7589.i_crit_edge:   ; preds = %land.lhs.true7487.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7589.i

land.lhs.true7492.i:                              ; preds = %land.lhs.true7487.i
  %sriov_wreg7496.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1564, i32 0, i32 12
  %1565 = ptrtoint ptr %sriov_wreg7496.i to i32
  call void @__asan_load4_noabort(i32 %1565)
  %1566 = load ptr, ptr %sriov_wreg7496.i, align 4
  %tobool7497.not.i = icmp eq ptr %1566, null
  br i1 %tobool7497.not.i, label %land.lhs.true7492.i.cond.false7589.i_crit_edge, label %cond.true7498.i

land.lhs.true7492.i.cond.false7589.i_crit_edge:   ; preds = %land.lhs.true7492.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7589.i

cond.true7498.i:                                  ; preds = %land.lhs.true7492.i
  %1567 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1567)
  %1568 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7506.i = getelementptr i32, ptr %1568, i32 1
  %1569 = ptrtoint ptr %arrayidx7506.i to i32
  call void @__asan_load4_noabort(i32 %1569)
  %1570 = load i32, ptr %arrayidx7506.i, align 4
  %add7507.i = add i32 %1570, 17
  %add7518.i = shl i32 %1570, 2
  %shl7519.i = add i32 %add7518.i, 4324
  %and7520.i = and i32 %shl7519.i, 1048572
  %1571 = add nsw i32 %and7520.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1571)
  %1572 = icmp ult i32 %1571, 9728
  %1573 = add nsw i32 %and7520.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1573)
  %1574 = icmp ult i32 %1573, 9728
  %1575 = add nsw i32 %and7520.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1575)
  %1576 = icmp ult i32 %1575, 1536
  br i1 %1572, label %cond.true7498.i.if.end7584.i_crit_edge, label %if.else7561.i

cond.true7498.i.if.end7584.i_crit_edge:           ; preds = %cond.true7498.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7584.i

if.else7561.i:                                    ; preds = %cond.true7498.i
  %1577 = add nsw i32 %and7520.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1577)
  %1578 = icmp ult i32 %1577, 1536
  br i1 %1578, label %if.then7563.i, label %if.else7567.i

if.then7563.i:                                    ; preds = %if.else7561.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7566.i = add nuw nsw i32 %and7520.i, 67584
  br label %if.end7584.i

if.else7567.i:                                    ; preds = %if.else7561.i
  br i1 %1574, label %if.else7567.i.if.end7584.i_crit_edge, label %if.else7573.i

if.else7567.i.if.end7584.i_crit_edge:             ; preds = %if.else7567.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7584.i

if.else7573.i:                                    ; preds = %if.else7567.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7578.i = add nsw i32 %and7520.i, -98304
  %spec.select10920.i = select i1 %1576, i32 %add7578.i, i32 %and7520.i
  br label %if.end7584.i

if.end7584.i:                                     ; preds = %if.else7573.i, %if.else7567.i.if.end7584.i_crit_edge, %if.then7563.i, %cond.true7498.i.if.end7584.i_crit_edge
  %internal_reg_offset7508.0.i = phi i32 [ %add7566.i, %if.then7563.i ], [ %spec.select10920.i, %if.else7573.i ], [ %1571, %cond.true7498.i.if.end7584.i_crit_edge ], [ %1573, %if.else7567.i.if.end7584.i_crit_edge ]
  %1579 = shl i32 %internal_reg_offset7508.0.i, 14
  %shl7587.i = and i32 %1579, -65536
  %or7588.i = or i32 %shl7587.i, 1
  tail call void %1566(ptr noundef %adev, i32 noundef %add7507.i, i32 noundef %or7588.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then7779.i

cond.false7589.i:                                 ; preds = %land.lhs.true7492.i.cond.false7589.i_crit_edge, %land.lhs.true7487.i.cond.false7589.i_crit_edge, %cond.end7482.i.cond.false7589.i_crit_edge
  %1580 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1580)
  %1581 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7593.i = getelementptr i32, ptr %1581, i32 1
  %1582 = ptrtoint ptr %arrayidx7593.i to i32
  call void @__asan_load4_noabort(i32 %1582)
  %1583 = load i32, ptr %arrayidx7593.i, align 4
  %add7594.i = add i32 %1583, 17
  %add7605.i = shl i32 %1583, 2
  %shl7606.i = add i32 %add7605.i, 4324
  %and7607.i = and i32 %shl7606.i, 1048572
  %1584 = add nsw i32 %and7607.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1584)
  %1585 = icmp ult i32 %1584, 9728
  %1586 = add nsw i32 %and7607.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1586)
  %1587 = icmp ult i32 %1586, 9728
  %1588 = add nsw i32 %and7607.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1588)
  %1589 = icmp ult i32 %1588, 1536
  br i1 %1585, label %cond.false7589.i.if.end7671.i_crit_edge, label %if.else7648.i

cond.false7589.i.if.end7671.i_crit_edge:          ; preds = %cond.false7589.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7671.i

if.else7648.i:                                    ; preds = %cond.false7589.i
  %1590 = add nsw i32 %and7607.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1590)
  %1591 = icmp ult i32 %1590, 1536
  br i1 %1591, label %if.then7650.i, label %if.else7654.i

if.then7650.i:                                    ; preds = %if.else7648.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7653.i = add nuw nsw i32 %and7607.i, 67584
  br label %if.end7671.i

if.else7654.i:                                    ; preds = %if.else7648.i
  br i1 %1587, label %if.else7654.i.if.end7671.i_crit_edge, label %if.else7660.i

if.else7654.i.if.end7671.i_crit_edge:             ; preds = %if.else7654.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7671.i

if.else7660.i:                                    ; preds = %if.else7654.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7665.i = add nsw i32 %and7607.i, -98304
  %spec.select10921.i = select i1 %1589, i32 %add7665.i, i32 %and7607.i
  br label %if.end7671.i

if.end7671.i:                                     ; preds = %if.else7660.i, %if.else7654.i.if.end7671.i_crit_edge, %if.then7650.i, %cond.false7589.i.if.end7671.i_crit_edge
  %internal_reg_offset7595.0.i = phi i32 [ %add7653.i, %if.then7650.i ], [ %spec.select10921.i, %if.else7660.i ], [ %1584, %cond.false7589.i.if.end7671.i_crit_edge ], [ %1586, %if.else7654.i.if.end7671.i_crit_edge ]
  %1592 = shl i32 %internal_reg_offset7595.0.i, 14
  %shl7674.i = and i32 %1592, -65536
  %or7675.i = or i32 %shl7674.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7594.i, i32 noundef %or7675.i, i32 noundef 0) #7
  br label %if.then7779.i

if.else7677.i:                                    ; preds = %if.else7401.i, %if.else7395.i.if.else7677.i_crit_edge, %if.then7391.i, %if.else7335.i.if.else7677.i_crit_edge
  %internal_reg_offset7336.0.i = phi i32 [ %add7394.i, %if.then7391.i ], [ %spec.select10919.i, %if.else7401.i ], [ %1535, %if.else7335.i.if.else7677.i_crit_edge ], [ %1537, %if.else7395.i.if.else7677.i_crit_edge ]
  %shr7414.i = lshr i32 %internal_reg_offset7336.0.i, 2
  %1593 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1593)
  %1594 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7419.i = getelementptr i32, ptr %1594, i32 1
  store ptr %incdec.ptr7419.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1595 = ptrtoint ptr %1594 to i32
  call void @__asan_store4_noabort(i32 %1595)
  store i32 %shr7414.i, ptr %1594, align 4
  %fw_shared_gpu_addr7423.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 16
  %1596 = ptrtoint ptr %fw_shared_gpu_addr7423.i to i32
  call void @__asan_load8_noabort(i32 %1596)
  %1597 = load i64, ptr %fw_shared_gpu_addr7423.i, align 8
  %conv7425.i = trunc i64 %1597 to i32
  %1598 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7430.i = getelementptr i32, ptr %1598, i32 1
  store ptr %incdec.ptr7430.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1599 = ptrtoint ptr %1598 to i32
  call void @__asan_store4_noabort(i32 %1599)
  store i32 %conv7425.i, ptr %1598, align 4
  %1600 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1600)
  %1601 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7687.i = getelementptr i32, ptr %1601, i32 1
  %1602 = ptrtoint ptr %arrayidx7687.i to i32
  call void @__asan_load4_noabort(i32 %1602)
  %1603 = load i32, ptr %arrayidx7687.i, align 4
  %add7688.i = shl i32 %1603, 2
  %shl7689.i = add i32 %add7688.i, 4324
  %and7690.i = and i32 %shl7689.i, 1048572
  %1604 = add nsw i32 %and7690.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1604)
  %1605 = icmp ult i32 %1604, 9728
  %1606 = add nsw i32 %and7690.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1606)
  %1607 = icmp ult i32 %1606, 9728
  %1608 = add nsw i32 %and7690.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1608)
  %1609 = icmp ult i32 %1608, 1536
  br i1 %1605, label %if.else7677.i.if.else8006.i_crit_edge, label %if.else7731.i

if.else7677.i.if.else8006.i_crit_edge:            ; preds = %if.else7677.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8006.i

if.else7731.i:                                    ; preds = %if.else7677.i
  %1610 = add nsw i32 %and7690.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1610)
  %1611 = icmp ult i32 %1610, 1536
  br i1 %1611, label %if.then7733.i, label %if.else7737.i

if.then7733.i:                                    ; preds = %if.else7731.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7736.i = add nuw nsw i32 %and7690.i, 67584
  br label %if.else8006.i

if.else7737.i:                                    ; preds = %if.else7731.i
  br i1 %1607, label %if.else7737.i.if.else8006.i_crit_edge, label %if.else7743.i

if.else7737.i.if.else8006.i_crit_edge:            ; preds = %if.else7737.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8006.i

if.else7743.i:                                    ; preds = %if.else7737.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7748.i = add nsw i32 %and7690.i, -98304
  %spec.select10922.i = select i1 %1609, i32 %add7748.i, i32 %and7690.i
  br label %if.else8006.i

if.then7779.i:                                    ; preds = %if.end7671.i, %if.end7584.i
  %1612 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1612)
  %1613 = load i32, ptr %virt, align 8
  %and7782.i = and i32 %1613, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7782.i)
  %tobool7783.not.i = icmp eq i32 %and7782.i, 0
  br i1 %tobool7783.not.i, label %if.then7779.i.cond.false7805.i_crit_edge, label %land.lhs.true7784.i

if.then7779.i.cond.false7805.i_crit_edge:         ; preds = %if.then7779.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7805.i

land.lhs.true7784.i:                              ; preds = %if.then7779.i
  %funcs7787.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1614 = ptrtoint ptr %funcs7787.i to i32
  call void @__asan_load4_noabort(i32 %1614)
  %1615 = load ptr, ptr %funcs7787.i, align 4
  %tobool7788.not.i = icmp eq ptr %1615, null
  br i1 %tobool7788.not.i, label %land.lhs.true7784.i.cond.false7805.i_crit_edge, label %land.lhs.true7789.i

land.lhs.true7784.i.cond.false7805.i_crit_edge:   ; preds = %land.lhs.true7784.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7805.i

land.lhs.true7789.i:                              ; preds = %land.lhs.true7784.i
  %sriov_wreg7793.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1615, i32 0, i32 12
  %1616 = ptrtoint ptr %sriov_wreg7793.i to i32
  call void @__asan_load4_noabort(i32 %1616)
  %1617 = load ptr, ptr %sriov_wreg7793.i, align 4
  %tobool7794.not.i = icmp eq ptr %1617, null
  br i1 %tobool7794.not.i, label %land.lhs.true7789.i.cond.false7805.i_crit_edge, label %cond.true7795.i

land.lhs.true7789.i.cond.false7805.i_crit_edge:   ; preds = %land.lhs.true7789.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7805.i

cond.true7795.i:                                  ; preds = %land.lhs.true7789.i
  call void @__sanitizer_cov_trace_pc() #9
  %1618 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1618)
  %1619 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7803.i = getelementptr i32, ptr %1619, i32 1
  %1620 = ptrtoint ptr %arrayidx7803.i to i32
  call void @__asan_load4_noabort(i32 %1620)
  %1621 = load i32, ptr %arrayidx7803.i, align 4
  %add7804.i = add i32 %1621, 18
  tail call void %1617(ptr noundef %adev, i32 noundef %add7804.i, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end7811.i

cond.false7805.i:                                 ; preds = %land.lhs.true7789.i.cond.false7805.i_crit_edge, %land.lhs.true7784.i.cond.false7805.i_crit_edge, %if.then7779.i.cond.false7805.i_crit_edge
  %1622 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1622)
  %1623 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7809.i = getelementptr i32, ptr %1623, i32 1
  %1624 = ptrtoint ptr %arrayidx7809.i to i32
  call void @__asan_load4_noabort(i32 %1624)
  %1625 = load i32, ptr %arrayidx7809.i, align 4
  %add7810.i = add i32 %1625, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7810.i, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end7811.i

cond.end7811.i:                                   ; preds = %cond.false7805.i, %cond.true7795.i
  %1626 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1626)
  %1627 = load i32, ptr %virt, align 8
  %and7814.i = and i32 %1627, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and7814.i)
  %tobool7815.not.i = icmp eq i32 %and7814.i, 0
  br i1 %tobool7815.not.i, label %cond.end7811.i.cond.false7918.i_crit_edge, label %land.lhs.true7816.i

cond.end7811.i.cond.false7918.i_crit_edge:        ; preds = %cond.end7811.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7918.i

land.lhs.true7816.i:                              ; preds = %cond.end7811.i
  %funcs7819.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1628 = ptrtoint ptr %funcs7819.i to i32
  call void @__asan_load4_noabort(i32 %1628)
  %1629 = load ptr, ptr %funcs7819.i, align 4
  %tobool7820.not.i = icmp eq ptr %1629, null
  br i1 %tobool7820.not.i, label %land.lhs.true7816.i.cond.false7918.i_crit_edge, label %land.lhs.true7821.i

land.lhs.true7816.i.cond.false7918.i_crit_edge:   ; preds = %land.lhs.true7816.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7918.i

land.lhs.true7821.i:                              ; preds = %land.lhs.true7816.i
  %sriov_wreg7825.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1629, i32 0, i32 12
  %1630 = ptrtoint ptr %sriov_wreg7825.i to i32
  call void @__asan_load4_noabort(i32 %1630)
  %1631 = load ptr, ptr %sriov_wreg7825.i, align 4
  %tobool7826.not.i = icmp eq ptr %1631, null
  br i1 %tobool7826.not.i, label %land.lhs.true7821.i.cond.false7918.i_crit_edge, label %cond.true7827.i

land.lhs.true7821.i.cond.false7918.i_crit_edge:   ; preds = %land.lhs.true7821.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false7918.i

cond.true7827.i:                                  ; preds = %land.lhs.true7821.i
  %1632 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1632)
  %1633 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7835.i = getelementptr i32, ptr %1633, i32 1
  %1634 = ptrtoint ptr %arrayidx7835.i to i32
  call void @__asan_load4_noabort(i32 %1634)
  %1635 = load i32, ptr %arrayidx7835.i, align 4
  %add7836.i = add i32 %1635, 17
  %add7847.i = shl i32 %1635, 2
  %shl7848.i = add i32 %add7847.i, 1352
  %and7849.i = and i32 %shl7848.i, 1048572
  %1636 = add nsw i32 %and7849.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1636)
  %1637 = icmp ult i32 %1636, 9728
  %1638 = add nsw i32 %and7849.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1638)
  %1639 = icmp ult i32 %1638, 9728
  %1640 = add nsw i32 %and7849.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1640)
  %1641 = icmp ult i32 %1640, 1536
  br i1 %1637, label %cond.true7827.i.if.end7913.i_crit_edge, label %if.else7890.i

cond.true7827.i.if.end7913.i_crit_edge:           ; preds = %cond.true7827.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7913.i

if.else7890.i:                                    ; preds = %cond.true7827.i
  %1642 = add nsw i32 %and7849.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1642)
  %1643 = icmp ult i32 %1642, 1536
  br i1 %1643, label %if.then7892.i, label %if.else7896.i

if.then7892.i:                                    ; preds = %if.else7890.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7895.i = add nuw nsw i32 %and7849.i, 67584
  br label %if.end7913.i

if.else7896.i:                                    ; preds = %if.else7890.i
  br i1 %1639, label %if.else7896.i.if.end7913.i_crit_edge, label %if.else7902.i

if.else7896.i.if.end7913.i_crit_edge:             ; preds = %if.else7896.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end7913.i

if.else7902.i:                                    ; preds = %if.else7896.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7907.i = add nsw i32 %and7849.i, -98304
  %spec.select10923.i = select i1 %1641, i32 %add7907.i, i32 %and7849.i
  br label %if.end7913.i

if.end7913.i:                                     ; preds = %if.else7902.i, %if.else7896.i.if.end7913.i_crit_edge, %if.then7892.i, %cond.true7827.i.if.end7913.i_crit_edge
  %internal_reg_offset7837.0.i = phi i32 [ %add7895.i, %if.then7892.i ], [ %spec.select10923.i, %if.else7902.i ], [ %1636, %cond.true7827.i.if.end7913.i_crit_edge ], [ %1638, %if.else7896.i.if.end7913.i_crit_edge ]
  %1644 = shl i32 %internal_reg_offset7837.0.i, 14
  %shl7916.i = and i32 %1644, -65536
  %or7917.i = or i32 %shl7916.i, 1
  tail call void %1631(ptr noundef %adev, i32 noundef %add7836.i, i32 noundef %or7917.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then8101.i

cond.false7918.i:                                 ; preds = %land.lhs.true7821.i.cond.false7918.i_crit_edge, %land.lhs.true7816.i.cond.false7918.i_crit_edge, %cond.end7811.i.cond.false7918.i_crit_edge
  %1645 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1645)
  %1646 = load ptr, ptr %arrayidx2, align 4
  %arrayidx7922.i = getelementptr i32, ptr %1646, i32 1
  %1647 = ptrtoint ptr %arrayidx7922.i to i32
  call void @__asan_load4_noabort(i32 %1647)
  %1648 = load i32, ptr %arrayidx7922.i, align 4
  %add7923.i = add i32 %1648, 17
  %add7934.i = shl i32 %1648, 2
  %shl7935.i = add i32 %add7934.i, 1352
  %and7936.i = and i32 %shl7935.i, 1048572
  %1649 = add nsw i32 %and7936.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1649)
  %1650 = icmp ult i32 %1649, 9728
  %1651 = add nsw i32 %and7936.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1651)
  %1652 = icmp ult i32 %1651, 9728
  %1653 = add nsw i32 %and7936.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1653)
  %1654 = icmp ult i32 %1653, 1536
  br i1 %1650, label %cond.false7918.i.if.end8000.i_crit_edge, label %if.else7977.i

cond.false7918.i.if.end8000.i_crit_edge:          ; preds = %cond.false7918.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8000.i

if.else7977.i:                                    ; preds = %cond.false7918.i
  %1655 = add nsw i32 %and7936.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1655)
  %1656 = icmp ult i32 %1655, 1536
  br i1 %1656, label %if.then7979.i, label %if.else7983.i

if.then7979.i:                                    ; preds = %if.else7977.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7982.i = add nuw nsw i32 %and7936.i, 67584
  br label %if.end8000.i

if.else7983.i:                                    ; preds = %if.else7977.i
  br i1 %1652, label %if.else7983.i.if.end8000.i_crit_edge, label %if.else7989.i

if.else7983.i.if.end8000.i_crit_edge:             ; preds = %if.else7983.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8000.i

if.else7989.i:                                    ; preds = %if.else7983.i
  call void @__sanitizer_cov_trace_pc() #9
  %add7994.i = add nsw i32 %and7936.i, -98304
  %spec.select10924.i = select i1 %1654, i32 %add7994.i, i32 %and7936.i
  br label %if.end8000.i

if.end8000.i:                                     ; preds = %if.else7989.i, %if.else7983.i.if.end8000.i_crit_edge, %if.then7979.i, %cond.false7918.i.if.end8000.i_crit_edge
  %internal_reg_offset7924.0.i = phi i32 [ %add7982.i, %if.then7979.i ], [ %spec.select10924.i, %if.else7989.i ], [ %1649, %cond.false7918.i.if.end8000.i_crit_edge ], [ %1651, %if.else7983.i.if.end8000.i_crit_edge ]
  %1657 = shl i32 %internal_reg_offset7924.0.i, 14
  %shl8003.i = and i32 %1657, -65536
  %or8004.i = or i32 %shl8003.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add7923.i, i32 noundef %or8004.i, i32 noundef 0) #7
  br label %if.then8101.i

if.else8006.i:                                    ; preds = %if.else7743.i, %if.else7737.i.if.else8006.i_crit_edge, %if.then7733.i, %if.else7677.i.if.else8006.i_crit_edge
  %internal_reg_offset7678.0.i = phi i32 [ %add7736.i, %if.then7733.i ], [ %spec.select10922.i, %if.else7743.i ], [ %1604, %if.else7677.i.if.else8006.i_crit_edge ], [ %1606, %if.else7737.i.if.else8006.i_crit_edge ]
  %shr7756.i = lshr i32 %internal_reg_offset7678.0.i, 2
  %1658 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1658)
  %1659 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7761.i = getelementptr i32, ptr %1659, i32 1
  store ptr %incdec.ptr7761.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1660 = ptrtoint ptr %1659 to i32
  call void @__asan_store4_noabort(i32 %1660)
  store i32 %shr7756.i, ptr %1659, align 4
  %1661 = ptrtoint ptr %fw_shared_gpu_addr7423.i to i32
  call void @__asan_load8_noabort(i32 %1661)
  %1662 = load i64, ptr %fw_shared_gpu_addr7423.i, align 8
  %shr7766.i = lshr i64 %1662, 32
  %conv7768.i = trunc i64 %shr7766.i to i32
  %1663 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr7773.i = getelementptr i32, ptr %1663, i32 1
  store ptr %incdec.ptr7773.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1664 = ptrtoint ptr %1663 to i32
  call void @__asan_store4_noabort(i32 %1664)
  store i32 %conv7768.i, ptr %1663, align 4
  %1665 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1665)
  %1666 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8016.i = getelementptr i32, ptr %1666, i32 1
  %1667 = ptrtoint ptr %arrayidx8016.i to i32
  call void @__asan_load4_noabort(i32 %1667)
  %1668 = load i32, ptr %arrayidx8016.i, align 4
  %add8017.i = shl i32 %1668, 2
  %shl8018.i = add i32 %add8017.i, 1352
  %and8019.i = and i32 %shl8018.i, 1048572
  %1669 = add nsw i32 %and8019.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1669)
  %1670 = icmp ult i32 %1669, 9728
  %1671 = add nsw i32 %and8019.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1671)
  %1672 = icmp ult i32 %1671, 9728
  %1673 = add nsw i32 %and8019.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1673)
  %1674 = icmp ult i32 %1673, 1536
  br i1 %1670, label %if.else8006.i.if.else8328.i_crit_edge, label %if.else8060.i

if.else8006.i.if.else8328.i_crit_edge:            ; preds = %if.else8006.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8328.i

if.else8060.i:                                    ; preds = %if.else8006.i
  %1675 = add nsw i32 %and8019.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1675)
  %1676 = icmp ult i32 %1675, 1536
  br i1 %1676, label %if.then8062.i, label %if.else8066.i

if.then8062.i:                                    ; preds = %if.else8060.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8065.i = add nuw nsw i32 %and8019.i, 67584
  br label %if.else8328.i

if.else8066.i:                                    ; preds = %if.else8060.i
  br i1 %1672, label %if.else8066.i.if.else8328.i_crit_edge, label %if.else8072.i

if.else8066.i.if.else8328.i_crit_edge:            ; preds = %if.else8066.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8328.i

if.else8072.i:                                    ; preds = %if.else8066.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8077.i = add nsw i32 %and8019.i, -98304
  %spec.select10925.i = select i1 %1674, i32 %add8077.i, i32 %and8019.i
  br label %if.else8328.i

if.then8101.i:                                    ; preds = %if.end8000.i, %if.end7913.i
  %1677 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1677)
  %1678 = load i32, ptr %virt, align 8
  %and8104.i = and i32 %1678, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8104.i)
  %tobool8105.not.i = icmp eq i32 %and8104.i, 0
  br i1 %tobool8105.not.i, label %if.then8101.i.cond.false8127.i_crit_edge, label %land.lhs.true8106.i

if.then8101.i.cond.false8127.i_crit_edge:         ; preds = %if.then8101.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8127.i

land.lhs.true8106.i:                              ; preds = %if.then8101.i
  %funcs8109.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1679 = ptrtoint ptr %funcs8109.i to i32
  call void @__asan_load4_noabort(i32 %1679)
  %1680 = load ptr, ptr %funcs8109.i, align 4
  %tobool8110.not.i = icmp eq ptr %1680, null
  br i1 %tobool8110.not.i, label %land.lhs.true8106.i.cond.false8127.i_crit_edge, label %land.lhs.true8111.i

land.lhs.true8106.i.cond.false8127.i_crit_edge:   ; preds = %land.lhs.true8106.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8127.i

land.lhs.true8111.i:                              ; preds = %land.lhs.true8106.i
  %sriov_wreg8115.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1680, i32 0, i32 12
  %1681 = ptrtoint ptr %sriov_wreg8115.i to i32
  call void @__asan_load4_noabort(i32 %1681)
  %1682 = load ptr, ptr %sriov_wreg8115.i, align 4
  %tobool8116.not.i = icmp eq ptr %1682, null
  br i1 %tobool8116.not.i, label %land.lhs.true8111.i.cond.false8127.i_crit_edge, label %cond.true8117.i

land.lhs.true8111.i.cond.false8127.i_crit_edge:   ; preds = %land.lhs.true8111.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8127.i

cond.true8117.i:                                  ; preds = %land.lhs.true8111.i
  call void @__sanitizer_cov_trace_pc() #9
  %1683 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1683)
  %1684 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8125.i = getelementptr i32, ptr %1684, i32 1
  %1685 = ptrtoint ptr %arrayidx8125.i to i32
  call void @__asan_load4_noabort(i32 %1685)
  %1686 = load i32, ptr %arrayidx8125.i, align 4
  %add8126.i = add i32 %1686, 18
  tail call void %1682(ptr noundef %adev, i32 noundef %add8126.i, i32 noundef 4096, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end8133.i

cond.false8127.i:                                 ; preds = %land.lhs.true8111.i.cond.false8127.i_crit_edge, %land.lhs.true8106.i.cond.false8127.i_crit_edge, %if.then8101.i.cond.false8127.i_crit_edge
  %1687 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1687)
  %1688 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8131.i = getelementptr i32, ptr %1688, i32 1
  %1689 = ptrtoint ptr %arrayidx8131.i to i32
  call void @__asan_load4_noabort(i32 %1689)
  %1690 = load i32, ptr %arrayidx8131.i, align 4
  %add8132.i = add i32 %1690, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8132.i, i32 noundef 4096, i32 noundef 0) #7
  br label %cond.end8133.i

cond.end8133.i:                                   ; preds = %cond.false8127.i, %cond.true8117.i
  %1691 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1691)
  %1692 = load i32, ptr %virt, align 8
  %and8136.i = and i32 %1692, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8136.i)
  %tobool8137.not.i = icmp eq i32 %and8136.i, 0
  br i1 %tobool8137.not.i, label %cond.end8133.i.cond.false8240.i_crit_edge, label %land.lhs.true8138.i

cond.end8133.i.cond.false8240.i_crit_edge:        ; preds = %cond.end8133.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8240.i

land.lhs.true8138.i:                              ; preds = %cond.end8133.i
  %funcs8141.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1693 = ptrtoint ptr %funcs8141.i to i32
  call void @__asan_load4_noabort(i32 %1693)
  %1694 = load ptr, ptr %funcs8141.i, align 4
  %tobool8142.not.i = icmp eq ptr %1694, null
  br i1 %tobool8142.not.i, label %land.lhs.true8138.i.cond.false8240.i_crit_edge, label %land.lhs.true8143.i

land.lhs.true8138.i.cond.false8240.i_crit_edge:   ; preds = %land.lhs.true8138.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8240.i

land.lhs.true8143.i:                              ; preds = %land.lhs.true8138.i
  %sriov_wreg8147.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1694, i32 0, i32 12
  %1695 = ptrtoint ptr %sriov_wreg8147.i to i32
  call void @__asan_load4_noabort(i32 %1695)
  %1696 = load ptr, ptr %sriov_wreg8147.i, align 4
  %tobool8148.not.i = icmp eq ptr %1696, null
  br i1 %tobool8148.not.i, label %land.lhs.true8143.i.cond.false8240.i_crit_edge, label %cond.true8149.i

land.lhs.true8143.i.cond.false8240.i_crit_edge:   ; preds = %land.lhs.true8143.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8240.i

cond.true8149.i:                                  ; preds = %land.lhs.true8143.i
  %1697 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1697)
  %1698 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8157.i = getelementptr i32, ptr %1698, i32 1
  %1699 = ptrtoint ptr %arrayidx8157.i to i32
  call void @__asan_load4_noabort(i32 %1699)
  %1700 = load i32, ptr %arrayidx8157.i, align 4
  %add8158.i = add i32 %1700, 17
  %add8169.i = shl i32 %1700, 2
  %shl8170.i = add i32 %add8169.i, 1356
  %and8171.i = and i32 %shl8170.i, 1048572
  %1701 = add nsw i32 %and8171.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1701)
  %1702 = icmp ult i32 %1701, 9728
  %1703 = add nsw i32 %and8171.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1703)
  %1704 = icmp ult i32 %1703, 9728
  %1705 = add nsw i32 %and8171.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1705)
  %1706 = icmp ult i32 %1705, 1536
  br i1 %1702, label %cond.true8149.i.if.end8235.i_crit_edge, label %if.else8212.i

cond.true8149.i.if.end8235.i_crit_edge:           ; preds = %cond.true8149.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8235.i

if.else8212.i:                                    ; preds = %cond.true8149.i
  %1707 = add nsw i32 %and8171.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1707)
  %1708 = icmp ult i32 %1707, 1536
  br i1 %1708, label %if.then8214.i, label %if.else8218.i

if.then8214.i:                                    ; preds = %if.else8212.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8217.i = add nuw nsw i32 %and8171.i, 67584
  br label %if.end8235.i

if.else8218.i:                                    ; preds = %if.else8212.i
  br i1 %1704, label %if.else8218.i.if.end8235.i_crit_edge, label %if.else8224.i

if.else8218.i.if.end8235.i_crit_edge:             ; preds = %if.else8218.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8235.i

if.else8224.i:                                    ; preds = %if.else8218.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8229.i = add nsw i32 %and8171.i, -98304
  %spec.select10926.i = select i1 %1706, i32 %add8229.i, i32 %and8171.i
  br label %if.end8235.i

if.end8235.i:                                     ; preds = %if.else8224.i, %if.else8218.i.if.end8235.i_crit_edge, %if.then8214.i, %cond.true8149.i.if.end8235.i_crit_edge
  %internal_reg_offset8159.0.i = phi i32 [ %add8217.i, %if.then8214.i ], [ %spec.select10926.i, %if.else8224.i ], [ %1701, %cond.true8149.i.if.end8235.i_crit_edge ], [ %1703, %if.else8218.i.if.end8235.i_crit_edge ]
  %1709 = shl i32 %internal_reg_offset8159.0.i, 14
  %shl8238.i = and i32 %1709, -65536
  %or8239.i = or i32 %shl8238.i, 1
  tail call void %1696(ptr noundef %adev, i32 noundef %add8158.i, i32 noundef %or8239.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then8423.i

cond.false8240.i:                                 ; preds = %land.lhs.true8143.i.cond.false8240.i_crit_edge, %land.lhs.true8138.i.cond.false8240.i_crit_edge, %cond.end8133.i.cond.false8240.i_crit_edge
  %1710 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1710)
  %1711 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8244.i = getelementptr i32, ptr %1711, i32 1
  %1712 = ptrtoint ptr %arrayidx8244.i to i32
  call void @__asan_load4_noabort(i32 %1712)
  %1713 = load i32, ptr %arrayidx8244.i, align 4
  %add8245.i = add i32 %1713, 17
  %add8256.i = shl i32 %1713, 2
  %shl8257.i = add i32 %add8256.i, 1356
  %and8258.i = and i32 %shl8257.i, 1048572
  %1714 = add nsw i32 %and8258.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1714)
  %1715 = icmp ult i32 %1714, 9728
  %1716 = add nsw i32 %and8258.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1716)
  %1717 = icmp ult i32 %1716, 9728
  %1718 = add nsw i32 %and8258.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1718)
  %1719 = icmp ult i32 %1718, 1536
  br i1 %1715, label %cond.false8240.i.if.end8322.i_crit_edge, label %if.else8299.i

cond.false8240.i.if.end8322.i_crit_edge:          ; preds = %cond.false8240.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8322.i

if.else8299.i:                                    ; preds = %cond.false8240.i
  %1720 = add nsw i32 %and8258.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1720)
  %1721 = icmp ult i32 %1720, 1536
  br i1 %1721, label %if.then8301.i, label %if.else8305.i

if.then8301.i:                                    ; preds = %if.else8299.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8304.i = add nuw nsw i32 %and8258.i, 67584
  br label %if.end8322.i

if.else8305.i:                                    ; preds = %if.else8299.i
  br i1 %1717, label %if.else8305.i.if.end8322.i_crit_edge, label %if.else8311.i

if.else8305.i.if.end8322.i_crit_edge:             ; preds = %if.else8305.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end8322.i

if.else8311.i:                                    ; preds = %if.else8305.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8316.i = add nsw i32 %and8258.i, -98304
  %spec.select10927.i = select i1 %1719, i32 %add8316.i, i32 %and8258.i
  br label %if.end8322.i

if.end8322.i:                                     ; preds = %if.else8311.i, %if.else8305.i.if.end8322.i_crit_edge, %if.then8301.i, %cond.false8240.i.if.end8322.i_crit_edge
  %internal_reg_offset8246.0.i = phi i32 [ %add8304.i, %if.then8301.i ], [ %spec.select10927.i, %if.else8311.i ], [ %1714, %cond.false8240.i.if.end8322.i_crit_edge ], [ %1716, %if.else8305.i.if.end8322.i_crit_edge ]
  %1722 = shl i32 %internal_reg_offset8246.0.i, 14
  %shl8325.i = and i32 %1722, -65536
  %or8326.i = or i32 %shl8325.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8245.i, i32 noundef %or8326.i, i32 noundef 0) #7
  br label %if.then8423.i

if.else8328.i:                                    ; preds = %if.else8072.i, %if.else8066.i.if.else8328.i_crit_edge, %if.then8062.i, %if.else8006.i.if.else8328.i_crit_edge
  %internal_reg_offset8007.0.i = phi i32 [ %add8065.i, %if.then8062.i ], [ %spec.select10925.i, %if.else8072.i ], [ %1669, %if.else8006.i.if.else8328.i_crit_edge ], [ %1671, %if.else8066.i.if.else8328.i_crit_edge ]
  %shr8085.i = lshr i32 %internal_reg_offset8007.0.i, 2
  %1723 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1723)
  %1724 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8090.i = getelementptr i32, ptr %1724, i32 1
  store ptr %incdec.ptr8090.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1725 = ptrtoint ptr %1724 to i32
  call void @__asan_store4_noabort(i32 %1725)
  store i32 %shr8085.i, ptr %1724, align 4
  %1726 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8095.i = getelementptr i32, ptr %1726, i32 1
  store ptr %incdec.ptr8095.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1727 = ptrtoint ptr %1726 to i32
  call void @__asan_store4_noabort(i32 %1727)
  store i32 0, ptr %1726, align 4
  %1728 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1728)
  %1729 = load ptr, ptr %arrayidx2, align 4
  %arrayidx8338.i = getelementptr i32, ptr %1729, i32 1
  %1730 = ptrtoint ptr %arrayidx8338.i to i32
  call void @__asan_load4_noabort(i32 %1730)
  %1731 = load i32, ptr %arrayidx8338.i, align 4
  %add8339.i = shl i32 %1731, 2
  %shl8340.i = add i32 %add8339.i, 1356
  %and8341.i = and i32 %shl8340.i, 1048572
  %1732 = add nsw i32 %and8341.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1732)
  %1733 = icmp ult i32 %1732, 9728
  %1734 = add nsw i32 %and8341.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1734)
  %1735 = icmp ult i32 %1734, 9728
  %1736 = add nsw i32 %and8341.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1736)
  %1737 = icmp ult i32 %1736, 1536
  br i1 %1733, label %if.else8328.i.if.else8654.i_crit_edge, label %if.else8382.i

if.else8328.i.if.else8654.i_crit_edge:            ; preds = %if.else8328.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8654.i

if.else8382.i:                                    ; preds = %if.else8328.i
  %1738 = add nsw i32 %and8341.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1738)
  %1739 = icmp ult i32 %1738, 1536
  br i1 %1739, label %if.then8384.i, label %if.else8388.i

if.then8384.i:                                    ; preds = %if.else8382.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8387.i = add nuw nsw i32 %and8341.i, 67584
  br label %if.else8654.i

if.else8388.i:                                    ; preds = %if.else8382.i
  br i1 %1735, label %if.else8388.i.if.else8654.i_crit_edge, label %if.else8394.i

if.else8388.i.if.else8654.i_crit_edge:            ; preds = %if.else8388.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else8654.i

if.else8394.i:                                    ; preds = %if.else8388.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8399.i = add nsw i32 %and8341.i, -98304
  %spec.select10928.i = select i1 %1737, i32 %add8399.i, i32 %and8341.i
  br label %if.else8654.i

if.then8423.i:                                    ; preds = %if.end8322.i, %if.end8235.i
  %1740 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1740)
  %1741 = load i32, ptr %virt, align 8
  %and8426.i = and i32 %1741, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8426.i)
  %tobool8427.not.i = icmp eq i32 %and8426.i, 0
  br i1 %tobool8427.not.i, label %if.then8423.i.cond.false8450.i_crit_edge, label %land.lhs.true8428.i

if.then8423.i.cond.false8450.i_crit_edge:         ; preds = %if.then8423.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8450.i

land.lhs.true8428.i:                              ; preds = %if.then8423.i
  %funcs8431.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1742 = ptrtoint ptr %funcs8431.i to i32
  call void @__asan_load4_noabort(i32 %1742)
  %1743 = load ptr, ptr %funcs8431.i, align 4
  %tobool8432.not.i = icmp eq ptr %1743, null
  br i1 %tobool8432.not.i, label %land.lhs.true8428.i.cond.false8450.i_crit_edge, label %land.lhs.true8433.i

land.lhs.true8428.i.cond.false8450.i_crit_edge:   ; preds = %land.lhs.true8428.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8450.i

land.lhs.true8433.i:                              ; preds = %land.lhs.true8428.i
  %sriov_wreg8437.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1743, i32 0, i32 12
  %1744 = ptrtoint ptr %sriov_wreg8437.i to i32
  call void @__asan_load4_noabort(i32 %1744)
  %1745 = load ptr, ptr %sriov_wreg8437.i, align 4
  %tobool8438.not.i = icmp eq ptr %1745, null
  br i1 %tobool8438.not.i, label %land.lhs.true8433.i.cond.false8450.i_crit_edge, label %cond.true8439.i

land.lhs.true8433.i.cond.false8450.i_crit_edge:   ; preds = %land.lhs.true8433.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8450.i

cond.true8439.i:                                  ; preds = %land.lhs.true8433.i
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx8445.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1746 = ptrtoint ptr %arrayidx8445.i to i32
  call void @__asan_load4_noabort(i32 %1746)
  %1747 = load ptr, ptr %arrayidx8445.i, align 8
  %arrayidx8447.i = getelementptr i32, ptr %1747, i32 1
  %1748 = ptrtoint ptr %arrayidx8447.i to i32
  call void @__asan_load4_noabort(i32 %1748)
  %1749 = load i32, ptr %arrayidx8447.i, align 4
  %add8448.i = add i32 %1749, 18
  %gb_addr_config.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1750 = ptrtoint ptr %gb_addr_config.i to i32
  call void @__asan_load4_noabort(i32 %1750)
  %1751 = load i32, ptr %gb_addr_config.i, align 4
  tail call void %1745(ptr noundef %adev, i32 noundef %add8448.i, i32 noundef %1751, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end8459.i

cond.false8450.i:                                 ; preds = %land.lhs.true8433.i.cond.false8450.i_crit_edge, %land.lhs.true8428.i.cond.false8450.i_crit_edge, %if.then8423.i.cond.false8450.i_crit_edge
  %arrayidx8452.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1752 = ptrtoint ptr %arrayidx8452.i to i32
  call void @__asan_load4_noabort(i32 %1752)
  %1753 = load ptr, ptr %arrayidx8452.i, align 8
  %arrayidx8454.i = getelementptr i32, ptr %1753, i32 1
  %1754 = ptrtoint ptr %arrayidx8454.i to i32
  call void @__asan_load4_noabort(i32 %1754)
  %1755 = load i32, ptr %arrayidx8454.i, align 4
  %add8455.i = add i32 %1755, 18
  %gb_addr_config8458.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1756 = ptrtoint ptr %gb_addr_config8458.i to i32
  call void @__asan_load4_noabort(i32 %1756)
  %1757 = load i32, ptr %gb_addr_config8458.i, align 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8455.i, i32 noundef %1757, i32 noundef 0) #7
  br label %cond.end8459.i

cond.end8459.i:                                   ; preds = %cond.false8450.i, %cond.true8439.i
  %1758 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1758)
  %1759 = load i32, ptr %virt, align 8
  %and8462.i = and i32 %1759, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8462.i)
  %tobool8463.not.i = icmp eq i32 %and8462.i, 0
  br i1 %tobool8463.not.i, label %cond.end8459.i.cond.false8566.i_crit_edge, label %land.lhs.true8464.i

cond.end8459.i.cond.false8566.i_crit_edge:        ; preds = %cond.end8459.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8566.i

land.lhs.true8464.i:                              ; preds = %cond.end8459.i
  %funcs8467.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1760 = ptrtoint ptr %funcs8467.i to i32
  call void @__asan_load4_noabort(i32 %1760)
  %1761 = load ptr, ptr %funcs8467.i, align 4
  %tobool8468.not.i = icmp eq ptr %1761, null
  br i1 %tobool8468.not.i, label %land.lhs.true8464.i.cond.false8566.i_crit_edge, label %land.lhs.true8469.i

land.lhs.true8464.i.cond.false8566.i_crit_edge:   ; preds = %land.lhs.true8464.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8566.i

land.lhs.true8469.i:                              ; preds = %land.lhs.true8464.i
  %sriov_wreg8473.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1761, i32 0, i32 12
  %1762 = ptrtoint ptr %sriov_wreg8473.i to i32
  call void @__asan_load4_noabort(i32 %1762)
  %1763 = load ptr, ptr %sriov_wreg8473.i, align 4
  %tobool8474.not.i = icmp eq ptr %1763, null
  br i1 %tobool8474.not.i, label %land.lhs.true8469.i.cond.false8566.i_crit_edge, label %cond.true8475.i

land.lhs.true8469.i.cond.false8566.i_crit_edge:   ; preds = %land.lhs.true8469.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false8566.i

cond.true8475.i:                                  ; preds = %land.lhs.true8469.i
  %arrayidx8481.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1764 = ptrtoint ptr %arrayidx8481.i to i32
  call void @__asan_load4_noabort(i32 %1764)
  %1765 = load ptr, ptr %arrayidx8481.i, align 8
  %arrayidx8483.i = getelementptr i32, ptr %1765, i32 1
  %1766 = ptrtoint ptr %arrayidx8483.i to i32
  call void @__asan_load4_noabort(i32 %1766)
  %1767 = load i32, ptr %arrayidx8483.i, align 4
  %add8484.i = add i32 %1767, 17
  %add8495.i = shl i32 %1767, 2
  %shl8496.i = add i32 %add8495.i, 296
  %and8497.i = and i32 %shl8496.i, 1048572
  %1768 = add nsw i32 %and8497.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1768)
  %1769 = icmp ult i32 %1768, 9728
  %1770 = add nsw i32 %and8497.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1770)
  %1771 = icmp ult i32 %1770, 9728
  %1772 = add nsw i32 %and8497.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1772)
  %1773 = icmp ult i32 %1772, 1536
  br i1 %1769, label %cond.true8475.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge, label %if.else8538.i

cond.true8475.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge: ; preds = %cond.true8475.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_mc_resume_dpg_mode.exit

if.else8538.i:                                    ; preds = %cond.true8475.i
  %1774 = add nsw i32 %and8497.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1774)
  %1775 = icmp ult i32 %1774, 1536
  br i1 %1775, label %if.then8540.i, label %if.else8544.i

if.then8540.i:                                    ; preds = %if.else8538.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8543.i = add nuw nsw i32 %and8497.i, 67584
  br label %vcn_v3_0_mc_resume_dpg_mode.exit

if.else8544.i:                                    ; preds = %if.else8538.i
  br i1 %1771, label %if.else8544.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge, label %if.else8550.i

if.else8544.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge: ; preds = %if.else8544.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_mc_resume_dpg_mode.exit

if.else8550.i:                                    ; preds = %if.else8544.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8555.i = add nsw i32 %and8497.i, -98304
  %spec.select10929.i = select i1 %1773, i32 %add8555.i, i32 %and8497.i
  br label %vcn_v3_0_mc_resume_dpg_mode.exit

cond.false8566.i:                                 ; preds = %land.lhs.true8469.i.cond.false8566.i_crit_edge, %land.lhs.true8464.i.cond.false8566.i_crit_edge, %cond.end8459.i.cond.false8566.i_crit_edge
  %arrayidx8568.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1776 = ptrtoint ptr %arrayidx8568.i to i32
  call void @__asan_load4_noabort(i32 %1776)
  %1777 = load ptr, ptr %arrayidx8568.i, align 8
  %arrayidx8570.i = getelementptr i32, ptr %1777, i32 1
  %1778 = ptrtoint ptr %arrayidx8570.i to i32
  call void @__asan_load4_noabort(i32 %1778)
  %1779 = load i32, ptr %arrayidx8570.i, align 4
  %add8571.i = add i32 %1779, 17
  %add8582.i = shl i32 %1779, 2
  %shl8583.i = add i32 %add8582.i, 296
  %and8584.i = and i32 %shl8583.i, 1048572
  %1780 = add nsw i32 %and8584.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1780)
  %1781 = icmp ult i32 %1780, 9728
  %1782 = add nsw i32 %and8584.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1782)
  %1783 = icmp ult i32 %1782, 9728
  %1784 = add nsw i32 %and8584.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1784)
  %1785 = icmp ult i32 %1784, 1536
  br i1 %1781, label %cond.false8566.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge, label %if.else8625.i

cond.false8566.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge: ; preds = %cond.false8566.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_mc_resume_dpg_mode.exit.thread90

if.else8625.i:                                    ; preds = %cond.false8566.i
  %1786 = add nsw i32 %and8584.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1786)
  %1787 = icmp ult i32 %1786, 1536
  br i1 %1787, label %if.then8627.i, label %if.else8631.i

if.then8627.i:                                    ; preds = %if.else8625.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8630.i = add nuw nsw i32 %and8584.i, 67584
  br label %vcn_v3_0_mc_resume_dpg_mode.exit.thread90

if.else8631.i:                                    ; preds = %if.else8625.i
  br i1 %1783, label %if.else8631.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge, label %if.else8637.i

if.else8631.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge: ; preds = %if.else8631.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %vcn_v3_0_mc_resume_dpg_mode.exit.thread90

if.else8637.i:                                    ; preds = %if.else8631.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8642.i = add nsw i32 %and8584.i, -98304
  %spec.select10930.i = select i1 %1785, i32 %add8642.i, i32 %and8584.i
  br label %vcn_v3_0_mc_resume_dpg_mode.exit.thread90

vcn_v3_0_mc_resume_dpg_mode.exit.thread90:        ; preds = %if.else8637.i, %if.else8631.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge, %if.then8627.i, %cond.false8566.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge
  %internal_reg_offset8572.0.i = phi i32 [ %add8630.i, %if.then8627.i ], [ %spec.select10930.i, %if.else8637.i ], [ %1780, %cond.false8566.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge ], [ %1782, %if.else8631.i.vcn_v3_0_mc_resume_dpg_mode.exit.thread90_crit_edge ]
  %1788 = shl i32 %internal_reg_offset8572.0.i, 14
  %shl8651.i = and i32 %1788, -65536
  %or8652.i = or i32 %shl8651.i, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add8571.i, i32 noundef %or8652.i, i32 noundef 0) #7
  br label %if.then2318

if.else8654.i:                                    ; preds = %if.else8394.i, %if.else8388.i.if.else8654.i_crit_edge, %if.then8384.i, %if.else8328.i.if.else8654.i_crit_edge
  %internal_reg_offset8329.0.i = phi i32 [ %add8387.i, %if.then8384.i ], [ %spec.select10928.i, %if.else8394.i ], [ %1732, %if.else8328.i.if.else8654.i_crit_edge ], [ %1734, %if.else8388.i.if.else8654.i_crit_edge ]
  %shr8407.i = lshr i32 %internal_reg_offset8329.0.i, 2
  %1789 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1789)
  %1790 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8412.i = getelementptr i32, ptr %1790, i32 1
  store ptr %incdec.ptr8412.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1791 = ptrtoint ptr %1790 to i32
  call void @__asan_store4_noabort(i32 %1791)
  store i32 %shr8407.i, ptr %1790, align 4
  %1792 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr8417.i = getelementptr i32, ptr %1792, i32 1
  store ptr %incdec.ptr8417.i, ptr %dpg_sram_curr_addr3430.i, align 8
  %1793 = ptrtoint ptr %1792 to i32
  call void @__asan_store4_noabort(i32 %1793)
  store i32 4096, ptr %1792, align 4
  %arrayidx8662.i = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16
  %1794 = ptrtoint ptr %arrayidx8662.i to i32
  call void @__asan_load4_noabort(i32 %1794)
  %1795 = load ptr, ptr %arrayidx8662.i, align 8
  %arrayidx8664.i = getelementptr i32, ptr %1795, i32 1
  %1796 = ptrtoint ptr %arrayidx8664.i to i32
  call void @__asan_load4_noabort(i32 %1796)
  %1797 = load i32, ptr %arrayidx8664.i, align 4
  %add8665.i = shl i32 %1797, 2
  %shl8666.i = add i32 %add8665.i, 296
  %and8667.i = and i32 %shl8666.i, 1048572
  %1798 = add nsw i32 %and8667.i, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1798)
  %1799 = icmp ult i32 %1798, 9728
  %1800 = add nsw i32 %and8667.i, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1800)
  %1801 = icmp ult i32 %1800, 9728
  %1802 = add nsw i32 %and8667.i, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1802)
  %1803 = icmp ult i32 %1802, 1536
  br i1 %1799, label %if.else8654.i.if.else2545_crit_edge, label %if.else8708.i

if.else8654.i.if.else2545_crit_edge:              ; preds = %if.else8654.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2545

if.else8708.i:                                    ; preds = %if.else8654.i
  %1804 = add nsw i32 %and8667.i, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1804)
  %1805 = icmp ult i32 %1804, 1536
  br i1 %1805, label %if.then8710.i, label %if.else8714.i

if.then8710.i:                                    ; preds = %if.else8708.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8713.i = add nuw nsw i32 %and8667.i, 67584
  br label %if.else2545

if.else8714.i:                                    ; preds = %if.else8708.i
  br i1 %1801, label %if.else8714.i.if.else2545_crit_edge, label %if.else8720.i

if.else8714.i.if.else2545_crit_edge:              ; preds = %if.else8714.i
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2545

if.else8720.i:                                    ; preds = %if.else8714.i
  call void @__sanitizer_cov_trace_pc() #9
  %add8725.i = add nsw i32 %and8667.i, -98304
  %spec.select10931.i = select i1 %1803, i32 %add8725.i, i32 %and8667.i
  br label %if.else2545

vcn_v3_0_mc_resume_dpg_mode.exit:                 ; preds = %if.else8550.i, %if.else8544.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge, %if.then8540.i, %cond.true8475.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge
  %internal_reg_offset8485.0.i = phi i32 [ %add8543.i, %if.then8540.i ], [ %spec.select10929.i, %if.else8550.i ], [ %1768, %cond.true8475.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge ], [ %1770, %if.else8544.i.vcn_v3_0_mc_resume_dpg_mode.exit_crit_edge ]
  %1806 = shl i32 %internal_reg_offset8485.0.i, 14
  %shl8564.i = and i32 %1806, -65536
  %or8565.i = or i32 %shl8564.i, 1
  tail call void %1763(ptr noundef %adev, i32 noundef %add8484.i, i32 noundef %or8565.i, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2318

if.then2318:                                      ; preds = %vcn_v3_0_mc_resume_dpg_mode.exit, %vcn_v3_0_mc_resume_dpg_mode.exit.thread90
  %1807 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1807)
  %1808 = load i32, ptr %virt, align 8
  %and2321 = and i32 %1808, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2321)
  %tobool2322.not = icmp eq i32 %and2321, 0
  br i1 %tobool2322.not, label %if.then2318.cond.false2344_crit_edge, label %land.lhs.true2323

if.then2318.cond.false2344_crit_edge:             ; preds = %if.then2318
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2344

land.lhs.true2323:                                ; preds = %if.then2318
  %funcs2326 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1809 = ptrtoint ptr %funcs2326 to i32
  call void @__asan_load4_noabort(i32 %1809)
  %1810 = load ptr, ptr %funcs2326, align 4
  %tobool2327.not = icmp eq ptr %1810, null
  br i1 %tobool2327.not, label %land.lhs.true2323.cond.false2344_crit_edge, label %land.lhs.true2328

land.lhs.true2323.cond.false2344_crit_edge:       ; preds = %land.lhs.true2323
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2344

land.lhs.true2328:                                ; preds = %land.lhs.true2323
  %sriov_wreg2332 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1810, i32 0, i32 12
  %1811 = ptrtoint ptr %sriov_wreg2332 to i32
  call void @__asan_load4_noabort(i32 %1811)
  %1812 = load ptr, ptr %sriov_wreg2332, align 4
  %tobool2333.not = icmp eq ptr %1812, null
  br i1 %tobool2333.not, label %land.lhs.true2328.cond.false2344_crit_edge, label %cond.true2334

land.lhs.true2328.cond.false2344_crit_edge:       ; preds = %land.lhs.true2328
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2344

cond.true2334:                                    ; preds = %land.lhs.true2328
  call void @__sanitizer_cov_trace_pc() #9
  %1813 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1813)
  %1814 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2342 = getelementptr i32, ptr %1814, i32 1
  %1815 = ptrtoint ptr %arrayidx2342 to i32
  call void @__asan_load4_noabort(i32 %1815)
  %1816 = load i32, ptr %arrayidx2342, align 4
  %add2343 = add i32 %1816, 18
  tail call void %1812(ptr noundef %adev, i32 noundef %add2343, i32 noundef 16, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2350

cond.false2344:                                   ; preds = %land.lhs.true2328.cond.false2344_crit_edge, %land.lhs.true2323.cond.false2344_crit_edge, %if.then2318.cond.false2344_crit_edge
  %1817 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1817)
  %1818 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2348 = getelementptr i32, ptr %1818, i32 1
  %1819 = ptrtoint ptr %arrayidx2348 to i32
  call void @__asan_load4_noabort(i32 %1819)
  %1820 = load i32, ptr %arrayidx2348, align 4
  %add2349 = add i32 %1820, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2349, i32 noundef 16, i32 noundef 0) #7
  br label %cond.end2350

cond.end2350:                                     ; preds = %cond.false2344, %cond.true2334
  %1821 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1821)
  %1822 = load i32, ptr %virt, align 8
  %and2353 = and i32 %1822, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2353)
  %tobool2354.not = icmp eq i32 %and2353, 0
  br i1 %tobool2354.not, label %cond.end2350.cond.false2457_crit_edge, label %land.lhs.true2355

cond.end2350.cond.false2457_crit_edge:            ; preds = %cond.end2350
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2457

land.lhs.true2355:                                ; preds = %cond.end2350
  %funcs2358 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1823 = ptrtoint ptr %funcs2358 to i32
  call void @__asan_load4_noabort(i32 %1823)
  %1824 = load ptr, ptr %funcs2358, align 4
  %tobool2359.not = icmp eq ptr %1824, null
  br i1 %tobool2359.not, label %land.lhs.true2355.cond.false2457_crit_edge, label %land.lhs.true2360

land.lhs.true2355.cond.false2457_crit_edge:       ; preds = %land.lhs.true2355
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2457

land.lhs.true2360:                                ; preds = %land.lhs.true2355
  %sriov_wreg2364 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1824, i32 0, i32 12
  %1825 = ptrtoint ptr %sriov_wreg2364 to i32
  call void @__asan_load4_noabort(i32 %1825)
  %1826 = load ptr, ptr %sriov_wreg2364, align 4
  %tobool2365.not = icmp eq ptr %1826, null
  br i1 %tobool2365.not, label %land.lhs.true2360.cond.false2457_crit_edge, label %cond.true2366

land.lhs.true2360.cond.false2457_crit_edge:       ; preds = %land.lhs.true2360
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2457

cond.true2366:                                    ; preds = %land.lhs.true2360
  %1827 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1827)
  %1828 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2374 = getelementptr i32, ptr %1828, i32 1
  %1829 = ptrtoint ptr %arrayidx2374 to i32
  call void @__asan_load4_noabort(i32 %1829)
  %1830 = load i32, ptr %arrayidx2374, align 4
  %add2375 = add i32 %1830, 17
  %add2386 = shl i32 %1830, 2
  %shl2387 = add i32 %add2386, 2480
  %and2388 = and i32 %shl2387, 1048572
  %1831 = add nsw i32 %and2388, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1831)
  %1832 = icmp ult i32 %1831, 9728
  %1833 = add nsw i32 %and2388, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1833)
  %1834 = icmp ult i32 %1833, 9728
  %1835 = add nsw i32 %and2388, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1835)
  %1836 = icmp ult i32 %1835, 1536
  br i1 %1832, label %cond.true2366.if.end2452_crit_edge, label %if.else2429

cond.true2366.if.end2452_crit_edge:               ; preds = %cond.true2366
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2452

if.else2429:                                      ; preds = %cond.true2366
  %1837 = add nsw i32 %and2388, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1837)
  %1838 = icmp ult i32 %1837, 1536
  br i1 %1838, label %if.then2431, label %if.else2435

if.then2431:                                      ; preds = %if.else2429
  call void @__sanitizer_cov_trace_pc() #9
  %add2434 = add nuw nsw i32 %and2388, 67584
  br label %if.end2452

if.else2435:                                      ; preds = %if.else2429
  br i1 %1834, label %if.else2435.if.end2452_crit_edge, label %if.else2441

if.else2435.if.end2452_crit_edge:                 ; preds = %if.else2435
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2452

if.else2441:                                      ; preds = %if.else2435
  call void @__sanitizer_cov_trace_pc() #9
  %add2446 = add nsw i32 %and2388, -98304
  %spec.select65 = select i1 %1836, i32 %add2446, i32 %and2388
  br label %if.end2452

if.end2452:                                       ; preds = %if.else2441, %if.else2435.if.end2452_crit_edge, %if.then2431, %cond.true2366.if.end2452_crit_edge
  %internal_reg_offset2376.0 = phi i32 [ %add2434, %if.then2431 ], [ %spec.select65, %if.else2441 ], [ %1831, %cond.true2366.if.end2452_crit_edge ], [ %1833, %if.else2435.if.end2452_crit_edge ]
  %1839 = shl i32 %internal_reg_offset2376.0, 14
  %shl2455 = and i32 %1839, -65536
  %or2456 = or i32 %shl2455, 1
  tail call void %1826(ptr noundef %adev, i32 noundef %add2375, i32 noundef %or2456, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2640

cond.false2457:                                   ; preds = %land.lhs.true2360.cond.false2457_crit_edge, %land.lhs.true2355.cond.false2457_crit_edge, %cond.end2350.cond.false2457_crit_edge
  %1840 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1840)
  %1841 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2461 = getelementptr i32, ptr %1841, i32 1
  %1842 = ptrtoint ptr %arrayidx2461 to i32
  call void @__asan_load4_noabort(i32 %1842)
  %1843 = load i32, ptr %arrayidx2461, align 4
  %add2462 = add i32 %1843, 17
  %add2473 = shl i32 %1843, 2
  %shl2474 = add i32 %add2473, 2480
  %and2475 = and i32 %shl2474, 1048572
  %1844 = add nsw i32 %and2475, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1844)
  %1845 = icmp ult i32 %1844, 9728
  %1846 = add nsw i32 %and2475, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1846)
  %1847 = icmp ult i32 %1846, 9728
  %1848 = add nsw i32 %and2475, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1848)
  %1849 = icmp ult i32 %1848, 1536
  br i1 %1845, label %cond.false2457.if.end2539_crit_edge, label %if.else2516

cond.false2457.if.end2539_crit_edge:              ; preds = %cond.false2457
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2539

if.else2516:                                      ; preds = %cond.false2457
  %1850 = add nsw i32 %and2475, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1850)
  %1851 = icmp ult i32 %1850, 1536
  br i1 %1851, label %if.then2518, label %if.else2522

if.then2518:                                      ; preds = %if.else2516
  call void @__sanitizer_cov_trace_pc() #9
  %add2521 = add nuw nsw i32 %and2475, 67584
  br label %if.end2539

if.else2522:                                      ; preds = %if.else2516
  br i1 %1847, label %if.else2522.if.end2539_crit_edge, label %if.else2528

if.else2522.if.end2539_crit_edge:                 ; preds = %if.else2522
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2539

if.else2528:                                      ; preds = %if.else2522
  call void @__sanitizer_cov_trace_pc() #9
  %add2533 = add nsw i32 %and2475, -98304
  %spec.select66 = select i1 %1849, i32 %add2533, i32 %and2475
  br label %if.end2539

if.end2539:                                       ; preds = %if.else2528, %if.else2522.if.end2539_crit_edge, %if.then2518, %cond.false2457.if.end2539_crit_edge
  %internal_reg_offset2463.0 = phi i32 [ %add2521, %if.then2518 ], [ %spec.select66, %if.else2528 ], [ %1844, %cond.false2457.if.end2539_crit_edge ], [ %1846, %if.else2522.if.end2539_crit_edge ]
  %1852 = shl i32 %internal_reg_offset2463.0, 14
  %shl2542 = and i32 %1852, -65536
  %or2543 = or i32 %shl2542, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2462, i32 noundef %or2543, i32 noundef 0) #7
  br label %if.then2640

if.else2545:                                      ; preds = %if.else8720.i, %if.else8714.i.if.else2545_crit_edge, %if.then8710.i, %if.else8654.i.if.else2545_crit_edge
  %internal_reg_offset8655.0.i = phi i32 [ %add8713.i, %if.then8710.i ], [ %spec.select10931.i, %if.else8720.i ], [ %1798, %if.else8654.i.if.else2545_crit_edge ], [ %1800, %if.else8714.i.if.else2545_crit_edge ]
  %shr8733.i = lshr i32 %internal_reg_offset8655.0.i, 2
  %dpg_sram_curr_addr8737.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 0, i32 13
  %1853 = ptrtoint ptr %dpg_sram_curr_addr8737.i to i32
  call void @__asan_load4_noabort(i32 %1853)
  %1854 = load ptr, ptr %dpg_sram_curr_addr8737.i, align 8
  %incdec.ptr8738.i = getelementptr i32, ptr %1854, i32 1
  store ptr %incdec.ptr8738.i, ptr %dpg_sram_curr_addr8737.i, align 8
  %1855 = ptrtoint ptr %1854 to i32
  call void @__asan_store4_noabort(i32 %1855)
  store i32 %shr8733.i, ptr %1854, align 4
  %gb_addr_config8741.i = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 1, i32 23
  %1856 = ptrtoint ptr %gb_addr_config8741.i to i32
  call void @__asan_load4_noabort(i32 %1856)
  %1857 = load i32, ptr %gb_addr_config8741.i, align 4
  %1858 = load ptr, ptr %dpg_sram_curr_addr8737.i, align 8
  %incdec.ptr8746.i = getelementptr i32, ptr %1858, i32 1
  store ptr %incdec.ptr8746.i, ptr %dpg_sram_curr_addr8737.i, align 8
  %1859 = ptrtoint ptr %1858 to i32
  call void @__asan_store4_noabort(i32 %1859)
  store i32 %1857, ptr %1858, align 4
  %1860 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1860)
  %1861 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2555 = getelementptr i32, ptr %1861, i32 1
  %1862 = ptrtoint ptr %arrayidx2555 to i32
  call void @__asan_load4_noabort(i32 %1862)
  %1863 = load i32, ptr %arrayidx2555, align 4
  %add2556 = shl i32 %1863, 2
  %shl2557 = add i32 %add2556, 2480
  %and2558 = and i32 %shl2557, 1048572
  %1864 = add nsw i32 %and2558, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1864)
  %1865 = icmp ult i32 %1864, 9728
  %1866 = add nsw i32 %and2558, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1866)
  %1867 = icmp ult i32 %1866, 9728
  %1868 = add nsw i32 %and2558, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1868)
  %1869 = icmp ult i32 %1868, 1536
  br i1 %1865, label %if.else2545.if.else2867_crit_edge, label %if.else2599

if.else2545.if.else2867_crit_edge:                ; preds = %if.else2545
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2867

if.else2599:                                      ; preds = %if.else2545
  %1870 = add nsw i32 %and2558, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1870)
  %1871 = icmp ult i32 %1870, 1536
  br i1 %1871, label %if.then2601, label %if.else2605

if.then2601:                                      ; preds = %if.else2599
  call void @__sanitizer_cov_trace_pc() #9
  %add2604 = add nuw nsw i32 %and2558, 67584
  br label %if.else2867

if.else2605:                                      ; preds = %if.else2599
  br i1 %1867, label %if.else2605.if.else2867_crit_edge, label %if.else2611

if.else2605.if.else2867_crit_edge:                ; preds = %if.else2605
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else2867

if.else2611:                                      ; preds = %if.else2605
  call void @__sanitizer_cov_trace_pc() #9
  %add2616 = add nsw i32 %and2558, -98304
  %spec.select67 = select i1 %1869, i32 %add2616, i32 %and2558
  br label %if.else2867

if.then2640:                                      ; preds = %if.end2539, %if.end2452
  %1872 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1872)
  %1873 = load i32, ptr %virt, align 8
  %and2643 = and i32 %1873, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2643)
  %tobool2644.not = icmp eq i32 %and2643, 0
  br i1 %tobool2644.not, label %if.then2640.cond.false2666_crit_edge, label %land.lhs.true2645

if.then2640.cond.false2666_crit_edge:             ; preds = %if.then2640
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2666

land.lhs.true2645:                                ; preds = %if.then2640
  %funcs2648 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1874 = ptrtoint ptr %funcs2648 to i32
  call void @__asan_load4_noabort(i32 %1874)
  %1875 = load ptr, ptr %funcs2648, align 4
  %tobool2649.not = icmp eq ptr %1875, null
  br i1 %tobool2649.not, label %land.lhs.true2645.cond.false2666_crit_edge, label %land.lhs.true2650

land.lhs.true2645.cond.false2666_crit_edge:       ; preds = %land.lhs.true2645
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2666

land.lhs.true2650:                                ; preds = %land.lhs.true2645
  %sriov_wreg2654 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1875, i32 0, i32 12
  %1876 = ptrtoint ptr %sriov_wreg2654 to i32
  call void @__asan_load4_noabort(i32 %1876)
  %1877 = load ptr, ptr %sriov_wreg2654, align 4
  %tobool2655.not = icmp eq ptr %1877, null
  br i1 %tobool2655.not, label %land.lhs.true2650.cond.false2666_crit_edge, label %cond.true2656

land.lhs.true2650.cond.false2666_crit_edge:       ; preds = %land.lhs.true2650
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2666

cond.true2656:                                    ; preds = %land.lhs.true2650
  call void @__sanitizer_cov_trace_pc() #9
  %1878 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1878)
  %1879 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2664 = getelementptr i32, ptr %1879, i32 1
  %1880 = ptrtoint ptr %arrayidx2664 to i32
  call void @__asan_load4_noabort(i32 %1880)
  %1881 = load i32, ptr %arrayidx2664, align 4
  %add2665 = add i32 %1881, 18
  tail call void %1877(ptr noundef %adev, i32 noundef %add2665, i32 noundef 3, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2672

cond.false2666:                                   ; preds = %land.lhs.true2650.cond.false2666_crit_edge, %land.lhs.true2645.cond.false2666_crit_edge, %if.then2640.cond.false2666_crit_edge
  %1882 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1882)
  %1883 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2670 = getelementptr i32, ptr %1883, i32 1
  %1884 = ptrtoint ptr %arrayidx2670 to i32
  call void @__asan_load4_noabort(i32 %1884)
  %1885 = load i32, ptr %arrayidx2670, align 4
  %add2671 = add i32 %1885, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2671, i32 noundef 3, i32 noundef 0) #7
  br label %cond.end2672

cond.end2672:                                     ; preds = %cond.false2666, %cond.true2656
  %1886 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1886)
  %1887 = load i32, ptr %virt, align 8
  %and2675 = and i32 %1887, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2675)
  %tobool2676.not = icmp eq i32 %and2675, 0
  br i1 %tobool2676.not, label %cond.end2672.cond.false2779_crit_edge, label %land.lhs.true2677

cond.end2672.cond.false2779_crit_edge:            ; preds = %cond.end2672
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2779

land.lhs.true2677:                                ; preds = %cond.end2672
  %funcs2680 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1888 = ptrtoint ptr %funcs2680 to i32
  call void @__asan_load4_noabort(i32 %1888)
  %1889 = load ptr, ptr %funcs2680, align 4
  %tobool2681.not = icmp eq ptr %1889, null
  br i1 %tobool2681.not, label %land.lhs.true2677.cond.false2779_crit_edge, label %land.lhs.true2682

land.lhs.true2677.cond.false2779_crit_edge:       ; preds = %land.lhs.true2677
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2779

land.lhs.true2682:                                ; preds = %land.lhs.true2677
  %sriov_wreg2686 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1889, i32 0, i32 12
  %1890 = ptrtoint ptr %sriov_wreg2686 to i32
  call void @__asan_load4_noabort(i32 %1890)
  %1891 = load ptr, ptr %sriov_wreg2686, align 4
  %tobool2687.not = icmp eq ptr %1891, null
  br i1 %tobool2687.not, label %land.lhs.true2682.cond.false2779_crit_edge, label %cond.true2688

land.lhs.true2682.cond.false2779_crit_edge:       ; preds = %land.lhs.true2682
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2779

cond.true2688:                                    ; preds = %land.lhs.true2682
  %1892 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1892)
  %1893 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2696 = getelementptr i32, ptr %1893, i32 1
  %1894 = ptrtoint ptr %arrayidx2696 to i32
  call void @__asan_load4_noabort(i32 %1894)
  %1895 = load i32, ptr %arrayidx2696, align 4
  %add2697 = add i32 %1895, 17
  %add2708 = shl i32 %1895, 2
  %shl2709 = add i32 %add2708, 2476
  %and2710 = and i32 %shl2709, 1048572
  %1896 = add nsw i32 %and2710, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1896)
  %1897 = icmp ult i32 %1896, 9728
  %1898 = add nsw i32 %and2710, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1898)
  %1899 = icmp ult i32 %1898, 9728
  %1900 = add nsw i32 %and2710, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1900)
  %1901 = icmp ult i32 %1900, 1536
  br i1 %1897, label %cond.true2688.if.end2774_crit_edge, label %if.else2751

cond.true2688.if.end2774_crit_edge:               ; preds = %cond.true2688
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2774

if.else2751:                                      ; preds = %cond.true2688
  %1902 = add nsw i32 %and2710, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1902)
  %1903 = icmp ult i32 %1902, 1536
  br i1 %1903, label %if.then2753, label %if.else2757

if.then2753:                                      ; preds = %if.else2751
  call void @__sanitizer_cov_trace_pc() #9
  %add2756 = add nuw nsw i32 %and2710, 67584
  br label %if.end2774

if.else2757:                                      ; preds = %if.else2751
  br i1 %1899, label %if.else2757.if.end2774_crit_edge, label %if.else2763

if.else2757.if.end2774_crit_edge:                 ; preds = %if.else2757
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2774

if.else2763:                                      ; preds = %if.else2757
  call void @__sanitizer_cov_trace_pc() #9
  %add2768 = add nsw i32 %and2710, -98304
  %spec.select68 = select i1 %1901, i32 %add2768, i32 %and2710
  br label %if.end2774

if.end2774:                                       ; preds = %if.else2763, %if.else2757.if.end2774_crit_edge, %if.then2753, %cond.true2688.if.end2774_crit_edge
  %internal_reg_offset2698.0 = phi i32 [ %add2756, %if.then2753 ], [ %spec.select68, %if.else2763 ], [ %1896, %cond.true2688.if.end2774_crit_edge ], [ %1898, %if.else2757.if.end2774_crit_edge ]
  %1904 = shl i32 %internal_reg_offset2698.0, 14
  %shl2777 = and i32 %1904, -65536
  %or2778 = or i32 %shl2777, 1
  tail call void %1891(ptr noundef %adev, i32 noundef %add2697, i32 noundef %or2778, i32 noundef 0, i32 noundef 16) #7
  br label %if.then2962

cond.false2779:                                   ; preds = %land.lhs.true2682.cond.false2779_crit_edge, %land.lhs.true2677.cond.false2779_crit_edge, %cond.end2672.cond.false2779_crit_edge
  %1905 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1905)
  %1906 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2783 = getelementptr i32, ptr %1906, i32 1
  %1907 = ptrtoint ptr %arrayidx2783 to i32
  call void @__asan_load4_noabort(i32 %1907)
  %1908 = load i32, ptr %arrayidx2783, align 4
  %add2784 = add i32 %1908, 17
  %add2795 = shl i32 %1908, 2
  %shl2796 = add i32 %add2795, 2476
  %and2797 = and i32 %shl2796, 1048572
  %1909 = add nsw i32 %and2797, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1909)
  %1910 = icmp ult i32 %1909, 9728
  %1911 = add nsw i32 %and2797, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1911)
  %1912 = icmp ult i32 %1911, 9728
  %1913 = add nsw i32 %and2797, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1913)
  %1914 = icmp ult i32 %1913, 1536
  br i1 %1910, label %cond.false2779.if.end2861_crit_edge, label %if.else2838

cond.false2779.if.end2861_crit_edge:              ; preds = %cond.false2779
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2861

if.else2838:                                      ; preds = %cond.false2779
  %1915 = add nsw i32 %and2797, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1915)
  %1916 = icmp ult i32 %1915, 1536
  br i1 %1916, label %if.then2840, label %if.else2844

if.then2840:                                      ; preds = %if.else2838
  call void @__sanitizer_cov_trace_pc() #9
  %add2843 = add nuw nsw i32 %and2797, 67584
  br label %if.end2861

if.else2844:                                      ; preds = %if.else2838
  br i1 %1912, label %if.else2844.if.end2861_crit_edge, label %if.else2850

if.else2844.if.end2861_crit_edge:                 ; preds = %if.else2844
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end2861

if.else2850:                                      ; preds = %if.else2844
  call void @__sanitizer_cov_trace_pc() #9
  %add2855 = add nsw i32 %and2797, -98304
  %spec.select69 = select i1 %1914, i32 %add2855, i32 %and2797
  br label %if.end2861

if.end2861:                                       ; preds = %if.else2850, %if.else2844.if.end2861_crit_edge, %if.then2840, %cond.false2779.if.end2861_crit_edge
  %internal_reg_offset2785.0 = phi i32 [ %add2843, %if.then2840 ], [ %spec.select69, %if.else2850 ], [ %1909, %cond.false2779.if.end2861_crit_edge ], [ %1911, %if.else2844.if.end2861_crit_edge ]
  %1917 = shl i32 %internal_reg_offset2785.0, 14
  %shl2864 = and i32 %1917, -65536
  %or2865 = or i32 %shl2864, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2784, i32 noundef %or2865, i32 noundef 0) #7
  br label %if.then2962

if.else2867:                                      ; preds = %if.else2611, %if.else2605.if.else2867_crit_edge, %if.then2601, %if.else2545.if.else2867_crit_edge
  %internal_reg_offset2546.0 = phi i32 [ %add2604, %if.then2601 ], [ %spec.select67, %if.else2611 ], [ %1864, %if.else2545.if.else2867_crit_edge ], [ %1866, %if.else2605.if.else2867_crit_edge ]
  %shr2624 = lshr i32 %internal_reg_offset2546.0, 2
  %1918 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1918)
  %1919 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2629 = getelementptr i32, ptr %1919, i32 1
  store ptr %incdec.ptr2629, ptr %dpg_sram_curr_addr3430.i, align 8
  %1920 = ptrtoint ptr %1919 to i32
  call void @__asan_store4_noabort(i32 %1920)
  store i32 %shr2624, ptr %1919, align 4
  %1921 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2634 = getelementptr i32, ptr %1921, i32 1
  store ptr %incdec.ptr2634, ptr %dpg_sram_curr_addr3430.i, align 8
  %1922 = ptrtoint ptr %1921 to i32
  call void @__asan_store4_noabort(i32 %1922)
  store i32 16, ptr %1921, align 4
  %1923 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1923)
  %1924 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2877 = getelementptr i32, ptr %1924, i32 1
  %1925 = ptrtoint ptr %arrayidx2877 to i32
  call void @__asan_load4_noabort(i32 %1925)
  %1926 = load i32, ptr %arrayidx2877, align 4
  %add2878 = shl i32 %1926, 2
  %shl2879 = add i32 %add2878, 2476
  %and2880 = and i32 %shl2879, 1048572
  %1927 = add nsw i32 %and2880, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1927)
  %1928 = icmp ult i32 %1927, 9728
  %1929 = add nsw i32 %and2880, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1929)
  %1930 = icmp ult i32 %1929, 9728
  %1931 = add nsw i32 %and2880, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1931)
  %1932 = icmp ult i32 %1931, 1536
  br i1 %1928, label %if.else2867.if.else3189_crit_edge, label %if.else2921

if.else2867.if.else3189_crit_edge:                ; preds = %if.else2867
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3189

if.else2921:                                      ; preds = %if.else2867
  %1933 = add nsw i32 %and2880, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1933)
  %1934 = icmp ult i32 %1933, 1536
  br i1 %1934, label %if.then2923, label %if.else2927

if.then2923:                                      ; preds = %if.else2921
  call void @__sanitizer_cov_trace_pc() #9
  %add2926 = add nuw nsw i32 %and2880, 67584
  br label %if.else3189

if.else2927:                                      ; preds = %if.else2921
  br i1 %1930, label %if.else2927.if.else3189_crit_edge, label %if.else2933

if.else2927.if.else3189_crit_edge:                ; preds = %if.else2927
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3189

if.else2933:                                      ; preds = %if.else2927
  call void @__sanitizer_cov_trace_pc() #9
  %add2938 = add nsw i32 %and2880, -98304
  %spec.select70 = select i1 %1932, i32 %add2938, i32 %and2880
  br label %if.else3189

if.then2962:                                      ; preds = %if.end2861, %if.end2774
  %1935 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1935)
  %1936 = load i32, ptr %virt, align 8
  %and2965 = and i32 %1936, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2965)
  %tobool2966.not = icmp eq i32 %and2965, 0
  br i1 %tobool2966.not, label %if.then2962.cond.false2988_crit_edge, label %land.lhs.true2967

if.then2962.cond.false2988_crit_edge:             ; preds = %if.then2962
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2988

land.lhs.true2967:                                ; preds = %if.then2962
  %funcs2970 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1937 = ptrtoint ptr %funcs2970 to i32
  call void @__asan_load4_noabort(i32 %1937)
  %1938 = load ptr, ptr %funcs2970, align 4
  %tobool2971.not = icmp eq ptr %1938, null
  br i1 %tobool2971.not, label %land.lhs.true2967.cond.false2988_crit_edge, label %land.lhs.true2972

land.lhs.true2967.cond.false2988_crit_edge:       ; preds = %land.lhs.true2967
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2988

land.lhs.true2972:                                ; preds = %land.lhs.true2967
  %sriov_wreg2976 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1938, i32 0, i32 12
  %1939 = ptrtoint ptr %sriov_wreg2976 to i32
  call void @__asan_load4_noabort(i32 %1939)
  %1940 = load ptr, ptr %sriov_wreg2976, align 4
  %tobool2977.not = icmp eq ptr %1940, null
  br i1 %tobool2977.not, label %land.lhs.true2972.cond.false2988_crit_edge, label %cond.true2978

land.lhs.true2972.cond.false2988_crit_edge:       ; preds = %land.lhs.true2972
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false2988

cond.true2978:                                    ; preds = %land.lhs.true2972
  call void @__sanitizer_cov_trace_pc() #9
  %1941 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1941)
  %1942 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2986 = getelementptr i32, ptr %1942, i32 1
  %1943 = ptrtoint ptr %arrayidx2986 to i32
  call void @__asan_load4_noabort(i32 %1943)
  %1944 = load i32, ptr %arrayidx2986, align 4
  %add2987 = add i32 %1944, 18
  tail call void %1940(ptr noundef %adev, i32 noundef %add2987, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end2994

cond.false2988:                                   ; preds = %land.lhs.true2972.cond.false2988_crit_edge, %land.lhs.true2967.cond.false2988_crit_edge, %if.then2962.cond.false2988_crit_edge
  %1945 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1945)
  %1946 = load ptr, ptr %arrayidx2, align 4
  %arrayidx2992 = getelementptr i32, ptr %1946, i32 1
  %1947 = ptrtoint ptr %arrayidx2992 to i32
  call void @__asan_load4_noabort(i32 %1947)
  %1948 = load i32, ptr %arrayidx2992, align 4
  %add2993 = add i32 %1948, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add2993, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end2994

cond.end2994:                                     ; preds = %cond.false2988, %cond.true2978
  %1949 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1949)
  %1950 = load i32, ptr %virt, align 8
  %and2997 = and i32 %1950, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and2997)
  %tobool2998.not = icmp eq i32 %and2997, 0
  br i1 %tobool2998.not, label %cond.end2994.cond.false3101_crit_edge, label %land.lhs.true2999

cond.end2994.cond.false3101_crit_edge:            ; preds = %cond.end2994
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3101

land.lhs.true2999:                                ; preds = %cond.end2994
  %funcs3002 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %1951 = ptrtoint ptr %funcs3002 to i32
  call void @__asan_load4_noabort(i32 %1951)
  %1952 = load ptr, ptr %funcs3002, align 4
  %tobool3003.not = icmp eq ptr %1952, null
  br i1 %tobool3003.not, label %land.lhs.true2999.cond.false3101_crit_edge, label %land.lhs.true3004

land.lhs.true2999.cond.false3101_crit_edge:       ; preds = %land.lhs.true2999
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3101

land.lhs.true3004:                                ; preds = %land.lhs.true2999
  %sriov_wreg3008 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %1952, i32 0, i32 12
  %1953 = ptrtoint ptr %sriov_wreg3008 to i32
  call void @__asan_load4_noabort(i32 %1953)
  %1954 = load ptr, ptr %sriov_wreg3008, align 4
  %tobool3009.not = icmp eq ptr %1954, null
  br i1 %tobool3009.not, label %land.lhs.true3004.cond.false3101_crit_edge, label %cond.true3010

land.lhs.true3004.cond.false3101_crit_edge:       ; preds = %land.lhs.true3004
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3101

cond.true3010:                                    ; preds = %land.lhs.true3004
  %1955 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1955)
  %1956 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3018 = getelementptr i32, ptr %1956, i32 1
  %1957 = ptrtoint ptr %arrayidx3018 to i32
  call void @__asan_load4_noabort(i32 %1957)
  %1958 = load i32, ptr %arrayidx3018, align 4
  %add3019 = add i32 %1958, 17
  %add3030 = shl i32 %1958, 2
  %shl3031 = add i32 %add3030, 4760
  %and3032 = and i32 %shl3031, 1048572
  %1959 = add nsw i32 %and3032, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1959)
  %1960 = icmp ult i32 %1959, 9728
  %1961 = add nsw i32 %and3032, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1961)
  %1962 = icmp ult i32 %1961, 9728
  %1963 = add nsw i32 %and3032, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1963)
  %1964 = icmp ult i32 %1963, 1536
  br i1 %1960, label %cond.true3010.if.end3096_crit_edge, label %if.else3073

cond.true3010.if.end3096_crit_edge:               ; preds = %cond.true3010
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3096

if.else3073:                                      ; preds = %cond.true3010
  %1965 = add nsw i32 %and3032, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1965)
  %1966 = icmp ult i32 %1965, 1536
  br i1 %1966, label %if.then3075, label %if.else3079

if.then3075:                                      ; preds = %if.else3073
  call void @__sanitizer_cov_trace_pc() #9
  %add3078 = add nuw nsw i32 %and3032, 67584
  br label %if.end3096

if.else3079:                                      ; preds = %if.else3073
  br i1 %1962, label %if.else3079.if.end3096_crit_edge, label %if.else3085

if.else3079.if.end3096_crit_edge:                 ; preds = %if.else3079
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3096

if.else3085:                                      ; preds = %if.else3079
  call void @__sanitizer_cov_trace_pc() #9
  %add3090 = add nsw i32 %and3032, -98304
  %spec.select71 = select i1 %1964, i32 %add3090, i32 %and3032
  br label %if.end3096

if.end3096:                                       ; preds = %if.else3085, %if.else3079.if.end3096_crit_edge, %if.then3075, %cond.true3010.if.end3096_crit_edge
  %internal_reg_offset3020.0 = phi i32 [ %add3078, %if.then3075 ], [ %spec.select71, %if.else3085 ], [ %1959, %cond.true3010.if.end3096_crit_edge ], [ %1961, %if.else3079.if.end3096_crit_edge ]
  %1967 = shl i32 %internal_reg_offset3020.0, 14
  %shl3099 = and i32 %1967, -65536
  %or3100 = or i32 %shl3099, 1
  tail call void %1954(ptr noundef %adev, i32 noundef %add3019, i32 noundef %or3100, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3284

cond.false3101:                                   ; preds = %land.lhs.true3004.cond.false3101_crit_edge, %land.lhs.true2999.cond.false3101_crit_edge, %cond.end2994.cond.false3101_crit_edge
  %1968 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1968)
  %1969 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3105 = getelementptr i32, ptr %1969, i32 1
  %1970 = ptrtoint ptr %arrayidx3105 to i32
  call void @__asan_load4_noabort(i32 %1970)
  %1971 = load i32, ptr %arrayidx3105, align 4
  %add3106 = add i32 %1971, 17
  %add3117 = shl i32 %1971, 2
  %shl3118 = add i32 %add3117, 4760
  %and3119 = and i32 %shl3118, 1048572
  %1972 = add nsw i32 %and3119, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1972)
  %1973 = icmp ult i32 %1972, 9728
  %1974 = add nsw i32 %and3119, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1974)
  %1975 = icmp ult i32 %1974, 9728
  %1976 = add nsw i32 %and3119, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1976)
  %1977 = icmp ult i32 %1976, 1536
  br i1 %1973, label %cond.false3101.if.end3183_crit_edge, label %if.else3160

cond.false3101.if.end3183_crit_edge:              ; preds = %cond.false3101
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3183

if.else3160:                                      ; preds = %cond.false3101
  %1978 = add nsw i32 %and3119, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1978)
  %1979 = icmp ult i32 %1978, 1536
  br i1 %1979, label %if.then3162, label %if.else3166

if.then3162:                                      ; preds = %if.else3160
  call void @__sanitizer_cov_trace_pc() #9
  %add3165 = add nuw nsw i32 %and3119, 67584
  br label %if.end3183

if.else3166:                                      ; preds = %if.else3160
  br i1 %1975, label %if.else3166.if.end3183_crit_edge, label %if.else3172

if.else3166.if.end3183_crit_edge:                 ; preds = %if.else3166
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3183

if.else3172:                                      ; preds = %if.else3166
  call void @__sanitizer_cov_trace_pc() #9
  %add3177 = add nsw i32 %and3119, -98304
  %spec.select72 = select i1 %1977, i32 %add3177, i32 %and3119
  br label %if.end3183

if.end3183:                                       ; preds = %if.else3172, %if.else3166.if.end3183_crit_edge, %if.then3162, %cond.false3101.if.end3183_crit_edge
  %internal_reg_offset3107.0 = phi i32 [ %add3165, %if.then3162 ], [ %spec.select72, %if.else3172 ], [ %1972, %cond.false3101.if.end3183_crit_edge ], [ %1974, %if.else3166.if.end3183_crit_edge ]
  %1980 = shl i32 %internal_reg_offset3107.0, 14
  %shl3186 = and i32 %1980, -65536
  %or3187 = or i32 %shl3186, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3106, i32 noundef %or3187, i32 noundef 0) #7
  br label %if.then3284

if.else3189:                                      ; preds = %if.else2933, %if.else2927.if.else3189_crit_edge, %if.then2923, %if.else2867.if.else3189_crit_edge
  %internal_reg_offset2868.0 = phi i32 [ %add2926, %if.then2923 ], [ %spec.select70, %if.else2933 ], [ %1927, %if.else2867.if.else3189_crit_edge ], [ %1929, %if.else2927.if.else3189_crit_edge ]
  %shr2946 = lshr i32 %internal_reg_offset2868.0, 2
  %1981 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %1981)
  %1982 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2951 = getelementptr i32, ptr %1982, i32 1
  store ptr %incdec.ptr2951, ptr %dpg_sram_curr_addr3430.i, align 8
  %1983 = ptrtoint ptr %1982 to i32
  call void @__asan_store4_noabort(i32 %1983)
  store i32 %shr2946, ptr %1982, align 4
  %1984 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr2956 = getelementptr i32, ptr %1984, i32 1
  store ptr %incdec.ptr2956, ptr %dpg_sram_curr_addr3430.i, align 8
  %1985 = ptrtoint ptr %1984 to i32
  call void @__asan_store4_noabort(i32 %1985)
  store i32 3, ptr %1984, align 4
  %1986 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %1986)
  %1987 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3199 = getelementptr i32, ptr %1987, i32 1
  %1988 = ptrtoint ptr %arrayidx3199 to i32
  call void @__asan_load4_noabort(i32 %1988)
  %1989 = load i32, ptr %arrayidx3199, align 4
  %add3200 = shl i32 %1989, 2
  %shl3201 = add i32 %add3200, 4760
  %and3202 = and i32 %shl3201, 1048572
  %1990 = add nsw i32 %and3202, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1990)
  %1991 = icmp ult i32 %1990, 9728
  %1992 = add nsw i32 %and3202, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %1992)
  %1993 = icmp ult i32 %1992, 9728
  %1994 = add nsw i32 %and3202, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1994)
  %1995 = icmp ult i32 %1994, 1536
  br i1 %1991, label %if.else3189.if.else3511_crit_edge, label %if.else3243

if.else3189.if.else3511_crit_edge:                ; preds = %if.else3189
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3511

if.else3243:                                      ; preds = %if.else3189
  %1996 = add nsw i32 %and3202, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %1996)
  %1997 = icmp ult i32 %1996, 1536
  br i1 %1997, label %if.then3245, label %if.else3249

if.then3245:                                      ; preds = %if.else3243
  call void @__sanitizer_cov_trace_pc() #9
  %add3248 = add nuw nsw i32 %and3202, 67584
  br label %if.else3511

if.else3249:                                      ; preds = %if.else3243
  br i1 %1993, label %if.else3249.if.else3511_crit_edge, label %if.else3255

if.else3249.if.else3511_crit_edge:                ; preds = %if.else3249
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3511

if.else3255:                                      ; preds = %if.else3249
  call void @__sanitizer_cov_trace_pc() #9
  %add3260 = add nsw i32 %and3202, -98304
  %spec.select73 = select i1 %1995, i32 %add3260, i32 %and3202
  br label %if.else3511

if.then3284:                                      ; preds = %if.end3183, %if.end3096
  %1998 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %1998)
  %1999 = load i32, ptr %virt, align 8
  %and3287 = and i32 %1999, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3287)
  %tobool3288.not = icmp eq i32 %and3287, 0
  br i1 %tobool3288.not, label %if.then3284.cond.false3310_crit_edge, label %land.lhs.true3289

if.then3284.cond.false3310_crit_edge:             ; preds = %if.then3284
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3310

land.lhs.true3289:                                ; preds = %if.then3284
  %funcs3292 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2000 = ptrtoint ptr %funcs3292 to i32
  call void @__asan_load4_noabort(i32 %2000)
  %2001 = load ptr, ptr %funcs3292, align 4
  %tobool3293.not = icmp eq ptr %2001, null
  br i1 %tobool3293.not, label %land.lhs.true3289.cond.false3310_crit_edge, label %land.lhs.true3294

land.lhs.true3289.cond.false3310_crit_edge:       ; preds = %land.lhs.true3289
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3310

land.lhs.true3294:                                ; preds = %land.lhs.true3289
  %sriov_wreg3298 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2001, i32 0, i32 12
  %2002 = ptrtoint ptr %sriov_wreg3298 to i32
  call void @__asan_load4_noabort(i32 %2002)
  %2003 = load ptr, ptr %sriov_wreg3298, align 4
  %tobool3299.not = icmp eq ptr %2003, null
  br i1 %tobool3299.not, label %land.lhs.true3294.cond.false3310_crit_edge, label %cond.true3300

land.lhs.true3294.cond.false3310_crit_edge:       ; preds = %land.lhs.true3294
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3310

cond.true3300:                                    ; preds = %land.lhs.true3294
  call void @__sanitizer_cov_trace_pc() #9
  %2004 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2004)
  %2005 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3308 = getelementptr i32, ptr %2005, i32 1
  %2006 = ptrtoint ptr %arrayidx3308 to i32
  call void @__asan_load4_noabort(i32 %2006)
  %2007 = load i32, ptr %arrayidx3308, align 4
  %add3309 = add i32 %2007, 18
  tail call void %2003(ptr noundef %adev, i32 noundef %add3309, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3316

cond.false3310:                                   ; preds = %land.lhs.true3294.cond.false3310_crit_edge, %land.lhs.true3289.cond.false3310_crit_edge, %if.then3284.cond.false3310_crit_edge
  %2008 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2008)
  %2009 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3314 = getelementptr i32, ptr %2009, i32 1
  %2010 = ptrtoint ptr %arrayidx3314 to i32
  call void @__asan_load4_noabort(i32 %2010)
  %2011 = load i32, ptr %arrayidx3314, align 4
  %add3315 = add i32 %2011, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3315, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end3316

cond.end3316:                                     ; preds = %cond.false3310, %cond.true3300
  %2012 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2012)
  %2013 = load i32, ptr %virt, align 8
  %and3319 = and i32 %2013, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3319)
  %tobool3320.not = icmp eq i32 %and3319, 0
  br i1 %tobool3320.not, label %cond.end3316.cond.false3423_crit_edge, label %land.lhs.true3321

cond.end3316.cond.false3423_crit_edge:            ; preds = %cond.end3316
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3423

land.lhs.true3321:                                ; preds = %cond.end3316
  %funcs3324 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2014 = ptrtoint ptr %funcs3324 to i32
  call void @__asan_load4_noabort(i32 %2014)
  %2015 = load ptr, ptr %funcs3324, align 4
  %tobool3325.not = icmp eq ptr %2015, null
  br i1 %tobool3325.not, label %land.lhs.true3321.cond.false3423_crit_edge, label %land.lhs.true3326

land.lhs.true3321.cond.false3423_crit_edge:       ; preds = %land.lhs.true3321
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3423

land.lhs.true3326:                                ; preds = %land.lhs.true3321
  %sriov_wreg3330 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2015, i32 0, i32 12
  %2016 = ptrtoint ptr %sriov_wreg3330 to i32
  call void @__asan_load4_noabort(i32 %2016)
  %2017 = load ptr, ptr %sriov_wreg3330, align 4
  %tobool3331.not = icmp eq ptr %2017, null
  br i1 %tobool3331.not, label %land.lhs.true3326.cond.false3423_crit_edge, label %cond.true3332

land.lhs.true3326.cond.false3423_crit_edge:       ; preds = %land.lhs.true3326
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3423

cond.true3332:                                    ; preds = %land.lhs.true3326
  %2018 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2018)
  %2019 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3340 = getelementptr i32, ptr %2019, i32 1
  %2020 = ptrtoint ptr %arrayidx3340 to i32
  call void @__asan_load4_noabort(i32 %2020)
  %2021 = load i32, ptr %arrayidx3340, align 4
  %add3341 = add i32 %2021, 17
  %add3352 = shl i32 %2021, 2
  %shl3353 = add i32 %add3352, 792
  %and3354 = and i32 %shl3353, 1048572
  %2022 = add nsw i32 %and3354, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2022)
  %2023 = icmp ult i32 %2022, 9728
  %2024 = add nsw i32 %and3354, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2024)
  %2025 = icmp ult i32 %2024, 9728
  %2026 = add nsw i32 %and3354, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2026)
  %2027 = icmp ult i32 %2026, 1536
  br i1 %2023, label %cond.true3332.if.end3418_crit_edge, label %if.else3395

cond.true3332.if.end3418_crit_edge:               ; preds = %cond.true3332
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3418

if.else3395:                                      ; preds = %cond.true3332
  %2028 = add nsw i32 %and3354, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2028)
  %2029 = icmp ult i32 %2028, 1536
  br i1 %2029, label %if.then3397, label %if.else3401

if.then3397:                                      ; preds = %if.else3395
  call void @__sanitizer_cov_trace_pc() #9
  %add3400 = add nuw nsw i32 %and3354, 67584
  br label %if.end3418

if.else3401:                                      ; preds = %if.else3395
  br i1 %2025, label %if.else3401.if.end3418_crit_edge, label %if.else3407

if.else3401.if.end3418_crit_edge:                 ; preds = %if.else3401
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3418

if.else3407:                                      ; preds = %if.else3401
  call void @__sanitizer_cov_trace_pc() #9
  %add3412 = add nsw i32 %and3354, -98304
  %spec.select74 = select i1 %2027, i32 %add3412, i32 %and3354
  br label %if.end3418

if.end3418:                                       ; preds = %if.else3407, %if.else3401.if.end3418_crit_edge, %if.then3397, %cond.true3332.if.end3418_crit_edge
  %internal_reg_offset3342.0 = phi i32 [ %add3400, %if.then3397 ], [ %spec.select74, %if.else3407 ], [ %2022, %cond.true3332.if.end3418_crit_edge ], [ %2024, %if.else3401.if.end3418_crit_edge ]
  %2030 = shl i32 %internal_reg_offset3342.0, 14
  %shl3421 = and i32 %2030, -65536
  %or3422 = or i32 %shl3421, 1
  tail call void %2017(ptr noundef %adev, i32 noundef %add3341, i32 noundef %or3422, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3607

cond.false3423:                                   ; preds = %land.lhs.true3326.cond.false3423_crit_edge, %land.lhs.true3321.cond.false3423_crit_edge, %cond.end3316.cond.false3423_crit_edge
  %2031 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2031)
  %2032 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3427 = getelementptr i32, ptr %2032, i32 1
  %2033 = ptrtoint ptr %arrayidx3427 to i32
  call void @__asan_load4_noabort(i32 %2033)
  %2034 = load i32, ptr %arrayidx3427, align 4
  %add3428 = add i32 %2034, 17
  %add3439 = shl i32 %2034, 2
  %shl3440 = add i32 %add3439, 792
  %and3441 = and i32 %shl3440, 1048572
  %2035 = add nsw i32 %and3441, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2035)
  %2036 = icmp ult i32 %2035, 9728
  %2037 = add nsw i32 %and3441, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2037)
  %2038 = icmp ult i32 %2037, 9728
  %2039 = add nsw i32 %and3441, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2039)
  %2040 = icmp ult i32 %2039, 1536
  br i1 %2036, label %cond.false3423.if.end3505_crit_edge, label %if.else3482

cond.false3423.if.end3505_crit_edge:              ; preds = %cond.false3423
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3505

if.else3482:                                      ; preds = %cond.false3423
  %2041 = add nsw i32 %and3441, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2041)
  %2042 = icmp ult i32 %2041, 1536
  br i1 %2042, label %if.then3484, label %if.else3488

if.then3484:                                      ; preds = %if.else3482
  call void @__sanitizer_cov_trace_pc() #9
  %add3487 = add nuw nsw i32 %and3441, 67584
  br label %if.end3505

if.else3488:                                      ; preds = %if.else3482
  br i1 %2038, label %if.else3488.if.end3505_crit_edge, label %if.else3494

if.else3488.if.end3505_crit_edge:                 ; preds = %if.else3488
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3505

if.else3494:                                      ; preds = %if.else3488
  call void @__sanitizer_cov_trace_pc() #9
  %add3499 = add nsw i32 %and3441, -98304
  %spec.select75 = select i1 %2040, i32 %add3499, i32 %and3441
  br label %if.end3505

if.end3505:                                       ; preds = %if.else3494, %if.else3488.if.end3505_crit_edge, %if.then3484, %cond.false3423.if.end3505_crit_edge
  %internal_reg_offset3429.0 = phi i32 [ %add3487, %if.then3484 ], [ %spec.select75, %if.else3494 ], [ %2035, %cond.false3423.if.end3505_crit_edge ], [ %2037, %if.else3488.if.end3505_crit_edge ]
  %2043 = shl i32 %internal_reg_offset3429.0, 14
  %shl3508 = and i32 %2043, -65536
  %or3509 = or i32 %shl3508, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3428, i32 noundef %or3509, i32 noundef 0) #7
  br label %if.then3607

if.else3511:                                      ; preds = %if.else3255, %if.else3249.if.else3511_crit_edge, %if.then3245, %if.else3189.if.else3511_crit_edge
  %internal_reg_offset3190.0 = phi i32 [ %add3248, %if.then3245 ], [ %spec.select73, %if.else3255 ], [ %1990, %if.else3189.if.else3511_crit_edge ], [ %1992, %if.else3249.if.else3511_crit_edge ]
  %shr3268 = lshr i32 %internal_reg_offset3190.0, 2
  %2044 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2044)
  %2045 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3273 = getelementptr i32, ptr %2045, i32 1
  store ptr %incdec.ptr3273, ptr %dpg_sram_curr_addr3430.i, align 8
  %2046 = ptrtoint ptr %2045 to i32
  call void @__asan_store4_noabort(i32 %2046)
  store i32 %shr3268, ptr %2045, align 4
  %2047 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3278 = getelementptr i32, ptr %2047, i32 1
  store ptr %incdec.ptr3278, ptr %dpg_sram_curr_addr3430.i, align 8
  %2048 = ptrtoint ptr %2047 to i32
  call void @__asan_store4_noabort(i32 %2048)
  store i32 0, ptr %2047, align 4
  %2049 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2049)
  %2050 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3521 = getelementptr i32, ptr %2050, i32 1
  %2051 = ptrtoint ptr %arrayidx3521 to i32
  call void @__asan_load4_noabort(i32 %2051)
  %2052 = load i32, ptr %arrayidx3521, align 4
  %add3522 = shl i32 %2052, 2
  %shl3523 = add i32 %add3522, 792
  %and3524 = and i32 %shl3523, 1048572
  %2053 = add nsw i32 %and3524, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2053)
  %2054 = icmp ult i32 %2053, 9728
  %2055 = add nsw i32 %and3524, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2055)
  %2056 = icmp ult i32 %2055, 9728
  %2057 = add nsw i32 %and3524, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2057)
  %2058 = icmp ult i32 %2057, 1536
  br i1 %2054, label %if.else3511.if.else3834_crit_edge, label %if.else3565

if.else3511.if.else3834_crit_edge:                ; preds = %if.else3511
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3834

if.else3565:                                      ; preds = %if.else3511
  %2059 = add nsw i32 %and3524, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2059)
  %2060 = icmp ult i32 %2059, 1536
  br i1 %2060, label %if.then3567, label %if.else3571

if.then3567:                                      ; preds = %if.else3565
  call void @__sanitizer_cov_trace_pc() #9
  %add3570 = add nuw nsw i32 %and3524, 67584
  br label %if.else3834

if.else3571:                                      ; preds = %if.else3565
  br i1 %2056, label %if.else3571.if.else3834_crit_edge, label %if.else3577

if.else3571.if.else3834_crit_edge:                ; preds = %if.else3571
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else3834

if.else3577:                                      ; preds = %if.else3571
  call void @__sanitizer_cov_trace_pc() #9
  %add3582 = add nsw i32 %and3524, -98304
  %spec.select76 = select i1 %2058, i32 %add3582, i32 %and3524
  br label %if.else3834

if.then3607:                                      ; preds = %if.end3505, %if.end3418
  %2061 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2061)
  %2062 = load i32, ptr %virt, align 8
  %and3610 = and i32 %2062, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3610)
  %tobool3611.not = icmp eq i32 %and3610, 0
  br i1 %tobool3611.not, label %if.then3607.cond.false3633_crit_edge, label %land.lhs.true3612

if.then3607.cond.false3633_crit_edge:             ; preds = %if.then3607
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3633

land.lhs.true3612:                                ; preds = %if.then3607
  %funcs3615 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2063 = ptrtoint ptr %funcs3615 to i32
  call void @__asan_load4_noabort(i32 %2063)
  %2064 = load ptr, ptr %funcs3615, align 4
  %tobool3616.not = icmp eq ptr %2064, null
  br i1 %tobool3616.not, label %land.lhs.true3612.cond.false3633_crit_edge, label %land.lhs.true3617

land.lhs.true3612.cond.false3633_crit_edge:       ; preds = %land.lhs.true3612
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3633

land.lhs.true3617:                                ; preds = %land.lhs.true3612
  %sriov_wreg3621 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2064, i32 0, i32 12
  %2065 = ptrtoint ptr %sriov_wreg3621 to i32
  call void @__asan_load4_noabort(i32 %2065)
  %2066 = load ptr, ptr %sriov_wreg3621, align 4
  %tobool3622.not = icmp eq ptr %2066, null
  br i1 %tobool3622.not, label %land.lhs.true3617.cond.false3633_crit_edge, label %cond.true3623

land.lhs.true3617.cond.false3633_crit_edge:       ; preds = %land.lhs.true3617
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3633

cond.true3623:                                    ; preds = %land.lhs.true3617
  call void @__sanitizer_cov_trace_pc() #9
  %2067 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2067)
  %2068 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3631 = getelementptr i32, ptr %2068, i32 1
  %2069 = ptrtoint ptr %arrayidx3631 to i32
  call void @__asan_load4_noabort(i32 %2069)
  %2070 = load i32, ptr %arrayidx3631, align 4
  %add3632 = add i32 %2070, 18
  tail call void %2066(ptr noundef %adev, i32 noundef %add3632, i32 noundef 267387392, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3639

cond.false3633:                                   ; preds = %land.lhs.true3617.cond.false3633_crit_edge, %land.lhs.true3612.cond.false3633_crit_edge, %if.then3607.cond.false3633_crit_edge
  %2071 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2071)
  %2072 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3637 = getelementptr i32, ptr %2072, i32 1
  %2073 = ptrtoint ptr %arrayidx3637 to i32
  call void @__asan_load4_noabort(i32 %2073)
  %2074 = load i32, ptr %arrayidx3637, align 4
  %add3638 = add i32 %2074, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3638, i32 noundef 267387392, i32 noundef 0) #7
  br label %cond.end3639

cond.end3639:                                     ; preds = %cond.false3633, %cond.true3623
  %2075 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2075)
  %2076 = load i32, ptr %virt, align 8
  %and3642 = and i32 %2076, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3642)
  %tobool3643.not = icmp eq i32 %and3642, 0
  br i1 %tobool3643.not, label %cond.end3639.cond.false3746_crit_edge, label %land.lhs.true3644

cond.end3639.cond.false3746_crit_edge:            ; preds = %cond.end3639
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3746

land.lhs.true3644:                                ; preds = %cond.end3639
  %funcs3647 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2077 = ptrtoint ptr %funcs3647 to i32
  call void @__asan_load4_noabort(i32 %2077)
  %2078 = load ptr, ptr %funcs3647, align 4
  %tobool3648.not = icmp eq ptr %2078, null
  br i1 %tobool3648.not, label %land.lhs.true3644.cond.false3746_crit_edge, label %land.lhs.true3649

land.lhs.true3644.cond.false3746_crit_edge:       ; preds = %land.lhs.true3644
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3746

land.lhs.true3649:                                ; preds = %land.lhs.true3644
  %sriov_wreg3653 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2078, i32 0, i32 12
  %2079 = ptrtoint ptr %sriov_wreg3653 to i32
  call void @__asan_load4_noabort(i32 %2079)
  %2080 = load ptr, ptr %sriov_wreg3653, align 4
  %tobool3654.not = icmp eq ptr %2080, null
  br i1 %tobool3654.not, label %land.lhs.true3649.cond.false3746_crit_edge, label %cond.true3655

land.lhs.true3649.cond.false3746_crit_edge:       ; preds = %land.lhs.true3649
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3746

cond.true3655:                                    ; preds = %land.lhs.true3649
  %2081 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2081)
  %2082 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3663 = getelementptr i32, ptr %2082, i32 1
  %2083 = ptrtoint ptr %arrayidx3663 to i32
  call void @__asan_load4_noabort(i32 %2083)
  %2084 = load i32, ptr %arrayidx3663, align 4
  %add3664 = add i32 %2084, 17
  %add3675 = shl i32 %2084, 2
  %shl3676 = add i32 %add3675, 1368
  %and3677 = and i32 %shl3676, 1048572
  %2085 = add nsw i32 %and3677, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2085)
  %2086 = icmp ult i32 %2085, 9728
  %2087 = add nsw i32 %and3677, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2087)
  %2088 = icmp ult i32 %2087, 9728
  %2089 = add nsw i32 %and3677, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2089)
  %2090 = icmp ult i32 %2089, 1536
  br i1 %2086, label %cond.true3655.if.end3741_crit_edge, label %if.else3718

cond.true3655.if.end3741_crit_edge:               ; preds = %cond.true3655
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3741

if.else3718:                                      ; preds = %cond.true3655
  %2091 = add nsw i32 %and3677, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2091)
  %2092 = icmp ult i32 %2091, 1536
  br i1 %2092, label %if.then3720, label %if.else3724

if.then3720:                                      ; preds = %if.else3718
  call void @__sanitizer_cov_trace_pc() #9
  %add3723 = add nuw nsw i32 %and3677, 67584
  br label %if.end3741

if.else3724:                                      ; preds = %if.else3718
  br i1 %2088, label %if.else3724.if.end3741_crit_edge, label %if.else3730

if.else3724.if.end3741_crit_edge:                 ; preds = %if.else3724
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3741

if.else3730:                                      ; preds = %if.else3724
  call void @__sanitizer_cov_trace_pc() #9
  %add3735 = add nsw i32 %and3677, -98304
  %spec.select77 = select i1 %2090, i32 %add3735, i32 %and3677
  br label %if.end3741

if.end3741:                                       ; preds = %if.else3730, %if.else3724.if.end3741_crit_edge, %if.then3720, %cond.true3655.if.end3741_crit_edge
  %internal_reg_offset3665.0 = phi i32 [ %add3723, %if.then3720 ], [ %spec.select77, %if.else3730 ], [ %2085, %cond.true3655.if.end3741_crit_edge ], [ %2087, %if.else3724.if.end3741_crit_edge ]
  %2093 = shl i32 %internal_reg_offset3665.0, 14
  %shl3744 = and i32 %2093, -65536
  %or3745 = or i32 %shl3744, 1
  tail call void %2080(ptr noundef %adev, i32 noundef %add3664, i32 noundef %or3745, i32 noundef 0, i32 noundef 16) #7
  br label %if.then3929

cond.false3746:                                   ; preds = %land.lhs.true3649.cond.false3746_crit_edge, %land.lhs.true3644.cond.false3746_crit_edge, %cond.end3639.cond.false3746_crit_edge
  %2094 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2094)
  %2095 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3750 = getelementptr i32, ptr %2095, i32 1
  %2096 = ptrtoint ptr %arrayidx3750 to i32
  call void @__asan_load4_noabort(i32 %2096)
  %2097 = load i32, ptr %arrayidx3750, align 4
  %add3751 = add i32 %2097, 17
  %add3762 = shl i32 %2097, 2
  %shl3763 = add i32 %add3762, 1368
  %and3764 = and i32 %shl3763, 1048572
  %2098 = add nsw i32 %and3764, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2098)
  %2099 = icmp ult i32 %2098, 9728
  %2100 = add nsw i32 %and3764, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2100)
  %2101 = icmp ult i32 %2100, 9728
  %2102 = add nsw i32 %and3764, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2102)
  %2103 = icmp ult i32 %2102, 1536
  br i1 %2099, label %cond.false3746.if.end3828_crit_edge, label %if.else3805

cond.false3746.if.end3828_crit_edge:              ; preds = %cond.false3746
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3828

if.else3805:                                      ; preds = %cond.false3746
  %2104 = add nsw i32 %and3764, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2104)
  %2105 = icmp ult i32 %2104, 1536
  br i1 %2105, label %if.then3807, label %if.else3811

if.then3807:                                      ; preds = %if.else3805
  call void @__sanitizer_cov_trace_pc() #9
  %add3810 = add nuw nsw i32 %and3764, 67584
  br label %if.end3828

if.else3811:                                      ; preds = %if.else3805
  br i1 %2101, label %if.else3811.if.end3828_crit_edge, label %if.else3817

if.else3811.if.end3828_crit_edge:                 ; preds = %if.else3811
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end3828

if.else3817:                                      ; preds = %if.else3811
  call void @__sanitizer_cov_trace_pc() #9
  %add3822 = add nsw i32 %and3764, -98304
  %spec.select78 = select i1 %2103, i32 %add3822, i32 %and3764
  br label %if.end3828

if.end3828:                                       ; preds = %if.else3817, %if.else3811.if.end3828_crit_edge, %if.then3807, %cond.false3746.if.end3828_crit_edge
  %internal_reg_offset3752.0 = phi i32 [ %add3810, %if.then3807 ], [ %spec.select78, %if.else3817 ], [ %2098, %cond.false3746.if.end3828_crit_edge ], [ %2100, %if.else3811.if.end3828_crit_edge ]
  %2106 = shl i32 %internal_reg_offset3752.0, 14
  %shl3831 = and i32 %2106, -65536
  %or3832 = or i32 %shl3831, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3751, i32 noundef %or3832, i32 noundef 0) #7
  br label %if.then3929

if.else3834:                                      ; preds = %if.else3577, %if.else3571.if.else3834_crit_edge, %if.then3567, %if.else3511.if.else3834_crit_edge
  %internal_reg_offset3512.0 = phi i32 [ %add3570, %if.then3567 ], [ %spec.select76, %if.else3577 ], [ %2053, %if.else3511.if.else3834_crit_edge ], [ %2055, %if.else3571.if.else3834_crit_edge ]
  %shr3590 = lshr i32 %internal_reg_offset3512.0, 2
  %2107 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2107)
  %2108 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3595 = getelementptr i32, ptr %2108, i32 1
  store ptr %incdec.ptr3595, ptr %dpg_sram_curr_addr3430.i, align 8
  %2109 = ptrtoint ptr %2108 to i32
  call void @__asan_store4_noabort(i32 %2109)
  store i32 %shr3590, ptr %2108, align 4
  %2110 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3600 = getelementptr i32, ptr %2110, i32 1
  store ptr %incdec.ptr3600, ptr %dpg_sram_curr_addr3430.i, align 8
  %2111 = ptrtoint ptr %2110 to i32
  call void @__asan_store4_noabort(i32 %2111)
  store i32 0, ptr %2110, align 4
  %2112 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2112)
  %2113 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3844 = getelementptr i32, ptr %2113, i32 1
  %2114 = ptrtoint ptr %arrayidx3844 to i32
  call void @__asan_load4_noabort(i32 %2114)
  %2115 = load i32, ptr %arrayidx3844, align 4
  %add3845 = shl i32 %2115, 2
  %shl3846 = add i32 %add3845, 1368
  %and3847 = and i32 %shl3846, 1048572
  %2116 = add nsw i32 %and3847, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2116)
  %2117 = icmp ult i32 %2116, 9728
  %2118 = add nsw i32 %and3847, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2118)
  %2119 = icmp ult i32 %2118, 9728
  %2120 = add nsw i32 %and3847, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2120)
  %2121 = icmp ult i32 %2120, 1536
  br i1 %2117, label %if.else3834.if.else4156_crit_edge, label %if.else3888

if.else3834.if.else4156_crit_edge:                ; preds = %if.else3834
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4156

if.else3888:                                      ; preds = %if.else3834
  %2122 = add nsw i32 %and3847, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2122)
  %2123 = icmp ult i32 %2122, 1536
  br i1 %2123, label %if.then3890, label %if.else3894

if.then3890:                                      ; preds = %if.else3888
  call void @__sanitizer_cov_trace_pc() #9
  %add3893 = add nuw nsw i32 %and3847, 67584
  br label %if.else4156

if.else3894:                                      ; preds = %if.else3888
  br i1 %2119, label %if.else3894.if.else4156_crit_edge, label %if.else3900

if.else3894.if.else4156_crit_edge:                ; preds = %if.else3894
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4156

if.else3900:                                      ; preds = %if.else3894
  call void @__sanitizer_cov_trace_pc() #9
  %add3905 = add nsw i32 %and3847, -98304
  %spec.select79 = select i1 %2121, i32 %add3905, i32 %and3847
  br label %if.else4156

if.then3929:                                      ; preds = %if.end3828, %if.end3741
  %2124 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2124)
  %2125 = load i32, ptr %virt, align 8
  %and3932 = and i32 %2125, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3932)
  %tobool3933.not = icmp eq i32 %and3932, 0
  br i1 %tobool3933.not, label %if.then3929.cond.false3955_crit_edge, label %land.lhs.true3934

if.then3929.cond.false3955_crit_edge:             ; preds = %if.then3929
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3955

land.lhs.true3934:                                ; preds = %if.then3929
  %funcs3937 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2126 = ptrtoint ptr %funcs3937 to i32
  call void @__asan_load4_noabort(i32 %2126)
  %2127 = load ptr, ptr %funcs3937, align 4
  %tobool3938.not = icmp eq ptr %2127, null
  br i1 %tobool3938.not, label %land.lhs.true3934.cond.false3955_crit_edge, label %land.lhs.true3939

land.lhs.true3934.cond.false3955_crit_edge:       ; preds = %land.lhs.true3934
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3955

land.lhs.true3939:                                ; preds = %land.lhs.true3934
  %sriov_wreg3943 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2127, i32 0, i32 12
  %2128 = ptrtoint ptr %sriov_wreg3943 to i32
  call void @__asan_load4_noabort(i32 %2128)
  %2129 = load ptr, ptr %sriov_wreg3943, align 4
  %tobool3944.not = icmp eq ptr %2129, null
  br i1 %tobool3944.not, label %land.lhs.true3939.cond.false3955_crit_edge, label %cond.true3945

land.lhs.true3939.cond.false3955_crit_edge:       ; preds = %land.lhs.true3939
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false3955

cond.true3945:                                    ; preds = %land.lhs.true3939
  call void @__sanitizer_cov_trace_pc() #9
  %2130 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2130)
  %2131 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3953 = getelementptr i32, ptr %2131, i32 1
  %2132 = ptrtoint ptr %arrayidx3953 to i32
  call void @__asan_load4_noabort(i32 %2132)
  %2133 = load i32, ptr %arrayidx3953, align 4
  %add3954 = add i32 %2133, 18
  tail call void %2129(ptr noundef %adev, i32 noundef %add3954, i32 noundef 2, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end3961

cond.false3955:                                   ; preds = %land.lhs.true3939.cond.false3955_crit_edge, %land.lhs.true3934.cond.false3955_crit_edge, %if.then3929.cond.false3955_crit_edge
  %2134 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2134)
  %2135 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3959 = getelementptr i32, ptr %2135, i32 1
  %2136 = ptrtoint ptr %arrayidx3959 to i32
  call void @__asan_load4_noabort(i32 %2136)
  %2137 = load i32, ptr %arrayidx3959, align 4
  %add3960 = add i32 %2137, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add3960, i32 noundef 2, i32 noundef 0) #7
  br label %cond.end3961

cond.end3961:                                     ; preds = %cond.false3955, %cond.true3945
  %2138 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2138)
  %2139 = load i32, ptr %virt, align 8
  %and3964 = and i32 %2139, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3964)
  %tobool3965.not = icmp eq i32 %and3964, 0
  br i1 %tobool3965.not, label %cond.end3961.cond.false4068_crit_edge, label %land.lhs.true3966

cond.end3961.cond.false4068_crit_edge:            ; preds = %cond.end3961
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4068

land.lhs.true3966:                                ; preds = %cond.end3961
  %funcs3969 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2140 = ptrtoint ptr %funcs3969 to i32
  call void @__asan_load4_noabort(i32 %2140)
  %2141 = load ptr, ptr %funcs3969, align 4
  %tobool3970.not = icmp eq ptr %2141, null
  br i1 %tobool3970.not, label %land.lhs.true3966.cond.false4068_crit_edge, label %land.lhs.true3971

land.lhs.true3966.cond.false4068_crit_edge:       ; preds = %land.lhs.true3966
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4068

land.lhs.true3971:                                ; preds = %land.lhs.true3966
  %sriov_wreg3975 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2141, i32 0, i32 12
  %2142 = ptrtoint ptr %sriov_wreg3975 to i32
  call void @__asan_load4_noabort(i32 %2142)
  %2143 = load ptr, ptr %sriov_wreg3975, align 4
  %tobool3976.not = icmp eq ptr %2143, null
  br i1 %tobool3976.not, label %land.lhs.true3971.cond.false4068_crit_edge, label %cond.true3977

land.lhs.true3971.cond.false4068_crit_edge:       ; preds = %land.lhs.true3971
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4068

cond.true3977:                                    ; preds = %land.lhs.true3971
  %2144 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2144)
  %2145 = load ptr, ptr %arrayidx2, align 4
  %arrayidx3985 = getelementptr i32, ptr %2145, i32 1
  %2146 = ptrtoint ptr %arrayidx3985 to i32
  call void @__asan_load4_noabort(i32 %2146)
  %2147 = load i32, ptr %arrayidx3985, align 4
  %add3986 = add i32 %2147, 17
  %add3997 = shl i32 %2147, 2
  %shl3998 = add i32 %add3997, 644
  %and3999 = and i32 %shl3998, 1048572
  %2148 = add nsw i32 %and3999, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2148)
  %2149 = icmp ult i32 %2148, 9728
  %2150 = add nsw i32 %and3999, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2150)
  %2151 = icmp ult i32 %2150, 9728
  %2152 = add nsw i32 %and3999, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2152)
  %2153 = icmp ult i32 %2152, 1536
  br i1 %2149, label %cond.true3977.if.end4063_crit_edge, label %if.else4040

cond.true3977.if.end4063_crit_edge:               ; preds = %cond.true3977
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4063

if.else4040:                                      ; preds = %cond.true3977
  %2154 = add nsw i32 %and3999, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2154)
  %2155 = icmp ult i32 %2154, 1536
  br i1 %2155, label %if.then4042, label %if.else4046

if.then4042:                                      ; preds = %if.else4040
  call void @__sanitizer_cov_trace_pc() #9
  %add4045 = add nuw nsw i32 %and3999, 67584
  br label %if.end4063

if.else4046:                                      ; preds = %if.else4040
  br i1 %2151, label %if.else4046.if.end4063_crit_edge, label %if.else4052

if.else4046.if.end4063_crit_edge:                 ; preds = %if.else4046
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4063

if.else4052:                                      ; preds = %if.else4046
  call void @__sanitizer_cov_trace_pc() #9
  %add4057 = add nsw i32 %and3999, -98304
  %spec.select80 = select i1 %2153, i32 %add4057, i32 %and3999
  br label %if.end4063

if.end4063:                                       ; preds = %if.else4052, %if.else4046.if.end4063_crit_edge, %if.then4042, %cond.true3977.if.end4063_crit_edge
  %internal_reg_offset3987.0 = phi i32 [ %add4045, %if.then4042 ], [ %spec.select80, %if.else4052 ], [ %2148, %cond.true3977.if.end4063_crit_edge ], [ %2150, %if.else4046.if.end4063_crit_edge ]
  %2156 = shl i32 %internal_reg_offset3987.0, 14
  %shl4066 = and i32 %2156, -65536
  %or4067 = or i32 %shl4066, 1
  tail call void %2143(ptr noundef %adev, i32 noundef %add3986, i32 noundef %or4067, i32 noundef 0, i32 noundef 16) #7
  br label %if.then4251

cond.false4068:                                   ; preds = %land.lhs.true3971.cond.false4068_crit_edge, %land.lhs.true3966.cond.false4068_crit_edge, %cond.end3961.cond.false4068_crit_edge
  %2157 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2157)
  %2158 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4072 = getelementptr i32, ptr %2158, i32 1
  %2159 = ptrtoint ptr %arrayidx4072 to i32
  call void @__asan_load4_noabort(i32 %2159)
  %2160 = load i32, ptr %arrayidx4072, align 4
  %add4073 = add i32 %2160, 17
  %add4084 = shl i32 %2160, 2
  %shl4085 = add i32 %add4084, 644
  %and4086 = and i32 %shl4085, 1048572
  %2161 = add nsw i32 %and4086, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2161)
  %2162 = icmp ult i32 %2161, 9728
  %2163 = add nsw i32 %and4086, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2163)
  %2164 = icmp ult i32 %2163, 9728
  %2165 = add nsw i32 %and4086, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2165)
  %2166 = icmp ult i32 %2165, 1536
  br i1 %2162, label %cond.false4068.if.end4150_crit_edge, label %if.else4127

cond.false4068.if.end4150_crit_edge:              ; preds = %cond.false4068
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4150

if.else4127:                                      ; preds = %cond.false4068
  %2167 = add nsw i32 %and4086, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2167)
  %2168 = icmp ult i32 %2167, 1536
  br i1 %2168, label %if.then4129, label %if.else4133

if.then4129:                                      ; preds = %if.else4127
  call void @__sanitizer_cov_trace_pc() #9
  %add4132 = add nuw nsw i32 %and4086, 67584
  br label %if.end4150

if.else4133:                                      ; preds = %if.else4127
  br i1 %2164, label %if.else4133.if.end4150_crit_edge, label %if.else4139

if.else4133.if.end4150_crit_edge:                 ; preds = %if.else4133
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4150

if.else4139:                                      ; preds = %if.else4133
  call void @__sanitizer_cov_trace_pc() #9
  %add4144 = add nsw i32 %and4086, -98304
  %spec.select81 = select i1 %2166, i32 %add4144, i32 %and4086
  br label %if.end4150

if.end4150:                                       ; preds = %if.else4139, %if.else4133.if.end4150_crit_edge, %if.then4129, %cond.false4068.if.end4150_crit_edge
  %internal_reg_offset4074.0 = phi i32 [ %add4132, %if.then4129 ], [ %spec.select81, %if.else4139 ], [ %2161, %cond.false4068.if.end4150_crit_edge ], [ %2163, %if.else4133.if.end4150_crit_edge ]
  %2169 = shl i32 %internal_reg_offset4074.0, 14
  %shl4153 = and i32 %2169, -65536
  %or4154 = or i32 %shl4153, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4073, i32 noundef %or4154, i32 noundef 0) #7
  br label %if.then4251

if.else4156:                                      ; preds = %if.else3900, %if.else3894.if.else4156_crit_edge, %if.then3890, %if.else3834.if.else4156_crit_edge
  %internal_reg_offset3835.0 = phi i32 [ %add3893, %if.then3890 ], [ %spec.select79, %if.else3900 ], [ %2116, %if.else3834.if.else4156_crit_edge ], [ %2118, %if.else3894.if.else4156_crit_edge ]
  %shr3913 = lshr i32 %internal_reg_offset3835.0, 2
  %2170 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2170)
  %2171 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3918 = getelementptr i32, ptr %2171, i32 1
  store ptr %incdec.ptr3918, ptr %dpg_sram_curr_addr3430.i, align 8
  %2172 = ptrtoint ptr %2171 to i32
  call void @__asan_store4_noabort(i32 %2172)
  store i32 %shr3913, ptr %2171, align 4
  %2173 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr3923 = getelementptr i32, ptr %2173, i32 1
  store ptr %incdec.ptr3923, ptr %dpg_sram_curr_addr3430.i, align 8
  %2174 = ptrtoint ptr %2173 to i32
  call void @__asan_store4_noabort(i32 %2174)
  store i32 267387392, ptr %2173, align 4
  %2175 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2175)
  %2176 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4166 = getelementptr i32, ptr %2176, i32 1
  %2177 = ptrtoint ptr %arrayidx4166 to i32
  call void @__asan_load4_noabort(i32 %2177)
  %2178 = load i32, ptr %arrayidx4166, align 4
  %add4167 = shl i32 %2178, 2
  %shl4168 = add i32 %add4167, 644
  %and4169 = and i32 %shl4168, 1048572
  %2179 = add nsw i32 %and4169, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2179)
  %2180 = icmp ult i32 %2179, 9728
  %2181 = add nsw i32 %and4169, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2181)
  %2182 = icmp ult i32 %2181, 9728
  %2183 = add nsw i32 %and4169, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2183)
  %2184 = icmp ult i32 %2183, 1536
  br i1 %2180, label %if.else4156.if.else4478_crit_edge, label %if.else4210

if.else4156.if.else4478_crit_edge:                ; preds = %if.else4156
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4478

if.else4210:                                      ; preds = %if.else4156
  %2185 = add nsw i32 %and4169, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2185)
  %2186 = icmp ult i32 %2185, 1536
  br i1 %2186, label %if.then4212, label %if.else4216

if.then4212:                                      ; preds = %if.else4210
  call void @__sanitizer_cov_trace_pc() #9
  %add4215 = add nuw nsw i32 %and4169, 67584
  br label %if.else4478

if.else4216:                                      ; preds = %if.else4210
  br i1 %2182, label %if.else4216.if.else4478_crit_edge, label %if.else4222

if.else4216.if.else4478_crit_edge:                ; preds = %if.else4216
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else4478

if.else4222:                                      ; preds = %if.else4216
  call void @__sanitizer_cov_trace_pc() #9
  %add4227 = add nsw i32 %and4169, -98304
  %spec.select82 = select i1 %2184, i32 %add4227, i32 %and4169
  br label %if.else4478

if.then4251:                                      ; preds = %if.end4150, %if.end4063
  %2187 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2187)
  %2188 = load i32, ptr %virt, align 8
  %and4254 = and i32 %2188, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4254)
  %tobool4255.not = icmp eq i32 %and4254, 0
  br i1 %tobool4255.not, label %if.then4251.cond.false4277_crit_edge, label %land.lhs.true4256

if.then4251.cond.false4277_crit_edge:             ; preds = %if.then4251
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4277

land.lhs.true4256:                                ; preds = %if.then4251
  %funcs4259 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2189 = ptrtoint ptr %funcs4259 to i32
  call void @__asan_load4_noabort(i32 %2189)
  %2190 = load ptr, ptr %funcs4259, align 4
  %tobool4260.not = icmp eq ptr %2190, null
  br i1 %tobool4260.not, label %land.lhs.true4256.cond.false4277_crit_edge, label %land.lhs.true4261

land.lhs.true4256.cond.false4277_crit_edge:       ; preds = %land.lhs.true4256
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4277

land.lhs.true4261:                                ; preds = %land.lhs.true4256
  %sriov_wreg4265 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2190, i32 0, i32 12
  %2191 = ptrtoint ptr %sriov_wreg4265 to i32
  call void @__asan_load4_noabort(i32 %2191)
  %2192 = load ptr, ptr %sriov_wreg4265, align 4
  %tobool4266.not = icmp eq ptr %2192, null
  br i1 %tobool4266.not, label %land.lhs.true4261.cond.false4277_crit_edge, label %cond.true4267

land.lhs.true4261.cond.false4277_crit_edge:       ; preds = %land.lhs.true4261
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4277

cond.true4267:                                    ; preds = %land.lhs.true4261
  call void @__sanitizer_cov_trace_pc() #9
  %2193 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2193)
  %2194 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4275 = getelementptr i32, ptr %2194, i32 1
  %2195 = ptrtoint ptr %arrayidx4275 to i32
  call void @__asan_load4_noabort(i32 %2195)
  %2196 = load i32, ptr %arrayidx4275, align 4
  %add4276 = add i32 %2196, 18
  tail call void %2192(ptr noundef %adev, i32 noundef %add4276, i32 noundef 267387392, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4283

cond.false4277:                                   ; preds = %land.lhs.true4261.cond.false4277_crit_edge, %land.lhs.true4256.cond.false4277_crit_edge, %if.then4251.cond.false4277_crit_edge
  %2197 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2197)
  %2198 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4281 = getelementptr i32, ptr %2198, i32 1
  %2199 = ptrtoint ptr %arrayidx4281 to i32
  call void @__asan_load4_noabort(i32 %2199)
  %2200 = load i32, ptr %arrayidx4281, align 4
  %add4282 = add i32 %2200, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4282, i32 noundef 267387392, i32 noundef 0) #7
  br label %cond.end4283

cond.end4283:                                     ; preds = %cond.false4277, %cond.true4267
  %2201 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2201)
  %2202 = load i32, ptr %virt, align 8
  %and4286 = and i32 %2202, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4286)
  %tobool4287.not = icmp eq i32 %and4286, 0
  br i1 %tobool4287.not, label %cond.end4283.cond.false4390_crit_edge, label %land.lhs.true4288

cond.end4283.cond.false4390_crit_edge:            ; preds = %cond.end4283
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4390

land.lhs.true4288:                                ; preds = %cond.end4283
  %funcs4291 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2203 = ptrtoint ptr %funcs4291 to i32
  call void @__asan_load4_noabort(i32 %2203)
  %2204 = load ptr, ptr %funcs4291, align 4
  %tobool4292.not = icmp eq ptr %2204, null
  br i1 %tobool4292.not, label %land.lhs.true4288.cond.false4390_crit_edge, label %land.lhs.true4293

land.lhs.true4288.cond.false4390_crit_edge:       ; preds = %land.lhs.true4288
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4390

land.lhs.true4293:                                ; preds = %land.lhs.true4288
  %sriov_wreg4297 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2204, i32 0, i32 12
  %2205 = ptrtoint ptr %sriov_wreg4297 to i32
  call void @__asan_load4_noabort(i32 %2205)
  %2206 = load ptr, ptr %sriov_wreg4297, align 4
  %tobool4298.not = icmp eq ptr %2206, null
  br i1 %tobool4298.not, label %land.lhs.true4293.cond.false4390_crit_edge, label %cond.true4299

land.lhs.true4293.cond.false4390_crit_edge:       ; preds = %land.lhs.true4293
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4390

cond.true4299:                                    ; preds = %land.lhs.true4293
  %2207 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2207)
  %2208 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4307 = getelementptr i32, ptr %2208, i32 1
  %2209 = ptrtoint ptr %arrayidx4307 to i32
  call void @__asan_load4_noabort(i32 %2209)
  %2210 = load i32, ptr %arrayidx4307, align 4
  %add4308 = add i32 %2210, 17
  %add4319 = shl i32 %2210, 2
  %shl4320 = add i32 %add4319, 1368
  %and4321 = and i32 %shl4320, 1048572
  %2211 = add nsw i32 %and4321, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2211)
  %2212 = icmp ult i32 %2211, 9728
  %2213 = add nsw i32 %and4321, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2213)
  %2214 = icmp ult i32 %2213, 9728
  %2215 = add nsw i32 %and4321, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2215)
  %2216 = icmp ult i32 %2215, 1536
  br i1 %2212, label %cond.true4299.if.end4385_crit_edge, label %if.else4362

cond.true4299.if.end4385_crit_edge:               ; preds = %cond.true4299
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4385

if.else4362:                                      ; preds = %cond.true4299
  %2217 = add nsw i32 %and4321, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2217)
  %2218 = icmp ult i32 %2217, 1536
  br i1 %2218, label %if.then4364, label %if.else4368

if.then4364:                                      ; preds = %if.else4362
  call void @__sanitizer_cov_trace_pc() #9
  %add4367 = add nuw nsw i32 %and4321, 67584
  br label %if.end4385

if.else4368:                                      ; preds = %if.else4362
  br i1 %2214, label %if.else4368.if.end4385_crit_edge, label %if.else4374

if.else4368.if.end4385_crit_edge:                 ; preds = %if.else4368
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4385

if.else4374:                                      ; preds = %if.else4368
  call void @__sanitizer_cov_trace_pc() #9
  %add4379 = add nsw i32 %and4321, -98304
  %spec.select83 = select i1 %2216, i32 %add4379, i32 %and4321
  br label %if.end4385

if.end4385:                                       ; preds = %if.else4374, %if.else4368.if.end4385_crit_edge, %if.then4364, %cond.true4299.if.end4385_crit_edge
  %internal_reg_offset4309.0 = phi i32 [ %add4367, %if.then4364 ], [ %spec.select83, %if.else4374 ], [ %2211, %cond.true4299.if.end4385_crit_edge ], [ %2213, %if.else4368.if.end4385_crit_edge ]
  %2219 = shl i32 %internal_reg_offset4309.0, 14
  %shl4388 = and i32 %2219, -65536
  %or4389 = or i32 %shl4388, 1
  tail call void %2206(ptr noundef %adev, i32 noundef %add4308, i32 noundef %or4389, i32 noundef 0, i32 noundef 16) #7
  br label %if.end4586

cond.false4390:                                   ; preds = %land.lhs.true4293.cond.false4390_crit_edge, %land.lhs.true4288.cond.false4390_crit_edge, %cond.end4283.cond.false4390_crit_edge
  %2220 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2220)
  %2221 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4394 = getelementptr i32, ptr %2221, i32 1
  %2222 = ptrtoint ptr %arrayidx4394 to i32
  call void @__asan_load4_noabort(i32 %2222)
  %2223 = load i32, ptr %arrayidx4394, align 4
  %add4395 = add i32 %2223, 17
  %add4406 = shl i32 %2223, 2
  %shl4407 = add i32 %add4406, 1368
  %and4408 = and i32 %shl4407, 1048572
  %2224 = add nsw i32 %and4408, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2224)
  %2225 = icmp ult i32 %2224, 9728
  %2226 = add nsw i32 %and4408, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2226)
  %2227 = icmp ult i32 %2226, 9728
  %2228 = add nsw i32 %and4408, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2228)
  %2229 = icmp ult i32 %2228, 1536
  br i1 %2225, label %cond.false4390.if.end4472_crit_edge, label %if.else4449

cond.false4390.if.end4472_crit_edge:              ; preds = %cond.false4390
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4472

if.else4449:                                      ; preds = %cond.false4390
  %2230 = add nsw i32 %and4408, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2230)
  %2231 = icmp ult i32 %2230, 1536
  br i1 %2231, label %if.then4451, label %if.else4455

if.then4451:                                      ; preds = %if.else4449
  call void @__sanitizer_cov_trace_pc() #9
  %add4454 = add nuw nsw i32 %and4408, 67584
  br label %if.end4472

if.else4455:                                      ; preds = %if.else4449
  br i1 %2227, label %if.else4455.if.end4472_crit_edge, label %if.else4461

if.else4455.if.end4472_crit_edge:                 ; preds = %if.else4455
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end4472

if.else4461:                                      ; preds = %if.else4455
  call void @__sanitizer_cov_trace_pc() #9
  %add4466 = add nsw i32 %and4408, -98304
  %spec.select84 = select i1 %2229, i32 %add4466, i32 %and4408
  br label %if.end4472

if.end4472:                                       ; preds = %if.else4461, %if.else4455.if.end4472_crit_edge, %if.then4451, %cond.false4390.if.end4472_crit_edge
  %internal_reg_offset4396.0 = phi i32 [ %add4454, %if.then4451 ], [ %spec.select84, %if.else4461 ], [ %2224, %cond.false4390.if.end4472_crit_edge ], [ %2226, %if.else4455.if.end4472_crit_edge ]
  %2232 = shl i32 %internal_reg_offset4396.0, 14
  %shl4475 = and i32 %2232, -65536
  %or4476 = or i32 %shl4475, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4395, i32 noundef %or4476, i32 noundef 0) #7
  br label %if.end4586

if.else4478:                                      ; preds = %if.else4222, %if.else4216.if.else4478_crit_edge, %if.then4212, %if.else4156.if.else4478_crit_edge
  %internal_reg_offset4157.0 = phi i32 [ %add4215, %if.then4212 ], [ %spec.select82, %if.else4222 ], [ %2179, %if.else4156.if.else4478_crit_edge ], [ %2181, %if.else4216.if.else4478_crit_edge ]
  %shr4235 = lshr i32 %internal_reg_offset4157.0, 2
  %2233 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2233)
  %2234 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4240 = getelementptr i32, ptr %2234, i32 1
  store ptr %incdec.ptr4240, ptr %dpg_sram_curr_addr3430.i, align 8
  %2235 = ptrtoint ptr %2234 to i32
  call void @__asan_store4_noabort(i32 %2235)
  store i32 %shr4235, ptr %2234, align 4
  %2236 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4245 = getelementptr i32, ptr %2236, i32 1
  store ptr %incdec.ptr4245, ptr %dpg_sram_curr_addr3430.i, align 8
  %2237 = ptrtoint ptr %2236 to i32
  call void @__asan_store4_noabort(i32 %2237)
  store i32 2, ptr %2236, align 4
  %2238 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2238)
  %2239 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4488 = getelementptr i32, ptr %2239, i32 1
  %2240 = ptrtoint ptr %arrayidx4488 to i32
  call void @__asan_load4_noabort(i32 %2240)
  %2241 = load i32, ptr %arrayidx4488, align 4
  %add4489 = shl i32 %2241, 2
  %shl4490 = add i32 %add4489, 1368
  %and4491 = and i32 %shl4490, 1048572
  %2242 = add nsw i32 %and4491, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2242)
  %2243 = icmp ult i32 %2242, 9728
  %2244 = add nsw i32 %and4491, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %2244)
  %2245 = icmp ult i32 %2244, 9728
  %2246 = add nsw i32 %and4491, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2246)
  %2247 = icmp ult i32 %2246, 1536
  br i1 %2243, label %if.else4478.if.then4572_crit_edge, label %if.else4532

if.else4478.if.then4572_crit_edge:                ; preds = %if.else4478
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then4572

if.else4532:                                      ; preds = %if.else4478
  %2248 = add nsw i32 %and4491, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %2248)
  %2249 = icmp ult i32 %2248, 1536
  br i1 %2249, label %if.then4534, label %if.else4538

if.then4534:                                      ; preds = %if.else4532
  call void @__sanitizer_cov_trace_pc() #9
  %add4537 = add nuw nsw i32 %and4491, 67584
  br label %if.then4572

if.else4538:                                      ; preds = %if.else4532
  br i1 %2245, label %if.else4538.if.then4572_crit_edge, label %if.else4544

if.else4538.if.then4572_crit_edge:                ; preds = %if.else4538
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.then4572

if.else4544:                                      ; preds = %if.else4538
  call void @__sanitizer_cov_trace_pc() #9
  %add4549 = add nsw i32 %and4491, -98304
  %spec.select85 = select i1 %2247, i32 %add4549, i32 %and4491
  br label %if.then4572

if.then4572:                                      ; preds = %if.else4544, %if.else4538.if.then4572_crit_edge, %if.then4534, %if.else4478.if.then4572_crit_edge
  %internal_reg_offset4479.0 = phi i32 [ %add4537, %if.then4534 ], [ %spec.select85, %if.else4544 ], [ %2242, %if.else4478.if.then4572_crit_edge ], [ %2244, %if.else4538.if.then4572_crit_edge ]
  %shr4557 = lshr i32 %internal_reg_offset4479.0, 2
  %2250 = ptrtoint ptr %dpg_sram_curr_addr3430.i to i32
  call void @__asan_load4_noabort(i32 %2250)
  %2251 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4562 = getelementptr i32, ptr %2251, i32 1
  store ptr %incdec.ptr4562, ptr %dpg_sram_curr_addr3430.i, align 8
  %2252 = ptrtoint ptr %2251 to i32
  call void @__asan_store4_noabort(i32 %2252)
  store i32 %shr4557, ptr %2251, align 4
  %2253 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %incdec.ptr4567 = getelementptr i32, ptr %2253, i32 1
  store ptr %incdec.ptr4567, ptr %dpg_sram_curr_addr3430.i, align 8
  %2254 = ptrtoint ptr %2253 to i32
  call void @__asan_store4_noabort(i32 %2254)
  store i32 267387392, ptr %2253, align 4
  %dpg_sram_gpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 12
  %2255 = ptrtoint ptr %dpg_sram_gpu_addr to i32
  call void @__asan_load8_noabort(i32 %2255)
  %2256 = load i64, ptr %dpg_sram_gpu_addr, align 8
  %2257 = load ptr, ptr %dpg_sram_curr_addr3430.i, align 8
  %2258 = ptrtoint ptr %2257 to i32
  %dpg_sram_cpu_addr4583 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 11
  %2259 = ptrtoint ptr %dpg_sram_cpu_addr4583 to i32
  call void @__asan_load4_noabort(i32 %2259)
  %2260 = load ptr, ptr %dpg_sram_cpu_addr4583, align 8
  %2261 = ptrtoint ptr %2260 to i32
  %sub4584 = sub i32 %2258, %2261
  %call4585 = tail call i32 @psp_update_vcn_sram(ptr noundef %adev, i32 noundef %inst_idx, i64 noundef %2256, i32 noundef %sub4584) #7
  br label %if.end4586

if.end4586:                                       ; preds = %if.then4572, %if.end4472, %if.end4385
  %ring_size = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 9
  %2262 = ptrtoint ptr %ring_size to i32
  call void @__asan_load4_noabort(i32 %2262)
  %2263 = load i32, ptr %ring_size, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %2263)
  %cmp.i86 = icmp ugt i32 %2263, 1
  %sub.i87 = add i32 %2263, -1
  %2264 = tail call i32 @llvm.ctlz.i32(i32 %sub.i87, i1 false) #7, !range !143
  %add.i = sub nsw i32 0, %2264
  %add.i.op = and i32 %add.i, 31
  %add.i.op.op = or i32 %add.i.op, 285278464
  %or4638 = select i1 %cmp.i86, i32 %add.i.op.op, i32 285278464
  %2265 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2265)
  %2266 = load i32, ptr %virt, align 8
  %and4641 = and i32 %2266, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4641)
  %tobool4642.not = icmp eq i32 %and4641, 0
  br i1 %tobool4642.not, label %if.end4586.cond.false4664_crit_edge, label %land.lhs.true4643

if.end4586.cond.false4664_crit_edge:              ; preds = %if.end4586
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4664

land.lhs.true4643:                                ; preds = %if.end4586
  %funcs4646 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2267 = ptrtoint ptr %funcs4646 to i32
  call void @__asan_load4_noabort(i32 %2267)
  %2268 = load ptr, ptr %funcs4646, align 4
  %tobool4647.not = icmp eq ptr %2268, null
  br i1 %tobool4647.not, label %land.lhs.true4643.cond.false4664_crit_edge, label %land.lhs.true4648

land.lhs.true4643.cond.false4664_crit_edge:       ; preds = %land.lhs.true4643
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4664

land.lhs.true4648:                                ; preds = %land.lhs.true4643
  %sriov_wreg4652 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2268, i32 0, i32 12
  %2269 = ptrtoint ptr %sriov_wreg4652 to i32
  call void @__asan_load4_noabort(i32 %2269)
  %2270 = load ptr, ptr %sriov_wreg4652, align 4
  %tobool4653.not = icmp eq ptr %2270, null
  br i1 %tobool4653.not, label %land.lhs.true4648.cond.false4664_crit_edge, label %cond.true4654

land.lhs.true4648.cond.false4664_crit_edge:       ; preds = %land.lhs.true4648
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4664

cond.true4654:                                    ; preds = %land.lhs.true4648
  call void @__sanitizer_cov_trace_pc() #9
  %2271 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2271)
  %2272 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4662 = getelementptr i32, ptr %2272, i32 1
  %2273 = ptrtoint ptr %arrayidx4662 to i32
  call void @__asan_load4_noabort(i32 %2273)
  %2274 = load i32, ptr %arrayidx4662, align 4
  %add4663 = add i32 %2274, 734
  tail call void %2270(ptr noundef %adev, i32 noundef %add4663, i32 noundef %or4638, i32 noundef 0, i32 noundef 16) #7
  br label %do.body4671

cond.false4664:                                   ; preds = %land.lhs.true4648.cond.false4664_crit_edge, %land.lhs.true4643.cond.false4664_crit_edge, %if.end4586.cond.false4664_crit_edge
  %2275 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2275)
  %2276 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4668 = getelementptr i32, ptr %2276, i32 1
  %2277 = ptrtoint ptr %arrayidx4668 to i32
  call void @__asan_load4_noabort(i32 %2277)
  %2278 = load i32, ptr %arrayidx4668, align 4
  %add4669 = add i32 %2278, 734
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4669, i32 noundef %or4638, i32 noundef 0) #7
  br label %do.body4671

do.body4671:                                      ; preds = %cond.false4664, %cond.true4654
  %2279 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2279)
  %2280 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4676 = getelementptr i32, ptr %2280, i32 1
  %2281 = ptrtoint ptr %arrayidx4676 to i32
  call void @__asan_load4_noabort(i32 %2281)
  %2282 = load i32, ptr %arrayidx4676, align 4
  %add4677 = add i32 %2282, 4
  %call4678 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4677, i32 noundef 0) #7
  %or4680 = or i32 %call4678, -2147483648
  %2283 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2283)
  %2284 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4684 = getelementptr i32, ptr %2284, i32 1
  %2285 = ptrtoint ptr %arrayidx4684 to i32
  call void @__asan_load4_noabort(i32 %2285)
  %2286 = load i32, ptr %arrayidx4684, align 4
  %add4685 = add i32 %2286, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4685, i32 noundef %or4680, i32 noundef 0) #7
  %multi_queue = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1, i32 0, i32 4
  %2287 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %2287)
  %2288 = load volatile i8, ptr %multi_queue, align 1
  store volatile i8 %2288, ptr %multi_queue, align 1
  %2289 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2289)
  %2290 = load i32, ptr %virt, align 8
  %and4693 = and i32 %2290, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4693)
  %tobool4694.not = icmp eq i32 %and4693, 0
  br i1 %tobool4694.not, label %do.body4671.cond.false4716_crit_edge, label %land.lhs.true4695

do.body4671.cond.false4716_crit_edge:             ; preds = %do.body4671
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4716

land.lhs.true4695:                                ; preds = %do.body4671
  %funcs4698 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2291 = ptrtoint ptr %funcs4698 to i32
  call void @__asan_load4_noabort(i32 %2291)
  %2292 = load ptr, ptr %funcs4698, align 4
  %tobool4699.not = icmp eq ptr %2292, null
  br i1 %tobool4699.not, label %land.lhs.true4695.cond.false4716_crit_edge, label %land.lhs.true4700

land.lhs.true4695.cond.false4716_crit_edge:       ; preds = %land.lhs.true4695
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4716

land.lhs.true4700:                                ; preds = %land.lhs.true4695
  %sriov_wreg4704 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2292, i32 0, i32 12
  %2293 = ptrtoint ptr %sriov_wreg4704 to i32
  call void @__asan_load4_noabort(i32 %2293)
  %2294 = load ptr, ptr %sriov_wreg4704, align 4
  %tobool4705.not = icmp eq ptr %2294, null
  br i1 %tobool4705.not, label %land.lhs.true4700.cond.false4716_crit_edge, label %cond.true4706

land.lhs.true4700.cond.false4716_crit_edge:       ; preds = %land.lhs.true4700
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4716

cond.true4706:                                    ; preds = %land.lhs.true4700
  call void @__sanitizer_cov_trace_pc() #9
  %2295 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2295)
  %2296 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4714 = getelementptr i32, ptr %2296, i32 1
  %2297 = ptrtoint ptr %arrayidx4714 to i32
  call void @__asan_load4_noabort(i32 %2297)
  %2298 = load i32, ptr %arrayidx4714, align 4
  %add4715 = add i32 %2298, 742
  tail call void %2294(ptr noundef %adev, i32 noundef %add4715, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4722

cond.false4716:                                   ; preds = %land.lhs.true4700.cond.false4716_crit_edge, %land.lhs.true4695.cond.false4716_crit_edge, %do.body4671.cond.false4716_crit_edge
  %2299 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2299)
  %2300 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4720 = getelementptr i32, ptr %2300, i32 1
  %2301 = ptrtoint ptr %arrayidx4720 to i32
  call void @__asan_load4_noabort(i32 %2301)
  %2302 = load i32, ptr %arrayidx4720, align 4
  %add4721 = add i32 %2302, 742
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4721, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4722

cond.end4722:                                     ; preds = %cond.false4716, %cond.true4706
  %2303 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2303)
  %2304 = load i32, ptr %virt, align 8
  %and4725 = and i32 %2304, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4725)
  %tobool4726.not = icmp eq i32 %and4725, 0
  br i1 %tobool4726.not, label %cond.end4722.cond.false4752_crit_edge, label %land.lhs.true4727

cond.end4722.cond.false4752_crit_edge:            ; preds = %cond.end4722
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4752

land.lhs.true4727:                                ; preds = %cond.end4722
  %funcs4730 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2305 = ptrtoint ptr %funcs4730 to i32
  call void @__asan_load4_noabort(i32 %2305)
  %2306 = load ptr, ptr %funcs4730, align 4
  %tobool4731.not = icmp eq ptr %2306, null
  br i1 %tobool4731.not, label %land.lhs.true4727.cond.false4752_crit_edge, label %land.lhs.true4732

land.lhs.true4727.cond.false4752_crit_edge:       ; preds = %land.lhs.true4727
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4752

land.lhs.true4732:                                ; preds = %land.lhs.true4727
  %sriov_wreg4736 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2306, i32 0, i32 12
  %2307 = ptrtoint ptr %sriov_wreg4736 to i32
  call void @__asan_load4_noabort(i32 %2307)
  %2308 = load ptr, ptr %sriov_wreg4736, align 4
  %tobool4737.not = icmp eq ptr %2308, null
  br i1 %tobool4737.not, label %land.lhs.true4732.cond.false4752_crit_edge, label %cond.true4738

land.lhs.true4732.cond.false4752_crit_edge:       ; preds = %land.lhs.true4732
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4752

cond.true4738:                                    ; preds = %land.lhs.true4732
  call void @__sanitizer_cov_trace_pc() #9
  %2309 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2309)
  %2310 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4746 = getelementptr i32, ptr %2310, i32 1
  %2311 = ptrtoint ptr %arrayidx4746 to i32
  call void @__asan_load4_noabort(i32 %2311)
  %2312 = load i32, ptr %arrayidx4746, align 4
  %add4747 = add i32 %2312, 735
  %gpu_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2313 = ptrtoint ptr %gpu_addr to i32
  call void @__asan_load8_noabort(i32 %2313)
  %2314 = load i64, ptr %gpu_addr, align 8
  %sum.shift2 = lshr i64 %2314, 34
  %shr47513 = trunc i64 %sum.shift2 to i32
  tail call void %2308(ptr noundef %adev, i32 noundef %add4747, i32 noundef %shr47513, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4763

cond.false4752:                                   ; preds = %land.lhs.true4732.cond.false4752_crit_edge, %land.lhs.true4727.cond.false4752_crit_edge, %cond.end4722.cond.false4752_crit_edge
  %2315 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2315)
  %2316 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4756 = getelementptr i32, ptr %2316, i32 1
  %2317 = ptrtoint ptr %arrayidx4756 to i32
  call void @__asan_load4_noabort(i32 %2317)
  %2318 = load i32, ptr %arrayidx4756, align 4
  %add4757 = add i32 %2318, 735
  %gpu_addr4758 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2319 = ptrtoint ptr %gpu_addr4758 to i32
  call void @__asan_load8_noabort(i32 %2319)
  %2320 = load i64, ptr %gpu_addr4758, align 8
  %sum.shift = lshr i64 %2320, 34
  %shr47621 = trunc i64 %sum.shift to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4757, i32 noundef %shr47621, i32 noundef 0) #7
  br label %cond.end4763

cond.end4763:                                     ; preds = %cond.false4752, %cond.true4738
  %2321 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2321)
  %2322 = load i32, ptr %virt, align 8
  %and4766 = and i32 %2322, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4766)
  %tobool4767.not = icmp eq i32 %and4766, 0
  br i1 %tobool4767.not, label %cond.end4763.cond.false4792_crit_edge, label %land.lhs.true4768

cond.end4763.cond.false4792_crit_edge:            ; preds = %cond.end4763
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4792

land.lhs.true4768:                                ; preds = %cond.end4763
  %funcs4771 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2323 = ptrtoint ptr %funcs4771 to i32
  call void @__asan_load4_noabort(i32 %2323)
  %2324 = load ptr, ptr %funcs4771, align 4
  %tobool4772.not = icmp eq ptr %2324, null
  br i1 %tobool4772.not, label %land.lhs.true4768.cond.false4792_crit_edge, label %land.lhs.true4773

land.lhs.true4768.cond.false4792_crit_edge:       ; preds = %land.lhs.true4768
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4792

land.lhs.true4773:                                ; preds = %land.lhs.true4768
  %sriov_wreg4777 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2324, i32 0, i32 12
  %2325 = ptrtoint ptr %sriov_wreg4777 to i32
  call void @__asan_load4_noabort(i32 %2325)
  %2326 = load ptr, ptr %sriov_wreg4777, align 4
  %tobool4778.not = icmp eq ptr %2326, null
  br i1 %tobool4778.not, label %land.lhs.true4773.cond.false4792_crit_edge, label %cond.true4779

land.lhs.true4773.cond.false4792_crit_edge:       ; preds = %land.lhs.true4773
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4792

cond.true4779:                                    ; preds = %land.lhs.true4773
  call void @__sanitizer_cov_trace_pc() #9
  %2327 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2327)
  %2328 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4787 = getelementptr i32, ptr %2328, i32 1
  %2329 = ptrtoint ptr %arrayidx4787 to i32
  call void @__asan_load4_noabort(i32 %2329)
  %2330 = load i32, ptr %arrayidx4787, align 4
  %add4788 = add i32 %2330, 1074
  %gpu_addr4789 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2331 = ptrtoint ptr %gpu_addr4789 to i32
  call void @__asan_load8_noabort(i32 %2331)
  %2332 = load i64, ptr %gpu_addr4789, align 8
  %conv4791 = trunc i64 %2332 to i32
  tail call void %2326(ptr noundef %adev, i32 noundef %add4788, i32 noundef %conv4791, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4801

cond.false4792:                                   ; preds = %land.lhs.true4773.cond.false4792_crit_edge, %land.lhs.true4768.cond.false4792_crit_edge, %cond.end4763.cond.false4792_crit_edge
  %2333 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2333)
  %2334 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4796 = getelementptr i32, ptr %2334, i32 1
  %2335 = ptrtoint ptr %arrayidx4796 to i32
  call void @__asan_load4_noabort(i32 %2335)
  %2336 = load i32, ptr %arrayidx4796, align 4
  %add4797 = add i32 %2336, 1074
  %gpu_addr4798 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2337 = ptrtoint ptr %gpu_addr4798 to i32
  call void @__asan_load8_noabort(i32 %2337)
  %2338 = load i64, ptr %gpu_addr4798, align 8
  %conv4800 = trunc i64 %2338 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4797, i32 noundef %conv4800, i32 noundef 0) #7
  br label %cond.end4801

cond.end4801:                                     ; preds = %cond.false4792, %cond.true4779
  %2339 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2339)
  %2340 = load i32, ptr %virt, align 8
  %and4804 = and i32 %2340, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4804)
  %tobool4805.not = icmp eq i32 %and4804, 0
  br i1 %tobool4805.not, label %cond.end4801.cond.false4831_crit_edge, label %land.lhs.true4806

cond.end4801.cond.false4831_crit_edge:            ; preds = %cond.end4801
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4831

land.lhs.true4806:                                ; preds = %cond.end4801
  %funcs4809 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2341 = ptrtoint ptr %funcs4809 to i32
  call void @__asan_load4_noabort(i32 %2341)
  %2342 = load ptr, ptr %funcs4809, align 4
  %tobool4810.not = icmp eq ptr %2342, null
  br i1 %tobool4810.not, label %land.lhs.true4806.cond.false4831_crit_edge, label %land.lhs.true4811

land.lhs.true4806.cond.false4831_crit_edge:       ; preds = %land.lhs.true4806
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4831

land.lhs.true4811:                                ; preds = %land.lhs.true4806
  %sriov_wreg4815 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2342, i32 0, i32 12
  %2343 = ptrtoint ptr %sriov_wreg4815 to i32
  call void @__asan_load4_noabort(i32 %2343)
  %2344 = load ptr, ptr %sriov_wreg4815, align 4
  %tobool4816.not = icmp eq ptr %2344, null
  br i1 %tobool4816.not, label %land.lhs.true4811.cond.false4831_crit_edge, label %cond.true4817

land.lhs.true4811.cond.false4831_crit_edge:       ; preds = %land.lhs.true4811
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4831

cond.true4817:                                    ; preds = %land.lhs.true4811
  call void @__sanitizer_cov_trace_pc() #9
  %2345 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2345)
  %2346 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4825 = getelementptr i32, ptr %2346, i32 1
  %2347 = ptrtoint ptr %arrayidx4825 to i32
  call void @__asan_load4_noabort(i32 %2347)
  %2348 = load i32, ptr %arrayidx4825, align 4
  %add4826 = add i32 %2348, 1075
  %gpu_addr4827 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2349 = ptrtoint ptr %gpu_addr4827 to i32
  call void @__asan_load8_noabort(i32 %2349)
  %2350 = load i64, ptr %gpu_addr4827, align 8
  %shr4828 = lshr i64 %2350, 32
  %conv4830 = trunc i64 %shr4828 to i32
  tail call void %2344(ptr noundef %adev, i32 noundef %add4826, i32 noundef %conv4830, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4841

cond.false4831:                                   ; preds = %land.lhs.true4811.cond.false4831_crit_edge, %land.lhs.true4806.cond.false4831_crit_edge, %cond.end4801.cond.false4831_crit_edge
  %2351 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2351)
  %2352 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4835 = getelementptr i32, ptr %2352, i32 1
  %2353 = ptrtoint ptr %arrayidx4835 to i32
  call void @__asan_load4_noabort(i32 %2353)
  %2354 = load i32, ptr %arrayidx4835, align 4
  %add4836 = add i32 %2354, 1075
  %gpu_addr4837 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 12
  %2355 = ptrtoint ptr %gpu_addr4837 to i32
  call void @__asan_load8_noabort(i32 %2355)
  %2356 = load i64, ptr %gpu_addr4837, align 8
  %shr4838 = lshr i64 %2356, 32
  %conv4840 = trunc i64 %shr4838 to i32
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4836, i32 noundef %conv4840, i32 noundef 0) #7
  br label %cond.end4841

cond.end4841:                                     ; preds = %cond.false4831, %cond.true4817
  %2357 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2357)
  %2358 = load i32, ptr %virt, align 8
  %and4844 = and i32 %2358, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4844)
  %tobool4845.not = icmp eq i32 %and4844, 0
  br i1 %tobool4845.not, label %cond.end4841.cond.false4867_crit_edge, label %land.lhs.true4846

cond.end4841.cond.false4867_crit_edge:            ; preds = %cond.end4841
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4867

land.lhs.true4846:                                ; preds = %cond.end4841
  %funcs4849 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2359 = ptrtoint ptr %funcs4849 to i32
  call void @__asan_load4_noabort(i32 %2359)
  %2360 = load ptr, ptr %funcs4849, align 4
  %tobool4850.not = icmp eq ptr %2360, null
  br i1 %tobool4850.not, label %land.lhs.true4846.cond.false4867_crit_edge, label %land.lhs.true4851

land.lhs.true4846.cond.false4867_crit_edge:       ; preds = %land.lhs.true4846
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4867

land.lhs.true4851:                                ; preds = %land.lhs.true4846
  %sriov_wreg4855 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2360, i32 0, i32 12
  %2361 = ptrtoint ptr %sriov_wreg4855 to i32
  call void @__asan_load4_noabort(i32 %2361)
  %2362 = load ptr, ptr %sriov_wreg4855, align 4
  %tobool4856.not = icmp eq ptr %2362, null
  br i1 %tobool4856.not, label %land.lhs.true4851.cond.false4867_crit_edge, label %cond.true4857

land.lhs.true4851.cond.false4867_crit_edge:       ; preds = %land.lhs.true4851
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4867

cond.true4857:                                    ; preds = %land.lhs.true4851
  call void @__sanitizer_cov_trace_pc() #9
  %2363 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2363)
  %2364 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4865 = getelementptr i32, ptr %2364, i32 1
  %2365 = ptrtoint ptr %arrayidx4865 to i32
  call void @__asan_load4_noabort(i32 %2365)
  %2366 = load i32, ptr %arrayidx4865, align 4
  %add4866 = add i32 %2366, 736
  tail call void %2362(ptr noundef %adev, i32 noundef %add4866, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4873

cond.false4867:                                   ; preds = %land.lhs.true4851.cond.false4867_crit_edge, %land.lhs.true4846.cond.false4867_crit_edge, %cond.end4841.cond.false4867_crit_edge
  %2367 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2367)
  %2368 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4871 = getelementptr i32, ptr %2368, i32 1
  %2369 = ptrtoint ptr %arrayidx4871 to i32
  call void @__asan_load4_noabort(i32 %2369)
  %2370 = load i32, ptr %arrayidx4871, align 4
  %add4872 = add i32 %2370, 736
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4872, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4873

cond.end4873:                                     ; preds = %cond.false4867, %cond.true4857
  %2371 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2371)
  %2372 = load i32, ptr %virt, align 8
  %and4876 = and i32 %2372, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4876)
  %tobool4877.not = icmp eq i32 %and4876, 0
  br i1 %tobool4877.not, label %cond.end4873.cond.false4899_crit_edge, label %land.lhs.true4878

cond.end4873.cond.false4899_crit_edge:            ; preds = %cond.end4873
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4899

land.lhs.true4878:                                ; preds = %cond.end4873
  %funcs4881 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2373 = ptrtoint ptr %funcs4881 to i32
  call void @__asan_load4_noabort(i32 %2373)
  %2374 = load ptr, ptr %funcs4881, align 4
  %tobool4882.not = icmp eq ptr %2374, null
  br i1 %tobool4882.not, label %land.lhs.true4878.cond.false4899_crit_edge, label %land.lhs.true4883

land.lhs.true4878.cond.false4899_crit_edge:       ; preds = %land.lhs.true4878
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4899

land.lhs.true4883:                                ; preds = %land.lhs.true4878
  %sriov_wreg4887 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2374, i32 0, i32 12
  %2375 = ptrtoint ptr %sriov_wreg4887 to i32
  call void @__asan_load4_noabort(i32 %2375)
  %2376 = load ptr, ptr %sriov_wreg4887, align 4
  %tobool4888.not = icmp eq ptr %2376, null
  br i1 %tobool4888.not, label %land.lhs.true4883.cond.false4899_crit_edge, label %cond.true4889

land.lhs.true4883.cond.false4899_crit_edge:       ; preds = %land.lhs.true4883
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4899

cond.true4889:                                    ; preds = %land.lhs.true4883
  call void @__sanitizer_cov_trace_pc() #9
  %2377 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2377)
  %2378 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4897 = getelementptr i32, ptr %2378, i32 1
  %2379 = ptrtoint ptr %arrayidx4897 to i32
  call void @__asan_load4_noabort(i32 %2379)
  %2380 = load i32, ptr %arrayidx4897, align 4
  %add4898 = add i32 %2380, 22
  tail call void %2376(ptr noundef %adev, i32 noundef %add4898, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4905

cond.false4899:                                   ; preds = %land.lhs.true4883.cond.false4899_crit_edge, %land.lhs.true4878.cond.false4899_crit_edge, %cond.end4873.cond.false4899_crit_edge
  %2381 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2381)
  %2382 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4903 = getelementptr i32, ptr %2382, i32 1
  %2383 = ptrtoint ptr %arrayidx4903 to i32
  call void @__asan_load4_noabort(i32 %2383)
  %2384 = load i32, ptr %arrayidx4903, align 4
  %add4904 = add i32 %2384, 22
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4904, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end4905

cond.end4905:                                     ; preds = %cond.false4899, %cond.true4889
  %2385 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2385)
  %2386 = load i32, ptr %virt, align 8
  %and4908 = and i32 %2386, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4908)
  %tobool4909.not = icmp eq i32 %and4908, 0
  br i1 %tobool4909.not, label %cond.end4905.cond.false4932_crit_edge, label %land.lhs.true4910

cond.end4905.cond.false4932_crit_edge:            ; preds = %cond.end4905
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4932

land.lhs.true4910:                                ; preds = %cond.end4905
  %funcs4913 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2387 = ptrtoint ptr %funcs4913 to i32
  call void @__asan_load4_noabort(i32 %2387)
  %2388 = load ptr, ptr %funcs4913, align 4
  %tobool4914.not = icmp eq ptr %2388, null
  br i1 %tobool4914.not, label %land.lhs.true4910.cond.false4932_crit_edge, label %land.lhs.true4915

land.lhs.true4910.cond.false4932_crit_edge:       ; preds = %land.lhs.true4910
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4932

land.lhs.true4915:                                ; preds = %land.lhs.true4910
  %sriov_rreg4919 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2388, i32 0, i32 13
  %2389 = ptrtoint ptr %sriov_rreg4919 to i32
  call void @__asan_load4_noabort(i32 %2389)
  %2390 = load ptr, ptr %sriov_rreg4919, align 4
  %tobool4920.not = icmp eq ptr %2390, null
  br i1 %tobool4920.not, label %land.lhs.true4915.cond.false4932_crit_edge, label %cond.true4921

land.lhs.true4915.cond.false4932_crit_edge:       ; preds = %land.lhs.true4915
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4932

cond.true4921:                                    ; preds = %land.lhs.true4915
  call void @__sanitizer_cov_trace_pc() #9
  %2391 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2391)
  %2392 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4929 = getelementptr i32, ptr %2392, i32 1
  %2393 = ptrtoint ptr %arrayidx4929 to i32
  call void @__asan_load4_noabort(i32 %2393)
  %2394 = load i32, ptr %arrayidx4929, align 4
  %add4930 = add i32 %2394, 736
  %call4931 = tail call i32 %2390(ptr noundef %adev, i32 noundef %add4930, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4939

cond.false4932:                                   ; preds = %land.lhs.true4915.cond.false4932_crit_edge, %land.lhs.true4910.cond.false4932_crit_edge, %cond.end4905.cond.false4932_crit_edge
  %2395 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2395)
  %2396 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4936 = getelementptr i32, ptr %2396, i32 1
  %2397 = ptrtoint ptr %arrayidx4936 to i32
  call void @__asan_load4_noabort(i32 %2397)
  %2398 = load i32, ptr %arrayidx4936, align 4
  %add4937 = add i32 %2398, 736
  %call4938 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4937, i32 noundef 0) #7
  br label %cond.end4939

cond.end4939:                                     ; preds = %cond.false4932, %cond.true4921
  %cond4940 = phi i32 [ %call4931, %cond.true4921 ], [ %call4938, %cond.false4932 ]
  %conv4941 = zext i32 %cond4940 to i64
  %wptr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 4, i32 7
  %2399 = ptrtoint ptr %wptr to i32
  call void @__asan_store8_noabort(i32 %2399)
  store i64 %conv4941, ptr %wptr, align 8
  %2400 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2400)
  %2401 = load i32, ptr %virt, align 8
  %and4944 = and i32 %2401, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4944)
  %tobool4945.not = icmp eq i32 %and4944, 0
  br i1 %tobool4945.not, label %cond.end4939.cond.false4970_crit_edge, label %land.lhs.true4946

cond.end4939.cond.false4970_crit_edge:            ; preds = %cond.end4939
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4970

land.lhs.true4946:                                ; preds = %cond.end4939
  %funcs4949 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %2402 = ptrtoint ptr %funcs4949 to i32
  call void @__asan_load4_noabort(i32 %2402)
  %2403 = load ptr, ptr %funcs4949, align 4
  %tobool4950.not = icmp eq ptr %2403, null
  br i1 %tobool4950.not, label %land.lhs.true4946.cond.false4970_crit_edge, label %land.lhs.true4951

land.lhs.true4946.cond.false4970_crit_edge:       ; preds = %land.lhs.true4946
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4970

land.lhs.true4951:                                ; preds = %land.lhs.true4946
  %sriov_wreg4955 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %2403, i32 0, i32 12
  %2404 = ptrtoint ptr %sriov_wreg4955 to i32
  call void @__asan_load4_noabort(i32 %2404)
  %2405 = load ptr, ptr %sriov_wreg4955, align 4
  %tobool4956.not = icmp eq ptr %2405, null
  br i1 %tobool4956.not, label %land.lhs.true4951.cond.false4970_crit_edge, label %cond.true4957

land.lhs.true4951.cond.false4970_crit_edge:       ; preds = %land.lhs.true4951
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false4970

cond.true4957:                                    ; preds = %land.lhs.true4951
  call void @__sanitizer_cov_trace_pc() #9
  %2406 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2406)
  %2407 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4965 = getelementptr i32, ptr %2407, i32 1
  %2408 = ptrtoint ptr %arrayidx4965 to i32
  call void @__asan_load4_noabort(i32 %2408)
  %2409 = load i32, ptr %arrayidx4965, align 4
  %add4966 = add i32 %2409, 737
  tail call void %2405(ptr noundef %adev, i32 noundef %add4966, i32 noundef %cond4940, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end4979

cond.false4970:                                   ; preds = %land.lhs.true4951.cond.false4970_crit_edge, %land.lhs.true4946.cond.false4970_crit_edge, %cond.end4939.cond.false4970_crit_edge
  %2410 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2410)
  %2411 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4974 = getelementptr i32, ptr %2411, i32 1
  %2412 = ptrtoint ptr %arrayidx4974 to i32
  call void @__asan_load4_noabort(i32 %2412)
  %2413 = load i32, ptr %arrayidx4974, align 4
  %add4975 = add i32 %2413, 737
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add4975, i32 noundef %cond4940, i32 noundef 0) #7
  br label %cond.end4979

cond.end4979:                                     ; preds = %cond.false4970, %cond.true4957
  %rb = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1, i32 0, i32 2
  %2414 = ptrtoint ptr %rb to i32
  call void @__asan_store4_noabort(i32 %2414)
  store volatile i32 0, ptr %rb, align 4
  %2415 = ptrtoint ptr %wptr to i32
  call void @__asan_load8_noabort(i32 %2415)
  %2416 = load i64, ptr %wptr, align 8
  %conv4982 = trunc i64 %2416 to i32
  %wptr4984 = getelementptr inbounds %struct.amdgpu_fw_shared, ptr %1, i32 0, i32 2, i32 1
  %2417 = ptrtoint ptr %wptr4984 to i32
  call void @__asan_store4_noabort(i32 %2417)
  store volatile i32 %conv4982, ptr %wptr4984, align 4
  %2418 = ptrtoint ptr %multi_queue to i32
  call void @__asan_load1_noabort(i32 %2418)
  %2419 = load volatile i8, ptr %multi_queue, align 1
  store volatile i8 %2419, ptr %multi_queue, align 1
  %2420 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2420)
  %2421 = load ptr, ptr %arrayidx2, align 4
  %arrayidx4995 = getelementptr i32, ptr %2421, i32 1
  %2422 = ptrtoint ptr %arrayidx4995 to i32
  call void @__asan_load4_noabort(i32 %2422)
  %2423 = load i32, ptr %arrayidx4995, align 4
  %add4996 = add i32 %2423, 4
  %call4997 = tail call i32 @amdgpu_device_rreg(ptr noundef %adev, i32 noundef %add4996, i32 noundef 0) #7
  %and4998 = and i32 %call4997, 2147483647
  %2424 = ptrtoint ptr %arrayidx2 to i32
  call void @__asan_load4_noabort(i32 %2424)
  %2425 = load ptr, ptr %arrayidx2, align 4
  %arrayidx5003 = getelementptr i32, ptr %2425, i32 1
  %2426 = ptrtoint ptr %arrayidx5003 to i32
  call void @__asan_load4_noabort(i32 %2426)
  %2427 = load i32, ptr %arrayidx5003, align 4
  %add5004 = add i32 %2427, 4
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add5004, i32 noundef %and4998, i32 noundef 0) #7
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @vcn_v3_0_clock_gating_dpg_mode(ptr noundef %adev, i32 noundef %inst_idx, i8 noundef zeroext %indirect) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #9
  call void @llvm.arm.gnu.eabi.mcount()
  %cg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 99
  %0 = ptrtoint ptr %cg_flags to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %cg_flags, align 8
  %and = and i32 %1, 16777216
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  %. = select i1 %tobool.not, i32 260, i32 261
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %indirect)
  %tobool3.not = icmp eq i8 %indirect, 0
  br i1 %tobool3.not, label %if.then4, label %if.else209

if.then4:                                         ; preds = %entry
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 132
  %2 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %virt, align 8
  %and5 = and i32 %3, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and5)
  %tobool6.not = icmp eq i32 %and5, 0
  br i1 %tobool6.not, label %if.then4.cond.false_crit_edge, label %land.lhs.true

if.then4.cond.false_crit_edge:                    ; preds = %if.then4
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true:                                    ; preds = %if.then4
  %funcs = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %4 = ptrtoint ptr %funcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %funcs, align 4
  %tobool7.not = icmp eq ptr %5, null
  br i1 %tobool7.not, label %land.lhs.true.cond.false_crit_edge, label %land.lhs.true8

land.lhs.true.cond.false_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

land.lhs.true8:                                   ; preds = %land.lhs.true
  %sriov_wreg = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %5, i32 0, i32 12
  %6 = ptrtoint ptr %sriov_wreg to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %sriov_wreg, align 4
  %tobool12.not = icmp eq ptr %7, null
  br i1 %tobool12.not, label %land.lhs.true8.cond.false_crit_edge, label %cond.true

land.lhs.true8.cond.false_crit_edge:              ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false

cond.true:                                        ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx17 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %8 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx17, align 4
  %arrayidx18 = getelementptr i32, ptr %9, i32 1
  %10 = ptrtoint ptr %arrayidx18 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx18, align 4
  %add = add i32 %11, 18
  tail call void %7(ptr noundef %adev, i32 noundef %add, i32 noundef %., i32 noundef 0, i32 noundef 16) #7
  br label %cond.end

cond.false:                                       ; preds = %land.lhs.true8.cond.false_crit_edge, %land.lhs.true.cond.false_crit_edge, %if.then4.cond.false_crit_edge
  %arrayidx21 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %12 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %arrayidx21, align 4
  %arrayidx22 = getelementptr i32, ptr %13, i32 1
  %14 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx22, align 4
  %add23 = add i32 %15, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add23, i32 noundef %., i32 noundef 0) #7
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %16 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %virt, align 8
  %and26 = and i32 %17, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and26)
  %tobool27.not = icmp eq i32 %and26, 0
  br i1 %tobool27.not, label %cond.end.cond.false118_crit_edge, label %land.lhs.true28

cond.end.cond.false118_crit_edge:                 ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

land.lhs.true28:                                  ; preds = %cond.end
  %funcs31 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %18 = ptrtoint ptr %funcs31 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %funcs31, align 4
  %tobool32.not = icmp eq ptr %19, null
  br i1 %tobool32.not, label %land.lhs.true28.cond.false118_crit_edge, label %land.lhs.true33

land.lhs.true28.cond.false118_crit_edge:          ; preds = %land.lhs.true28
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

land.lhs.true33:                                  ; preds = %land.lhs.true28
  %sriov_wreg37 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %19, i32 0, i32 12
  %20 = ptrtoint ptr %sriov_wreg37 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %sriov_wreg37, align 4
  %tobool38.not = icmp eq ptr %21, null
  br i1 %tobool38.not, label %land.lhs.true33.cond.false118_crit_edge, label %cond.true39

land.lhs.true33.cond.false118_crit_edge:          ; preds = %land.lhs.true33
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false118

cond.true39:                                      ; preds = %land.lhs.true33
  %arrayidx46 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %22 = ptrtoint ptr %arrayidx46 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %arrayidx46, align 4
  %arrayidx47 = getelementptr i32, ptr %23, i32 1
  %24 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx47, align 4
  %add48 = add i32 %25, 17
  %add54 = shl i32 %25, 2
  %shl55 = add i32 %add54, 552
  %and56 = and i32 %shl55, 1048572
  %26 = add nsw i32 %and56, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %26)
  %27 = icmp ult i32 %26, 9728
  %28 = add nsw i32 %and56, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %28)
  %29 = icmp ult i32 %28, 9728
  %30 = add nsw i32 %and56, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %30)
  %31 = icmp ult i32 %30, 1536
  br i1 %27, label %cond.true39.if.end115_crit_edge, label %if.else92

cond.true39.if.end115_crit_edge:                  ; preds = %cond.true39
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115

if.else92:                                        ; preds = %cond.true39
  %32 = add nsw i32 %and56, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %32)
  %33 = icmp ult i32 %32, 1536
  br i1 %33, label %if.then94, label %if.else98

if.then94:                                        ; preds = %if.else92
  call void @__sanitizer_cov_trace_pc() #9
  %add97 = add nuw nsw i32 %and56, 67584
  br label %if.end115

if.else98:                                        ; preds = %if.else92
  br i1 %29, label %if.else98.if.end115_crit_edge, label %if.else104

if.else98.if.end115_crit_edge:                    ; preds = %if.else98
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end115

if.else104:                                       ; preds = %if.else98
  call void @__sanitizer_cov_trace_pc() #9
  %add109 = add nsw i32 %and56, -98304
  %spec.select12 = select i1 %31, i32 %add109, i32 %and56
  br label %if.end115

if.end115:                                        ; preds = %if.else104, %if.else98.if.end115_crit_edge, %if.then94, %cond.true39.if.end115_crit_edge
  %internal_reg_offset.0 = phi i32 [ %add97, %if.then94 ], [ %spec.select12, %if.else104 ], [ %26, %cond.true39.if.end115_crit_edge ], [ %28, %if.else98.if.end115_crit_edge ]
  %34 = shl i32 %internal_reg_offset.0, 14
  %shl116 = and i32 %34, -65536
  %or117 = or i32 %shl116, 1
  tail call void %21(ptr noundef %adev, i32 noundef %add48, i32 noundef %or117, i32 noundef 0, i32 noundef 16) #7
  br label %if.then298

cond.false118:                                    ; preds = %land.lhs.true33.cond.false118_crit_edge, %land.lhs.true28.cond.false118_crit_edge, %cond.end.cond.false118_crit_edge
  %arrayidx121 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %35 = ptrtoint ptr %arrayidx121 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %arrayidx121, align 4
  %arrayidx122 = getelementptr i32, ptr %36, i32 1
  %37 = ptrtoint ptr %arrayidx122 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx122, align 4
  %add123 = add i32 %38, 17
  %add137 = shl i32 %38, 2
  %shl138 = add i32 %add137, 552
  %and139 = and i32 %shl138, 1048572
  %39 = add nsw i32 %and139, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %39)
  %40 = icmp ult i32 %39, 9728
  %41 = add nsw i32 %and139, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %41)
  %42 = icmp ult i32 %41, 9728
  %43 = add nsw i32 %and139, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %43)
  %44 = icmp ult i32 %43, 1536
  br i1 %40, label %cond.false118.if.end203_crit_edge, label %if.else180

cond.false118.if.end203_crit_edge:                ; preds = %cond.false118
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end203

if.else180:                                       ; preds = %cond.false118
  %45 = add nsw i32 %and139, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %45)
  %46 = icmp ult i32 %45, 1536
  br i1 %46, label %if.then182, label %if.else186

if.then182:                                       ; preds = %if.else180
  call void @__sanitizer_cov_trace_pc() #9
  %add185 = add nuw nsw i32 %and139, 67584
  br label %if.end203

if.else186:                                       ; preds = %if.else180
  br i1 %42, label %if.else186.if.end203_crit_edge, label %if.else192

if.else186.if.end203_crit_edge:                   ; preds = %if.else186
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end203

if.else192:                                       ; preds = %if.else186
  call void @__sanitizer_cov_trace_pc() #9
  %add197 = add nsw i32 %and139, -98304
  %spec.select13 = select i1 %44, i32 %add197, i32 %and139
  br label %if.end203

if.end203:                                        ; preds = %if.else192, %if.else186.if.end203_crit_edge, %if.then182, %cond.false118.if.end203_crit_edge
  %internal_reg_offset127.0 = phi i32 [ %add185, %if.then182 ], [ %spec.select13, %if.else192 ], [ %39, %cond.false118.if.end203_crit_edge ], [ %41, %if.else186.if.end203_crit_edge ]
  %47 = shl i32 %internal_reg_offset127.0, 14
  %shl206 = and i32 %47, -65536
  %or207 = or i32 %shl206, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add123, i32 noundef %or207, i32 noundef 0) #7
  br label %if.then298

if.else209:                                       ; preds = %entry
  %arrayidx218 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %48 = ptrtoint ptr %arrayidx218 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %arrayidx218, align 4
  %arrayidx219 = getelementptr i32, ptr %49, i32 1
  %50 = ptrtoint ptr %arrayidx219 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %arrayidx219, align 4
  %add220 = shl i32 %51, 2
  %shl221 = add i32 %add220, 552
  %and222 = and i32 %shl221, 1048572
  %52 = add nsw i32 %and222, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %52)
  %53 = icmp ult i32 %52, 9728
  %54 = add nsw i32 %and222, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %54)
  %55 = icmp ult i32 %54, 9728
  %56 = add nsw i32 %and222, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %56)
  %57 = icmp ult i32 %56, 1536
  br i1 %53, label %if.else209.if.else531_crit_edge, label %if.else263

if.else209.if.else531_crit_edge:                  ; preds = %if.else209
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else531

if.else263:                                       ; preds = %if.else209
  %58 = add nsw i32 %and222, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %58)
  %59 = icmp ult i32 %58, 1536
  br i1 %59, label %if.then265, label %if.else269

if.then265:                                       ; preds = %if.else263
  call void @__sanitizer_cov_trace_pc() #9
  %add268 = add nuw nsw i32 %and222, 67584
  br label %if.else531

if.else269:                                       ; preds = %if.else263
  br i1 %55, label %if.else269.if.else531_crit_edge, label %if.else275

if.else269.if.else531_crit_edge:                  ; preds = %if.else269
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else531

if.else275:                                       ; preds = %if.else269
  call void @__sanitizer_cov_trace_pc() #9
  %add280 = add nsw i32 %and222, -98304
  %spec.select14 = select i1 %57, i32 %add280, i32 %and222
  br label %if.else531

if.then298:                                       ; preds = %if.end203, %if.end115
  %60 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %virt, align 8
  %and301 = and i32 %61, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and301)
  %tobool302.not = icmp eq i32 %and301, 0
  br i1 %tobool302.not, label %if.then298.cond.false324_crit_edge, label %land.lhs.true303

if.then298.cond.false324_crit_edge:               ; preds = %if.then298
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

land.lhs.true303:                                 ; preds = %if.then298
  %funcs306 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %62 = ptrtoint ptr %funcs306 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %funcs306, align 4
  %tobool307.not = icmp eq ptr %63, null
  br i1 %tobool307.not, label %land.lhs.true303.cond.false324_crit_edge, label %land.lhs.true308

land.lhs.true303.cond.false324_crit_edge:         ; preds = %land.lhs.true303
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

land.lhs.true308:                                 ; preds = %land.lhs.true303
  %sriov_wreg312 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %63, i32 0, i32 12
  %64 = ptrtoint ptr %sriov_wreg312 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %sriov_wreg312, align 4
  %tobool313.not = icmp eq ptr %65, null
  br i1 %tobool313.not, label %land.lhs.true308.cond.false324_crit_edge, label %cond.true314

land.lhs.true308.cond.false324_crit_edge:         ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false324

cond.true314:                                     ; preds = %land.lhs.true308
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx321 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %66 = ptrtoint ptr %arrayidx321 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx321, align 4
  %arrayidx322 = getelementptr i32, ptr %67, i32 1
  %68 = ptrtoint ptr %arrayidx322 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load i32, ptr %arrayidx322, align 4
  %add323 = add i32 %69, 18
  tail call void %65(ptr noundef %adev, i32 noundef %add323, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end330

cond.false324:                                    ; preds = %land.lhs.true308.cond.false324_crit_edge, %land.lhs.true303.cond.false324_crit_edge, %if.then298.cond.false324_crit_edge
  %arrayidx327 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %70 = ptrtoint ptr %arrayidx327 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %arrayidx327, align 4
  %arrayidx328 = getelementptr i32, ptr %71, i32 1
  %72 = ptrtoint ptr %arrayidx328 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx328, align 4
  %add329 = add i32 %73, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add329, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end330

cond.end330:                                      ; preds = %cond.false324, %cond.true314
  %74 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %virt, align 8
  %and333 = and i32 %75, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and333)
  %tobool334.not = icmp eq i32 %and333, 0
  br i1 %tobool334.not, label %cond.end330.cond.false440_crit_edge, label %land.lhs.true335

cond.end330.cond.false440_crit_edge:              ; preds = %cond.end330
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

land.lhs.true335:                                 ; preds = %cond.end330
  %funcs338 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %76 = ptrtoint ptr %funcs338 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %funcs338, align 4
  %tobool339.not = icmp eq ptr %77, null
  br i1 %tobool339.not, label %land.lhs.true335.cond.false440_crit_edge, label %land.lhs.true340

land.lhs.true335.cond.false440_crit_edge:         ; preds = %land.lhs.true335
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

land.lhs.true340:                                 ; preds = %land.lhs.true335
  %sriov_wreg344 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %77, i32 0, i32 12
  %78 = ptrtoint ptr %sriov_wreg344 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %sriov_wreg344, align 4
  %tobool345.not = icmp eq ptr %79, null
  br i1 %tobool345.not, label %land.lhs.true340.cond.false440_crit_edge, label %cond.true346

land.lhs.true340.cond.false440_crit_edge:         ; preds = %land.lhs.true340
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false440

cond.true346:                                     ; preds = %land.lhs.true340
  %arrayidx353 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %80 = ptrtoint ptr %arrayidx353 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %arrayidx353, align 4
  %arrayidx354 = getelementptr i32, ptr %81, i32 1
  %82 = ptrtoint ptr %arrayidx354 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %arrayidx354, align 4
  %add355 = add i32 %83, 17
  %add369 = shl i32 %83, 2
  %shl370 = add i32 %add369, 544
  %and371 = and i32 %shl370, 1048572
  %84 = add nsw i32 %and371, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %84)
  %85 = icmp ult i32 %84, 9728
  %86 = add nsw i32 %and371, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %86)
  %87 = icmp ult i32 %86, 9728
  %88 = add nsw i32 %and371, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %88)
  %89 = icmp ult i32 %88, 1536
  br i1 %85, label %cond.true346.if.end435_crit_edge, label %if.else412

cond.true346.if.end435_crit_edge:                 ; preds = %cond.true346
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end435

if.else412:                                       ; preds = %cond.true346
  %90 = add nsw i32 %and371, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %90)
  %91 = icmp ult i32 %90, 1536
  br i1 %91, label %if.then414, label %if.else418

if.then414:                                       ; preds = %if.else412
  call void @__sanitizer_cov_trace_pc() #9
  %add417 = add nuw nsw i32 %and371, 67584
  br label %if.end435

if.else418:                                       ; preds = %if.else412
  br i1 %87, label %if.else418.if.end435_crit_edge, label %if.else424

if.else418.if.end435_crit_edge:                   ; preds = %if.else418
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end435

if.else424:                                       ; preds = %if.else418
  call void @__sanitizer_cov_trace_pc() #9
  %add429 = add nsw i32 %and371, -98304
  %spec.select15 = select i1 %89, i32 %add429, i32 %and371
  br label %if.end435

if.end435:                                        ; preds = %if.else424, %if.else418.if.end435_crit_edge, %if.then414, %cond.true346.if.end435_crit_edge
  %internal_reg_offset359.0 = phi i32 [ %add417, %if.then414 ], [ %spec.select15, %if.else424 ], [ %84, %cond.true346.if.end435_crit_edge ], [ %86, %if.else418.if.end435_crit_edge ]
  %92 = shl i32 %internal_reg_offset359.0, 14
  %shl438 = and i32 %92, -65536
  %or439 = or i32 %shl438, 1
  tail call void %79(ptr noundef %adev, i32 noundef %add355, i32 noundef %or439, i32 noundef 0, i32 noundef 16) #7
  br label %if.then626

cond.false440:                                    ; preds = %land.lhs.true340.cond.false440_crit_edge, %land.lhs.true335.cond.false440_crit_edge, %cond.end330.cond.false440_crit_edge
  %arrayidx443 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %93 = ptrtoint ptr %arrayidx443 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %arrayidx443, align 4
  %arrayidx444 = getelementptr i32, ptr %94, i32 1
  %95 = ptrtoint ptr %arrayidx444 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %arrayidx444, align 4
  %add445 = add i32 %96, 17
  %add459 = shl i32 %96, 2
  %shl460 = add i32 %add459, 544
  %and461 = and i32 %shl460, 1048572
  %97 = add nsw i32 %and461, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %97)
  %98 = icmp ult i32 %97, 9728
  %99 = add nsw i32 %and461, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %99)
  %100 = icmp ult i32 %99, 9728
  %101 = add nsw i32 %and461, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %101)
  %102 = icmp ult i32 %101, 1536
  br i1 %98, label %cond.false440.if.end525_crit_edge, label %if.else502

cond.false440.if.end525_crit_edge:                ; preds = %cond.false440
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end525

if.else502:                                       ; preds = %cond.false440
  %103 = add nsw i32 %and461, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %103)
  %104 = icmp ult i32 %103, 1536
  br i1 %104, label %if.then504, label %if.else508

if.then504:                                       ; preds = %if.else502
  call void @__sanitizer_cov_trace_pc() #9
  %add507 = add nuw nsw i32 %and461, 67584
  br label %if.end525

if.else508:                                       ; preds = %if.else502
  br i1 %100, label %if.else508.if.end525_crit_edge, label %if.else514

if.else508.if.end525_crit_edge:                   ; preds = %if.else508
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end525

if.else514:                                       ; preds = %if.else508
  call void @__sanitizer_cov_trace_pc() #9
  %add519 = add nsw i32 %and461, -98304
  %spec.select16 = select i1 %102, i32 %add519, i32 %and461
  br label %if.end525

if.end525:                                        ; preds = %if.else514, %if.else508.if.end525_crit_edge, %if.then504, %cond.false440.if.end525_crit_edge
  %internal_reg_offset449.0 = phi i32 [ %add507, %if.then504 ], [ %spec.select16, %if.else514 ], [ %97, %cond.false440.if.end525_crit_edge ], [ %99, %if.else508.if.end525_crit_edge ]
  %105 = shl i32 %internal_reg_offset449.0, 14
  %shl528 = and i32 %105, -65536
  %or529 = or i32 %shl528, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add445, i32 noundef %or529, i32 noundef 0) #7
  br label %if.then626

if.else531:                                       ; preds = %if.else275, %if.else269.if.else531_crit_edge, %if.then265, %if.else209.if.else531_crit_edge
  %internal_reg_offset210.0 = phi i32 [ %add268, %if.then265 ], [ %spec.select14, %if.else275 ], [ %52, %if.else209.if.else531_crit_edge ], [ %54, %if.else269.if.else531_crit_edge ]
  %shr288 = lshr i32 %internal_reg_offset210.0, 2
  %dpg_sram_curr_addr = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 110, i32 7, i32 %inst_idx, i32 13
  %106 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr = getelementptr i32, ptr %107, i32 1
  store ptr %incdec.ptr, ptr %dpg_sram_curr_addr, align 8
  %108 = ptrtoint ptr %107 to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 %shr288, ptr %107, align 4
  %109 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr294 = getelementptr i32, ptr %109, i32 1
  store ptr %incdec.ptr294, ptr %dpg_sram_curr_addr, align 8
  %110 = ptrtoint ptr %109 to i32
  call void @__asan_store4_noabort(i32 %110)
  store i32 %., ptr %109, align 4
  %111 = ptrtoint ptr %arrayidx218 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %arrayidx218, align 4
  %arrayidx541 = getelementptr i32, ptr %112, i32 1
  %113 = ptrtoint ptr %arrayidx541 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %arrayidx541, align 4
  %add542 = shl i32 %114, 2
  %shl543 = add i32 %add542, 544
  %and544 = and i32 %shl543, 1048572
  %115 = add nsw i32 %and544, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %115)
  %116 = icmp ult i32 %115, 9728
  %117 = add nsw i32 %and544, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %117)
  %118 = icmp ult i32 %117, 9728
  %119 = add nsw i32 %and544, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %119)
  %120 = icmp ult i32 %119, 1536
  br i1 %116, label %if.else531.if.else859_crit_edge, label %if.else585

if.else531.if.else859_crit_edge:                  ; preds = %if.else531
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else859

if.else585:                                       ; preds = %if.else531
  %121 = add nsw i32 %and544, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %121)
  %122 = icmp ult i32 %121, 1536
  br i1 %122, label %if.then587, label %if.else591

if.then587:                                       ; preds = %if.else585
  call void @__sanitizer_cov_trace_pc() #9
  %add590 = add nuw nsw i32 %and544, 67584
  br label %if.else859

if.else591:                                       ; preds = %if.else585
  br i1 %118, label %if.else591.if.else859_crit_edge, label %if.else597

if.else591.if.else859_crit_edge:                  ; preds = %if.else591
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else859

if.else597:                                       ; preds = %if.else591
  call void @__sanitizer_cov_trace_pc() #9
  %add602 = add nsw i32 %and544, -98304
  %spec.select17 = select i1 %120, i32 %add602, i32 %and544
  br label %if.else859

if.then626:                                       ; preds = %if.end525, %if.end435
  %123 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %virt, align 8
  %and629 = and i32 %124, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and629)
  %tobool630.not = icmp eq i32 %and629, 0
  br i1 %tobool630.not, label %if.then626.cond.false652_crit_edge, label %land.lhs.true631

if.then626.cond.false652_crit_edge:               ; preds = %if.then626
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

land.lhs.true631:                                 ; preds = %if.then626
  %funcs634 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %125 = ptrtoint ptr %funcs634 to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %funcs634, align 4
  %tobool635.not = icmp eq ptr %126, null
  br i1 %tobool635.not, label %land.lhs.true631.cond.false652_crit_edge, label %land.lhs.true636

land.lhs.true631.cond.false652_crit_edge:         ; preds = %land.lhs.true631
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

land.lhs.true636:                                 ; preds = %land.lhs.true631
  %sriov_wreg640 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %126, i32 0, i32 12
  %127 = ptrtoint ptr %sriov_wreg640 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %sriov_wreg640, align 4
  %tobool641.not = icmp eq ptr %128, null
  br i1 %tobool641.not, label %land.lhs.true636.cond.false652_crit_edge, label %cond.true642

land.lhs.true636.cond.false652_crit_edge:         ; preds = %land.lhs.true636
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false652

cond.true642:                                     ; preds = %land.lhs.true636
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx649 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %129 = ptrtoint ptr %arrayidx649 to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %arrayidx649, align 4
  %arrayidx650 = getelementptr i32, ptr %130, i32 1
  %131 = ptrtoint ptr %arrayidx650 to i32
  call void @__asan_load4_noabort(i32 %131)
  %132 = load i32, ptr %arrayidx650, align 4
  %add651 = add i32 %132, 18
  tail call void %128(ptr noundef %adev, i32 noundef %add651, i32 noundef 1, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end658

cond.false652:                                    ; preds = %land.lhs.true636.cond.false652_crit_edge, %land.lhs.true631.cond.false652_crit_edge, %if.then626.cond.false652_crit_edge
  %arrayidx655 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %133 = ptrtoint ptr %arrayidx655 to i32
  call void @__asan_load4_noabort(i32 %133)
  %134 = load ptr, ptr %arrayidx655, align 4
  %arrayidx656 = getelementptr i32, ptr %134, i32 1
  %135 = ptrtoint ptr %arrayidx656 to i32
  call void @__asan_load4_noabort(i32 %135)
  %136 = load i32, ptr %arrayidx656, align 4
  %add657 = add i32 %136, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add657, i32 noundef 1, i32 noundef 0) #7
  br label %cond.end658

cond.end658:                                      ; preds = %cond.false652, %cond.true642
  %137 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load i32, ptr %virt, align 8
  %and661 = and i32 %138, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and661)
  %tobool662.not = icmp eq i32 %and661, 0
  br i1 %tobool662.not, label %cond.end658.cond.false768_crit_edge, label %land.lhs.true663

cond.end658.cond.false768_crit_edge:              ; preds = %cond.end658
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

land.lhs.true663:                                 ; preds = %cond.end658
  %funcs666 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %139 = ptrtoint ptr %funcs666 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load ptr, ptr %funcs666, align 4
  %tobool667.not = icmp eq ptr %140, null
  br i1 %tobool667.not, label %land.lhs.true663.cond.false768_crit_edge, label %land.lhs.true668

land.lhs.true663.cond.false768_crit_edge:         ; preds = %land.lhs.true663
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

land.lhs.true668:                                 ; preds = %land.lhs.true663
  %sriov_wreg672 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %140, i32 0, i32 12
  %141 = ptrtoint ptr %sriov_wreg672 to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load ptr, ptr %sriov_wreg672, align 4
  %tobool673.not = icmp eq ptr %142, null
  br i1 %tobool673.not, label %land.lhs.true668.cond.false768_crit_edge, label %cond.true674

land.lhs.true668.cond.false768_crit_edge:         ; preds = %land.lhs.true668
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false768

cond.true674:                                     ; preds = %land.lhs.true668
  %arrayidx681 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %143 = ptrtoint ptr %arrayidx681 to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load ptr, ptr %arrayidx681, align 4
  %arrayidx682 = getelementptr i32, ptr %144, i32 1
  %145 = ptrtoint ptr %arrayidx682 to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load i32, ptr %arrayidx682, align 4
  %add683 = add i32 %146, 17
  %add697 = shl i32 %146, 2
  %shl698 = add i32 %add697, 560
  %and699 = and i32 %shl698, 1048572
  %147 = add nsw i32 %and699, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %147)
  %148 = icmp ult i32 %147, 9728
  %149 = add nsw i32 %and699, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %149)
  %150 = icmp ult i32 %149, 9728
  %151 = add nsw i32 %and699, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %151)
  %152 = icmp ult i32 %151, 1536
  br i1 %148, label %cond.true674.if.end763_crit_edge, label %if.else740

cond.true674.if.end763_crit_edge:                 ; preds = %cond.true674
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end763

if.else740:                                       ; preds = %cond.true674
  %153 = add nsw i32 %and699, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %153)
  %154 = icmp ult i32 %153, 1536
  br i1 %154, label %if.then742, label %if.else746

if.then742:                                       ; preds = %if.else740
  call void @__sanitizer_cov_trace_pc() #9
  %add745 = add nuw nsw i32 %and699, 67584
  br label %if.end763

if.else746:                                       ; preds = %if.else740
  br i1 %150, label %if.else746.if.end763_crit_edge, label %if.else752

if.else746.if.end763_crit_edge:                   ; preds = %if.else746
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end763

if.else752:                                       ; preds = %if.else746
  call void @__sanitizer_cov_trace_pc() #9
  %add757 = add nsw i32 %and699, -98304
  %spec.select18 = select i1 %152, i32 %add757, i32 %and699
  br label %if.end763

if.end763:                                        ; preds = %if.else752, %if.else746.if.end763_crit_edge, %if.then742, %cond.true674.if.end763_crit_edge
  %internal_reg_offset687.0 = phi i32 [ %add745, %if.then742 ], [ %spec.select18, %if.else752 ], [ %147, %cond.true674.if.end763_crit_edge ], [ %149, %if.else746.if.end763_crit_edge ]
  %155 = shl i32 %internal_reg_offset687.0, 14
  %shl766 = and i32 %155, -65536
  %or767 = or i32 %shl766, 1
  tail call void %142(ptr noundef %adev, i32 noundef %add683, i32 noundef %or767, i32 noundef 0, i32 noundef 16) #7
  br label %if.then954

cond.false768:                                    ; preds = %land.lhs.true668.cond.false768_crit_edge, %land.lhs.true663.cond.false768_crit_edge, %cond.end658.cond.false768_crit_edge
  %arrayidx771 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %156 = ptrtoint ptr %arrayidx771 to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %arrayidx771, align 4
  %arrayidx772 = getelementptr i32, ptr %157, i32 1
  %158 = ptrtoint ptr %arrayidx772 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %arrayidx772, align 4
  %add773 = add i32 %159, 17
  %add787 = shl i32 %159, 2
  %shl788 = add i32 %add787, 560
  %and789 = and i32 %shl788, 1048572
  %160 = add nsw i32 %and789, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %160)
  %161 = icmp ult i32 %160, 9728
  %162 = add nsw i32 %and789, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %162)
  %163 = icmp ult i32 %162, 9728
  %164 = add nsw i32 %and789, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %164)
  %165 = icmp ult i32 %164, 1536
  br i1 %161, label %cond.false768.if.end853_crit_edge, label %if.else830

cond.false768.if.end853_crit_edge:                ; preds = %cond.false768
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end853

if.else830:                                       ; preds = %cond.false768
  %166 = add nsw i32 %and789, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %166)
  %167 = icmp ult i32 %166, 1536
  br i1 %167, label %if.then832, label %if.else836

if.then832:                                       ; preds = %if.else830
  call void @__sanitizer_cov_trace_pc() #9
  %add835 = add nuw nsw i32 %and789, 67584
  br label %if.end853

if.else836:                                       ; preds = %if.else830
  br i1 %163, label %if.else836.if.end853_crit_edge, label %if.else842

if.else836.if.end853_crit_edge:                   ; preds = %if.else836
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end853

if.else842:                                       ; preds = %if.else836
  call void @__sanitizer_cov_trace_pc() #9
  %add847 = add nsw i32 %and789, -98304
  %spec.select19 = select i1 %165, i32 %add847, i32 %and789
  br label %if.end853

if.end853:                                        ; preds = %if.else842, %if.else836.if.end853_crit_edge, %if.then832, %cond.false768.if.end853_crit_edge
  %internal_reg_offset777.0 = phi i32 [ %add835, %if.then832 ], [ %spec.select19, %if.else842 ], [ %160, %cond.false768.if.end853_crit_edge ], [ %162, %if.else836.if.end853_crit_edge ]
  %168 = shl i32 %internal_reg_offset777.0, 14
  %shl856 = and i32 %168, -65536
  %or857 = or i32 %shl856, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add773, i32 noundef %or857, i32 noundef 0) #7
  br label %if.then954

if.else859:                                       ; preds = %if.else597, %if.else591.if.else859_crit_edge, %if.then587, %if.else531.if.else859_crit_edge
  %internal_reg_offset532.0 = phi i32 [ %add590, %if.then587 ], [ %spec.select17, %if.else597 ], [ %115, %if.else531.if.else859_crit_edge ], [ %117, %if.else591.if.else859_crit_edge ]
  %shr610 = lshr i32 %internal_reg_offset532.0, 2
  %169 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr615 = getelementptr i32, ptr %170, i32 1
  store ptr %incdec.ptr615, ptr %dpg_sram_curr_addr, align 8
  %171 = ptrtoint ptr %170 to i32
  call void @__asan_store4_noabort(i32 %171)
  store i32 %shr610, ptr %170, align 4
  %172 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr620 = getelementptr i32, ptr %172, i32 1
  store ptr %incdec.ptr620, ptr %dpg_sram_curr_addr, align 8
  %173 = ptrtoint ptr %172 to i32
  call void @__asan_store4_noabort(i32 %173)
  store i32 0, ptr %172, align 4
  %174 = ptrtoint ptr %arrayidx218 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %arrayidx218, align 4
  %arrayidx869 = getelementptr i32, ptr %175, i32 1
  %176 = ptrtoint ptr %arrayidx869 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load i32, ptr %arrayidx869, align 4
  %add870 = shl i32 %177, 2
  %shl871 = add i32 %add870, 560
  %and872 = and i32 %shl871, 1048572
  %178 = add nsw i32 %and872, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %178)
  %179 = icmp ult i32 %178, 9728
  %180 = add nsw i32 %and872, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %180)
  %181 = icmp ult i32 %180, 9728
  %182 = add nsw i32 %and872, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %182)
  %183 = icmp ult i32 %182, 1536
  br i1 %179, label %if.else859.if.else1187_crit_edge, label %if.else913

if.else859.if.else1187_crit_edge:                 ; preds = %if.else859
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1187

if.else913:                                       ; preds = %if.else859
  %184 = add nsw i32 %and872, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %184)
  %185 = icmp ult i32 %184, 1536
  br i1 %185, label %if.then915, label %if.else919

if.then915:                                       ; preds = %if.else913
  call void @__sanitizer_cov_trace_pc() #9
  %add918 = add nuw nsw i32 %and872, 67584
  br label %if.else1187

if.else919:                                       ; preds = %if.else913
  br i1 %181, label %if.else919.if.else1187_crit_edge, label %if.else925

if.else919.if.else1187_crit_edge:                 ; preds = %if.else919
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.else1187

if.else925:                                       ; preds = %if.else919
  call void @__sanitizer_cov_trace_pc() #9
  %add930 = add nsw i32 %and872, -98304
  %spec.select20 = select i1 %183, i32 %add930, i32 %and872
  br label %if.else1187

if.then954:                                       ; preds = %if.end853, %if.end763
  %186 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load i32, ptr %virt, align 8
  %and957 = and i32 %187, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and957)
  %tobool958.not = icmp eq i32 %and957, 0
  br i1 %tobool958.not, label %if.then954.cond.false980_crit_edge, label %land.lhs.true959

if.then954.cond.false980_crit_edge:               ; preds = %if.then954
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

land.lhs.true959:                                 ; preds = %if.then954
  %funcs962 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %188 = ptrtoint ptr %funcs962 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %funcs962, align 4
  %tobool963.not = icmp eq ptr %189, null
  br i1 %tobool963.not, label %land.lhs.true959.cond.false980_crit_edge, label %land.lhs.true964

land.lhs.true959.cond.false980_crit_edge:         ; preds = %land.lhs.true959
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

land.lhs.true964:                                 ; preds = %land.lhs.true959
  %sriov_wreg968 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %189, i32 0, i32 12
  %190 = ptrtoint ptr %sriov_wreg968 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %sriov_wreg968, align 4
  %tobool969.not = icmp eq ptr %191, null
  br i1 %tobool969.not, label %land.lhs.true964.cond.false980_crit_edge, label %cond.true970

land.lhs.true964.cond.false980_crit_edge:         ; preds = %land.lhs.true964
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false980

cond.true970:                                     ; preds = %land.lhs.true964
  call void @__sanitizer_cov_trace_pc() #9
  %arrayidx977 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %192 = ptrtoint ptr %arrayidx977 to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %arrayidx977, align 4
  %arrayidx978 = getelementptr i32, ptr %193, i32 1
  %194 = ptrtoint ptr %arrayidx978 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load i32, ptr %arrayidx978, align 4
  %add979 = add i32 %195, 18
  tail call void %191(ptr noundef %adev, i32 noundef %add979, i32 noundef 0, i32 noundef 0, i32 noundef 16) #7
  br label %cond.end986

cond.false980:                                    ; preds = %land.lhs.true964.cond.false980_crit_edge, %land.lhs.true959.cond.false980_crit_edge, %if.then954.cond.false980_crit_edge
  %arrayidx983 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %196 = ptrtoint ptr %arrayidx983 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %arrayidx983, align 4
  %arrayidx984 = getelementptr i32, ptr %197, i32 1
  %198 = ptrtoint ptr %arrayidx984 to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load i32, ptr %arrayidx984, align 4
  %add985 = add i32 %199, 18
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add985, i32 noundef 0, i32 noundef 0) #7
  br label %cond.end986

cond.end986:                                      ; preds = %cond.false980, %cond.true970
  %200 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load i32, ptr %virt, align 8
  %and989 = and i32 %201, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and989)
  %tobool990.not = icmp eq i32 %and989, 0
  br i1 %tobool990.not, label %cond.end986.cond.false1096_crit_edge, label %land.lhs.true991

cond.end986.cond.false1096_crit_edge:             ; preds = %cond.end986
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

land.lhs.true991:                                 ; preds = %cond.end986
  %funcs994 = getelementptr inbounds %struct.amdgpu_device, ptr %adev, i32 0, i32 106, i32 2, i32 15
  %202 = ptrtoint ptr %funcs994 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %funcs994, align 4
  %tobool995.not = icmp eq ptr %203, null
  br i1 %tobool995.not, label %land.lhs.true991.cond.false1096_crit_edge, label %land.lhs.true996

land.lhs.true991.cond.false1096_crit_edge:        ; preds = %land.lhs.true991
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

land.lhs.true996:                                 ; preds = %land.lhs.true991
  %sriov_wreg1000 = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %203, i32 0, i32 12
  %204 = ptrtoint ptr %sriov_wreg1000 to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %sriov_wreg1000, align 4
  %tobool1001.not = icmp eq ptr %205, null
  br i1 %tobool1001.not, label %land.lhs.true996.cond.false1096_crit_edge, label %cond.true1002

land.lhs.true996.cond.false1096_crit_edge:        ; preds = %land.lhs.true996
  call void @__sanitizer_cov_trace_pc() #9
  br label %cond.false1096

cond.true1002:                                    ; preds = %land.lhs.true996
  %arrayidx1009 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %206 = ptrtoint ptr %arrayidx1009 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %arrayidx1009, align 4
  %arrayidx1010 = getelementptr i32, ptr %207, i32 1
  %208 = ptrtoint ptr %arrayidx1010 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %arrayidx1010, align 4
  %add1011 = add i32 %209, 17
  %add1025 = shl i32 %209, 2
  %shl1026 = add i32 %add1025, 568
  %and1027 = and i32 %shl1026, 1048572
  %210 = add nsw i32 %and1027, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %210)
  %211 = icmp ult i32 %210, 9728
  %212 = add nsw i32 %and1027, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %212)
  %213 = icmp ult i32 %212, 9728
  %214 = add nsw i32 %and1027, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %214)
  %215 = icmp ult i32 %214, 1536
  br i1 %211, label %cond.true1002.if.end1091_crit_edge, label %if.else1068

cond.true1002.if.end1091_crit_edge:               ; preds = %cond.true1002
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1091

if.else1068:                                      ; preds = %cond.true1002
  %216 = add nsw i32 %and1027, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %216)
  %217 = icmp ult i32 %216, 1536
  br i1 %217, label %if.then1070, label %if.else1074

if.then1070:                                      ; preds = %if.else1068
  call void @__sanitizer_cov_trace_pc() #9
  %add1073 = add nuw nsw i32 %and1027, 67584
  br label %if.end1091

if.else1074:                                      ; preds = %if.else1068
  br i1 %213, label %if.else1074.if.end1091_crit_edge, label %if.else1080

if.else1074.if.end1091_crit_edge:                 ; preds = %if.else1074
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1091

if.else1080:                                      ; preds = %if.else1074
  call void @__sanitizer_cov_trace_pc() #9
  %add1085 = add nsw i32 %and1027, -98304
  %spec.select21 = select i1 %215, i32 %add1085, i32 %and1027
  br label %if.end1091

if.end1091:                                       ; preds = %if.else1080, %if.else1074.if.end1091_crit_edge, %if.then1070, %cond.true1002.if.end1091_crit_edge
  %internal_reg_offset1015.0 = phi i32 [ %add1073, %if.then1070 ], [ %spec.select21, %if.else1080 ], [ %210, %cond.true1002.if.end1091_crit_edge ], [ %212, %if.else1074.if.end1091_crit_edge ]
  %218 = shl i32 %internal_reg_offset1015.0, 14
  %shl1094 = and i32 %218, -65536
  %or1095 = or i32 %shl1094, 1
  tail call void %205(ptr noundef %adev, i32 noundef %add1011, i32 noundef %or1095, i32 noundef 0, i32 noundef 16) #7
  br label %do.end1279

cond.false1096:                                   ; preds = %land.lhs.true996.cond.false1096_crit_edge, %land.lhs.true991.cond.false1096_crit_edge, %cond.end986.cond.false1096_crit_edge
  %arrayidx1099 = getelementptr %struct.amdgpu_device, ptr %adev, i32 0, i32 130, i32 16, i32 %inst_idx
  %219 = ptrtoint ptr %arrayidx1099 to i32
  call void @__asan_load4_noabort(i32 %219)
  %220 = load ptr, ptr %arrayidx1099, align 4
  %arrayidx1100 = getelementptr i32, ptr %220, i32 1
  %221 = ptrtoint ptr %arrayidx1100 to i32
  call void @__asan_load4_noabort(i32 %221)
  %222 = load i32, ptr %arrayidx1100, align 4
  %add1101 = add i32 %222, 17
  %add1115 = shl i32 %222, 2
  %shl1116 = add i32 %add1115, 568
  %and1117 = and i32 %shl1116, 1048572
  %223 = add nsw i32 %and1117, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %223)
  %224 = icmp ult i32 %223, 9728
  %225 = add nsw i32 %and1117, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %225)
  %226 = icmp ult i32 %225, 9728
  %227 = add nsw i32 %and1117, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %227)
  %228 = icmp ult i32 %227, 1536
  br i1 %224, label %cond.false1096.if.end1181_crit_edge, label %if.else1158

cond.false1096.if.end1181_crit_edge:              ; preds = %cond.false1096
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1181

if.else1158:                                      ; preds = %cond.false1096
  %229 = add nsw i32 %and1117, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %229)
  %230 = icmp ult i32 %229, 1536
  br i1 %230, label %if.then1160, label %if.else1164

if.then1160:                                      ; preds = %if.else1158
  call void @__sanitizer_cov_trace_pc() #9
  %add1163 = add nuw nsw i32 %and1117, 67584
  br label %if.end1181

if.else1164:                                      ; preds = %if.else1158
  br i1 %226, label %if.else1164.if.end1181_crit_edge, label %if.else1170

if.else1164.if.end1181_crit_edge:                 ; preds = %if.else1164
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1181

if.else1170:                                      ; preds = %if.else1164
  call void @__sanitizer_cov_trace_pc() #9
  %add1175 = add nsw i32 %and1117, -98304
  %spec.select22 = select i1 %228, i32 %add1175, i32 %and1117
  br label %if.end1181

if.end1181:                                       ; preds = %if.else1170, %if.else1164.if.end1181_crit_edge, %if.then1160, %cond.false1096.if.end1181_crit_edge
  %internal_reg_offset1105.0 = phi i32 [ %add1163, %if.then1160 ], [ %spec.select22, %if.else1170 ], [ %223, %cond.false1096.if.end1181_crit_edge ], [ %225, %if.else1164.if.end1181_crit_edge ]
  %231 = shl i32 %internal_reg_offset1105.0, 14
  %shl1184 = and i32 %231, -65536
  %or1185 = or i32 %shl1184, 1
  tail call void @amdgpu_device_wreg(ptr noundef %adev, i32 noundef %add1101, i32 noundef %or1185, i32 noundef 0) #7
  br label %do.end1279

if.else1187:                                      ; preds = %if.else925, %if.else919.if.else1187_crit_edge, %if.then915, %if.else859.if.else1187_crit_edge
  %internal_reg_offset860.0 = phi i32 [ %add918, %if.then915 ], [ %spec.select20, %if.else925 ], [ %178, %if.else859.if.else1187_crit_edge ], [ %180, %if.else919.if.else1187_crit_edge ]
  %shr938 = lshr i32 %internal_reg_offset860.0, 2
  %232 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr943 = getelementptr i32, ptr %233, i32 1
  store ptr %incdec.ptr943, ptr %dpg_sram_curr_addr, align 8
  %234 = ptrtoint ptr %233 to i32
  call void @__asan_store4_noabort(i32 %234)
  store i32 %shr938, ptr %233, align 4
  %235 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr948 = getelementptr i32, ptr %235, i32 1
  store ptr %incdec.ptr948, ptr %dpg_sram_curr_addr, align 8
  %236 = ptrtoint ptr %235 to i32
  call void @__asan_store4_noabort(i32 %236)
  store i32 1, ptr %235, align 4
  %237 = ptrtoint ptr %arrayidx218 to i32
  call void @__asan_load4_noabort(i32 %237)
  %238 = load ptr, ptr %arrayidx218, align 4
  %arrayidx1197 = getelementptr i32, ptr %238, i32 1
  %239 = ptrtoint ptr %arrayidx1197 to i32
  call void @__asan_load4_noabort(i32 %239)
  %240 = load i32, ptr %arrayidx1197, align 4
  %add1198 = shl i32 %240, 2
  %shl1199 = add i32 %add1198, 568
  %and1200 = and i32 %shl1199, 1048572
  %241 = add nsw i32 %and1200, -129536
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %241)
  %242 = icmp ult i32 %241, 9728
  %243 = add nsw i32 %and1200, -295424
  call void @__sanitizer_cov_trace_const_cmp4(i32 9728, i32 %243)
  %244 = icmp ult i32 %243, 9728
  %245 = add nsw i32 %and1200, -294912
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %245)
  %246 = icmp ult i32 %245, 1536
  br i1 %242, label %if.else1187.if.end1264_crit_edge, label %if.else1241

if.else1187.if.end1264_crit_edge:                 ; preds = %if.else1187
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1264

if.else1241:                                      ; preds = %if.else1187
  %247 = add nsw i32 %and1200, -129024
  call void @__sanitizer_cov_trace_const_cmp4(i32 1536, i32 %247)
  %248 = icmp ult i32 %247, 1536
  br i1 %248, label %if.then1243, label %if.else1247

if.then1243:                                      ; preds = %if.else1241
  call void @__sanitizer_cov_trace_pc() #9
  %add1246 = add nuw nsw i32 %and1200, 67584
  br label %if.end1264

if.else1247:                                      ; preds = %if.else1241
  br i1 %244, label %if.else1247.if.end1264_crit_edge, label %if.else1253

if.else1247.if.end1264_crit_edge:                 ; preds = %if.else1247
  call void @__sanitizer_cov_trace_pc() #9
  br label %if.end1264

if.else1253:                                      ; preds = %if.else1247
  call void @__sanitizer_cov_trace_pc() #9
  %add1258 = add nsw i32 %and1200, -98304
  %spec.select23 = select i1 %246, i32 %add1258, i32 %and1200
  br label %if.end1264

if.end1264:                                       ; preds = %if.else1253, %if.else1247.if.end1264_crit_edge, %if.then1243, %if.else1187.if.end1264_crit_edge
  %internal_reg_offset1188.0 = phi i32 [ %add1246, %if.then1243 ], [ %spec.select23, %if.else1253 ], [ %241, %if.else1187.if.end1264_crit_edge ], [ %243, %if.else1247.if.end1264_crit_edge ]
  %shr1266 = lshr i32 %internal_reg_offset1188.0, 2
  %249 = ptrtoint ptr %dpg_sram_curr_addr to i32
  call void @__asan_load4_noabort(i32 %249)
  %250 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1271 = getelementptr i32, ptr %250, i32 1
  store ptr %incdec.ptr1271, ptr %dpg_sram_curr_addr, align 8
  %251 = ptrtoint ptr %250 to i32
  call void @__asan_store4_noabort(i32 %251)
  store i32 %shr1266, ptr %250, align 4
  %252 = load ptr, ptr %dpg_sram_curr_addr, align 8
  %incdec.ptr1276 = getelementptr i32, ptr %252, i32 1
  store ptr %incdec.ptr1276, ptr %dpg_sram_curr_addr, align 8
  %253 = ptrtoint ptr %252 to i32
  call void @__asan_store4_noabort(i32 %253)
  store i32 0, ptr %252, align 4
  br label %do.end1279

do.end1279:                                       ; preds = %if.end1264, %if.end1181, %if.end1091
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @psp_update_vcn_sram(ptr noundef, i32 noundef, i64 noundef, i32 noundef) local_unnamed_addr #3

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.fshl.i64(i64, i64, i64) #6

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #7

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_storeN_noabort(i32, i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #8 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 71)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #8 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 71)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #4 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { nofree nounwind null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #7 = { nounwind }
attributes #8 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #9 = { nomerge }
attributes #10 = { cold nounwind }

!llvm.asan.globals = !{!0, !2, !4, !6, !8, !9, !10, !11, !12, !13, !15, !17, !19, !21, !23, !25, !26, !27, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !49, !50, !51, !52, !54, !55, !56, !58, !59, !61, !62, !63, !64, !65, !66, !68, !69, !71, !72, !73, !74, !75, !77, !79, !80, !81, !82, !84, !85, !86, !87, !89, !90, !91, !93, !94, !95, !97, !98, !100, !101, !102, !104, !105, !106, !108, !109, !110, !112, !113, !114, !116, !117, !119, !120, !121, !122, !124, !126, !128, !129, !130, !132}
!llvm.module.flags = !{!133, !134, !135, !136, !137, !138, !139, !140}
!llvm.ident = !{!141}

!0 = !{ptr @vcn_v3_0_ip_block, !1, !"vcn_v3_0_ip_block", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2270, i32 38}
!2 = !{ptr @.str, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2251, i32 10}
!4 = !{ptr @vcn_v3_0_ip_funcs, !5, !"vcn_v3_0_ip_funcs", i1 false, i1 false}
!5 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2250, i32 34}
!6 = !{ptr @.str.1, !7, !"<string literal>", i1 false, i1 false}
!7 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2078, i32 3}
!8 = !{ptr @.str.2, !7, !"<string literal>", i1 false, i1 false}
!9 = !{ptr @.str.3, !7, !"<string literal>", i1 false, i1 false}
!10 = !{ptr @vcn_v3_0_set_dec_ring_funcs._entry, !7, !"_entry", i1 false, i1 false}
!11 = !{ptr @vcn_v3_0_set_dec_ring_funcs._entry_ptr, !7, !"_entry_ptr", i1 false, i1 false}
!12 = !{ptr @.str.4, !7, !"<string literal>", i1 false, i1 false}
!13 = !{ptr @vcn_v3_0_dec_ring_vm_funcs, !14, !"vcn_v3_0_dec_ring_vm_funcs", i1 false, i1 false}
!14 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1935, i32 39}
!15 = !{ptr @.str.5, !16, !"<string literal>", i1 false, i1 false}
!16 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1837, i32 3}
!17 = !{ptr @.str.6, !18, !"<string literal>", i1 false, i1 false}
!18 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1844, i32 3}
!19 = !{ptr @.str.7, !20, !"<string literal>", i1 false, i1 false}
!20 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1852, i32 3}
!21 = !{ptr @.str.8, !22, !"<string literal>", i1 false, i1 false}
!22 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1858, i32 3}
!23 = !{ptr @.str.9, !24, !"<string literal>", i1 false, i1 false}
!24 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2096, i32 4}
!25 = !{ptr @.str.10, !24, !"<string literal>", i1 false, i1 false}
!26 = !{ptr @vcn_v3_0_set_enc_ring_funcs._entry, !24, !"_entry", i1 false, i1 false}
!27 = !{ptr @vcn_v3_0_set_enc_ring_funcs._entry_ptr, !24, !"_entry_ptr", i1 false, i1 false}
!28 = !{ptr @vcn_v3_0_enc_ring_vm_funcs, !29, !"vcn_v3_0_enc_ring_vm_funcs", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2035, i32 39}
!30 = !{ptr @vcn_v3_0_irq_funcs, !31, !"vcn_v3_0_irq_funcs", i1 false, i1 false}
!31 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2232, i32 42}
!32 = !{ptr @.str.11, !33, !"<string literal>", i1 false, i1 false}
!33 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2207, i32 3}
!34 = !{ptr @.str.12, !35, !"<string literal>", i1 false, i1 false}
!35 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2211, i32 2}
!36 = !{ptr @.str.13, !37, !"<string literal>", i1 false, i1 false}
!37 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2224, i32 3}
!38 = !{ptr @.str.14, !39, !"<string literal>", i1 false, i1 false}
!39 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 186, i32 23}
!40 = !{ptr @.str.15, !41, !"<string literal>", i1 false, i1 false}
!41 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 209, i32 24}
!42 = !{ptr @amdgpu_ih_clientid_vcns, !43, !"amdgpu_ih_clientid_vcns", i1 false, i1 false}
!43 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 58, i32 12}
!44 = !{ptr @.str.16, !45, !"<string literal>", i1 false, i1 false}
!45 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1588, i32 3}
!46 = !{ptr @.str.17, !47, !"<string literal>", i1 false, i1 false}
!47 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1594, i32 15}
!48 = !{ptr @.str.18, !47, !"<string literal>", i1 false, i1 false}
!49 = !{ptr @vcn_v3_0_pause_dpg_mode._entry, !47, !"_entry", i1 false, i1 false}
!50 = !{ptr @vcn_v3_0_pause_dpg_mode._entry_ptr, !47, !"_entry_ptr", i1 false, i1 false}
!51 = !{ptr @.str.19, !47, !"<string literal>", i1 false, i1 false}
!52 = !{ptr @vcn_v3_0_pause_dpg_mode._entry.20, !53, !"_entry", i1 false, i1 false}
!53 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1603, i32 5}
!54 = !{ptr @vcn_v3_0_pause_dpg_mode._entry_ptr.21, !53, !"_entry_ptr", i1 false, i1 false}
!55 = !{ptr @.str.22, !53, !"<string literal>", i1 false, i1 false}
!56 = !{ptr @vcn_v3_0_pause_dpg_mode._entry.23, !57, !"_entry", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1644, i32 5}
!58 = !{ptr @vcn_v3_0_pause_dpg_mode._entry_ptr.24, !57, !"_entry_ptr", i1 false, i1 false}
!59 = !{ptr @.str.25, !60, !"<string literal>", i1 false, i1 false}
!60 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 298, i32 5}
!61 = !{ptr @.str.26, !60, !"<string literal>", i1 false, i1 false}
!62 = !{ptr @.str.27, !60, !"<string literal>", i1 false, i1 false}
!63 = !{ptr @.str.28, !60, !"<string literal>", i1 false, i1 false}
!64 = !{ptr @vcn_v3_0_hw_init._entry, !60, !"_entry", i1 false, i1 false}
!65 = !{ptr @vcn_v3_0_hw_init._entry_ptr, !60, !"_entry_ptr", i1 false, i1 false}
!66 = !{ptr @vcn_v3_0_hw_init._entry.29, !67, !"_entry", i1 false, i1 false}
!67 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 310, i32 6}
!68 = !{ptr @vcn_v3_0_hw_init._entry_ptr.30, !67, !"_entry_ptr", i1 false, i1 false}
!69 = !{ptr @.str.32, !70, !"<string literal>", i1 false, i1 false}
!70 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 344, i32 3}
!71 = !{ptr @vcn_v3_0_hw_init._entry.31, !70, !"_entry", i1 false, i1 false}
!72 = !{ptr @vcn_v3_0_hw_init._entry_ptr.33, !70, !"_entry_ptr", i1 false, i1 false}
!73 = !{ptr @.str.34, !70, !"<string literal>", i1 false, i1 false}
!74 = !{ptr @.str.35, !70, !"<string literal>", i1 false, i1 false}
!75 = !{ptr @.str.36, !76, !"<string literal>", i1 false, i1 false}
!76 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1464, i32 4}
!77 = !{ptr @.str.37, !78, !"<string literal>", i1 false, i1 false}
!78 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 2124, i32 9}
!79 = !{ptr @vcn_v3_0_wait_for_idle._entry, !78, !"_entry", i1 false, i1 false}
!80 = !{ptr @vcn_v3_0_wait_for_idle._entry_ptr, !78, !"_entry_ptr", i1 false, i1 false}
!81 = !{ptr @.str.38, !78, !"<string literal>", i1 false, i1 false}
!82 = !{ptr @.str.39, !83, !"<string literal>", i1 false, i1 false}
!83 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 718, i32 2}
!84 = !{ptr @vcn_v3_0_disable_clock_gating._entry, !83, !"_entry", i1 false, i1 false}
!85 = !{ptr @vcn_v3_0_disable_clock_gating._entry_ptr, !83, !"_entry_ptr", i1 false, i1 false}
!86 = !{ptr @.str.40, !83, !"<string literal>", i1 false, i1 false}
!87 = !{ptr @.str.41, !88, !"<string literal>", i1 false, i1 false}
!88 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1518, i32 7}
!89 = !{ptr @vcn_v3_0_stop._entry, !88, !"_entry", i1 false, i1 false}
!90 = !{ptr @vcn_v3_0_stop._entry_ptr, !88, !"_entry_ptr", i1 false, i1 false}
!91 = !{ptr @vcn_v3_0_stop._entry.42, !92, !"_entry", i1 false, i1 false}
!92 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1526, i32 7}
!93 = !{ptr @vcn_v3_0_stop._entry_ptr.43, !92, !"_entry_ptr", i1 false, i1 false}
!94 = !{ptr @.str.44, !92, !"<string literal>", i1 false, i1 false}
!95 = !{ptr @vcn_v3_0_stop._entry.45, !96, !"_entry", i1 false, i1 false}
!96 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1536, i32 7}
!97 = !{ptr @vcn_v3_0_stop._entry_ptr.46, !96, !"_entry_ptr", i1 false, i1 false}
!98 = !{ptr @.str.47, !99, !"<string literal>", i1 false, i1 false}
!99 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1480, i32 2}
!100 = !{ptr @vcn_v3_0_stop_dpg_mode._entry, !99, !"_entry", i1 false, i1 false}
!101 = !{ptr @vcn_v3_0_stop_dpg_mode._entry_ptr, !99, !"_entry_ptr", i1 false, i1 false}
!102 = !{ptr @vcn_v3_0_stop_dpg_mode._entry.48, !103, !"_entry", i1 false, i1 false}
!103 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1485, i32 2}
!104 = !{ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.49, !103, !"_entry_ptr", i1 false, i1 false}
!105 = !{ptr @.str.50, !103, !"<string literal>", i1 false, i1 false}
!106 = !{ptr @vcn_v3_0_stop_dpg_mode._entry.51, !107, !"_entry", i1 false, i1 false}
!107 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1488, i32 2}
!108 = !{ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.52, !107, !"_entry_ptr", i1 false, i1 false}
!109 = !{ptr @.str.53, !107, !"<string literal>", i1 false, i1 false}
!110 = !{ptr @vcn_v3_0_stop_dpg_mode._entry.54, !111, !"_entry", i1 false, i1 false}
!111 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1491, i32 2}
!112 = !{ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.55, !111, !"_entry_ptr", i1 false, i1 false}
!113 = !{ptr @.str.56, !111, !"<string literal>", i1 false, i1 false}
!114 = !{ptr @vcn_v3_0_stop_dpg_mode._entry.57, !115, !"_entry", i1 false, i1 false}
!115 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1493, i32 2}
!116 = !{ptr @vcn_v3_0_stop_dpg_mode._entry_ptr.58, !115, !"_entry_ptr", i1 false, i1 false}
!117 = !{ptr @.str.59, !118, !"<string literal>", i1 false, i1 false}
!118 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 668, i32 3}
!119 = !{ptr @vcn_v3_0_enable_static_power_gating._entry, !118, !"_entry", i1 false, i1 false}
!120 = !{ptr @vcn_v3_0_enable_static_power_gating._entry_ptr, !118, !"_entry_ptr", i1 false, i1 false}
!121 = !{ptr @.str.60, !118, !"<string literal>", i1 false, i1 false}
!122 = !{ptr @.str.61, !123, !"<string literal>", i1 false, i1 false}
!123 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1185, i32 4}
!124 = !{ptr @.str.62, !125, !"<string literal>", i1 false, i1 false}
!125 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 1198, i32 4}
!126 = !{ptr @.str.63, !127, !"<string literal>", i1 false, i1 false}
!127 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 597, i32 3}
!128 = !{ptr @vcn_v3_0_disable_static_power_gating._entry, !127, !"_entry", i1 false, i1 false}
!129 = !{ptr @vcn_v3_0_disable_static_power_gating._entry_ptr, !127, !"_entry_ptr", i1 false, i1 false}
!130 = !{ptr @vcn_v3_0_disable_static_power_gating._entry.64, !131, !"_entry", i1 false, i1 false}
!131 = !{!"../drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c", i32 615, i32 3}
!132 = !{ptr @vcn_v3_0_disable_static_power_gating._entry_ptr.65, !131, !"_entry_ptr", i1 false, i1 false}
!133 = !{i32 1, !"wchar_size", i32 2}
!134 = !{i32 1, !"min_enum_size", i32 4}
!135 = !{i32 8, !"branch-target-enforcement", i32 0}
!136 = !{i32 8, !"sign-return-address", i32 0}
!137 = !{i32 8, !"sign-return-address-all", i32 0}
!138 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!139 = !{i32 7, !"uwtable", i32 1}
!140 = !{i32 7, !"frame-pointer", i32 2}
!141 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!142 = !{!"auto-init"}
!143 = !{i32 0, i32 33}
!144 = !{i8 0, i8 2}
