`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 21 2021 19:48:26 KST (Jan 21 2021 10:48:26 UTC)

module pw_feature_addr_gen_Eqi1u16_4(in1, out1);
  input [15:0] in1;
  output out1;
  wire [15:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3;
  NOR4X1 g44(.A (in1[2]), .B (in1[1]), .C (in1[3]), .D (n_3), .Y
       (out1));
  NAND4XL g45(.A (in1[0]), .B (n_2), .C (n_1), .D (n_0), .Y (n_3));
  NOR4X1 g47(.A (in1[7]), .B (in1[6]), .C (in1[5]), .D (in1[4]), .Y
       (n_2));
  NOR4X1 g46(.A (in1[15]), .B (in1[14]), .C (in1[13]), .D (in1[12]), .Y
       (n_1));
  NOR4X1 g48(.A (in1[11]), .B (in1[10]), .C (in1[9]), .D (in1[8]), .Y
       (n_0));
endmodule


