
       Lattice Mapping Report File for Design Module 'sdram_controller'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CABGA332 -s 4 -oc Commercial
     sdram_controller_impl1.ngd -o sdram_controller_impl1_map.ncd -pr
     sdram_controller_impl1.prf -mp sdram_controller_impl1.mrp -lpf C:/lscc/diam
     ond/projects/SDRAM_controller/sdram_controller/impl1/sdram_controller_impl1
     _synplify.lpf -lpf C:/lscc/diamond/projects/SDRAM_controller/sdram_controll
     er/sdram_controller.lpf -c 0 -gui -msgset
     C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCABGA332
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  03/28/25  17:39:50

Design Summary
--------------

   Number of registers:    129 out of  5145 (3%)
      PFU registers:           62 out of  4320 (1%)
      PIO registers:           67 out of   825 (8%)
   Number of SLICEs:        77 out of  2160 (4%)
      SLICEs as Logic/ROM:     77 out of  2160 (4%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         17 out of  2160 (1%)
   Number of LUT4s:        153 out of  4320 (4%)
      Number used as logic LUTs:        119
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 152 + 4(JTAG) out of 275 (57%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 103 loads, 103 rising, 0 falling (Driver: PIO clk )

                                    Page 1




Design:  sdram_controller                              Date:  03/28/25  17:39:50

Design Summary (cont)
---------------------
   Number of Clock Enables:  2
     Net present_state[22]: 32 loads, 0 LSLICEs
     Net soc_side_wr_en_port_c: 32 loads, 0 LSLICEs
   Number of LSRs:  6
     Net N_567_i: 1 loads, 1 LSLICEs
     Net N_182_i_0: 1 loads, 1 LSLICEs
     Net reset_n_port_c: 74 loads, 7 LSLICEs
     Net un46_0_a2_0_o2_RNINEOC9: 3 loads, 3 LSLICEs
     Net present_state_RNI20RGF[14]: 9 loads, 9 LSLICEs
     Net un1_reset_n_port_3_0_0: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_n_port_c: 103 loads
     Net next_state_0_sqmuxa_7_i_a2: 43 loads
     Net present_state[9]: 37 loads
     Net present_state[22]: 35 loads
     Net soc_side_wr_en_port_c: 35 loads
     Net N_141: 16 loads
     Net N_109: 12 loads
     Net N_239: 12 loads
     Net N_88: 12 loads
     Net present_state[20]: 9 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[0]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_busy_port  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| ram_side_ck_en_port | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_wr_en_port | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_cas_n_port | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_ras_n_port | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  sdram_controller                              Date:  03/28/25  17:39:50

IO (PIO) Attributes (cont)
--------------------------
| ram_side_cs_n_port  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[15]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[14]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[13]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[12]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[11]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[10]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[9]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[8]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[7]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[6]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[5]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[4]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[3]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[2]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[1]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_port[0]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_udqm_port| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_ldqm_port| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[15]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[14]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[13]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[12]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[11]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[10]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[9]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[8]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[7]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  sdram_controller                              Date:  03/28/25  17:39:50

IO (PIO) Attributes (cont)
--------------------------
| ram_side_chip0_data_port[6]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[5]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[4]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[3]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[2]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_port[1]| BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_udqm_port| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_ldqm_port| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_bank_addr_port[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_bank_addr_port[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[11]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[10]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[9]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[8]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[7]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[6]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[5]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[4]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[3]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[2]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_port[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_en_port | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_port[3]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_port[2]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_port[1]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_port[0]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[31]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  sdram_controller                              Date:  03/28/25  17:39:50

IO (PIO) Attributes (cont)
--------------------------
| soc_side_wr_data_port[30]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[29]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[28]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[27]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[26]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[25]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[24]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[23]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[22]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[21]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[20]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[19]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[18]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[17]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[16]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[15]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[14]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[13]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[12]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[11]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[10]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[9]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[8]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[7]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[6]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[5]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[4]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[3]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+

                                    Page 5




Design:  sdram_controller                              Date:  03/28/25  17:39:50

IO (PIO) Attributes (cont)
--------------------------
| soc_side_wr_data_port[2]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[1]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_port[0]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_rd_en_port | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[31]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[30]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[29]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[28]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[27]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[26]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[25]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[24]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[23]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[22]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[21]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[20]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[19]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[18]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[17]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[16]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[15]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[14]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[13]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[12]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[11]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[10]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[9]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[8]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+

                                    Page 6




Design:  sdram_controller                              Date:  03/28/25  17:39:50

IO (PIO) Attributes (cont)
--------------------------
| soc_side_rd_data_port[7]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[6]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[5]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[4]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[3]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[2]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[1]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_port[0]| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[22]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[21]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[20]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[19]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[18]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[17]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[16]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[15]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[14]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[13]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[12]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[11]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[10]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[9]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[8]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[7]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[6]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[5]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[4]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[3]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 7




Design:  sdram_controller                              Date:  03/28/25  17:39:50

IO (PIO) Attributes (cont)
--------------------------
| soc_side_addr_port[2]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[1]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_port[0]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_ready_port | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset_n_port        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal present_state_i[9] was merged into signal present_state[9]
Signal reset_n_port_c_i was merged into signal reset_n_port_c
Signal next_refresh_counter_s_15_0_S1 undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_s_15_0_COUT undriven or does not drive anything -
     clipped.
Signal un1_delay_counter_16_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal un1_delay_counter_16_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un1_delay_counter_16_cry_13_0_COUT undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block present_state_RNII3TU[9] was optimized away.
Block reset_n_port_pad_RNI8MMK3 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 52 MB
        












                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.
