# system info SoC on 2024.06.17.20:07:08
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1718634970
#
#
# Files generated for SoC on 2024.06.17.20:07:08
files:
filepath,kind,attributes,module,is_top
simulation/SoC.v,VERILOG,,SoC,true
simulation/submodules/SoC_cpu.v,VERILOG,,SoC_cpu,false
simulation/submodules/SoC_jtag_uart_0.v,VERILOG,,SoC_jtag_uart_0,false
simulation/submodules/SoC_led_out.v,VERILOG,,SoC_led_out,false
simulation/submodules/SoC_onchip_mem.hex,HEX,,SoC_onchip_mem,false
simulation/submodules/SoC_onchip_mem.v,VERILOG,,SoC_onchip_mem,false
simulation/submodules/SoC_sysid.v,VERILOG,,SoC_sysid,false
simulation/submodules/SoC_timer.v,VERILOG,,SoC_timer,false
simulation/submodules/SoC_mm_interconnect_0.v,VERILOG,,SoC_mm_interconnect_0,false
simulation/submodules/SoC_irq_mapper.sv,SYSTEM_VERILOG,,SoC_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/SoC_cpu_cpu.sdc,SDC,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu.v,VERILOG,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_debug_slave_sysclk.v,VERILOG,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_debug_slave_tck.v,VERILOG,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_debug_slave_wrapper.v,VERILOG,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_nios2_waves.do,OTHER,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_ociram_default_contents.dat,DAT,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_ociram_default_contents.hex,HEX,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_ociram_default_contents.mif,MIF,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_rf_ram_a.dat,DAT,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_rf_ram_a.hex,HEX,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_rf_ram_a.mif,MIF,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_rf_ram_b.dat,DAT,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_rf_ram_b.hex,HEX,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_rf_ram_b.mif,MIF,,SoC_cpu_cpu,false
simulation/submodules/SoC_cpu_cpu_test_bench.v,VERILOG,,SoC_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/SoC_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_router,false
simulation/submodules/SoC_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_router_001,false
simulation/submodules/SoC_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_router_002,false
simulation/submodules/SoC_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_router_004,false
simulation/submodules/SoC_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_demux,false
simulation/submodules/SoC_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/SoC_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_mux,false
simulation/submodules/SoC_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/SoC_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_demux,false
simulation/submodules/SoC_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_mux,false
simulation/submodules/SoC_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/SoC_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,SoC_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
SoC.cpu,SoC_cpu
SoC.cpu.cpu,SoC_cpu_cpu
SoC.jtag_uart_0,SoC_jtag_uart_0
SoC.led_out,SoC_led_out
SoC.onchip_mem,SoC_onchip_mem
SoC.sysid,SoC_sysid
SoC.timer,SoC_timer
SoC.mm_interconnect_0,SoC_mm_interconnect_0
SoC.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
SoC.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
SoC.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.timer_s1_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.led_out_s1_translator,altera_merlin_slave_translator
SoC.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
SoC.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
SoC.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.onchip_mem_s1_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.timer_s1_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.led_out_s1_agent,altera_merlin_slave_agent
SoC.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.onchip_mem_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.led_out_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SoC.mm_interconnect_0.router,SoC_mm_interconnect_0_router
SoC.mm_interconnect_0.router_001,SoC_mm_interconnect_0_router_001
SoC.mm_interconnect_0.router_002,SoC_mm_interconnect_0_router_002
SoC.mm_interconnect_0.router_003,SoC_mm_interconnect_0_router_002
SoC.mm_interconnect_0.router_006,SoC_mm_interconnect_0_router_002
SoC.mm_interconnect_0.router_007,SoC_mm_interconnect_0_router_002
SoC.mm_interconnect_0.router_004,SoC_mm_interconnect_0_router_004
SoC.mm_interconnect_0.router_005,SoC_mm_interconnect_0_router_004
SoC.mm_interconnect_0.cmd_demux,SoC_mm_interconnect_0_cmd_demux
SoC.mm_interconnect_0.cmd_demux_001,SoC_mm_interconnect_0_cmd_demux_001
SoC.mm_interconnect_0.rsp_demux_002,SoC_mm_interconnect_0_cmd_demux_001
SoC.mm_interconnect_0.rsp_demux_003,SoC_mm_interconnect_0_cmd_demux_001
SoC.mm_interconnect_0.cmd_mux,SoC_mm_interconnect_0_cmd_mux
SoC.mm_interconnect_0.cmd_mux_001,SoC_mm_interconnect_0_cmd_mux
SoC.mm_interconnect_0.cmd_mux_004,SoC_mm_interconnect_0_cmd_mux
SoC.mm_interconnect_0.cmd_mux_005,SoC_mm_interconnect_0_cmd_mux
SoC.mm_interconnect_0.cmd_mux_002,SoC_mm_interconnect_0_cmd_mux_002
SoC.mm_interconnect_0.cmd_mux_003,SoC_mm_interconnect_0_cmd_mux_002
SoC.mm_interconnect_0.rsp_demux,SoC_mm_interconnect_0_rsp_demux
SoC.mm_interconnect_0.rsp_demux_001,SoC_mm_interconnect_0_rsp_demux
SoC.mm_interconnect_0.rsp_demux_004,SoC_mm_interconnect_0_rsp_demux
SoC.mm_interconnect_0.rsp_demux_005,SoC_mm_interconnect_0_rsp_demux
SoC.mm_interconnect_0.rsp_mux,SoC_mm_interconnect_0_rsp_mux
SoC.mm_interconnect_0.rsp_mux_001,SoC_mm_interconnect_0_rsp_mux_001
SoC.mm_interconnect_0.avalon_st_adapter,SoC_mm_interconnect_0_avalon_st_adapter
SoC.mm_interconnect_0.avalon_st_adapter.error_adapter_0,SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SoC.mm_interconnect_0.avalon_st_adapter_001,SoC_mm_interconnect_0_avalon_st_adapter
SoC.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SoC.mm_interconnect_0.avalon_st_adapter_002,SoC_mm_interconnect_0_avalon_st_adapter
SoC.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SoC.mm_interconnect_0.avalon_st_adapter_003,SoC_mm_interconnect_0_avalon_st_adapter
SoC.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SoC.mm_interconnect_0.avalon_st_adapter_004,SoC_mm_interconnect_0_avalon_st_adapter
SoC.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SoC.mm_interconnect_0.avalon_st_adapter_005,SoC_mm_interconnect_0_avalon_st_adapter
SoC.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SoC.irq_mapper,SoC_irq_mapper
SoC.rst_controller,altera_reset_controller
