#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 15 17:00:07 2020
# Process ID: 9960
# Current directory: W:/Sai_CMPEN331_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10160 W:\Sai_CMPEN331_Final\Sai_CMPEN331_Final.xpr
# Log file: W:/Sai_CMPEN331_Final/vivado.log
# Journal file: W:/Sai_CMPEN331_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/opt/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1073.809 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
reset_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.809 ; gain = 0.000
launch_runs impl_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run impl_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Dec 15 17:03:13 2020] Launched impl_1...
Run output will be captured here: W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.809 ; gain = 0.000
for { set i 1 } { $i <= 51 } { incr i } {
remove_net [get_nets dout[$i]]
remove_port [get_ports dout[$i]]
}for { set i 1 } { $i <= 51 } { incr i } {
extra characters after close-brace
for { set i 1 } { $i <= 51 } { incr i } {
remove_net [get_nets dout[$i]]
remove_port [get_ports dout[$i]]
}
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1383.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [W:/Sai_CMPEN331_Final/CMPen331.xdc]
Finished Parsing XDC File [W:/Sai_CMPEN331_Final/CMPen331.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1405.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1535.023 ; gain = 151.188
for { set i 1 } { $i <= 51 } { incr i } {
remove_net [get_nets dout[$i]] -quiet -prune; # prune removes unconnected pins or ports
}
WARNING: [Vivado 12-507] No nets matched 'dout[1]'.
WARNING: [Vivado 12-507] No nets matched 'dout[2]'.
WARNING: [Vivado 12-507] No nets matched 'dout[3]'.
WARNING: [Vivado 12-507] No nets matched 'dout[4]'.
WARNING: [Vivado 12-507] No nets matched 'dout[5]'.
WARNING: [Vivado 12-507] No nets matched 'dout[6]'.
WARNING: [Vivado 12-507] No nets matched 'dout[7]'.
WARNING: [Vivado 12-507] No nets matched 'dout[8]'.
WARNING: [Vivado 12-507] No nets matched 'dout[9]'.
WARNING: [Vivado 12-507] No nets matched 'dout[10]'.
WARNING: [Vivado 12-507] No nets matched 'dout[11]'.
WARNING: [Vivado 12-507] No nets matched 'dout[12]'.
WARNING: [Vivado 12-507] No nets matched 'dout[13]'.
WARNING: [Vivado 12-507] No nets matched 'dout[14]'.
WARNING: [Vivado 12-507] No nets matched 'dout[15]'.
WARNING: [Vivado 12-507] No nets matched 'dout[16]'.
WARNING: [Vivado 12-507] No nets matched 'dout[17]'.
WARNING: [Vivado 12-507] No nets matched 'dout[18]'.
WARNING: [Vivado 12-507] No nets matched 'dout[19]'.
WARNING: [Vivado 12-507] No nets matched 'dout[20]'.
WARNING: [Vivado 12-507] No nets matched 'dout[21]'.
WARNING: [Vivado 12-507] No nets matched 'dout[22]'.
WARNING: [Vivado 12-507] No nets matched 'dout[23]'.
WARNING: [Vivado 12-507] No nets matched 'dout[24]'.
WARNING: [Vivado 12-507] No nets matched 'dout[25]'.
WARNING: [Vivado 12-507] No nets matched 'dout[26]'.
WARNING: [Vivado 12-507] No nets matched 'dout[27]'.
WARNING: [Vivado 12-507] No nets matched 'dout[28]'.
WARNING: [Vivado 12-507] No nets matched 'dout[29]'.
WARNING: [Vivado 12-507] No nets matched 'dout[30]'.
WARNING: [Vivado 12-507] No nets matched 'dout[31]'.
WARNING: [Vivado 12-507] No nets matched 'dout[32]'.
WARNING: [Vivado 12-507] No nets matched 'dout[33]'.
WARNING: [Vivado 12-507] No nets matched 'dout[34]'.
WARNING: [Vivado 12-507] No nets matched 'dout[35]'.
WARNING: [Vivado 12-507] No nets matched 'dout[36]'.
WARNING: [Vivado 12-507] No nets matched 'dout[37]'.
WARNING: [Vivado 12-507] No nets matched 'dout[38]'.
WARNING: [Vivado 12-507] No nets matched 'dout[39]'.
WARNING: [Vivado 12-507] No nets matched 'dout[40]'.
WARNING: [Vivado 12-507] No nets matched 'dout[41]'.
WARNING: [Vivado 12-507] No nets matched 'dout[42]'.
WARNING: [Vivado 12-507] No nets matched 'dout[43]'.
WARNING: [Vivado 12-507] No nets matched 'dout[44]'.
WARNING: [Vivado 12-507] No nets matched 'dout[45]'.
WARNING: [Vivado 12-507] No nets matched 'dout[46]'.
WARNING: [Vivado 12-507] No nets matched 'dout[47]'.
WARNING: [Vivado 12-507] No nets matched 'dout[48]'.
WARNING: [Vivado 12-507] No nets matched 'dout[49]'.
WARNING: [Vivado 12-507] No nets matched 'dout[50]'.
WARNING: [Vivado 12-507] No nets matched 'dout[51]'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipelinedcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipelinedcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub32
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module gp
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/dffe32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe32
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/mux2x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x5
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipedereg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedereg
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipeemreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeemreg
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipeexe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeexe
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipeid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeid
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipeidcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeidcu
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipeif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeif
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipeir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeir
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipemem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemem
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipemwreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipemwreg
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipepc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipepc
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipewb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipewb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sai_CMPEN331_Final/pipelinedcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinedcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1952.984 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.sim/sim_1/behav/xsim'
"xelab -wto 6ddea6c9e99746f4bd5bcbcc46b4426a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelinedcpu_behav xil_defaultlib.pipelinedcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/opt/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 6ddea6c9e99746f4bd5bcbcc46b4426a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipelinedcpu_behav xil_defaultlib.pipelinedcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "W:/Sai_CMPEN331_Final/addsub32.v" Line 1. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/Sai_CMPEN331_Final/addsub32.v" Line 1. Module addsub32 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe32
Compiling module xil_defaultlib.pipepc
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.gp
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.pipeif
Compiling module xil_defaultlib.pipeir
Compiling module xil_defaultlib.pipeidcu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2x5
Compiling module xil_defaultlib.pipeid
Compiling module xil_defaultlib.pipedereg
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.addsub32
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeexe
Compiling module xil_defaultlib.pipeemreg
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.pipemem
Compiling module xil_defaultlib.pipemwreg
Compiling module xil_defaultlib.pipewb
Compiling module xil_defaultlib.pipelinedcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelinedcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelinedcpu_behav -key {Behavioral:sim_1:Functional:pipelinedcpu} -tclbatch {pipelinedcpu.tcl} -view {W:/Sai_CMPEN331_Final/pipelinedcpu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config W:/Sai_CMPEN331_Final/pipelinedcpu_behav.wcfg
source pipelinedcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelinedcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1975.895 ; gain = 22.910
for { set i 1 } { $i <= 51 } { incr i } {
remove_net [get_nets dout[$i]] -quiet -prune; # prune removes unconnected pins or ports
}
WARNING: [Vivado 12-507] No nets matched 'dout[1]'.
WARNING: [Vivado 12-507] No nets matched 'dout[2]'.
WARNING: [Vivado 12-507] No nets matched 'dout[3]'.
WARNING: [Vivado 12-507] No nets matched 'dout[4]'.
WARNING: [Vivado 12-507] No nets matched 'dout[5]'.
WARNING: [Vivado 12-507] No nets matched 'dout[6]'.
WARNING: [Vivado 12-507] No nets matched 'dout[7]'.
WARNING: [Vivado 12-507] No nets matched 'dout[8]'.
WARNING: [Vivado 12-507] No nets matched 'dout[9]'.
WARNING: [Vivado 12-507] No nets matched 'dout[10]'.
WARNING: [Vivado 12-507] No nets matched 'dout[11]'.
WARNING: [Vivado 12-507] No nets matched 'dout[12]'.
WARNING: [Vivado 12-507] No nets matched 'dout[13]'.
WARNING: [Vivado 12-507] No nets matched 'dout[14]'.
WARNING: [Vivado 12-507] No nets matched 'dout[15]'.
WARNING: [Vivado 12-507] No nets matched 'dout[16]'.
WARNING: [Vivado 12-507] No nets matched 'dout[17]'.
WARNING: [Vivado 12-507] No nets matched 'dout[18]'.
WARNING: [Vivado 12-507] No nets matched 'dout[19]'.
WARNING: [Vivado 12-507] No nets matched 'dout[20]'.
WARNING: [Vivado 12-507] No nets matched 'dout[21]'.
WARNING: [Vivado 12-507] No nets matched 'dout[22]'.
WARNING: [Vivado 12-507] No nets matched 'dout[23]'.
WARNING: [Vivado 12-507] No nets matched 'dout[24]'.
WARNING: [Vivado 12-507] No nets matched 'dout[25]'.
WARNING: [Vivado 12-507] No nets matched 'dout[26]'.
WARNING: [Vivado 12-507] No nets matched 'dout[27]'.
WARNING: [Vivado 12-507] No nets matched 'dout[28]'.
WARNING: [Vivado 12-507] No nets matched 'dout[29]'.
WARNING: [Vivado 12-507] No nets matched 'dout[30]'.
WARNING: [Vivado 12-507] No nets matched 'dout[31]'.
WARNING: [Vivado 12-507] No nets matched 'dout[32]'.
WARNING: [Vivado 12-507] No nets matched 'dout[33]'.
WARNING: [Vivado 12-507] No nets matched 'dout[34]'.
WARNING: [Vivado 12-507] No nets matched 'dout[35]'.
WARNING: [Vivado 12-507] No nets matched 'dout[36]'.
WARNING: [Vivado 12-507] No nets matched 'dout[37]'.
WARNING: [Vivado 12-507] No nets matched 'dout[38]'.
WARNING: [Vivado 12-507] No nets matched 'dout[39]'.
WARNING: [Vivado 12-507] No nets matched 'dout[40]'.
WARNING: [Vivado 12-507] No nets matched 'dout[41]'.
WARNING: [Vivado 12-507] No nets matched 'dout[42]'.
WARNING: [Vivado 12-507] No nets matched 'dout[43]'.
WARNING: [Vivado 12-507] No nets matched 'dout[44]'.
WARNING: [Vivado 12-507] No nets matched 'dout[45]'.
WARNING: [Vivado 12-507] No nets matched 'dout[46]'.
WARNING: [Vivado 12-507] No nets matched 'dout[47]'.
WARNING: [Vivado 12-507] No nets matched 'dout[48]'.
WARNING: [Vivado 12-507] No nets matched 'dout[49]'.
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
reset_run impl_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1981.594 ; gain = 0.000
launch_runs impl_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run impl_1. Auto-incremental flow will not be run, the standard flow will be run instead.
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Dec 15 17:25:05 2020] Launched impl_1...
Run output will be captured here: W:/Sai_CMPEN331_Final/Sai_CMPEN331_Final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.258 ; gain = 15.043
for { set i 1 } { $i <= 51 } { incr i } {
remove_net [get_nets dout[$i]] -quiet -prune; # prune removes unconnected pins or ports
}
undo
INFO: [Common 17-17] undo 'remove_net'
for { set i 1 } { $i <= 32 } { incr i } {
remove_net [get_nets dout[$i]] -quiet -prune; # prune removes unconnected pins or ports
}
for { set i 1 } { $i <= 32 } { incr i } {
remove_net [get_nets dout[$i]]
remove_port [get_ports dout[$i]]
}
WARNING: [Vivado 12-584] No ports matched 'dout[1]'.
WARNING: [Vivado 12-584] No ports matched 'dout[2]'.
WARNING: [Vivado 12-584] No ports matched 'dout[3]'.
WARNING: [Vivado 12-584] No ports matched 'dout[4]'.
WARNING: [Vivado 12-584] No ports matched 'dout[5]'.
WARNING: [Vivado 12-584] No ports matched 'dout[6]'.
WARNING: [Vivado 12-584] No ports matched 'dout[7]'.
WARNING: [Vivado 12-584] No ports matched 'dout[8]'.
WARNING: [Vivado 12-584] No ports matched 'dout[9]'.
WARNING: [Vivado 12-584] No ports matched 'dout[10]'.
WARNING: [Vivado 12-584] No ports matched 'dout[11]'.
WARNING: [Vivado 12-584] No ports matched 'dout[12]'.
WARNING: [Vivado 12-584] No ports matched 'dout[13]'.
WARNING: [Vivado 12-584] No ports matched 'dout[14]'.
WARNING: [Vivado 12-584] No ports matched 'dout[15]'.
WARNING: [Vivado 12-584] No ports matched 'dout[16]'.
WARNING: [Vivado 12-584] No ports matched 'dout[17]'.
WARNING: [Vivado 12-584] No ports matched 'dout[18]'.
WARNING: [Vivado 12-584] No ports matched 'dout[19]'.
WARNING: [Vivado 12-584] No ports matched 'dout[20]'.
WARNING: [Vivado 12-584] No ports matched 'dout[21]'.
WARNING: [Vivado 12-584] No ports matched 'dout[22]'.
WARNING: [Vivado 12-584] No ports matched 'dout[23]'.
WARNING: [Vivado 12-584] No ports matched 'dout[24]'.
WARNING: [Vivado 12-584] No ports matched 'dout[25]'.
WARNING: [Vivado 12-584] No ports matched 'dout[26]'.
WARNING: [Vivado 12-584] No ports matched 'dout[27]'.
WARNING: [Vivado 12-584] No ports matched 'dout[28]'.
WARNING: [Vivado 12-584] No ports matched 'dout[29]'.
WARNING: [Vivado 12-584] No ports matched 'dout[30]'.
WARNING: [Vivado 12-584] No ports matched 'dout[31]'.
WARNING: [Vivado 12-584] No ports matched 'dout[32]'.
run 10 ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: pipelinedcpu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.105 ; gain = 162.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelinedcpu' [W:/Sai_CMPEN331_Final/pipelinedcpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipepc' [W:/Sai_CMPEN331_Final/pipepc.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe32' [W:/Sai_CMPEN331_Final/dffe32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe32' (1#1) [W:/Sai_CMPEN331_Final/dffe32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipepc' (2#1) [W:/Sai_CMPEN331_Final/pipepc.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeif' [W:/Sai_CMPEN331_Final/pipeif.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4x32' [W:/Sai_CMPEN331_Final/mux4x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux4x32' (3#1) [W:/Sai_CMPEN331_Final/mux4x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla32' [W:/Sai_CMPEN331_Final/cla32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_32' [W:/Sai_CMPEN331_Final/cla_32.v:89]
INFO: [Synth 8-6157] synthesizing module 'cla_16' [W:/Sai_CMPEN331_Final/cla_32.v:76]
INFO: [Synth 8-6157] synthesizing module 'cla_8' [W:/Sai_CMPEN331_Final/cla_32.v:64]
INFO: [Synth 8-6157] synthesizing module 'cla_4' [W:/Sai_CMPEN331_Final/cla_32.v:52]
INFO: [Synth 8-6157] synthesizing module 'cla_2' [W:/Sai_CMPEN331_Final/cla_32.v:40]
INFO: [Synth 8-6157] synthesizing module 'add' [W:/Sai_CMPEN331_Final/cla_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add' (4#1) [W:/Sai_CMPEN331_Final/cla_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'gp' [W:/Sai_CMPEN331_Final/cla_32.v:31]
INFO: [Synth 8-6155] done synthesizing module 'gp' (5#1) [W:/Sai_CMPEN331_Final/cla_32.v:31]
INFO: [Synth 8-6155] done synthesizing module 'cla_2' (6#1) [W:/Sai_CMPEN331_Final/cla_32.v:40]
INFO: [Synth 8-6155] done synthesizing module 'cla_4' (7#1) [W:/Sai_CMPEN331_Final/cla_32.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cla_8' (8#1) [W:/Sai_CMPEN331_Final/cla_32.v:64]
INFO: [Synth 8-6155] done synthesizing module 'cla_16' (9#1) [W:/Sai_CMPEN331_Final/cla_32.v:76]
INFO: [Synth 8-6155] done synthesizing module 'cla_32' (10#1) [W:/Sai_CMPEN331_Final/cla_32.v:89]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (11#1) [W:/Sai_CMPEN331_Final/cla32.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [W:/Sai_CMPEN331_Final/instruction_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (12#1) [W:/Sai_CMPEN331_Final/instruction_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeif' (13#1) [W:/Sai_CMPEN331_Final/pipeif.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeir' [W:/Sai_CMPEN331_Final/pipeir.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeir' (14#1) [W:/Sai_CMPEN331_Final/pipeir.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeid' [W:/Sai_CMPEN331_Final/pipeid.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeidcu' [W:/Sai_CMPEN331_Final/pipeidcu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeidcu' (15#1) [W:/Sai_CMPEN331_Final/pipeidcu.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [W:/Sai_CMPEN331_Final/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (16#1) [W:/Sai_CMPEN331_Final/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x5' [W:/Sai_CMPEN331_Final/mux2x5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x5' (17#1) [W:/Sai_CMPEN331_Final/mux2x5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeid' (18#1) [W:/Sai_CMPEN331_Final/pipeid.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipedereg' [W:/Sai_CMPEN331_Final/pipedereg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipedereg' (19#1) [W:/Sai_CMPEN331_Final/pipedereg.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeexe' [W:/Sai_CMPEN331_Final/pipeexe.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2x32' [W:/Sai_CMPEN331_Final/mux2x32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux2x32' (20#1) [W:/Sai_CMPEN331_Final/mux2x32.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [W:/Sai_CMPEN331_Final/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'addsub32' [W:/Sai_CMPEN331_Final/addsub32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'addsub32' (21#1) [W:/Sai_CMPEN331_Final/addsub32.v:1]
INFO: [Synth 8-6157] synthesizing module 'shift' [W:/Sai_CMPEN331_Final/shift.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shift' (22#1) [W:/Sai_CMPEN331_Final/shift.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (23#1) [W:/Sai_CMPEN331_Final/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pipeexe' (24#1) [W:/Sai_CMPEN331_Final/pipeexe.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeemreg' [W:/Sai_CMPEN331_Final/pipeemreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeemreg' (25#1) [W:/Sai_CMPEN331_Final/pipeemreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipemem' [W:/Sai_CMPEN331_Final/pipemem.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [W:/Sai_CMPEN331_Final/data_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (26#1) [W:/Sai_CMPEN331_Final/data_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipemem' (27#1) [W:/Sai_CMPEN331_Final/pipemem.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipemwreg' [W:/Sai_CMPEN331_Final/pipemwreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipemwreg' (28#1) [W:/Sai_CMPEN331_Final/pipemwreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipewb' [W:/Sai_CMPEN331_Final/pipewb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipewb' (29#1) [W:/Sai_CMPEN331_Final/pipewb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelinedcpu' (30#1) [W:/Sai_CMPEN331_Final/pipelinedcpu.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2393.297 ; gain = 221.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2414.012 ; gain = 242.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2414.012 ; gain = 242.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2414.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [W:/Sai_CMPEN331_Final/CMPen331.xdc]
Finished Parsing XDC File [W:/Sai_CMPEN331_Final/CMPen331.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2533.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2533.328 ; gain = 361.949
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2533.328 ; gain = 361.949
