<!doctype html>
<html>
<head>
<title>WatchPoint2 (MEMORY_TILE_MODULE) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Versal Adaptive SoC AI Engine-ML v2 Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___memory_tile_module.html")>MEMORY_TILE_MODULE Module</a> &gt; WatchPoint2 (MEMORY_TILE_MODULE) Register</p><h1>WatchPoint2 (MEMORY_TILE_MODULE) Register</h1>
<h2>WatchPoint2 (MEMORY_TILE_MODULE) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>WatchPoint2</td></tr>
<tr valign=top><th class=sumparam>Offset Address</th><td class="hex noborder" id="registerOffset">0x0000094108</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<p>The base address for this register can be found by using the following formula:</p>
<p>&nbsp;&nbsp;&nbsp;&nbsp;Register Base Address = 0x200_0000_0000 + (&lt;colnum> * 32 + &lt;rownum>) * 0x10_0000</p>
<p><b>Note</b>: &lt;colnum> and &lt;rownum> are the column and row indices of the module in the matrix of AI Engine tiles.</p>
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="hex noborder">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Define Watchpoint2</td></tr>
</table>
<p></p>
<h2>WatchPoint2 (MEMORY_TILE_MODULE) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Read_Access</td><td class="center">29</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Read Access</td></tr>
<tr valign=top><td>Write_Access</td><td class="center">28</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Write Access</td></tr>
<tr valign=top><td>AXI_Access</td><td class="center">27</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>AXI Access</td></tr>
<tr valign=top><td>DMA_Access</td><td class="center">26</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Local DMA Access</td></tr>
<tr valign=top><td>East_Access</td><td class="center">25</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Access from East neighbor DMA</td></tr>
<tr valign=top><td>West_Access</td><td class="center">24</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Access from West neighbor DMA</td></tr>
<tr valign=top><td>WriteStrobeMask</td><td class="center">23:16</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Write Strobe mask; set 1 in bit positions to select if a write to a subset of 8x 32-bit lanes in the 256-bit memory access will assert the event. 0xFF=write to any lane will assert event; 0x00=no event on writes.</td></tr>
<tr valign=top><td>Address</td><td class="center">13:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Internal Address (256-bit aligned; bits [18:5] of byte address)</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>