/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000000648012491_3151998091_0897090379_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0897090379", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0897090379.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_4263792878_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_4263792878", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_4263792878.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2313588885_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2313588885", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2313588885.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_2475288813_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_2475288813", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_2475288813.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0135834363_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0135834363", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0135834363.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_3410421475_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_3410421475", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_3410421475.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_1091890831_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_1091890831", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_1091890831.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0351939305_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0351939305", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0351939305.didat");
}

extern void simprims_ver_m_00000000000648012491_3151998091_0109991756_init()
{
	xsi_register_didat("simprims_ver_m_00000000000648012491_3151998091_0109991756", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000000648012491_3151998091_0109991756.didat");
}
