[
	{
		"original_line": "output  vout;", 
		"bug_line": "output  vout",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as VerilogA requires semicolons to terminate port declarations."
	},
	{
		"original_line": "   real gain;", 
		"bug_line": "   real gain",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "         gain = 1 / pow (10, (attenuation/20) );", 
		"bug_line": "         gain = 1 / pow (10, (attenuation/20 );",
		"error_description": "Unmatched parentheses: The inner expression (attenuation/20 lacks a closing parenthesis, causing unbalanced parentheses in the function call."
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      @ ( initial_step begin",
		"error_description": "Missing closing parenthesis for event control statement"
	},
	{
		"original_line": "output  vout;", 
		"bug_line": "output  vout",
		"error_description": "Missing semicolon at the end of the port declaration statement. Verilog-A requires semicolons to terminate port declarations, and its absence will cause a syntax error during compilation."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begine",
		"error_description": "Misspelled keyword 'begin' as 'begine'. Verilog-A requires exact keyword spelling for block declarations."
	},
	{
		"original_line": "         gain = 1 / pow (10, (attenuation/20) );", 
		"bug_line": "         gain = 1 / pow (10, (attenuation/20 );",
		"error_description": "Mismatched parentheses: missing closing parenthesis for the inner expression (attenuation/20, causing unbalanced parentheses in the function call."
	},
	{
		"original_line": "      V(vout) <+ gain * V(vin);", 
		"bug_line": "      V(vout) <+ gain * V(vin)",
		"error_description": "Missing semicolon at the end of the analog operator statement"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' causing unrecognized token syntax error"
	},
	{
		"original_line": "         gain = 1 / pow (10, (attenuation/20) );", 
		"bug_line": "         gain = 1 / pow (10, (attenuation/20 );",
		"error_description": "Mismatched parentheses: Missing closing parenthesis for 'pow' function call. The expression now has unbalanced parentheses."
	},
	{
		"original_line": "      V(vout) <+ gain * V(vin);", 
		"bug_line": "      V(vout) <+ gain V(vin);",
		"error_description": "Missing multiplication operator between 'gain' and 'V(vin)' resulting in adjacent expressions without operator"
	},
	{
		"original_line": "              @ ( initial_step ) begin", 
		"bug_line": "              @ ( initial_step  begin",
		"error_description": "Missing closing parenthesis ')' for the event control expression before 'begin'. The unclosed parentheses structure causes a syntax error."
	},
	{
		"original_line": "         gain = 1 / pow (10, (attenuation/20) );", 
		"bug_line": "         gain = 1 / pow (10, (attenuation/20) )",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "         gain = 1 / pow (10, (attenuation/20) );", 
		"bug_line": "         gain = 1 pow (10, (attenuation/20) );",
		"error_description": "Missing operator between constant '1' and identifier 'pow', causing invalid expression syntax"
	},
	{
		"original_line": "V(vout) <+ gain * V(vin);", 
		"bug_line": "V(vout) <+ gain * V(vin)",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' as 'begn', causing invalid keyword syntax error in analog block declaration"
	},
	{
		"original_line": "electrical vin, vout;", 
		"bug_line": "electrical vin, vout",
		"error_description": "Missing semicolon at the end of the discipline declaration statement"
	},
	{
		"original_line": "gain = 1 / pow (10, (attenuation/20) );", 
		"bug_line": "gain = 1 / pow (10, (attenuation/20) )",
		"error_description": "Missing semicolon at the end of the assignment statement. This causes a syntax error as statements within analog blocks must be properly terminated."
	},
	{
		"original_line": "output  vout;", 
		"bug_line": "outpu  vout;",
		"error_description": "Misspelled keyword 'output' as 'outpu' causing unrecognized port declaration"
	},
	{
		"original_line": "input  vin;", 
		"bug_line": "input  vin",
		"error_description": "Missing semicolon at the end of the input port declaration"
	}
]