#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 14 17:17:36 2019
# Process ID: 8560
# Current directory: C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9548 C:\Users\mreye\Desktop\Trabajo Definitivo\MaquinaCafe\MaquinaCafe.xpr
# Log file: C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/vivado.log
# Journal file: C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 876.348 ; gain = 159.152
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Common 17-344] 'open_run' was cancelled
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 938.453 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFBBA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A3FFBBA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FFBBA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFBBA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.runs/impl_1/maquina_cafe.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maquina_cafe
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1741.566 ; gain = 116.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'maquina_cafe' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:14]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'filtro' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:5' bound to instance 'I_filtro' of component 'filtro' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:54]
INFO: [Synth 8-638] synthesizing module 'filtro' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:13]
	Parameter n bound to: 4 - type: integer 
	Parameter tope bound to: 500000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_reloj' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:6' bound to instance 'I_clk' of component 'divisor_reloj' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:40]
INFO: [Synth 8-638] synthesizing module 'divisor_reloj' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
	Parameter tope bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_reloj' (1#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-638] synthesizing module 'antirrebote' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'antirrebote' (2#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:15]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-638] synthesizing module 'flanco' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'flanco' (3#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:13]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-3491] module 'antirrebote' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/antirrebote.vhd:6' bound to instance 'I_antirrebote' of component 'antirrebote' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:47]
INFO: [Synth 8-3491] module 'flanco' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/flanco.vhd:6' bound to instance 'I_flanco' of component 'flanco' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'filtro' (4#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/FILTRO.vhd:13]
INFO: [Synth 8-3491] module 'cafetera' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:5' bound to instance 'I_cafetera' of component 'cafetera' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:62]
INFO: [Synth 8-638] synthesizing module 'cafetera' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:23]
	Parameter t1 bound to: 10 - type: integer 
	Parameter t2 bound to: 10 - type: integer 
	Parameter t3 bound to: 15 - type: integer 
	Parameter t4 bound to: 10 - type: integer 
	Parameter t5 bound to: 20 - type: integer 
	Parameter t6 bound to: 25 - type: integer 
	Parameter t7 bound to: 5 - type: integer 
	Parameter t8 bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element tipo_edulc_reg was removed.  [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element nivel_dulce_reg was removed.  [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cafetera' (5#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/CAFETERA.vhd:23]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:5' bound to instance 'I_display' of component 'display' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:73]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:12]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'multip4a1' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/multip4a1.vhd:6' bound to instance 'I_multip4a1' of component 'multip4a1' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:57]
INFO: [Synth 8-638] synthesizing module 'multip4a1' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/multip4a1.vhd:18]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multip4a1' (6#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/multip4a1.vhd:18]
INFO: [Synth 8-3491] module 'decod2a4' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/decod2a4.vhd:6' bound to instance 'I_decod2a4' of component 'decod2a4' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:66]
INFO: [Synth 8-638] synthesizing module 'decod2a4' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/decod2a4.vhd:16]
	Parameter var bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'decod2a4' (7#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/decod2a4.vhd:16]
INFO: [Synth 8-3491] module 'state_change' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/state_change.vhd:6' bound to instance 'I_state_change' of component 'state_change' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:72]
INFO: [Synth 8-638] synthesizing module 'state_change' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/state_change.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'state_change' (8#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/state_change.vhd:11]
	Parameter tope bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_reloj' declared at 'C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:6' bound to instance 'I_divisor_reloj' of component 'divisor_reloj' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:77]
INFO: [Synth 8-638] synthesizing module 'divisor_reloj__parameterized1' [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
	Parameter tope bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_reloj__parameterized1' (8#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/divisor_reloj.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display' (9#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/DISPLAY.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'maquina_cafe' (10#1) [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/sources_1/imports/Sources/MAQUINA_CAFE.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.449 ; gain = 156.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.449 ; gain = 156.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.449 ; gain = 156.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/constrs_1/imports/Constraints/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.srcs/constrs_1/imports/Constraints/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2067.980 ; gain = 442.426
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2067.980 ; gain = 442.426
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFBBA
set_property PROGRAM.FILE {C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.runs/impl_1/maquina_cafe.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/mreye/Desktop/Trabajo Definitivo/MaquinaCafe/MaquinaCafe.runs/impl_1/maquina_cafe.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FFBBA
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 14 17:32:20 2019...
