{"vcs1":{"timestamp_begin":1760611781.537058779, "rt":0.89, "ut":0.39, "st":0.14}}
{"vcselab":{"timestamp_begin":1760611782.469863098, "rt":0.53, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1760611783.033622413, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760611781.244845917}
{"VCS_COMP_START_TIME": 1760611781.244845917}
{"VCS_COMP_END_TIME": 1760611785.857405522}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim +define+prog0+FSDB_ALL +define+CYCLE=9.0 +define+MAX=300000 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework2/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371032}}
{"vcselab": {"peak_mem": 229928}}
