# Digital-Design-Lab-Khu

In this project we design a simple CPU using Verilog language based on RISC-V implementation described in (Computer Organization and Design - the Hardware/Software Interface RISC-V Edition) book 

Group 2

Group members :
1) Romina Ehsani
2) Keyvan Jafari