
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/Lab8/Lab8-2/pa.fromHdl.tcl
# create_project -name Lab8-2 -dir "F:/Lab8/Lab8-2/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "timer.ucf" [current_fileset -constrset]
Adding file 'F:/Lab8/Lab8-2/timer.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {upcounter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {one_pulse.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {downcounter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debounce.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ten_up_cnt.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ten_down_cnt.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ssd_decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {scan_ctl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fsm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {freq_div.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {display_ctl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debounce_one_pulse.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock_generator.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {timer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top timer $srcset
# add_files [list {timer.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "F:/Lab8/Lab8-2/upcounter.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/upcounter.v:21]
Analyzing Verilog file "F:/Lab8/Lab8-2/one_pulse.v" into library work
Analyzing Verilog file "F:/Lab8/Lab8-2/downcounter.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/downcounter.v:21]
Analyzing Verilog file "F:/Lab8/Lab8-2/debounce.v" into library work
Analyzing Verilog file "F:/Lab8/Lab8-2/ten_up_cnt.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/ten_up_cnt.v:21]
Analyzing Verilog file "F:/Lab8/Lab8-2/ten_down_cnt.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/ten_down_cnt.v:21]
Analyzing Verilog file "F:/Lab8/Lab8-2/ssd_decoder.v" into library work
Analyzing Verilog file "F:/Lab8/Lab8-2/scan_ctl.v" into library work
Analyzing Verilog file "F:/Lab8/Lab8-2/fsm.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/fsm.v:21]
Analyzing Verilog file "F:/Lab8/Lab8-2/freq_div.v" into library work
Analyzing Verilog file "F:/Lab8/Lab8-2/display_ctl.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/display_ctl.v:21]
Analyzing Verilog file "F:/Lab8/Lab8-2/debounce_one_pulse.v" into library work
Analyzing Verilog file "F:/Lab8/Lab8-2/clock_generator.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/clock_generator.v:21]
Analyzing Verilog file "F:/Lab8/Lab8-2/timer.v" into library work
Parsing verilog file "global.v" included at line 21. [F:/Lab8/Lab8-2/timer.v:21]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [F:/Lab8/Lab8-2/timer.ucf]
Finished Parsing UCF File [F:/Lab8/Lab8-2/timer.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2e7d20f2
open_rtl_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 478.996 ; gain = 89.570
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu May 14 20:28:48 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
