###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Mon Jan  1 10:55:36 2024
#  Design:            spi_combine
#  Command:           defOut -floorplan -netlist -routing user-files/spi_combine.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN spi_combine ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    NET alpha_value REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.080 ;
    DESIGN FE_CORE_BOX_UR_X REAL 175.680 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.080 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 168.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 185760 178080 ) ;

ROW CORE_ROW_0 uhd50_CoreSite 10080 10080 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_1 uhd50_CoreSite 10080 13440 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_2 uhd50_CoreSite 10080 16800 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_3 uhd50_CoreSite 10080 20160 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_4 uhd50_CoreSite 10080 23520 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_5 uhd50_CoreSite 10080 26880 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_6 uhd50_CoreSite 10080 30240 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_7 uhd50_CoreSite 10080 33600 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_8 uhd50_CoreSite 10080 36960 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_9 uhd50_CoreSite 10080 40320 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_10 uhd50_CoreSite 10080 43680 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_11 uhd50_CoreSite 10080 47040 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_12 uhd50_CoreSite 10080 50400 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_13 uhd50_CoreSite 10080 53760 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_14 uhd50_CoreSite 10080 57120 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_15 uhd50_CoreSite 10080 60480 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_16 uhd50_CoreSite 10080 63840 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_17 uhd50_CoreSite 10080 67200 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_18 uhd50_CoreSite 10080 70560 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_19 uhd50_CoreSite 10080 73920 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_20 uhd50_CoreSite 10080 77280 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_21 uhd50_CoreSite 10080 80640 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_22 uhd50_CoreSite 10080 84000 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_23 uhd50_CoreSite 10080 87360 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_24 uhd50_CoreSite 10080 90720 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_25 uhd50_CoreSite 10080 94080 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_26 uhd50_CoreSite 10080 97440 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_27 uhd50_CoreSite 10080 100800 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_28 uhd50_CoreSite 10080 104160 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_29 uhd50_CoreSite 10080 107520 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_30 uhd50_CoreSite 10080 110880 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_31 uhd50_CoreSite 10080 114240 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_32 uhd50_CoreSite 10080 117600 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_33 uhd50_CoreSite 10080 120960 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_34 uhd50_CoreSite 10080 124320 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_35 uhd50_CoreSite 10080 127680 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_36 uhd50_CoreSite 10080 131040 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_37 uhd50_CoreSite 10080 134400 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_38 uhd50_CoreSite 10080 137760 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_39 uhd50_CoreSite 10080 141120 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_40 uhd50_CoreSite 10080 144480 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_41 uhd50_CoreSite 10080 147840 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_42 uhd50_CoreSite 10080 151200 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_43 uhd50_CoreSite 10080 154560 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_44 uhd50_CoreSite 10080 157920 FS DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_45 uhd50_CoreSite 10080 161280 N DO 345 BY 1 STEP 480 0
 ;
ROW CORE_ROW_46 uhd50_CoreSite 10080 164640 FS DO 345 BY 1 STEP 480 0
 ;

TRACKS X 630 DO 206 STEP 900 LAYER MTT2 ;
TRACKS Y 7480 DO 33 STEP 5200 LAYER MTT2 ;
TRACKS Y 240 DO 371 STEP 480 LAYER TM1 ;
TRACKS X 630 DO 206 STEP 900 LAYER TM1 ;
TRACKS X 240 DO 387 STEP 480 LAYER M3 ;
TRACKS Y 240 DO 371 STEP 480 LAYER M3 ;
TRACKS Y 240 DO 371 STEP 480 LAYER M2 ;
TRACKS X 240 DO 387 STEP 480 LAYER M2 ;
TRACKS X 240 DO 387 STEP 480 LAYER M1 ;
TRACKS Y 240 DO 371 STEP 480 LAYER M1 ;

GCELLGRID Y 178081 DO 1 STEP 5281 ;
GCELLGRID Y 14400 DO 23 STEP 7200 ;
GCELLGRID Y -1 DO 2 STEP 7201 ;
GCELLGRID X 185761 DO 1 STEP 5761 ;
GCELLGRID X 14400 DO 24 STEP 7200 ;
GCELLGRID X -1 DO 2 STEP 7201 ;

VIAS 4 ;
- TVIA1ARRAY_1
 + VIARULE TVIA1ARRAY
 + CUTSIZE 360 360
 + LAYERS M3 TV1 TM1
 + CUTSPACING 350 350
 + ENCLOSURE 110 465 110 465
 + ROWCOL 2 3
 ;
- TVIA1ARRAY_3
 + VIARULE TVIA1ARRAY
 + CUTSIZE 360 360
 + LAYERS M3 TV1 TM1
 + CUTSPACING 350 350
 + ENCLOSURE 465 90 465 90
 + ROWCOL 1 2
 ;
- VIA2ARRAY_2
 + VIARULE VIA2ARRAY
 + CUTSIZE 220 220
 + LAYERS M2 V2 M3
 + CUTSPACING 280 280
 + ENCLOSURE 140 10 140 10
 + ROWCOL 1 4
 ;
- VIA1ARRAY_2
 + VIARULE VIA1ARRAY
 + CUTSIZE 220 220
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 140 10 140 10
 + ROWCOL 1 4
 ;
END VIAS

COMPONENTS 1202 ;
- FE_PHC487_rstn_sync CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 82560 26880 ) N
 ;
- FE_PHC469_rstn_sync CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 18240 84000 ) FS
 ;
- FE_PHC458_spi_con_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 105120 70560 ) FS
 ;
- FE_PHC343_spi_con_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 110880 80640 ) N
 ;
- FE_PHC297_spi_con_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 145440 87360 ) N
 ;
- FE_PHC291_rstn_temp BUFV1_7TV50 + SOURCE TIMING + PLACED ( 57600 16800 ) FS
 ;
- FE_PHC242_spi_con_7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 120000 114240 ) N
 ;
- FE_PHC235_spi_con_2_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 143040 84000 ) FS
 ;
- FE_PHC228_spi_con_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 156960 87360 ) N
 ;
- FE_PHC204_spi_con_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 171360 80640 ) N
 ;
- FE_PHC195_spi_con_4_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 119040 73920 ) N
 ;
- FE_PHC191_rstn_temp CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 53280 13440 ) N
 ;
- FE_PHC175_spi_con_6_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 136800 30240 ) FS
 ;
- FE_PHC147_spi_con_3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 110400 73920 ) N
 ;
- FE_PHC118_spi_con_7_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 116160 117600 ) FS
 ;
- FE_PHC116_spi_con_1_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 154560 87360 ) N
 ;
- FE_PHC68_spi_con_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 128640 90720 ) FS
 ;
- FE_PHC64_spi_con_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 159360 73920 ) N
 ;
- FE_PHC39_spi_con_4_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 111840 77280 ) FS
 ;
- FE_PHC19_rstn_temp BUFV16_7TV50 + SOURCE TIMING + PLACED ( 59520 20160 ) N
 ;
- FE_PHC10_spi_con_0_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 167040 87360 ) N
 ;
- FE_PHC9_spi_con_3_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 105120 73920 ) N
 ;
- FE_PHC8_rstn_temp BUFV1_7TV50 + SOURCE TIMING + PLACED ( 52320 10080 ) FS
 ;
- FE_PHC4_rstn_temp BUFV1_7TV50 + SOURCE TIMING + PLACED ( 54720 10080 ) FS
 ;
- FE_OFC3_rstn_sync BUFV4_7TV50 + SOURCE TIMING + PLACED ( 90720 157920 ) S
 ;
- FE_OFC2_rstn_sync BUFV4_7TV50 + SOURCE TIMING + PLACED ( 129120 104160 ) S
 ;
- FE_DBTC1_spi_con_5_ INV0P7_7TV50 + SOURCE TIMING + PLACED ( 60960 36960 ) S
 ;
- FE_DBTC0_spi_con_7_ INV0P7_7TV50 + SOURCE TIMING + PLACED ( 105600 114240 ) N
 ;
- rstn_temp_reg DRNQV1_7TV50 + PLACED ( 57600 13440 ) FN
 ;
- rstn_sync_reg DRNQV1_7TV50 + PLACED ( 57120 10080 ) FS
 ;
- spi_con_reg\[7\] DRNQV1_7TV50 + PLACED ( 116640 107520 ) FN
 ;
- spi_con_reg\[6\] DRNQV1_7TV50 + PLACED ( 131040 90720 ) S
 ;
- spi_con_reg\[4\] DRNQV1_7TV50 + PLACED ( 114240 77280 ) S
 ;
- spi_con_reg\[3\] DRNQV1_7TV50 + PLACED ( 107520 70560 ) S
 ;
- spi_con_reg\[2\] DRNQV1_7TV50 + PLACED ( 145440 77280 ) FS
 ;
- spi_con_reg\[1\] DRNQV1_7TV50 + PLACED ( 154560 94080 ) FN
 ;
- spi_con_reg\[0\] DRNQV1_7TV50 + PLACED ( 154560 84000 ) FS
 ;
- U9 AOI22BBV1_7TV50 + PLACED ( 82080 60480 ) FN
 ;
- U11 AOI22BBV1_7TV50 + PLACED ( 121920 104160 ) S
 ;
- spi_MasterMode_u/FE_PHC488_rstn_sync BUFV4_7TV50 + SOURCE TIMING + PLACED ( 58080 30240 ) FS
 ;
- spi_MasterMode_u/FE_PHC486_rstn_sync BUFV4_7TV50 + SOURCE TIMING + PLACED ( 100800 23520 ) FS
 ;
- spi_MasterMode_u/FE_PHC485_bit_cnt_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 78720 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC484_rstn_sync BUFV4_7TV50 + SOURCE TIMING + PLACED ( 121440 16800 ) FS
 ;
- spi_MasterMode_u/FE_PHC483_bit_cnt_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 81600 36960 ) FS
 ;
- spi_MasterMode_u/FE_PHC481_rstn_sync CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 15840 104160 ) FS
 ;
- spi_MasterMode_u/FE_PHC480_n193 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 10080 77280 ) FS
 ;
- spi_MasterMode_u/FE_PHC479_rstn_sync CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 46560 13440 ) N
 ;
- spi_MasterMode_u/FE_PHC478_int_o BUFV1_7TV50 + SOURCE TIMING + PLACED ( 141120 40320 ) N
 ;
- spi_MasterMode_u/FE_PHC475_bit_cnt_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 81120 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC472_n84 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 149280 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC471_N187 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 94080 10080 ) FS
 ;
- spi_MasterMode_u/FE_PHC470_clk_cnt_7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 156480 33600 ) N
 ;
- spi_MasterMode_u/FE_PHC468_n193 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 69600 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC467_n84 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 142560 43680 ) FS
 ;
- spi_MasterMode_u/FE_PHC465_bit_cnt_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 84480 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC463_rfifo_wen BUFV1_7TV50 + SOURCE TIMING + PLACED ( 86400 40320 ) N
 ;
- spi_MasterMode_u/FE_PHC460_n17 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 104640 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC449_n54 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 106080 84000 ) FS
 ;
- spi_MasterMode_u/FE_PHC448_clk_cnt_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 133920 40320 ) N
 ;
- spi_MasterMode_u/FE_PHC446_bit_cnt_1_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 66720 43680 ) FS
 ;
- spi_MasterMode_u/FE_PHC441_n47 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 111840 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC440_data_o_7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 113280 84000 ) FS
 ;
- spi_MasterMode_u/FE_PHC435_n65 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 119520 57120 ) FS
 ;
- spi_MasterMode_u/FE_PHC431_N187 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 45600 10080 ) FS
 ;
- spi_MasterMode_u/FE_PHC429_clk_cnt_7_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 165600 26880 ) N
 ;
- spi_MasterMode_u/FE_PHC428_int_o CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 145920 13440 ) N
 ;
- spi_MasterMode_u/FE_PHC424_n80 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 117120 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC423_spi_sta_6 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 114720 97440 ) FS
 ;
- spi_MasterMode_u/FE_PHC422_ssn BUFV1_7TV50 + SOURCE TIMING + PLACED ( 139680 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC417_clk_cnt_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 168000 26880 ) N
 ;
- spi_MasterMode_u/FE_PHC414_clk_cnt_9_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 155040 23520 ) FS
 ;
- spi_MasterMode_u/FE_PHC413_n190 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 122880 94080 ) N
 ;
- spi_MasterMode_u/FE_PHC408_clk_cnt_2_ BUFV2_7TV50 + SOURCE TIMING + PLACED ( 133920 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC407_data_o_3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 99360 67200 ) N
 ;
- spi_MasterMode_u/FE_PHC402_n142 CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 103200 77280 ) FS
 ;
- spi_MasterMode_u/FE_PHC401_n42 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 72480 13440 ) N
 ;
- spi_MasterMode_u/FE_PHC400_n46 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 62400 23520 ) FS
 ;
- spi_MasterMode_u/FE_PHC399_n90 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 77280 16800 ) FS
 ;
- spi_MasterMode_u/FE_PHC397_n190 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 105600 16800 ) FS
 ;
- spi_MasterMode_u/FE_PHC393_n84 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 115200 10080 ) FS
 ;
- spi_MasterMode_u/FE_PHC392_n53 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 168960 10080 ) FS
 ;
- spi_MasterMode_u/FE_PHC391_n146 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 95520 53760 ) N
 ;
- spi_MasterMode_u/FE_PHC386_n81 CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 141600 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC383_n159 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 157440 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC382_n186 BUFV3_7TV50 + SOURCE TIMING + PLACED ( 32640 141120 ) N
 ;
- spi_MasterMode_u/FE_PHC375_data_o_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 80160 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC374_bit_cnt_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 83520 53760 ) N
 ;
- spi_MasterMode_u/FE_PHC373_clk_cnt_0_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 135840 36960 ) FS
 ;
- spi_MasterMode_u/FE_PHC371_spi_ext_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 93600 94080 ) N
 ;
- spi_MasterMode_u/FE_PHC370_rfifo_wen BUFV1_7TV50 + SOURCE TIMING + PLACED ( 91200 40320 ) N
 ;
- spi_MasterMode_u/FE_PHC363_wfifo_ren BUFV1_7TV50 + SOURCE TIMING + PLACED ( 132000 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC362_clk_cnt_9_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 150720 16800 ) FS
 ;
- spi_MasterMode_u/FE_PHC361_data_o_3_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 89760 80640 ) N
 ;
- spi_MasterMode_u/FE_PHC358_clk_cnt_12_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 134880 26880 ) N
 ;
- spi_MasterMode_u/FE_PHC357_data_o_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 97920 77280 ) FS
 ;
- spi_MasterMode_u/FE_PHC355_data_buf_3_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 95040 73920 ) N
 ;
- spi_MasterMode_u/FE_PHC347_ssn BUFV1_7TV50 + SOURCE TIMING + PLACED ( 125280 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC340_n133 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 87840 53760 ) N
 ;
- spi_MasterMode_u/FE_PHC339_clk_cnt_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 168480 36960 ) FS
 ;
- spi_MasterMode_u/FE_PHC337_trans_cnt_0_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 107520 90720 ) FS
 ;
- spi_MasterMode_u/FE_PHC332_n89 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 113280 63840 ) FS
 ;
- spi_MasterMode_u/FE_PHC325_n65 CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 121920 57120 ) FS
 ;
- spi_MasterMode_u/FE_PHC317_spi_ext_7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 138240 120960 ) N
 ;
- spi_MasterMode_u/FE_PHC316_data_buf_0_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 82080 151200 ) FS
 ;
- spi_MasterMode_u/FE_PHC313_clk_cnt_3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 158880 63840 ) FS
 ;
- spi_MasterMode_u/FE_PHC310_n80 CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 117120 67200 ) N
 ;
- spi_MasterMode_u/FE_PHC303_spi_ext_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 126240 90720 ) FS
 ;
- spi_MasterMode_u/FE_PHC301_data_o_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 114240 57120 ) FS
 ;
- spi_MasterMode_u/FE_PHC298_mosi_o BUFV1_7TV50 + SOURCE TIMING + PLACED ( 91680 104160 ) FS
 ;
- spi_MasterMode_u/FE_PHC296_data_buf_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 77280 134400 ) N
 ;
- spi_MasterMode_u/FE_PHC289_spi_sta_7 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 132960 94080 ) N
 ;
- spi_MasterMode_u/FE_PHC288_n128 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 75840 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC287_n154 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 130080 30240 ) FS
 ;
- spi_MasterMode_u/FE_PHC286_n188 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 86880 13440 ) N
 ;
- spi_MasterMode_u/FE_PHC285_n155 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 156960 20160 ) N
 ;
- spi_MasterMode_u/FE_PHC284_n162 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 146400 73920 ) N
 ;
- spi_MasterMode_u/FE_PHC283_n143 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 131520 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC282_n148 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 95520 70560 ) FS
 ;
- spi_MasterMode_u/FE_PHC279_n48 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 148320 20160 ) N
 ;
- spi_MasterMode_u/FE_PHC273_n142 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 129600 73920 ) N
 ;
- spi_MasterMode_u/FE_PHC265_n145 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 23040 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC261_n158 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 165600 13440 ) N
 ;
- spi_MasterMode_u/FE_PHC258_n161 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 148320 60480 ) N
 ;
- spi_MasterMode_u/FE_PHC257_n164 CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 113280 43680 ) FS
 ;
- spi_MasterMode_u/FE_PHC256_n189 BUFV6_7TV50 + SOURCE TIMING + PLACED ( 134400 23520 ) FS
 ;
- spi_MasterMode_u/FE_PHC254_n17 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 108960 67200 ) N
 ;
- spi_MasterMode_u/FE_PHC253_n153 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 124320 13440 ) N
 ;
- spi_MasterMode_u/FE_PHC252_n19 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 107040 60480 ) N
 ;
- spi_MasterMode_u/FE_PHC250_n182 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 74880 137760 ) FS
 ;
- spi_MasterMode_u/FE_PHC247_n149 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 85920 73920 ) N
 ;
- spi_MasterMode_u/FE_PHC246_n191 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 122880 23520 ) FS
 ;
- spi_MasterMode_u/FE_PHC245_clk_cnt_5_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 159840 36960 ) FS
 ;
- spi_MasterMode_u/FE_PHC244_spi_ext_5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 140160 63840 ) FS
 ;
- spi_MasterMode_u/FE_PHC243_spi_ext_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 127200 70560 ) FS
 ;
- spi_MasterMode_u/FE_PHC241_rfifo_wen CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 64800 36960 ) FS
 ;
- spi_MasterMode_u/FE_PHC239_spi_ext_3_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 151200 57120 ) FS
 ;
- spi_MasterMode_u/FE_PHC234_ssn CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 123840 26880 ) N
 ;
- spi_MasterMode_u/FE_PHC219_spi_ext_2_ CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 117120 90720 ) FS
 ;
- spi_MasterMode_u/FE_PHC211_n115 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 96480 30240 ) FS
 ;
- spi_MasterMode_u/FE_PHC209_data_o_0_ BUFV6_7TV50 + SOURCE TIMING + PLACED ( 106080 40320 ) N
 ;
- spi_MasterMode_u/FE_PHC203_state_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 98400 43680 ) FS
 ;
- spi_MasterMode_u/FE_PHC201_bit_cnt_0_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 81120 20160 ) N
 ;
- spi_MasterMode_u/FE_PHC196_spi_sta_7 CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 141600 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC194_data_buf_5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 82560 137760 ) FS
 ;
- spi_MasterMode_u/FE_PHC193_spi_ext_7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 152160 104160 ) FS
 ;
- spi_MasterMode_u/FE_PHC183_clk_cnt_4_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 168480 33600 ) N
 ;
- spi_MasterMode_u/FE_PHC179_spi_sta_6 CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 107040 23520 ) FS
 ;
- spi_MasterMode_u/FE_PHC178_wfifo_ren BUFV4_7TV50 + SOURCE TIMING + PLACED ( 120960 30240 ) FS
 ;
- spi_MasterMode_u/FE_PHC162_data_o_1_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 79200 84000 ) FS
 ;
- spi_MasterMode_u/FE_PHC161_data_buf_6_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 46560 127680 ) N
 ;
- spi_MasterMode_u/FE_PHC159_spi_ext_6_ BUFV6_7TV50 + SOURCE TIMING + PLACED ( 102240 63840 ) FS
 ;
- spi_MasterMode_u/FE_PHC157_spi_ext_1_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 150240 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC156_data_buf_2_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 62400 127680 ) N
 ;
- spi_MasterMode_u/FE_PHC155_data_buf_4_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 36480 164640 ) FS
 ;
- spi_MasterMode_u/FE_PHC153_spi_ext_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 147840 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC152_ack_o CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 70560 97440 ) FS
 ;
- spi_MasterMode_u/FE_PHC151_data_buf_0_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 51840 164640 ) FS
 ;
- spi_MasterMode_u/FE_PHC150_data_buf_3_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 55680 151200 ) FS
 ;
- spi_MasterMode_u/FE_PHC149_data_buf_1_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 93120 117600 ) FS
 ;
- spi_MasterMode_u/FE_PHC145_n165 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 170880 20160 ) N
 ;
- spi_MasterMode_u/FE_PHC144_n146 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 96000 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC143_n161 CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 162240 60480 ) N
 ;
- spi_MasterMode_u/FE_PHC142_n152 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 69120 33600 ) N
 ;
- spi_MasterMode_u/FE_PHC141_n159 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 158400 16800 ) FS
 ;
- spi_MasterMode_u/FE_PHC140_n147 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 100320 50400 ) FS
 ;
- spi_MasterMode_u/FE_PHC139_n144 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 132480 84000 ) FS
 ;
- spi_MasterMode_u/FE_PHC138_n185 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 52320 134400 ) N
 ;
- spi_MasterMode_u/FE_PHC137_n181 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 136800 117600 ) FS
 ;
- spi_MasterMode_u/FE_PHC136_n150 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 42720 77280 ) FS
 ;
- spi_MasterMode_u/FE_PHC135_n153 BUFV6_7TV50 + SOURCE TIMING + PLACED ( 133440 13440 ) N
 ;
- spi_MasterMode_u/FE_PHC134_n180 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 98400 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC133_n149 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 69120 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC132_n183 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 31680 157920 ) FS
 ;
- spi_MasterMode_u/FE_PHC131_n160 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 163680 73920 ) N
 ;
- spi_MasterMode_u/FE_PHC130_n151 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 83520 70560 ) FS
 ;
- spi_MasterMode_u/FE_PHC129_n191 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 113760 30240 ) FS
 ;
- spi_MasterMode_u/FE_PHC128_n187 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 108480 147840 ) N
 ;
- spi_MasterMode_u/FE_PHC127_n168 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 85440 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC126_n196 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 91680 23520 ) FS
 ;
- spi_MasterMode_u/FE_PHC125_n192 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 66720 26880 ) N
 ;
- spi_MasterMode_u/FE_PHC123_clk_cnt_0_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 124800 43680 ) FS
 ;
- spi_MasterMode_u/FE_PHC122_clk_cnt_9_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 151200 10080 ) FS
 ;
- spi_MasterMode_u/FE_PHC121_state_0_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 102720 26880 ) N
 ;
- spi_MasterMode_u/FE_PHC119_spi_ext_4_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 132960 63840 ) FS
 ;
- spi_MasterMode_u/FE_PHC117_spi_ext_5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 122400 70560 ) FS
 ;
- spi_MasterMode_u/FE_PHC99_spi_ext_3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 124320 57120 ) FS
 ;
- spi_MasterMode_u/FE_PHC85_spi_sta_6 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 112320 97440 ) FS
 ;
- spi_MasterMode_u/FE_PHC65_data_buf_5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 79680 134400 ) N
 ;
- spi_MasterMode_u/FE_PHC63_data_buf_3_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 87360 151200 ) FS
 ;
- spi_MasterMode_u/FE_PHC62_spi_ext_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 96000 94080 ) N
 ;
- spi_MasterMode_u/FE_PHC61_trans_cnt_1_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 125280 94080 ) N
 ;
- spi_MasterMode_u/FE_PHC48_spi_ext_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 136320 80640 ) N
 ;
- spi_MasterMode_u/FE_PHC44_mosi_o CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 76320 114240 ) N
 ;
- spi_MasterMode_u/FE_PHC42_bit_cnt_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 81120 57120 ) FS
 ;
- spi_MasterMode_u/FE_PHC38_trans_cnt_0_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 130080 84000 ) FS
 ;
- spi_MasterMode_u/FE_PHC37_spi_ext_7_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 135360 104160 ) FS
 ;
- spi_MasterMode_u/FE_PHC36_data_buf_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 78720 114240 ) N
 ;
- spi_MasterMode_u/FE_PHC34_data_buf_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 84480 127680 ) N
 ;
- spi_MasterMode_u/FE_PHC33_data_buf_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 75840 164640 ) FS
 ;
- spi_MasterMode_u/FE_PHC32_data_buf_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 80160 164640 ) FS
 ;
- spi_MasterMode_u/FE_PHC31_data_buf_1_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 87840 141120 ) N
 ;
- spi_MasterMode_u/FE_PHC30_wfifo_ren CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 118560 47040 ) N
 ;
- spi_MasterMode_u/FE_PHC12_spi_ext_0_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 159840 87360 ) N
 ;
- spi_MasterMode_u/FE_PHC11_spi_ext_1_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 164640 87360 ) N
 ;
- spi_MasterMode_u/spi_ext_reg\[7\] DRNQV1_7TV50 + PLACED ( 142080 100800 ) FN
 ;
- spi_MasterMode_u/spi_ext_reg\[6\] DRNQV1_7TV50 + PLACED ( 98400 94080 ) FN
 ;
- spi_MasterMode_u/spi_ext_reg\[5\] DRNQV1_7TV50 + PLACED ( 136320 70560 ) S
 ;
- spi_MasterMode_u/spi_ext_reg\[4\] DRNQV1_7TV50 + PLACED ( 119520 67200 ) N
 ;
- spi_MasterMode_u/spi_ext_reg\[2\] DRNQV1_7TV50 + PLACED ( 129120 77280 ) FS
 ;
- spi_MasterMode_u/spi_ext_reg\[1\] DRNQV1_7TV50 + PLACED ( 155520 97440 ) FS
 ;
- spi_MasterMode_u/spi_ext_reg\[0\] DRNQV1_7TV50 + PLACED ( 154080 90720 ) FS
 ;
- spi_MasterMode_u/ack_o_reg DRNQV1_7TV50 + PLACED ( 74400 94080 ) FN
 ;
- spi_MasterMode_u/wfifo_ren_reg DRNQV1_7TV50 + PLACED ( 112320 53760 ) N
 ;
- spi_MasterMode_u/wr_col_f_reg DRNQV1_7TV50 + PLACED ( 97920 100800 ) N
 ;
- spi_MasterMode_u/state_reg\[0\] DRNQV1_7TV50 + PLACED ( 88320 26880 ) N
 ;
- spi_MasterMode_u/clk_cnt_reg\[8\] DRNQV1_7TV50 + PLACED ( 159360 23520 ) S
 ;
- spi_MasterMode_u/clk_cnt_reg\[0\] DRNQV1_7TV50 + PLACED ( 127200 43680 ) S
 ;
- spi_MasterMode_u/clk_cnt_reg\[1\] DRNQV1_7TV50 + PLACED ( 126720 57120 ) S
 ;
- spi_MasterMode_u/clk_cnt_reg\[2\] DRNQV1_7TV50 + PLACED ( 133920 67200 ) FN
 ;
- spi_MasterMode_u/clk_cnt_reg\[3\] DRNQV1_7TV50 + PLACED ( 159840 77280 ) FS
 ;
- spi_MasterMode_u/clk_cnt_reg\[4\] DRNQV1_7TV50 + PLACED ( 160320 70560 ) S
 ;
- spi_MasterMode_u/clk_cnt_reg\[5\] DRNQV1_7TV50 + PLACED ( 159840 50400 ) FS
 ;
- spi_MasterMode_u/clk_cnt_reg\[6\] DRNQV1_7TV50 + PLACED ( 160320 47040 ) N
 ;
- spi_MasterMode_u/clk_cnt_reg\[7\] DRNQV1_7TV50 + PLACED ( 160320 30240 ) FS
 ;
- spi_MasterMode_u/clk_cnt_reg\[9\] DRNQV1_7TV50 + PLACED ( 136320 10080 ) FS
 ;
- spi_MasterMode_u/clk_cnt_reg\[10\] DRNQV1_7TV50 + PLACED ( 145920 30240 ) S
 ;
- spi_MasterMode_u/clk_cnt_reg\[11\] DRNQV1_7TV50 + PLACED ( 127680 33600 ) N
 ;
- spi_MasterMode_u/clk_cnt_reg\[12\] DRNQV1_7TV50 + PLACED ( 121920 10080 ) FS
 ;
- spi_MasterMode_u/state_reg\[1\] DRNQV1_7TV50 + PLACED ( 113280 33600 ) FN
 ;
- spi_MasterMode_u/data_buf_reg\[0\] DRNQV1_7TV50 + PLACED ( 78720 161280 ) FN
 ;
- spi_MasterMode_u/data_buf_reg\[1\] DRNQV1_7TV50 + PLACED ( 73440 144480 ) FS
 ;
- spi_MasterMode_u/data_buf_reg\[2\] DRNQV1_7TV50 + PLACED ( 83040 131040 ) S
 ;
- spi_MasterMode_u/data_buf_reg\[3\] DRNQV1_7TV50 + PLACED ( 88800 144480 ) S
 ;
- spi_MasterMode_u/data_buf_reg\[4\] DRNQV1_7TV50 + PLACED ( 84480 164640 ) S
 ;
- spi_MasterMode_u/data_buf_reg\[5\] DRNQV1_7TV50 + PLACED ( 82080 134400 ) FN
 ;
- spi_MasterMode_u/data_buf_reg\[6\] DRNQV1_7TV50 + PLACED ( 77280 110880 ) S
 ;
- spi_MasterMode_u/data_buf_reg\[7\] DRNQV1_7TV50 + PLACED ( 77280 104160 ) S
 ;
- spi_MasterMode_u/bit_cnt_reg\[0\] DRNQV1_7TV50 + PLACED ( 85440 57120 ) S
 ;
- spi_MasterMode_u/bit_cnt_reg\[1\] DRNQV1_7TV50 + PLACED ( 69120 53760 ) N
 ;
- spi_MasterMode_u/bit_cnt_reg\[2\] DRNQV1_7TV50 + PLACED ( 65760 40320 ) N
 ;
- spi_MasterMode_u/sck_o_reg DRNQV1_7TV50 + PLACED ( 76320 10080 ) S
 ;
- spi_MasterMode_u/rfifo_wen_reg DRNQV1_7TV50 + PLACED ( 67200 36960 ) S
 ;
- spi_MasterMode_u/data_o_reg\[0\] DRNQV1_7TV50 + PLACED ( 74880 80640 ) FN
 ;
- spi_MasterMode_u/data_o_reg\[1\] DRNQV1_7TV50 + PLACED ( 64800 84000 ) S
 ;
- spi_MasterMode_u/data_o_reg\[2\] DRNQV1_7TV50 + PLACED ( 71520 77280 ) S
 ;
- spi_MasterMode_u/data_o_reg\[3\] DRNQV1_7TV50 + PLACED ( 84960 67200 ) FN
 ;
- spi_MasterMode_u/data_o_reg\[4\] DRNQV1_7TV50 + PLACED ( 99840 57120 ) S
 ;
- spi_MasterMode_u/data_o_reg\[5\] DRNQV1_7TV50 + PLACED ( 97920 53760 ) N
 ;
- spi_MasterMode_u/data_o_reg\[6\] DRNQV1_7TV50 + PLACED ( 89280 60480 ) FN
 ;
- spi_MasterMode_u/trans_cnt_reg\[1\] DRNQV1_7TV50 + PLACED ( 126720 97440 ) S
 ;
- spi_MasterMode_u/trans_cnt_reg\[0\] DRNQV1_7TV50 + PLACED ( 115680 84000 ) FS
 ;
- spi_MasterMode_u/spi_int_f_reg DRNQV1_7TV50 + PLACED ( 127680 100800 ) N
 ;
- spi_MasterMode_u/int_o_reg DRNQV1_7TV50 + PLACED ( 138720 80640 ) N
 ;
- spi_MasterMode_u/data_o_reg\[7\] DRNQV1_7TV50 + PLACED ( 132000 73920 ) N
 ;
- spi_MasterMode_u/U8 AOI22BBV1_7TV50 + PLACED ( 114240 100800 ) N
 ;
- spi_MasterMode_u/U23 OAI2XB11V1_7TV50 + PLACED ( 105600 77280 ) S
 ;
- spi_MasterMode_u/U37 OAI31V1_7TV50 + PLACED ( 85920 36960 ) FS
 ;
- spi_MasterMode_u/U52 NAND4BV1_7TV50 + PLACED ( 158880 43680 ) FS
 ;
- spi_MasterMode_u/U62 NAND4BV1_7TV50 + PLACED ( 161280 63840 ) FS
 ;
- spi_MasterMode_u/U122 AOI22BBV1_7TV50 + PLACED ( 115680 63840 ) S
 ;
- spi_MasterMode_u/U124 AOI22BBV1_7TV50 + PLACED ( 122400 73920 ) N
 ;
- spi_MasterMode_u/U126 AOI22BBV1_7TV50 + PLACED ( 129600 70560 ) S
 ;
- spi_MasterMode_u/U128 AOI22BBV1_7TV50 + PLACED ( 111840 90720 ) S
 ;
- spi_MasterMode_u/U129 AOI22BBV1_7TV50 + PLACED ( 142080 97440 ) FS
 ;
- spi_MasterMode_u/U132 OAI31V1_7TV50 + PLACED ( 119040 43680 ) FS
 ;
- spi_MasterMode_u/U143 AOI22BBV1_7TV50 + PLACED ( 96480 10080 ) S
 ;
- spi_MasterMode_u/U165 AOI22BBV1_7TV50 + PLACED ( 79680 33600 ) FN
 ;
- spi_MasterMode_u/U167 OAI2XB11V1_7TV50 + PLACED ( 72480 43680 ) S
 ;
- spi_MasterMode_u/U200 AOI22BBV1_7TV50 + PLACED ( 103680 13440 ) FN
 ;
- spi_MasterMode_u/read_fifo/FE_PHC474_n61 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 41760 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC473_n45 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 49440 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC466_n58 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 35040 77280 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC459_re_ptr_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 32640 114240 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC457_mem_0__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 60480 70560 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC456_n37 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 78240 67200 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC455_mem_3__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 25440 144480 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC454_mem_1__3_ BUFV2_7TV50 + SOURCE TIMING + PLACED ( 28320 157920 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC450_mem_3__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 51360 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC445_mem_2__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 60960 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC444_mem_0__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 34080 80640 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC443_mem_1__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 28320 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC439_mem_3__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 53280 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC438_mem_0__4_ BUFV3_7TV50 + SOURCE TIMING + PLACED ( 11520 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC436_n61 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 47040 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC434_n45 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 45120 60480 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC430_n69 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 101760 120960 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC427_mem_2__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 28800 94080 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC421_mem_1__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 88800 94080 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC416_mem_3__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 33120 110880 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC409_n46 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 32640 120960 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC405_mem_0__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 32640 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC403_mem_1__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 59520 47040 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC398_n61 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 33600 40320 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC396_n45 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 31200 50400 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC395_n54 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 16320 127680 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC394_n57 CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 65760 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC390_n46 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 43200 127680 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC389_n56 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 82560 87360 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC388_n68 BUFV3_7TV50 + SOURCE TIMING + PLACED ( 87840 84000 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC387_n62 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 35040 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC385_n65 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 43200 63840 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC384_n38 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 42240 141120 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC381_n48 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 94560 100800 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC380_n40 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 60000 127680 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC379_n49 BUFV3_7TV50 + SOURCE TIMING + PLACED ( 69120 47040 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC378_n41 BUFV3_7TV50 + SOURCE TIMING + PLACED ( 77280 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC377_n64 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 61920 77280 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC376_n60 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 53760 117600 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC369_mem_2__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 61440 84000 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC367_mem_3__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 55680 80640 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC366_mem_0__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 59040 84000 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC364_mem_1__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 61920 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC356_mem_3__4_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 10080 164640 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC336_mem_0__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 71040 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC334_mem_3__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 69120 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC326_mem_1__0_ BUFV6_7TV50 + SOURCE TIMING + PLACED ( 108960 13440 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC324_mem_3__0_ BUFV3_7TV50 + SOURCE TIMING + PLACED ( 88320 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC320_mem_2__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 26400 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC319_mem_0__0_ BUFV3_7TV50 + SOURCE TIMING + PLACED ( 61440 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC318_mem_2__0_ BUFV6_7TV50 + SOURCE TIMING + PLACED ( 10080 20160 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC312_mem_3__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 39360 114240 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC308_re_ptr_2_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 84960 120960 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC307_mem_2__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 49920 151200 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC305_mem_0__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 62400 94080 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC294_mem_1__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 53760 70560 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC290_wr_ptr_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 87840 157920 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC281_n52 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 33120 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC280_n51 CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 70560 134400 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC278_n63 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 67200 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC277_n39 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 34560 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC276_n56 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 67680 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC275_n43 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 67680 147840 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC274_n36 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 38880 110880 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC272_n44 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 28800 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC271_n55 CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 33120 30240 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC270_n60 BUFV6_7TV50 + SOURCE TIMING + PLACED ( 24480 67200 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC268_n47 BUFV6_7TV50 + SOURCE TIMING + PLACED ( 22560 77280 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC266_n40 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 31200 26880 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC264_n37 BUFV6_7TV50 + SOURCE TIMING + PLACED ( 57600 40320 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC263_n35 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 18240 134400 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC262_n58 CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 36480 67200 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC260_n59 BUFV4_7TV50 + SOURCE TIMING + PLACED ( 11040 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC259_n68 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 45600 40320 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC255_n69 BUFV8_7TV50 + SOURCE TIMING + PLACED ( 27360 20160 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC251_n53 CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 38400 77280 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC249_n48 BUFV2_7TV50 + SOURCE TIMING + PLACED ( 86400 100800 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC248_n64 CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 54720 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC227_mem_1__3_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 50400 141120 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC226_mem_2__3_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 65280 120960 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC224_mosi_o CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 58080 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC220_mem_1__6_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 51840 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC206_re_ptr_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 61440 117600 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC202_mem_0__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 43680 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC192_mem_3__3_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 12000 157920 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC190_mem_2__6_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 43680 26880 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC182_mem_3__6_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 45600 30240 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC181_mem_0__6_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 24480 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC170_mem_3__7_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 50400 36960 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC169_mem_0__7_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 21120 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC167_mem_2__7_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 54720 43680 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC154_wr_ptr_2_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 36480 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC146_n70 CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 54240 124320 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC115_mem_3__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 48960 164640 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC113_mem_1__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 55200 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC111_mem_2__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 59040 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC110_mem_2__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 63360 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC109_mem_2__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 69600 60480 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC108_mem_1__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 54240 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC107_mem_0__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 57600 67200 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC105_mem_3__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 50880 80640 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC103_mem_3__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 51840 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC102_mem_2__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 58080 80640 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC101_mem_0__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 57600 164640 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC97_mem_3__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 56640 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC96_mem_3__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 46560 151200 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC94_mem_2__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 53280 151200 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC93_mem_1__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 49920 137760 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC91_mem_3__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 47040 110880 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC88_mem_0__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 47520 137760 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC86_mem_1__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 78240 90720 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC84_mem_2__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 47520 124320 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC80_mem_0__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 55680 157920 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC78_mem_3__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 64800 70560 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC75_mem_1__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 61920 144480 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC74_mem_0__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 52320 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC73_mem_0__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 53280 80640 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC71_mem_0__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 61920 60480 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC52_wr_ptr_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 77760 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC50_mem_2__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 49920 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC47_mem_1__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 62880 134400 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC45_mem_3__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 64800 63840 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC23_mem_1__7_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 87840 147840 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC15_mem_2__5_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 61440 151200 ) FS
 ;
- spi_MasterMode_u/read_fifo/FE_PHC14_mem_1__2_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 31200 94080 ) N
 ;
- spi_MasterMode_u/read_fifo/FE_PHC13_mem_0__5_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 81600 63840 ) FS
 ;
- spi_MasterMode_u/read_fifo/re_ptr_reg\[0\] DRNQV1_7TV50 + PLACED ( 69600 117600 ) S
 ;
- spi_MasterMode_u/read_fifo/re_ptr_reg\[1\] DRNQV1_7TV50 + PLACED ( 41760 114240 ) N
 ;
- spi_MasterMode_u/read_fifo/re_ptr_reg\[2\] DRNQV1_7TV50 + PLACED ( 50880 120960 ) N
 ;
- spi_MasterMode_u/read_fifo/wr_ptr_reg\[0\] DRNQV1_7TV50 + PLACED ( 73440 141120 ) FN
 ;
- spi_MasterMode_u/read_fifo/wr_ptr_reg\[1\] DRNQV1_7TV50 + PLACED ( 70560 120960 ) FN
 ;
- spi_MasterMode_u/read_fifo/wr_ptr_reg\[2\] DRNQV1_7TV50 + PLACED ( 73440 157920 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[7\] DRNQV1_7TV50 + PLACED ( 38400 87360 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[6\] DRNQV1_7TV50 + PLACED ( 43200 67200 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[5\] DRNQV1_7TV50 + PLACED ( 62880 100800 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[4\] DRNQV1_7TV50 + PLACED ( 58080 157920 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[3\] DRNQV1_7TV50 + PLACED ( 32640 134400 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[2\] DRNQV1_7TV50 + PLACED ( 44640 57120 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[1\] DRNQV1_7TV50 + PLACED ( 48000 100800 ) FN
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[0\]\[0\] DRNQV1_7TV50 + PLACED ( 60000 164640 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[7\] DRNQV1_7TV50 + PLACED ( 52800 87360 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[6\] DRNQV1_7TV50 + PLACED ( 55200 50400 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[5\] DRNQV1_7TV50 + PLACED ( 63840 90720 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[4\] DRNQV1_7TV50 + PLACED ( 50880 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[3\] DRNQV1_7TV50 + PLACED ( 33120 137760 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[2\] DRNQV1_7TV50 + PLACED ( 38880 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[1\] DRNQV1_7TV50 + PLACED ( 37440 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[1\]\[0\] DRNQV1_7TV50 + PLACED ( 59040 141120 ) FN
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[7\] DRNQV1_7TV50 + PLACED ( 60480 80640 ) FN
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[6\] DRNQV1_7TV50 + PLACED ( 60960 57120 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[5\] DRNQV1_7TV50 + PLACED ( 62880 104160 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[4\] DRNQV1_7TV50 + PLACED ( 42240 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[3\] DRNQV1_7TV50 + PLACED ( 35040 120960 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[2\] DRNQV1_7TV50 + PLACED ( 47520 60480 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[1\] DRNQV1_7TV50 + PLACED ( 38400 90720 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[2\]\[0\] DRNQV1_7TV50 + PLACED ( 53280 147840 ) FN
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[7\] DRNQV1_7TV50 + PLACED ( 36480 80640 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[6\] DRNQV1_7TV50 + PLACED ( 67200 63840 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[5\] DRNQV1_7TV50 + PLACED ( 49440 110880 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[4\] DRNQV1_7TV50 + PLACED ( 36960 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[3\] DRNQV1_7TV50 + PLACED ( 32160 151200 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[2\] DRNQV1_7TV50 + PLACED ( 67200 70560 ) S
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[1\] DRNQV1_7TV50 + PLACED ( 36960 104160 ) FS
 ;
- spi_MasterMode_u/read_fifo/mem_reg\[3\]\[0\] DRNQV1_7TV50 + PLACED ( 40800 157920 ) FS
 ;
- spi_MasterMode_u/read_fifo/U43 AOI22BBV1_7TV50 + PLACED ( 55200 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/U44 AOI22BBV1_7TV50 + PLACED ( 41280 100800 ) FN
 ;
- spi_MasterMode_u/read_fifo/U45 AOI22BBV1_7TV50 + PLACED ( 71520 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/U46 AOI22BBV1_7TV50 + PLACED ( 36960 144480 ) S
 ;
- spi_MasterMode_u/read_fifo/U47 AOI22BBV1_7TV50 + PLACED ( 42240 164640 ) FS
 ;
- spi_MasterMode_u/read_fifo/U48 AOI22BBV1_7TV50 + PLACED ( 56640 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/U49 AOI22BBV1_7TV50 + PLACED ( 72000 67200 ) N
 ;
- spi_MasterMode_u/read_fifo/U50 AOI22BBV1_7TV50 + PLACED ( 48000 84000 ) S
 ;
- spi_MasterMode_u/read_fifo/U51 AOI22BBV1_7TV50 + PLACED ( 56640 144480 ) FS
 ;
- spi_MasterMode_u/read_fifo/U52 AOI22BBV1_7TV50 + PLACED ( 38400 97440 ) S
 ;
- spi_MasterMode_u/read_fifo/U53 AOI22BBV1_7TV50 + PLACED ( 52320 63840 ) S
 ;
- spi_MasterMode_u/read_fifo/U54 AOI22BBV1_7TV50 + PLACED ( 40320 124320 ) S
 ;
- spi_MasterMode_u/read_fifo/U55 AOI22BBV1_7TV50 + PLACED ( 46560 147840 ) FN
 ;
- spi_MasterMode_u/read_fifo/U56 AOI22BBV1_7TV50 + PLACED ( 64320 107520 ) N
 ;
- spi_MasterMode_u/read_fifo/U57 AOI22BBV1_7TV50 + PLACED ( 64320 60480 ) N
 ;
- spi_MasterMode_u/read_fifo/U58 AOI22BBV1_7TV50 + PLACED ( 64320 77280 ) FS
 ;
- spi_MasterMode_u/read_fifo/U59 AOI22BBV1_7TV50 + PLACED ( 65760 144480 ) FS
 ;
- spi_MasterMode_u/read_fifo/U60 AOI22BBV1_7TV50 + PLACED ( 41280 110880 ) S
 ;
- spi_MasterMode_u/read_fifo/U61 AOI22BBV1_7TV50 + PLACED ( 42240 70560 ) FS
 ;
- spi_MasterMode_u/read_fifo/U62 AOI22BBV1_7TV50 + PLACED ( 36960 141120 ) FN
 ;
- spi_MasterMode_u/read_fifo/U63 AOI22BBV1_7TV50 + PLACED ( 52320 137760 ) S
 ;
- spi_MasterMode_u/read_fifo/U64 AOI22BBV1_7TV50 + PLACED ( 62400 97440 ) S
 ;
- spi_MasterMode_u/read_fifo/U65 AOI22BBV1_7TV50 + PLACED ( 58080 53760 ) N
 ;
- spi_MasterMode_u/read_fifo/U66 AOI22BBV1_7TV50 + PLACED ( 52800 90720 ) S
 ;
- spi_MasterMode_u/read_fifo/U67 AOI22BBV1_7TV50 + PLACED ( 65760 161280 ) N
 ;
- spi_MasterMode_u/read_fifo/U68 AOI22BBV1_7TV50 + PLACED ( 51360 104160 ) FS
 ;
- spi_MasterMode_u/read_fifo/U69 AOI22BBV1_7TV50 + PLACED ( 45600 63840 ) S
 ;
- spi_MasterMode_u/read_fifo/U70 AOI22BBV1_7TV50 + PLACED ( 37440 131040 ) S
 ;
- spi_MasterMode_u/read_fifo/U71 AOI22BBV1_7TV50 + PLACED ( 61920 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/U72 AOI22BBV1_7TV50 + PLACED ( 67200 94080 ) N
 ;
- spi_MasterMode_u/read_fifo/U73 AOI22BBV1_7TV50 + PLACED ( 59040 63840 ) FS
 ;
- spi_MasterMode_u/read_fifo/U74 AOI22BBV1_7TV50 + PLACED ( 41280 84000 ) FS
 ;
- spi_MasterMode_u/read_fifo/U75 AO21BV1_7TV50 + PLACED ( 73920 124320 ) FS
 ;
- spi_MasterMode_u/read_fifo/U76 OAI31V1_7TV50 + PLACED ( 56160 117600 ) S
 ;
- spi_MasterMode_u/read_fifo/U77 AOI22BBV1_7TV50 + PLACED ( 57600 114240 ) FN
 ;
- spi_MasterMode_u/read_fifo/U78 AOI22BBV1_7TV50 + PLACED ( 79200 124320 ) S
 ;
- spi_MasterMode_u/read_fifo/empty_reg LAHQV1_7TV50 + PLACED ( 94080 110880 ) FS
 ;
- spi_MasterMode_u/read_fifo/full_reg LAHQV1_7TV50 + PLACED ( 91680 114240 ) N
 ;
- spi_MasterMode_u/read_fifo/U15 NAND3V1_7TV50 + PLACED ( 64800 114240 ) N
 ;
- spi_MasterMode_u/read_fifo/U14 AOI21V1_7TV50 + PLACED ( 65280 110880 ) FS
 ;
- spi_MasterMode_u/read_fifo/U13 AOI32V1_7TV50 + PLACED ( 63840 117600 ) FS
 ;
- spi_MasterMode_u/read_fifo/U16 AOI221V1_7TV50 + PLACED ( 70560 110880 ) FS
 ;
- spi_MasterMode_u/read_fifo/U5 AOI221V1_7TV50 + PLACED ( 71040 147840 ) FN
 ;
- spi_MasterMode_u/read_fifo/U7 OAI211V1_7TV50 + PLACED ( 77760 127680 ) N
 ;
- spi_MasterMode_u/read_fifo/U10 AOI21V1_7TV50 + PLACED ( 79200 137760 ) S
 ;
- spi_MasterMode_u/read_fifo/U23 OAI22V1_7TV50 + PLACED ( 68160 127680 ) N
 ;
- spi_MasterMode_u/read_fifo/U19 NOR2XBV1_7TV50 + PLACED ( 93120 120960 ) FN
 ;
- spi_MasterMode_u/read_fifo/U18 OAI2XB1V1_7TV50 + PLACED ( 87840 117600 ) FS
 ;
- spi_MasterMode_u/read_fifo/U17 NAND2XBV1_7TV50 + PLACED ( 89280 120960 ) FN
 ;
- spi_MasterMode_u/read_fifo/U20 NAND3V1_7TV50 + PLACED ( 92160 124320 ) FS
 ;
- spi_MasterMode_u/read_fifo/U22 AOI221V1_7TV50 + PLACED ( 67200 124320 ) S
 ;
- spi_MasterMode_u/read_fifo/U9 CLKNAND2V1_7TV50 + PLACED ( 74880 134400 ) N
 ;
- spi_MasterMode_u/read_fifo/U12 CLKNAND2V1_7TV50 + PLACED ( 79680 131040 ) S
 ;
- spi_MasterMode_u/read_fifo/U24 NOR2V1_7TV50 + PLACED ( 84960 124320 ) FS
 ;
- spi_MasterMode_u/read_fifo/U21 NAND2V1_7TV50 + PLACED ( 88800 124320 ) S
 ;
- spi_MasterMode_u/read_fifo/U11 CLKNAND2V1_7TV50 + PLACED ( 74400 127680 ) N
 ;
- spi_MasterMode_u/read_fifo/U3 NOR2V1_7TV50 + PLACED ( 65280 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/U4 NOR2V2_7TV50 + PLACED ( 70080 137760 ) FS
 ;
- spi_MasterMode_u/read_fifo/U6 CLKINV1_7TV50 + PLACED ( 84960 117600 ) S
 ;
- spi_MasterMode_u/read_fifo/U8 INV0P7_7TV50 + PLACED ( 71040 154560 ) N
 ;
- spi_MasterMode_u/read_fifo/U25 NOR2V2_7TV50 + PLACED ( 65280 134400 ) N
 ;
- spi_MasterMode_u/read_fifo/U26 INV0P7_7TV50 + PLACED ( 76800 131040 ) S
 ;
- spi_MasterMode_u/read_fifo/U27 CLKINV1_7TV50 + PLACED ( 78240 164640 ) S
 ;
- spi_MasterMode_u/read_fifo/U28 CLKINV1_7TV50 + PLACED ( 74880 161280 ) FN
 ;
- spi_MasterMode_u/read_fifo/U29 CLKINV1_7TV50 + PLACED ( 64800 94080 ) FN
 ;
- spi_MasterMode_u/read_fifo/U30 CLKINV1_7TV50 + PLACED ( 78240 100800 ) FN
 ;
- spi_MasterMode_u/read_fifo/U31 CLKINV1_7TV50 + PLACED ( 51840 144480 ) S
 ;
- spi_MasterMode_u/read_fifo/U32 CLKINV1_7TV50 + PLACED ( 91680 110880 ) S
 ;
- spi_MasterMode_u/read_fifo/U33 CLKINV1_7TV50 + PLACED ( 71520 107520 ) FN
 ;
- spi_MasterMode_u/read_fifo/U34 CLKINV1_7TV50 + PLACED ( 78240 87360 ) FN
 ;
- spi_MasterMode_u/read_fifo/U35 NOR2V2_7TV50 + PLACED ( 70560 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/U36 INV0P7_7TV50 + PLACED ( 67680 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/U38 CLKINV1_7TV50 + PLACED ( 50400 117600 ) FS
 ;
- spi_MasterMode_u/read_fifo/U39 INV0P7_7TV50 + PLACED ( 67680 137760 ) FS
 ;
- spi_MasterMode_u/read_fifo/U40 INV0P7_7TV50 + PLACED ( 82560 127680 ) FN
 ;
- spi_MasterMode_u/read_fifo/U41 INV0P7_7TV50 + PLACED ( 74880 154560 ) FN
 ;
- spi_MasterMode_u/read_fifo/U42 INV0P7_7TV50 + PLACED ( 74400 107520 ) FN
 ;
- spi_MasterMode_u/read_fifo/U79 AOI22V1_7TV50 + PLACED ( 57600 77280 ) FS
 ;
- spi_MasterMode_u/read_fifo/U80 AOI22V1_7TV50 + PLACED ( 54720 84000 ) S
 ;
- spi_MasterMode_u/read_fifo/U81 AOI22V1_7TV50 + PLACED ( 51840 77280 ) FS
 ;
- spi_MasterMode_u/read_fifo/U82 AOI22V1_7TV50 + PLACED ( 63360 73920 ) FN
 ;
- spi_MasterMode_u/read_fifo/U83 AOI22V1_7TV50 + PLACED ( 60000 67200 ) N
 ;
- spi_MasterMode_u/read_fifo/U84 AOI22V1_7TV50 + PLACED ( 65760 67200 ) FN
 ;
- spi_MasterMode_u/read_fifo/U85 AOI22V1_7TV50 + PLACED ( 57600 94080 ) N
 ;
- spi_MasterMode_u/read_fifo/U86 AOI22V1_7TV50 + PLACED ( 73920 97440 ) S
 ;
- spi_MasterMode_u/read_fifo/U87 AOI22V1_7TV50 + PLACED ( 57600 104160 ) FS
 ;
- spi_MasterMode_u/read_fifo/U88 AOI22V1_7TV50 + PLACED ( 55680 127680 ) N
 ;
- spi_MasterMode_u/read_fifo/U89 AOI22V1_7TV50 + PLACED ( 58560 137760 ) S
 ;
- spi_MasterMode_u/read_fifo/U90 AOI22V1_7TV50 + PLACED ( 46080 141120 ) N
 ;
- spi_MasterMode_u/read_fifo/U91 AOI22V1_7TV50 + PLACED ( 49920 124320 ) FS
 ;
- spi_MasterMode_u/read_fifo/U92 AOI22V1_7TV50 + PLACED ( 47520 134400 ) N
 ;
- spi_MasterMode_u/read_fifo/U93 AOI22V1_7TV50 + PLACED ( 46080 131040 ) FS
 ;
- spi_MasterMode_u/read_fifo/U94 AOI22V1_7TV50 + PLACED ( 56640 73920 ) N
 ;
- spi_MasterMode_u/read_fifo/U95 AOI22V1_7TV50 + PLACED ( 49440 70560 ) FS
 ;
- spi_MasterMode_u/read_fifo/U96 AOI22V1_7TV50 + PLACED ( 56160 70560 ) S
 ;
- spi_MasterMode_u/read_fifo/U97 AOI22V1_7TV50 + PLACED ( 58560 90720 ) FS
 ;
- spi_MasterMode_u/read_fifo/U98 AOI22V1_7TV50 + PLACED ( 51840 94080 ) N
 ;
- spi_MasterMode_u/read_fifo/U99 AOI22V1_7TV50 + PLACED ( 45600 97440 ) FS
 ;
- spi_MasterMode_u/read_fifo/U100 AOI22V1_7TV50 + PLACED ( 60960 124320 ) FS
 ;
- spi_MasterMode_u/read_fifo/U101 AOI22V1_7TV50 + PLACED ( 62880 137760 ) S
 ;
- spi_MasterMode_u/read_fifo/U102 AOI22V1_7TV50 + PLACED ( 54720 141120 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC482_re_ptr_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 119520 40320 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC477_mem_0__4_ BUFV2_7TV50 + SOURCE TIMING + PLACED ( 25920 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC476_mem_3__5_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 10080 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC462_mem_1__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 146880 50400 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC461_wr_ptr_2_ BUFV2_7TV50 + SOURCE TIMING + PLACED ( 104640 43680 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC452_mem_1__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 89280 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC451_mem_2__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 98400 104160 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC437_mem_3__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 71040 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC433_mem_1__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 103680 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC432_mem_2__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 105600 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC426_mem_0__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 106560 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC425_mem_0__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 148800 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC420_mem_0__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 164640 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC419_mem_2__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 173280 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC418_mem_1__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 173280 141120 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC415_mem_3__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 113760 117600 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC412_re_ptr_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 97440 84000 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC411_mem_1__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 172800 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC410_mem_1__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 112320 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC406_mem_1__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 148320 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC404_n93 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 95040 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC372_re_ptr_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 108960 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC360_mem_1__4_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 77280 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC359_mem_0__1_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 156000 73920 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC353_mem_2__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 141120 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC352_mem_3__1_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 96960 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC351_mem_0__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 111360 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC350_mem_0__5_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 97920 141120 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC348_mem_2__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 123840 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC346_mem_1__5_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 119520 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC345_mem_1__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 162240 87360 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC342_mem_0__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 168960 94080 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC341_mem_2__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 156960 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC338_mem_2__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 97440 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC335_mem_1__7_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 113760 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC333_mem_2__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 119520 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC331_mem_1__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 144000 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC329_mem_1__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 126720 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC328_mem_1__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 172320 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC327_mem_0__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 169440 104160 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC323_mem_0__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 166080 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC322_mem_3__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 121920 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC321_mem_0__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 148800 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC315_n93 BUFV6_7TV50 + SOURCE TIMING + PLACED ( 95520 13440 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC314_mem_0__3_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 89760 90720 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC311_mem_3__3_ BUFV3_7TV50 + SOURCE TIMING + PLACED ( 116160 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC309_n122 BUFV3_7TV50 + SOURCE TIMING + PLACED ( 99360 164640 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC302_wr_ptr_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 108480 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC300_mem_3__7_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 101760 107520 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC299_wr_ptr_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 101760 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC292_mem_2__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 141120 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC267_n134 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 156960 10080 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC238_mem_3__1_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 154080 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC237_mem_2__2_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 164160 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC233_mem_0__7_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 170400 97440 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC232_mem_1__7_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 170400 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC231_mem_1__5_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 156480 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC230_mem_1__6_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 166080 104160 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC229_mem_1__1_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 172320 164640 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC225_mem_0__5_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 169440 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC223_mem_0__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 154080 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC222_mem_3__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 163680 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC221_mem_0__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 147360 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC218_mem_1__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 149760 134400 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC217_mem_2__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 149760 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC216_mem_1__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 124320 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC215_mem_3__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 132000 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC210_mem_0__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 162240 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC208_mem_3__2_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 48960 20160 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC207_mem_3__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 84000 16800 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC205_mem_2__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 102240 10080 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC200_mem_0__6_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 151680 13440 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC199_mem_2__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 68160 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC198_wr_ptr_0_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 96960 20160 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC197_mem_2__0_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 133440 20160 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC189_mem_1__4_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 12000 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC188_mem_0__4_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 27840 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC180_mem_1__3_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 28320 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC177_mem_3__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 37440 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC176_mem_2__3_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 42720 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC173_mem_2__5_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 165600 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC168_mem_0__3_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 131520 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC166_mem_3__4_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 151680 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC165_mem_3__3_ CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 163680 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC163_mem_2__4_ CLKBUFV4_7TV50 + SOURCE TIMING + PLACED ( 142560 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC160_wr_ptr_2_ CLKBUFV6_7TV50 + SOURCE TIMING + PLACED ( 125280 117600 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC124_wr_ptr_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 101280 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC114_mem_1__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 157920 104160 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC112_mem_0__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 134400 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC106_mem_1__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 107520 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC104_mem_3__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 156000 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC100_mem_0__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 165600 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC98_mem_1__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 156960 124320 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC95_mem_2__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 156480 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC92_mem_0__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 157440 134400 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC90_mem_3__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 124320 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC89_mem_0__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 118080 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC87_mem_1__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 141600 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC83_mem_2__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 147360 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC82_mem_1__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 136320 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC81_mem_2__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 105600 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC79_mem_0__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 164160 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC77_mem_3__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 157440 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC76_mem_2__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 156960 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC72_mem_2__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 117600 134400 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC70_mem_0__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 159840 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC69_mem_0__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 157440 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC67_mem_3__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 138720 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC66_mem_1__0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 139200 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC56_mem_1__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 163680 164640 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC55_mem_3__6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 139680 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC54_mem_3__7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 144960 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC53_wr_ptr_2_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 112320 134400 ) N
 ;
- spi_MasterMode_u/write_fifo/FE_PHC51_mem_1__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 161760 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC49_mem_3__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 127200 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC46_mem_2__3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 128640 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC43_mem_0__2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 135360 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC41_mem_3__4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 120480 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC40_mem_2__5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 136320 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/FE_PHC35_mem_2__1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 151680 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/re_ptr_reg\[0\] DRNQV1_7TV50 + PLACED ( 99360 117600 ) FS
 ;
- spi_MasterMode_u/write_fifo/re_ptr_reg\[1\] DRNQV1_7TV50 + PLACED ( 126720 124320 ) FS
 ;
- spi_MasterMode_u/write_fifo/wr_ptr_reg\[0\] DRNQV1_7TV50 + PLACED ( 97440 134400 ) FN
 ;
- spi_MasterMode_u/write_fifo/wr_ptr_reg\[1\] DRNQV1_7TV50 + PLACED ( 94560 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/wr_ptr_reg\[2\] DRNQV1_7TV50 + PLACED ( 109920 137760 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[7\] DRNQV1_7TV50 + PLACED ( 160320 107520 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[6\] DRNQV1_7TV50 + PLACED ( 159840 117600 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[5\] DRNQV1_7TV50 + PLACED ( 159360 147840 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[4\] DRNQV1_7TV50 + PLACED ( 101280 141120 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[3\] DRNQV1_7TV50 + PLACED ( 120480 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[2\] DRNQV1_7TV50 + PLACED ( 135360 134400 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[1\] DRNQV1_7TV50 + PLACED ( 159840 157920 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[0\]\[0\] DRNQV1_7TV50 + PLACED ( 159840 134400 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[7\] DRNQV1_7TV50 + PLACED ( 159360 124320 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[6\] DRNQV1_7TV50 + PLACED ( 156480 100800 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[5\] DRNQV1_7TV50 + PLACED ( 158880 141120 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[4\] DRNQV1_7TV50 + PLACED ( 93120 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[3\] DRNQV1_7TV50 + PLACED ( 124320 161280 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[2\] DRNQV1_7TV50 + PLACED ( 142560 141120 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[1\] DRNQV1_7TV50 + PLACED ( 160320 161280 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[1\]\[0\] DRNQV1_7TV50 + PLACED ( 127200 141120 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[7\] DRNQV1_7TV50 + PLACED ( 145440 107520 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[6\] DRNQV1_7TV50 + PLACED ( 137760 104160 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[5\] DRNQV1_7TV50 + PLACED ( 134400 164640 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[4\] DRNQV1_7TV50 + PLACED ( 94080 161280 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[3\] DRNQV1_7TV50 + PLACED ( 119040 164640 ) FS
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[2\] DRNQV1_7TV50 + PLACED ( 159360 131040 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[1\] DRNQV1_7TV50 + PLACED ( 149280 164640 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[2\]\[0\] DRNQV1_7TV50 + PLACED ( 120000 134400 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[7\] DRNQV1_7TV50 + PLACED ( 142560 124320 ) S
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[6\] DRNQV1_7TV50 + PLACED ( 131040 107520 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[5\] DRNQV1_7TV50 + PLACED ( 138720 161280 ) FN
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[4\] DRNQV1_7TV50 + PLACED ( 103680 164640 ) FS
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[3\] DRNQV1_7TV50 + PLACED ( 109920 161280 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[2\] DRNQV1_7TV50 + PLACED ( 141600 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[1\] DRNQV1_7TV50 + PLACED ( 145440 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/mem_reg\[3\]\[0\] DRNQV1_7TV50 + PLACED ( 126720 127680 ) FN
 ;
- spi_MasterMode_u/write_fifo/U43 AOI22BBV1_7TV50 + PLACED ( 130560 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/U44 AOI22BBV1_7TV50 + PLACED ( 151200 151200 ) S
 ;
- spi_MasterMode_u/write_fifo/U45 AOI22BBV1_7TV50 + PLACED ( 150720 131040 ) S
 ;
- spi_MasterMode_u/write_fifo/U46 AOI22BBV1_7TV50 + PLACED ( 115200 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/U47 AOI22BBV1_7TV50 + PLACED ( 108000 157920 ) S
 ;
- spi_MasterMode_u/write_fifo/U48 AOI22BBV1_7TV50 + PLACED ( 143520 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/U49 AOI22BBV1_7TV50 + PLACED ( 133440 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/U50 AOI22BBV1_7TV50 + PLACED ( 152160 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/U51 AOI22BBV1_7TV50 + PLACED ( 125280 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/U52 AOI22BBV1_7TV50 + PLACED ( 154080 161280 ) N
 ;
- spi_MasterMode_u/write_fifo/U53 AOI22BBV1_7TV50 + PLACED ( 158400 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/U54 AOI22BBV1_7TV50 + PLACED ( 123360 157920 ) S
 ;
- spi_MasterMode_u/write_fifo/U55 AOI22BBV1_7TV50 + PLACED ( 99840 157920 ) S
 ;
- spi_MasterMode_u/write_fifo/U56 AOI22BBV1_7TV50 + PLACED ( 138720 157920 ) FS
 ;
- spi_MasterMode_u/write_fifo/U57 AOI22BBV1_7TV50 + PLACED ( 142080 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/U58 AOI22BBV1_7TV50 + PLACED ( 151200 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/U59 AOI22BBV1_7TV50 + PLACED ( 126720 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/U60 AOI22BBV1_7TV50 + PLACED ( 167040 164640 ) S
 ;
- spi_MasterMode_u/write_fifo/U61 AOI22BBV1_7TV50 + PLACED ( 144480 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/U62 AOI22BBV1_7TV50 + PLACED ( 131040 157920 ) S
 ;
- spi_MasterMode_u/write_fifo/U63 AOI22BBV1_7TV50 + PLACED ( 100320 151200 ) S
 ;
- spi_MasterMode_u/write_fifo/U64 AOI22BBV1_7TV50 + PLACED ( 164160 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/U65 AOI22BBV1_7TV50 + PLACED ( 160800 104160 ) S
 ;
- spi_MasterMode_u/write_fifo/U66 AOI22BBV1_7TV50 + PLACED ( 168480 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/U67 AOI22BBV1_7TV50 + PLACED ( 156480 137760 ) S
 ;
- spi_MasterMode_u/write_fifo/U68 AOI22BBV1_7TV50 + PLACED ( 167040 154560 ) FN
 ;
- spi_MasterMode_u/write_fifo/U69 AOI22BBV1_7TV50 + PLACED ( 144000 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/U70 AOI22BBV1_7TV50 + PLACED ( 131040 151200 ) S
 ;
- spi_MasterMode_u/write_fifo/U71 AOI22BBV1_7TV50 + PLACED ( 106080 144480 ) S
 ;
- spi_MasterMode_u/write_fifo/U72 AOI22BBV1_7TV50 + PLACED ( 168000 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/U73 AOI22BBV1_7TV50 + PLACED ( 160320 110880 ) S
 ;
- spi_MasterMode_u/write_fifo/U74 AOI22BBV1_7TV50 + PLACED ( 168960 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/U75 AO21BV1_7TV50 + PLACED ( 97440 127680 ) FN
 ;
- spi_MasterMode_u/write_fifo/U76 OAI31V1_7TV50 + PLACED ( 126240 114240 ) FN
 ;
- spi_MasterMode_u/write_fifo/U77 AOI22BBV1_7TV50 + PLACED ( 126720 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/U78 AOI22BBV1_7TV50 + PLACED ( 114720 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/empty_reg LAHQV1_7TV50 + PLACED ( 111360 104160 ) FS
 ;
- spi_MasterMode_u/write_fifo/full_reg LAHQV1_7TV50 + PLACED ( 100800 104160 ) S
 ;
- spi_MasterMode_u/write_fifo/U5 AOI221V1_7TV50 + PLACED ( 114720 131040 ) S
 ;
- spi_MasterMode_u/write_fifo/U7 OAI211V1_7TV50 + PLACED ( 97440 120960 ) FN
 ;
- spi_MasterMode_u/write_fifo/U10 AOI21V1_7TV50 + PLACED ( 104640 131040 ) S
 ;
- spi_MasterMode_u/write_fifo/U16 AOI221V1_7TV50 + PLACED ( 105600 120960 ) FN
 ;
- spi_MasterMode_u/write_fifo/U15 NAND3V1_7TV50 + PLACED ( 122400 124320 ) S
 ;
- spi_MasterMode_u/write_fifo/U14 AOI21V1_7TV50 + PLACED ( 122880 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/U13 AOI32V1_7TV50 + PLACED ( 120000 117600 ) FS
 ;
- spi_MasterMode_u/write_fifo/U23 OAI22V1_7TV50 + PLACED ( 118080 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/U18 OAI2XB1V1_7TV50 + PLACED ( 111360 110880 ) S
 ;
- spi_MasterMode_u/write_fifo/U19 NOR2XBV1_7TV50 + PLACED ( 103200 110880 ) FS
 ;
- spi_MasterMode_u/write_fifo/U20 NAND3V1_7TV50 + PLACED ( 107520 107520 ) N
 ;
- spi_MasterMode_u/write_fifo/U17 NAND2XBV1_7TV50 + PLACED ( 112320 107520 ) N
 ;
- spi_MasterMode_u/write_fifo/U22 AOI221V1_7TV50 + PLACED ( 112320 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/U11 NAND2V1_7TV50 + PLACED ( 102240 124320 ) S
 ;
- spi_MasterMode_u/write_fifo/U12 CLKNAND2V1_7TV50 + PLACED ( 98880 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/U24 NOR2V1_7TV50 + PLACED ( 108000 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/U21 NAND2V1_7TV50 + PLACED ( 111840 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/U9 NAND2V1_7TV50 + PLACED ( 104160 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/re_ptr_reg\[2\]\/U3 CLKINV1_7TV50 + PLACED ( 102720 114240 ) N
 ;
- spi_MasterMode_u/write_fifo/re_ptr_reg\[2\] DRQV1_7TV50 + PLACED ( 117120 110880 ) S
 ;
- spi_MasterMode_u/write_fifo/U3 NOR2V1_7TV50 + PLACED ( 110880 131040 ) S
 ;
- spi_MasterMode_u/write_fifo/U4 NOR2V2_7TV50 + PLACED ( 108480 127680 ) N
 ;
- spi_MasterMode_u/write_fifo/U6 CLKINV1_7TV50 + PLACED ( 115680 134400 ) N
 ;
- spi_MasterMode_u/write_fifo/U8 NOR2V2_7TV50 + PLACED ( 116160 124320 ) FS
 ;
- spi_MasterMode_u/write_fifo/U25 CLKNOR2V2_7TV50 + PLACED ( 110880 124320 ) FS
 ;
- spi_MasterMode_u/write_fifo/U26 CLKINV1_7TV50 + PLACED ( 117600 141120 ) N
 ;
- spi_MasterMode_u/write_fifo/U27 INV0P7_7TV50 + PLACED ( 135360 120960 ) N
 ;
- spi_MasterMode_u/write_fifo/U29 CLKINV1_7TV50 + PLACED ( 149760 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/U30 CLKINV1_7TV50 + PLACED ( 117600 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/U31 CLKINV1_7TV50 + PLACED ( 151680 137760 ) FS
 ;
- spi_MasterMode_u/write_fifo/U32 CLKINV1_7TV50 + PLACED ( 141600 131040 ) FS
 ;
- spi_MasterMode_u/write_fifo/U33 CLKINV1_7TV50 + PLACED ( 168480 120960 ) FN
 ;
- spi_MasterMode_u/write_fifo/U34 CLKINV1_7TV50 + PLACED ( 146400 147840 ) N
 ;
- spi_MasterMode_u/write_fifo/U35 CLKINV1_7TV50 + PLACED ( 156000 104160 ) FS
 ;
- spi_MasterMode_u/write_fifo/U36 CLKINV1_7TV50 + PLACED ( 114720 151200 ) S
 ;
- spi_MasterMode_u/write_fifo/U37 INV0P7_7TV50 + PLACED ( 100320 124320 ) FS
 ;
- spi_MasterMode_u/write_fifo/U38 INV0P7_7TV50 + PLACED ( 108000 124320 ) FS
 ;
- spi_MasterMode_u/write_fifo/U39 INV0P7_7TV50 + PLACED ( 105600 124320 ) S
 ;
- spi_MasterMode_u/write_fifo/U40 INV0P7_7TV50 + PLACED ( 117120 127680 ) FN
 ;
- spi_MasterMode_u/write_fifo/U41 INV0P7_7TV50 + PLACED ( 96960 124320 ) S
 ;
- spi_MasterMode_u/write_fifo/U42 AOI22V1_7TV50 + PLACED ( 140640 120960 ) FN
 ;
- spi_MasterMode_u/write_fifo/U79 AOI22V1_7TV50 + PLACED ( 159840 120960 ) FN
 ;
- spi_MasterMode_u/write_fifo/U80 AOI22V1_7TV50 + PLACED ( 147360 117600 ) S
 ;
- spi_MasterMode_u/write_fifo/U81 AOI22V1_7TV50 + PLACED ( 132480 117600 ) S
 ;
- spi_MasterMode_u/write_fifo/U82 AOI22V1_7TV50 + PLACED ( 153600 117600 ) S
 ;
- spi_MasterMode_u/write_fifo/U83 AOI22V1_7TV50 + PLACED ( 140640 114240 ) FN
 ;
- spi_MasterMode_u/write_fifo/U84 AOI22V1_7TV50 + PLACED ( 136800 147840 ) FN
 ;
- spi_MasterMode_u/write_fifo/U85 AOI22V1_7TV50 + PLACED ( 159840 144480 ) S
 ;
- spi_MasterMode_u/write_fifo/U86 AOI22V1_7TV50 + PLACED ( 138240 151200 ) S
 ;
- spi_MasterMode_u/write_fifo/U87 AOI22V1_7TV50 + PLACED ( 113760 144480 ) FS
 ;
- spi_MasterMode_u/write_fifo/U88 AOI22V1_7TV50 + PLACED ( 108000 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/U89 AOI22V1_7TV50 + PLACED ( 109920 154560 ) N
 ;
- spi_MasterMode_u/write_fifo/U90 AOI22V1_7TV50 + PLACED ( 120480 147840 ) FN
 ;
- spi_MasterMode_u/write_fifo/U91 AOI22V1_7TV50 + PLACED ( 129120 147840 ) FN
 ;
- spi_MasterMode_u/write_fifo/U92 AOI22V1_7TV50 + PLACED ( 122880 151200 ) FS
 ;
- spi_MasterMode_u/write_fifo/U93 AOI22V1_7TV50 + PLACED ( 136800 131040 ) S
 ;
- spi_MasterMode_u/write_fifo/U94 AOI22V1_7TV50 + PLACED ( 138240 137760 ) S
 ;
- spi_MasterMode_u/write_fifo/U95 AOI22V1_7TV50 + PLACED ( 152160 134400 ) FN
 ;
- spi_MasterMode_u/write_fifo/U96 AOI22V1_7TV50 + PLACED ( 144480 144480 ) S
 ;
- spi_MasterMode_u/write_fifo/U97 AOI22V1_7TV50 + PLACED ( 159360 151200 ) S
 ;
- spi_MasterMode_u/write_fifo/U98 AOI22V1_7TV50 + PLACED ( 152160 144480 ) S
 ;
- spi_MasterMode_u/write_fifo/U99 AOI22V1_7TV50 + PLACED ( 120960 141120 ) N
 ;
- spi_MasterMode_u/write_fifo/U100 AOI22V1_7TV50 + PLACED ( 132960 137760 ) S
 ;
- spi_MasterMode_u/write_fifo/U101 AOI22V1_7TV50 + PLACED ( 120960 131040 ) S
 ;
- spi_MasterMode_u/slave_selector/U4 NAND3V1_7TV50 + PLACED ( 171360 94080 ) FN
 ;
- spi_MasterMode_u/slave_selector/U7 NAND3V1_7TV50 + PLACED ( 168960 84000 ) S
 ;
- spi_MasterMode_u/slave_selector/U2 NAND3V1_7TV50 + PLACED ( 171360 100800 ) FN
 ;
- spi_MasterMode_u/slave_selector/U10 NAND3V1_7TV50 + PLACED ( 172320 84000 ) S
 ;
- spi_MasterMode_u/slave_selector/U9 NOR2V1_7TV50 + PLACED ( 172800 87360 ) N
 ;
- spi_MasterMode_u/slave_selector/U13 NOR2V1_7TV50 + PLACED ( 169440 87360 ) N
 ;
- spi_MasterMode_u/slave_selector/U12 NOR2V1_7TV50 + PLACED ( 164640 80640 ) N
 ;
- spi_MasterMode_u/slave_selector/U11 NAND2V1_7TV50 + PLACED ( 168960 80640 ) N
 ;
- spi_MasterMode_u/slave_selector/U6 NOR2XBV1_7TV50 + PLACED ( 160320 80640 ) N
 ;
- spi_MasterMode_u/slave_selector/U5 NAND2V1_7TV50 + PLACED ( 172800 90720 ) FS
 ;
- spi_MasterMode_u/slave_selector/U8 NAND2V1_7TV50 + PLACED ( 172800 73920 ) FN
 ;
- spi_MasterMode_u/slave_selector/U3 NAND2V1_7TV50 + PLACED ( 172320 104160 ) FS
 ;
- spi_MasterMode_u/slave_selector/U14 INV0P7_7TV50 + PLACED ( 170400 90720 ) FS
 ;
- spi_MasterMode_u/sub_234/U1 INV0P7_7TV50 + PLACED ( 132000 40320 ) N
 ;
- spi_MasterMode_u/sub_234/U2 NAND2V1_7TV50 + PLACED ( 143520 16800 ) FS
 ;
- spi_MasterMode_u/sub_234/U3 INV0P7_7TV50 + PLACED ( 143520 23520 ) S
 ;
- spi_MasterMode_u/sub_234/U4 NAND2V1_7TV50 + PLACED ( 166560 10080 ) FS
 ;
- spi_MasterMode_u/sub_234/U5 NAND2V1_7TV50 + PLACED ( 172800 43680 ) FS
 ;
- spi_MasterMode_u/sub_234/U6 NAND2V1_7TV50 + PLACED ( 172800 60480 ) N
 ;
- spi_MasterMode_u/sub_234/U7 NAND2V1_7TV50 + PLACED ( 139200 60480 ) N
 ;
- spi_MasterMode_u/sub_234/U8 INV0P7_7TV50 + PLACED ( 141600 57120 ) FS
 ;
- spi_MasterMode_u/sub_234/U9 INV0P7_7TV50 + PLACED ( 169440 57120 ) FS
 ;
- spi_MasterMode_u/sub_234/U10 INV0P7_7TV50 + PLACED ( 170400 43680 ) FS
 ;
- spi_MasterMode_u/sub_234/U11 INV0P7_7TV50 + PLACED ( 168960 16800 ) FS
 ;
- spi_MasterMode_u/sub_234/U12 AO12V1_7TV50 + PLACED ( 153120 16800 ) S
 ;
- spi_MasterMode_u/sub_234/U13 OAI21V1_7TV50 + PLACED ( 162240 13440 ) N
 ;
- spi_MasterMode_u/sub_234/U14 AO12V1_7TV50 + PLACED ( 170880 36960 ) S
 ;
- spi_MasterMode_u/sub_234/U15 OAI21V1_7TV50 + PLACED ( 171840 40320 ) FN
 ;
- spi_MasterMode_u/sub_234/U16 AO12V1_7TV50 + PLACED ( 170880 53760 ) FN
 ;
- spi_MasterMode_u/sub_234/U17 OAI21V1_7TV50 + PLACED ( 168480 60480 ) FN
 ;
- spi_MasterMode_u/sub_234/U18 AO12V1_7TV50 + PLACED ( 170880 67200 ) FN
 ;
- spi_MasterMode_u/sub_234/U19 OAI21V1_7TV50 + PLACED ( 134400 60480 ) N
 ;
- spi_MasterMode_u/sub_234/U20 AO12V1_7TV50 + PLACED ( 129600 47040 ) N
 ;
- spi_MasterMode_u/sub_234/U21 OAI31V1_7TV50 + PLACED ( 127680 16800 ) FS
 ;
- spi_MasterMode_u/sub_234/U22 OAI21V1_7TV50 + PLACED ( 130080 13440 ) FN
 ;
- spi_MasterMode_u/sub_234/U23 XNOR2V1_7TV50 + PLACED ( 135840 16800 ) FS
 ;
- spi_MasterMode_u/sub_234/U24 OAI21V1_7TV50 + PLACED ( 142560 13440 ) N
 ;
- spi_MasterMode_u/sub_234/U25 NOR2V1_7TV50 + PLACED ( 154560 10080 ) S
 ;
- spi_MasterMode_u/sub_234/U26 NOR2V1_7TV50 + PLACED ( 171360 26880 ) FN
 ;
- spi_MasterMode_u/sub_234/U27 NOR2V1_7TV50 + PLACED ( 172320 57120 ) S
 ;
- spi_MasterMode_u/sub_234/U28 NOR2V1_7TV50 + PLACED ( 172800 63840 ) S
 ;
- spi_MasterMode_u/sub_234/U29 NOR2V1_7TV50 + PLACED ( 129600 50400 ) FS
 ;
- spi_MasterMode_u/state_reg\[2\] DRNQV1_7TV50 + PLACED ( 64320 30240 ) FS
 ;
- spi_MasterMode_u/U114 NAND4V1_7TV50 + PLACED ( 90240 100800 ) FN
 ;
- spi_MasterMode_u/U111 AND3V1_7TV50 + PLACED ( 96480 97440 ) FS
 ;
- spi_MasterMode_u/U109 AO32V1_7TV50 + PLACED ( 102240 97440 ) S
 ;
- spi_MasterMode_u/U155 OAI21V1_7TV50 + PLACED ( 122400 97440 ) FS
 ;
- spi_MasterMode_u/U153 AOI32V1_7TV50 + PLACED ( 127680 94080 ) N
 ;
- spi_MasterMode_u/U152 OAI21V1_7TV50 + PLACED ( 126720 87360 ) N
 ;
- spi_MasterMode_u/U25 AOI22V1_7TV50 + PLACED ( 113280 80640 ) N
 ;
- spi_MasterMode_u/U24 AOI22V1_7TV50 + PLACED ( 81600 73920 ) N
 ;
- spi_MasterMode_u/U6 AOI22V1_7TV50 + PLACED ( 93600 77280 ) FS
 ;
- spi_MasterMode_u/U5 AOI22V1_7TV50 + PLACED ( 108480 84000 ) FS
 ;
- spi_MasterMode_u/U4 OAI211V1_7TV50 + PLACED ( 106560 80640 ) FN
 ;
- spi_MasterMode_u/U9 NOR3V1_7TV50 + PLACED ( 120960 100800 ) N
 ;
- spi_MasterMode_u/U32 AOI22V1_7TV50 + PLACED ( 81600 90720 ) FS
 ;
- spi_MasterMode_u/U30 AOI22V1_7TV50 + PLACED ( 100320 90720 ) FS
 ;
- spi_MasterMode_u/U29 OAI211V1_7TV50 + PLACED ( 94080 80640 ) N
 ;
- spi_MasterMode_u/U28 AOI22V1_7TV50 + PLACED ( 83520 84000 ) FS
 ;
- spi_MasterMode_u/U27 AOI22V1_7TV50 + PLACED ( 94080 87360 ) FN
 ;
- spi_MasterMode_u/U26 OAI211V1_7TV50 + PLACED ( 93120 84000 ) FS
 ;
- spi_MasterMode_u/U12 AOI22V1_7TV50 + PLACED ( 90720 73920 ) N
 ;
- spi_MasterMode_u/U11 AOI22V1_7TV50 + PLACED ( 101760 84000 ) S
 ;
- spi_MasterMode_u/U10 OAI211V1_7TV50 + PLACED ( 100800 73920 ) N
 ;
- spi_MasterMode_u/U21 AOI22V1_7TV50 + PLACED ( 90240 70560 ) FS
 ;
- spi_MasterMode_u/U20 AOI22V1_7TV50 + PLACED ( 100320 80640 ) FN
 ;
- spi_MasterMode_u/U19 OAI211V1_7TV50 + PLACED ( 99840 70560 ) FS
 ;
- spi_MasterMode_u/U149 AO12V1_7TV50 + PLACED ( 118560 94080 ) N
 ;
- spi_MasterMode_u/U148 AOI32V1_7TV50 + PLACED ( 119520 87360 ) N
 ;
- spi_MasterMode_u/U15 AOI22V1_7TV50 + PLACED ( 112320 67200 ) FN
 ;
- spi_MasterMode_u/U14 AOI22V1_7TV50 + PLACED ( 80640 67200 ) N
 ;
- spi_MasterMode_u/U18 AOI22V1_7TV50 + PLACED ( 102720 67200 ) FN
 ;
- spi_MasterMode_u/U17 AOI22V1_7TV50 + PLACED ( 87840 77280 ) S
 ;
- spi_MasterMode_u/U199 NOR4V1_7TV50 + PLACED ( 165600 43680 ) FS
 ;
- spi_MasterMode_u/U198 NOR4V1_7TV50 + PLACED ( 137280 47040 ) N
 ;
- spi_MasterMode_u/U197 NAND4XXBBV1_7TV50 + PLACED ( 139200 36960 ) FS
 ;
- spi_MasterMode_u/U196 NOR4V1_7TV50 + PLACED ( 140160 26880 ) N
 ;
- spi_MasterMode_u/U39 AO222V1_7TV50 + PLACED ( 127200 23520 ) S
 ;
- spi_MasterMode_u/U141 AO222V1_7TV50 + PLACED ( 81120 154560 ) N
 ;
- spi_MasterMode_u/U79 NOR3V1_7TV50 + PLACED ( 152160 70560 ) FS
 ;
- spi_MasterMode_u/U61 OAI21V1_7TV50 + PLACED ( 156960 53760 ) N
 ;
- spi_MasterMode_u/U60 OAI22V1_7TV50 + PLACED ( 160800 53760 ) N
 ;
- spi_MasterMode_u/U59 OAI22V1_7TV50 + PLACED ( 165600 53760 ) N
 ;
- spi_MasterMode_u/U58 AOI211V1_7TV50 + PLACED ( 160320 57120 ) FS
 ;
- spi_MasterMode_u/U73 NOR2V1_7TV50 + PLACED ( 157440 67200 ) N
 ;
- spi_MasterMode_u/U72 OAI21V1_7TV50 + PLACED ( 156000 70560 ) FS
 ;
- spi_MasterMode_u/U70 OAI22V1_7TV50 + PLACED ( 165600 67200 ) FN
 ;
- spi_MasterMode_u/U97 NAND2XBV1_7TV50 + PLACED ( 161760 40320 ) FN
 ;
- spi_MasterMode_u/U69 AOI21V1_7TV50 + PLACED ( 165600 57120 ) FS
 ;
- spi_MasterMode_u/U68 AOI211V1_7TV50 + PLACED ( 160320 67200 ) N
 ;
- spi_MasterMode_u/U43 AOI22V1_7TV50 + PLACED ( 130560 26880 ) N
 ;
- spi_MasterMode_u/U42 NAND2XBV1_7TV50 + PLACED ( 146880 36960 ) FS
 ;
- spi_MasterMode_u/U41 OAI211V1_7TV50 + PLACED ( 132480 30240 ) FS
 ;
- spi_MasterMode_u/U86 AOI22V1_7TV50 + PLACED ( 135360 50400 ) FS
 ;
- spi_MasterMode_u/U90 OAI211V1_7TV50 + PLACED ( 147840 53760 ) N
 ;
- spi_MasterMode_u/U84 AOI211V1_7TV50 + PLACED ( 144960 47040 ) FN
 ;
- spi_MasterMode_u/U83 OAI211V1_7TV50 + PLACED ( 142560 50400 ) FS
 ;
- spi_MasterMode_u/U82 AOI22V1_7TV50 + PLACED ( 135840 63840 ) FS
 ;
- spi_MasterMode_u/U80 AOI31V1_7TV50 + PLACED ( 143040 60480 ) FN
 ;
- spi_MasterMode_u/U78 OAI21V1_7TV50 + PLACED ( 147840 57120 ) FS
 ;
- spi_MasterMode_u/U77 NOR2V1_7TV50 + PLACED ( 149760 67200 ) FN
 ;
- spi_MasterMode_u/U76 AOI21V1_7TV50 + PLACED ( 147360 63840 ) FS
 ;
- spi_MasterMode_u/U74 NAND4V1_7TV50 + PLACED ( 142560 63840 ) S
 ;
- spi_MasterMode_u/U48 AOI22V1_7TV50 + PLACED ( 150720 20160 ) FN
 ;
- spi_MasterMode_u/U47 NAND2XBV1_7TV50 + PLACED ( 151680 36960 ) FS
 ;
- spi_MasterMode_u/U46 OAI211V1_7TV50 + PLACED ( 143520 33600 ) N
 ;
- spi_MasterMode_u/U56 AOI21V1_7TV50 + PLACED ( 154080 43680 ) S
 ;
- spi_MasterMode_u/U54 NAND3V1_7TV50 + PLACED ( 152640 60480 ) FN
 ;
- spi_MasterMode_u/U53 AOI22V1_7TV50 + PLACED ( 166560 40320 ) FN
 ;
- spi_MasterMode_u/U98 AOI22V1_7TV50 + PLACED ( 163680 20160 ) N
 ;
- spi_MasterMode_u/U96 OAI211V1_7TV50 + PLACED ( 162720 33600 ) FN
 ;
- spi_MasterMode_u/U51 AOI221V1_7TV50 + PLACED ( 149760 40320 ) FN
 ;
- spi_MasterMode_u/U50 AOI22V1_7TV50 + PLACED ( 164160 36960 ) S
 ;
- spi_MasterMode_u/U49 OAI211V1_7TV50 + PLACED ( 156960 40320 ) FN
 ;
- spi_MasterMode_u/U45 AOI22V1_7TV50 + PLACED ( 150720 23520 ) FS
 ;
- spi_MasterMode_u/U44 OAI211V1_7TV50 + PLACED ( 151680 33600 ) FN
 ;
- spi_MasterMode_u/U117 AO32V1_7TV50 + PLACED ( 79680 97440 ) FS
 ;
- spi_MasterMode_u/U89 NAND3V1_7TV50 + PLACED ( 143520 40320 ) N
 ;
- spi_MasterMode_u/U88 AOI22V1_7TV50 + PLACED ( 131520 36960 ) FS
 ;
- spi_MasterMode_u/U87 NAND3BV1_7TV50 + PLACED ( 136320 40320 ) FN
 ;
- spi_MasterMode_u/U66 AOI32V1_7TV50 + PLACED ( 151200 63840 ) FS
 ;
- spi_MasterMode_u/U65 AOI22V1_7TV50 + PLACED ( 167040 63840 ) S
 ;
- spi_MasterMode_u/U64 NOR2V1_7TV50 + PLACED ( 156960 57120 ) S
 ;
- spi_MasterMode_u/U63 OAI211V1_7TV50 + PLACED ( 156960 60480 ) FN
 ;
- spi_MasterMode_u/U188 AOI22V1_7TV50 + PLACED ( 113280 36960 ) S
 ;
- spi_MasterMode_u/U184 NOR2V1_7TV50 + PLACED ( 77760 57120 ) FS
 ;
- spi_MasterMode_u/U183 NAND2XBV1_7TV50 + PLACED ( 80160 43680 ) FS
 ;
- spi_MasterMode_u/U182 AOI32V1_7TV50 + PLACED ( 89760 33600 ) N
 ;
- spi_MasterMode_u/U181 NAND3V1_7TV50 + PLACED ( 100800 43680 ) FS
 ;
- spi_MasterMode_u/U180 OAI211V1_7TV50 + PLACED ( 92160 30240 ) FS
 ;
- spi_MasterMode_u/U163 OAI211V1_7TV50 + PLACED ( 109440 30240 ) S
 ;
- spi_MasterMode_u/U166 NAND2XBV1_7TV50 + PLACED ( 81600 40320 ) N
 ;
- spi_MasterMode_u/U133 OAI21V1_7TV50 + PLACED ( 121920 47040 ) N
 ;
- spi_MasterMode_u/U136 AO222V1_7TV50 + PLACED ( 85920 137760 ) FS
 ;
- spi_MasterMode_u/U139 AO222V1_7TV50 + PLACED ( 86880 127680 ) N
 ;
- spi_MasterMode_u/U134 AO222V1_7TV50 + PLACED ( 81120 107520 ) N
 ;
- spi_MasterMode_u/U135 AO222V1_7TV50 + PLACED ( 81600 114240 ) N
 ;
- spi_MasterMode_u/U140 AO222V1_7TV50 + PLACED ( 80640 147840 ) N
 ;
- spi_MasterMode_u/U137 AO222V1_7TV50 + PLACED ( 89760 151200 ) FS
 ;
- spi_MasterMode_u/U138 AO222V1_7TV50 + PLACED ( 90720 141120 ) N
 ;
- spi_MasterMode_u/U7 AO32V1_7TV50 + PLACED ( 135840 87360 ) N
 ;
- spi_MasterMode_u/U172 OAI21V1_7TV50 + PLACED ( 83520 47040 ) FN
 ;
- spi_MasterMode_u/U168 AOI32V1_7TV50 + PLACED ( 73440 47040 ) FN
 ;
- spi_MasterMode_u/U173 OAI211V1_7TV50 + PLACED ( 90240 53760 ) FN
 ;
- spi_MasterMode_u/U171 AOI22V1_7TV50 + PLACED ( 78240 50400 ) S
 ;
- spi_MasterMode_u/U146 OAI22V1_7TV50 + PLACED ( 101760 36960 ) S
 ;
- spi_MasterMode_u/U145 OAI211V1_7TV50 + PLACED ( 101760 40320 ) N
 ;
- spi_MasterMode_u/U112 NOR3V1_7TV50 + PLACED ( 95520 90720 ) S
 ;
- spi_MasterMode_u/U161 NAND4V1_7TV50 + PLACED ( 94080 104160 ) FS
 ;
- spi_MasterMode_u/U160 CLKNAND2V1_7TV50 + PLACED ( 125280 100800 ) N
 ;
- spi_MasterMode_u/U34 NAND2V1_7TV50 + PLACED ( 86880 97440 ) FS
 ;
- spi_MasterMode_u/U190 NAND2V1_7TV50 + PLACED ( 103680 33600 ) N
 ;
- spi_MasterMode_u/U193 NAND2V1_7TV50 + PLACED ( 95520 36960 ) FS
 ;
- spi_MasterMode_u/U38 CLKNAND2V1_7TV50 + PLACED ( 88800 40320 ) FN
 ;
- spi_MasterMode_u/U110 NAND2V1_7TV50 + PLACED ( 109920 97440 ) FS
 ;
- spi_MasterMode_u/U33 NOR2V1_7TV50 + PLACED ( 90720 87360 ) N
 ;
- spi_MasterMode_u/U151 NAND2V1_7TV50 + PLACED ( 108960 87360 ) N
 ;
- spi_MasterMode_u/U105 OAI211V1_7TV50 + PLACED ( 115200 40320 ) FN
 ;
- spi_MasterMode_u/U176 OAI21V1_7TV50 + PLACED ( 91680 43680 ) S
 ;
- spi_MasterMode_u/U92 NAND2V1_7TV50 + PLACED ( 156480 47040 ) N
 ;
- spi_MasterMode_u/U55 NAND2V1_7TV50 + PLACED ( 149280 43680 ) FS
 ;
- spi_MasterMode_u/U164 NAND2V1_7TV50 + PLACED ( 108480 33600 ) FN
 ;
- spi_MasterMode_u/U174 NAND2V1_7TV50 + PLACED ( 93120 50400 ) S
 ;
- spi_MasterMode_u/U170 NAND2V1_7TV50 + PLACED ( 73440 50400 ) S
 ;
- spi_MasterMode_u/U144 NAND2V1_7TV50 + PLACED ( 96480 40320 ) FN
 ;
- spi_MasterMode_u/U159 CLKNAND2V1_7TV50 + PLACED ( 90240 97440 ) FS
 ;
- spi_MasterMode_u/U36 NOR3V1_7TV50 + PLACED ( 86400 90720 ) S
 ;
- spi_MasterMode_u/U31 NOR2V1_7TV50 + PLACED ( 91200 94080 ) N
 ;
- spi_MasterMode_u/U3 NOR2V1_7TV50 + PLACED ( 77280 107520 ) FN
 ;
- spi_MasterMode_u/U108 NAND3V1_7TV50 + PLACED ( 129600 63840 ) S
 ;
- spi_MasterMode_u/U103 NOR2V1_7TV50 + PLACED ( 127200 40320 ) N
 ;
- spi_MasterMode_u/U101 NOR2V1_7TV50 + PLACED ( 149760 50400 ) S
 ;
- spi_MasterMode_u/U94 NOR3V1_7TV50 + PLACED ( 129120 60480 ) N
 ;
- spi_MasterMode_u/U85 NOR2V1_7TV50 + PLACED ( 153600 50400 ) S
 ;
- spi_MasterMode_u/U57 NAND2V1_7TV50 + PLACED ( 152160 47040 ) N
 ;
- spi_MasterMode_u/U192 NAND2V1_7TV50 + PLACED ( 98880 33600 ) N
 ;
- spi_MasterMode_u/U185 AOI21V1_7TV50 + PLACED ( 108480 36960 ) FS
 ;
- spi_MasterMode_u/U113 NOR2XBV1_7TV50 + PLACED ( 96960 107520 ) FN
 ;
- spi_MasterMode_u/U156 CLKNAND2V1_7TV50 + PLACED ( 118080 97440 ) FS
 ;
- spi_MasterMode_u/U75 CLKNAND2V1_7TV50 + PLACED ( 144960 43680 ) S
 ;
- spi_MasterMode_u/U194 NOR2V1_7TV50 + PLACED ( 91680 20160 ) FN
 ;
- spi_MasterMode_u/U91 CLKNAND2V1_7TV50 + PLACED ( 154560 67200 ) N
 ;
- spi_MasterMode_u/U13 CLKNAND2V1_7TV50 + PLACED ( 110880 63840 ) FS
 ;
- spi_MasterMode_u/U16 CLKNAND2V1_7TV50 + PLACED ( 104640 60480 ) N
 ;
- spi_MasterMode_u/U121 CLKMUX2V1_7TV50 + PLACED ( 130080 80640 ) FN
 ;
- spi_MasterMode_u/U120 CLKMUX2V1_7TV50 + PLACED ( 146880 94080 ) N
 ;
- spi_MasterMode_u/U119 CLKMUX2V1_7TV50 + PLACED ( 146400 90720 ) FS
 ;
- spi_MasterMode_u/U102 NAND2V1_7TV50 + PLACED ( 153600 53760 ) FN
 ;
- spi_MasterMode_u/U116 CLKMUX2V1_7TV50 + PLACED ( 107040 47040 ) N
 ;
- spi_MasterMode_u/ssn_reg DSRNQV1_7TV50 + PLACED ( 110880 50400 ) FS
 ;
- spi_MasterMode_u/spi_ext_reg\[3\] DSRNQV1_7TV50 + PLACED ( 110400 60480 ) N
 ;
- spi_MasterMode_u/U22 PULL1_7TV50 + PLACED ( 117120 57120 ) S
 ;
- spi_MasterMode_u/U35 INV0P7_7TV50 + PLACED ( 156480 63840 ) FS
 ;
- spi_MasterMode_u/U40 INV2_7TV50 + PLACED ( 101760 47040 ) N
 ;
- spi_MasterMode_u/U67 INV0P7_7TV50 + PLACED ( 156000 36960 ) FS
 ;
- spi_MasterMode_u/U71 INV0P7_7TV50 + PLACED ( 165600 60480 ) N
 ;
- spi_MasterMode_u/U81 CLKNAND2V1_7TV50 + PLACED ( 112800 10080 ) FS
 ;
- spi_MasterMode_u/U93 INV0P7_7TV50 + PLACED ( 108480 73920 ) FN
 ;
- spi_MasterMode_u/U95 INV0P7_7TV50 + PLACED ( 93600 13440 ) N
 ;
- spi_MasterMode_u/U99 CLKINV1_7TV50 + PLACED ( 83520 57120 ) FS
 ;
- spi_MasterMode_u/U100 INV0P7_7TV50 + PLACED ( 158880 33600 ) N
 ;
- spi_MasterMode_u/U104 CLKINV1_7TV50 + PLACED ( 144480 57120 ) S
 ;
- spi_MasterMode_u/U106 NOR2V1_7TV50 + PLACED ( 90240 47040 ) FN
 ;
- spi_MasterMode_u/U107 INV0P7_7TV50 + PLACED ( 84480 100800 ) N
 ;
- spi_MasterMode_u/U115 CLKINV1_7TV50 + PLACED ( 86880 50400 ) S
 ;
- spi_MasterMode_u/U118 CLKINV1_7TV50 + PLACED ( 111360 43680 ) FS
 ;
- spi_MasterMode_u/U123 NAND2V1_7TV50 + PLACED ( 96480 47040 ) FN
 ;
- spi_MasterMode_u/U125 CLKINV1_7TV50 + PLACED ( 115200 47040 ) N
 ;
- spi_MasterMode_u/U127 NOR2V1_7TV50 + PLACED ( 125760 36960 ) FS
 ;
- spi_MasterMode_u/U130 INV0P7_7TV50 + PLACED ( 122400 40320 ) N
 ;
- spi_MasterMode_u/U131 INV0P7_7TV50 + PLACED ( 120480 36960 ) S
 ;
- spi_MasterMode_u/U142 INV0P7_7TV50 + PLACED ( 100800 30240 ) S
 ;
- spi_MasterMode_u/U147 INV0P7_7TV50 + PLACED ( 104160 30240 ) FS
 ;
- spi_MasterMode_u/U150 CLKINV1_7TV50 + PLACED ( 122400 63840 ) FS
 ;
- spi_MasterMode_u/U154 CLKINV1_7TV50 + PLACED ( 125760 63840 ) S
 ;
- spi_MasterMode_u/U157 INV0P7_7TV50 + PLACED ( 105600 90720 ) S
 ;
- spi_MasterMode_u/U158 INV0P7_7TV50 + PLACED ( 154560 80640 ) N
 ;
- spi_MasterMode_u/U162 INV0P7_7TV50 + PLACED ( 157440 80640 ) FN
 ;
- spi_MasterMode_u/U169 INV0P7_7TV50 + PLACED ( 101280 77280 ) FS
 ;
- spi_MasterMode_u/U175 NAND2V1_7TV50 + PLACED ( 114240 87360 ) N
 ;
- spi_MasterMode_u/U177 INV0P7_7TV50 + PLACED ( 126240 80640 ) N
 ;
- spi_MasterMode_u/U179 CLKINV1_7TV50 + PLACED ( 94080 97440 ) S
 ;
- spi_MasterMode_u/U186 MUX2V1_7TV50 + PLACED ( 106560 26880 ) N
 ;
- spi_MasterMode_u/U187 CLKINV1_7TV50 + PLACED ( 112320 16800 ) S
 ;
- spi_MasterMode_u/U189 CLKINV1_7TV50 + PLACED ( 85440 43680 ) S
 ;
- spi_MasterMode_u/U191 INV0P7_7TV50 + PLACED ( 108000 43680 ) FS
 ;
- spi_MasterMode_u/U195 CLKINV1_7TV50 + PLACED ( 152160 67200 ) N
 ;
- spi_MasterMode_u/U201 NAND2V1_7TV50 + PLACED ( 119040 16800 ) S
 ;
- spi_MasterMode_u/U202 CLKINV1_7TV50 + PLACED ( 127200 30240 ) S
 ;
- spi_MasterMode_u/U203 INV0P7_7TV50 + PLACED ( 124800 70560 ) FS
 ;
- spi_MasterMode_u/U204 INV0P7_7TV50 + PLACED ( 143520 94080 ) N
 ;
- spi_MasterMode_u/U205 CLKINV1_7TV50 + PLACED ( 123840 90720 ) FS
 ;
- spi_MasterMode_u/U206 CLKINV1_7TV50 + PLACED ( 114720 94080 ) FN
 ;
- spi_MasterMode_u/U207 INV0P7_7TV50 + PLACED ( 81600 100800 ) N
 ;
- spi_MasterMode_u/U208 MUX2NV1_7TV50 + PLACED ( 118080 26880 ) FN
 ;
- spi_MasterMode_u/U209 AOI21V1_7TV50 + PLACED ( 117600 23520 ) S
 ;
- spi_MasterMode_u/U210 NOR2V1_7TV50 + PLACED ( 98400 23520 ) S
 ;
- spi_MasterMode_u/U211 MUX3V1_7TV50 + PLACED ( 94560 16800 ) FS
 ;
- spi_MasterMode_u/U212 OAI2XB1V1_7TV50 + PLACED ( 117600 13440 ) FN
 ;
- spi_MasterMode_u/U213 MUX2NV1_7TV50 + PLACED ( 107520 20160 ) FN
 ;
- spi_SlaveMode_u/FE_PHC464_rx_valid_d0 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 26400 87360 ) N
 ;
- spi_SlaveMode_u/FE_PHC453_rx_data_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 21120 110880 ) FS
 ;
- spi_SlaveMode_u/FE_PHC447_sfr_tx_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 10560 13440 ) N
 ;
- spi_SlaveMode_u/FE_PHC442_sfr_tx_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 13440 47040 ) N
 ;
- spi_SlaveMode_u/FE_PHC368_rx_data_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 15840 90720 ) FS
 ;
- spi_SlaveMode_u/FE_PHC365_sfr_tx_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 11040 73920 ) N
 ;
- spi_SlaveMode_u/FE_PHC354_sfr_tx_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 23520 50400 ) FS
 ;
- spi_SlaveMode_u/FE_PHC349_rx_data_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 18720 110880 ) FS
 ;
- spi_SlaveMode_u/FE_PHC344_sfr_tx_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 15840 16800 ) FS
 ;
- spi_SlaveMode_u/FE_PHC330_sfr_tx_5_ BUFV3_7TV50 + SOURCE TIMING + PLACED ( 20640 57120 ) FS
 ;
- spi_SlaveMode_u/FE_PHC306_sfr_tx_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 24960 23520 ) FS
 ;
- spi_SlaveMode_u/FE_PHC304_rx_data_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 10560 104160 ) FS
 ;
- spi_SlaveMode_u/FE_PHC295_sfr_tx_3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 24960 40320 ) N
 ;
- spi_SlaveMode_u/FE_PHC293_sfr_tx_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 24480 30240 ) FS
 ;
- spi_SlaveMode_u/FE_PHC269_n30 CLKBUFV8_7TV50 + SOURCE TIMING + PLACED ( 10080 10080 ) FS
 ;
- spi_SlaveMode_u/FE_PHC240_rx_valid_d0 CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 44160 16800 ) FS
 ;
- spi_SlaveMode_u/FE_PHC236_rx_data_2_ BUFV6_7TV50 + SOURCE TIMING + PLACED ( 17280 141120 ) N
 ;
- spi_SlaveMode_u/FE_PHC214_sfr_tx_0_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 27840 10080 ) FS
 ;
- spi_SlaveMode_u/FE_PHC213_sfr_tx_4_ BUFV8_7TV50 + SOURCE TIMING + PLACED ( 24000 36960 ) FS
 ;
- spi_SlaveMode_u/FE_PHC212_rx_data_4_ CLKBUFV1_7TV50 + SOURCE TIMING + PLACED ( 14400 33600 ) N
 ;
- spi_SlaveMode_u/FE_PHC187_sfr_tx_5_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 19680 53760 ) N
 ;
- spi_SlaveMode_u/FE_PHC186_rx_data_0_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 19680 94080 ) N
 ;
- spi_SlaveMode_u/FE_PHC185_rx_data_7_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 12960 137760 ) FS
 ;
- spi_SlaveMode_u/FE_PHC184_sfr_tx_3_ CLKBUFV2_7TV50 + SOURCE TIMING + PLACED ( 21600 40320 ) N
 ;
- spi_SlaveMode_u/FE_PHC174_sfr_tx_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 22080 30240 ) FS
 ;
- spi_SlaveMode_u/FE_PHC172_sfr_tx_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 24480 20160 ) N
 ;
- spi_SlaveMode_u/FE_PHC171_rx_data_1_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 12960 104160 ) FS
 ;
- spi_SlaveMode_u/FE_PHC164_sfr_tx_6_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 20640 70560 ) FS
 ;
- spi_SlaveMode_u/FE_PHC158_sfr_tx_7_ CLKBUFV3_7TV50 + SOURCE TIMING + PLACED ( 10080 70560 ) FS
 ;
- spi_SlaveMode_u/FE_PHC148_rx_data_3_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 17280 117600 ) FS
 ;
- spi_SlaveMode_u/FE_PHC120_rx_valid_d0 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 36000 87360 ) N
 ;
- spi_SlaveMode_u/FE_PHC60_rx_data_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 10560 134400 ) N
 ;
- spi_SlaveMode_u/FE_PHC59_sfr_tx_0_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 25440 10080 ) FS
 ;
- spi_SlaveMode_u/FE_PHC58_sfr_tx_4_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 23520 43680 ) FS
 ;
- spi_SlaveMode_u/FE_PHC57_rx_data_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 11040 110880 ) FS
 ;
- spi_SlaveMode_u/FE_PHC29_rx_data_5_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 112800 20160 ) N
 ;
- spi_SlaveMode_u/FE_PHC28_rx_data_6_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 144480 26880 ) N
 ;
- spi_SlaveMode_u/FE_PHC27_sfr_tx_7_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 126720 53760 ) N
 ;
- spi_SlaveMode_u/FE_PHC26_rx_data_3_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 144960 114240 ) N
 ;
- spi_SlaveMode_u/FE_PHC25_rx_data_7_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 114240 154560 ) N
 ;
- spi_SlaveMode_u/FE_PHC24_rx_data_0_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 15840 164640 ) FS
 ;
- spi_SlaveMode_u/FE_PHC22_sfr_tx_1_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 71040 23520 ) FS
 ;
- spi_SlaveMode_u/FE_PHC21_sfr_tx_6_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 15840 154560 ) N
 ;
- spi_SlaveMode_u/FE_PHC20_rx_data_1_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 22560 127680 ) N
 ;
- spi_SlaveMode_u/FE_PHC18_sfr_tx_5_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 11520 63840 ) FS
 ;
- spi_SlaveMode_u/FE_PHC17_sfr_tx_2_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 25440 13440 ) N
 ;
- spi_SlaveMode_u/FE_PHC16_sfr_tx_3_ BUFV16_7TV50 + SOURCE TIMING + PLACED ( 18240 16800 ) FS
 ;
- spi_SlaveMode_u/FE_PHC7_n32 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 27360 80640 ) N
 ;
- spi_SlaveMode_u/FE_PHC6_rx_bit_cnt_2_ BUFV1_7TV50 + SOURCE TIMING + PLACED ( 38880 63840 ) FS
 ;
- spi_SlaveMode_u/FE_PHC5_n23 BUFV1_7TV50 + SOURCE TIMING + PLACED ( 50880 23520 ) FS
 ;
- spi_SlaveMode_u/sfr_rx_reg\[0\] DRNQV1_7TV50 + PLACED ( 11520 80640 ) FN
 ;
- spi_SlaveMode_u/sfr_rx_reg\[1\] DRNQV1_7TV50 + PLACED ( 10560 87360 ) N
 ;
- spi_SlaveMode_u/sfr_rx_reg\[2\] DRNQV1_7TV50 + PLACED ( 24000 100800 ) N
 ;
- spi_SlaveMode_u/sfr_rx_reg\[3\] DRNQV1_7TV50 + PLACED ( 20160 117600 ) FS
 ;
- spi_SlaveMode_u/sfr_rx_reg\[4\] DRNQV1_7TV50 + PLACED ( 22560 104160 ) FS
 ;
- spi_SlaveMode_u/sfr_rx_reg\[5\] DRNQV1_7TV50 + PLACED ( 11040 124320 ) FS
 ;
- spi_SlaveMode_u/sfr_rx_reg\[6\] DRNQV1_7TV50 + PLACED ( 25440 124320 ) S
 ;
- spi_SlaveMode_u/rx_valid_reg DRNQV1_7TV50 + PLACED ( 24960 84000 ) FS
 ;
- spi_SlaveMode_u/rx_valid_d0_reg DRNQV1_7TV50 + PLACED ( 24000 90720 ) FS
 ;
- spi_SlaveMode_u/rx_valid_d1_reg DRNQV1_7TV50 + PLACED ( 35040 117600 ) FS
 ;
- spi_SlaveMode_u/rx_data_reg\[7\] DRNQV1_7TV50 + PLACED ( 11040 144480 ) S
 ;
- spi_SlaveMode_u/rx_data_reg\[6\] DRNQV1_7TV50 + PLACED ( 17280 161280 ) FN
 ;
- spi_SlaveMode_u/rx_data_reg\[5\] DRNQV1_7TV50 + PLACED ( 15840 151200 ) S
 ;
- spi_SlaveMode_u/rx_data_reg\[4\] DRNQV1_7TV50 + PLACED ( 11520 131040 ) S
 ;
- spi_SlaveMode_u/rx_data_reg\[3\] DRNQV1_7TV50 + PLACED ( 11520 120960 ) FN
 ;
- spi_SlaveMode_u/rx_data_reg\[2\] DRNQV1_7TV50 + PLACED ( 11040 114240 ) FN
 ;
- spi_SlaveMode_u/rx_data_reg\[1\] DRNQV1_7TV50 + PLACED ( 11040 107520 ) FN
 ;
- spi_SlaveMode_u/rx_data_reg\[0\] DRNQV1_7TV50 + PLACED ( 10560 97440 ) S
 ;
- spi_SlaveMode_u/U3 AOI22BBV1_7TV50 + PLACED ( 38880 16800 ) FS
 ;
- spi_SlaveMode_u/U5 AOI22BBV1_7TV50 + PLACED ( 44640 36960 ) FS
 ;
- spi_SlaveMode_u/U8 OAI31V1_7TV50 + PLACED ( 32160 63840 ) S
 ;
- spi_SlaveMode_u/U10 AO21BV1_7TV50 + PLACED ( 35040 114240 ) FN
 ;
- spi_SlaveMode_u/U12 OAI31V1_7TV50 + PLACED ( 30720 77280 ) S
 ;
- spi_SlaveMode_u/U15 AO21BV1_7TV50 + PLACED ( 35040 53760 ) FN
 ;
- spi_SlaveMode_u/U17 AOI22BBV1_7TV50 + PLACED ( 26880 141120 ) N
 ;
- spi_SlaveMode_u/U24 AOI22BBV1_7TV50 + PLACED ( 16800 77280 ) S
 ;
- spi_SlaveMode_u/U27 AOI22BBV1_7TV50 + PLACED ( 22560 157920 ) FS
 ;
- spi_SlaveMode_u/U29 AOI22BBV1_7TV50 + PLACED ( 21120 147840 ) N
 ;
- spi_SlaveMode_u/U31 AOI22BBV1_7TV50 + PLACED ( 12960 134400 ) N
 ;
- spi_SlaveMode_u/U33 AOI22BBV1_7TV50 + PLACED ( 12000 117600 ) FS
 ;
- spi_SlaveMode_u/U35 AOI22BBV1_7TV50 + PLACED ( 13440 110880 ) FS
 ;
- spi_SlaveMode_u/U37 AOI22BBV1_7TV50 + PLACED ( 11520 100800 ) N
 ;
- spi_SlaveMode_u/U39 AOI22BBV1_7TV50 + PLACED ( 14400 94080 ) N
 ;
- spi_SlaveMode_u/U55 AOI22BBV1_7TV50 + PLACED ( 83040 30240 ) FS
 ;
- spi_SlaveMode_u/U61 AOI22BBV1_7TV50 + PLACED ( 36480 43680 ) S
 ;
- spi_SlaveMode_u/sfr_tx_reg\[7\] DQV1_7TV50 + PLACED ( 11040 60480 ) FN
 ;
- spi_SlaveMode_u/sfr_tx_reg\[5\] DQV1_7TV50 + PLACED ( 11040 50400 ) FS
 ;
- spi_SlaveMode_u/sfr_tx_reg\[3\] DQV1_7TV50 + PLACED ( 11520 36960 ) FS
 ;
- spi_SlaveMode_u/sfr_tx_reg\[1\] DQV1_7TV50 + PLACED ( 12480 23520 ) FS
 ;
- spi_SlaveMode_u/sfr_tx_reg\[6\] DQV1_7TV50 + PLACED ( 11520 67200 ) FN
 ;
- spi_SlaveMode_u/sfr_tx_reg\[4\] DQV1_7TV50 + PLACED ( 11040 43680 ) FS
 ;
- spi_SlaveMode_u/sfr_tx_reg\[2\] DQV1_7TV50 + PLACED ( 11040 26880 ) N
 ;
- spi_SlaveMode_u/sfr_tx_reg\[0\] DQV1_7TV50 + PLACED ( 12960 13440 ) N
 ;
- spi_SlaveMode_u/miso_o_tri TBUFV1_7TV50 + PLACED ( 54240 26880 ) N
 ;
- spi_SlaveMode_u/U59 XNOR2V1_7TV50 + PLACED ( 27360 40320 ) N
 ;
- spi_SlaveMode_u/U58 NAND3V1_7TV50 + PLACED ( 40320 26880 ) FN
 ;
- spi_SlaveMode_u/U57 XNOR2V1_7TV50 + PLACED ( 39840 10080 ) FS
 ;
- spi_SlaveMode_u/U11 OA22V1_7TV50 + PLACED ( 28800 87360 ) FN
 ;
- spi_SlaveMode_u/U9 OAI21V1_7TV50 + PLACED ( 32640 67200 ) FN
 ;
- spi_SlaveMode_u/U4 NOR3V1_7TV50 + PLACED ( 41280 30240 ) S
 ;
- spi_SlaveMode_u/U14 XNOR2V1_7TV50 + PLACED ( 30240 73920 ) N
 ;
- spi_SlaveMode_u/U6 AO12V1_7TV50 + PLACED ( 44640 47040 ) N
 ;
- spi_SlaveMode_u/U19 AOI22V1_7TV50 + PLACED ( 11520 127680 ) FN
 ;
- spi_SlaveMode_u/U20 AOI22V1_7TV50 + PLACED ( 24960 110880 ) S
 ;
- spi_SlaveMode_u/U21 AOI22V1_7TV50 + PLACED ( 27360 114240 ) FN
 ;
- spi_SlaveMode_u/U18 AOI22V1_7TV50 + PLACED ( 28320 131040 ) FS
 ;
- spi_SlaveMode_u/U22 AOI22V1_7TV50 + PLACED ( 17760 100800 ) N
 ;
- spi_SlaveMode_u/U23 AOI22V1_7TV50 + PLACED ( 11040 90720 ) S
 ;
- spi_SlaveMode_u/U60 NAND2V1_7TV50 + PLACED ( 36960 36960 ) FS
 ;
- spi_SlaveMode_u/U42 NAND2V1_7TV50 + PLACED ( 34080 97440 ) S
 ;
- spi_SlaveMode_u/U13 CLKNAND2V1_7TV50 + PLACED ( 30720 80640 ) FN
 ;
- spi_SlaveMode_u/U51 NAND2V1_7TV50 + PLACED ( 31200 97440 ) S
 ;
- spi_SlaveMode_u/U16 OR2V1_7TV50 + PLACED ( 37440 47040 ) FN
 ;
- spi_SlaveMode_u/U7 NOR2V1_7TV50 + PLACED ( 47040 43680 ) S
 ;
- spi_SlaveMode_u/U45 CLKMUX2V1_7TV50 + PLACED ( 15840 30240 ) S
 ;
- spi_SlaveMode_u/U44 CLKMUX2V1_7TV50 + PLACED ( 18240 20160 ) FN
 ;
- spi_SlaveMode_u/U43 CLKMUX2V1_7TV50 + PLACED ( 19200 10080 ) S
 ;
- spi_SlaveMode_u/U47 CLKMUX2V1_7TV50 + PLACED ( 15840 47040 ) FN
 ;
- spi_SlaveMode_u/U49 CLKMUX2V1_7TV50 + PLACED ( 14400 70560 ) FS
 ;
- spi_SlaveMode_u/U46 CLKMUX2V1_7TV50 + PLACED ( 15360 40320 ) FN
 ;
- spi_SlaveMode_u/U50 CLKMUX2V1_7TV50 + PLACED ( 13440 73920 ) N
 ;
- spi_SlaveMode_u/U48 CLKMUX2V1_7TV50 + PLACED ( 13440 53760 ) FN
 ;
- spi_SlaveMode_u/U26 CLKMUX2V1_7TV50 + PLACED ( 11040 141120 ) FN
 ;
- spi_SlaveMode_u/rx_bit_cnt_reg\[0\] DSRNQV1_7TV50 + PLACED ( 25440 57120 ) FS
 ;
- spi_SlaveMode_u/tx_bit_cnt_reg\[0\] DSRNQV1_7TV50 + PLACED ( 37920 50400 ) S
 ;
- spi_SlaveMode_u/rx_bit_cnt_reg\[2\] DSRNQV1_7TV50 + PLACED ( 26880 60480 ) N
 ;
- spi_SlaveMode_u/rx_bit_cnt_reg\[1\] DSRNQV1_7TV50 + PLACED ( 24960 70560 ) FS
 ;
- spi_SlaveMode_u/tx_bit_cnt_reg\[1\] DSRNQV1_7TV50 + PLACED ( 38400 33600 ) FN
 ;
- spi_SlaveMode_u/tx_bit_cnt_reg\[2\] DSRNQV1_7TV50 + PLACED ( 33600 23520 ) S
 ;
- spi_SlaveMode_u/sfr_rx_reg\[7\]\/U3 CLKINV1_7TV50 + PLACED ( 24960 134400 ) FN
 ;
- spi_SlaveMode_u/sfr_rx_reg\[7\] DRQV1_7TV50 + PLACED ( 18240 137760 ) S
 ;
- spi_SlaveMode_u/U25 PULL1_7TV50 + PLACED ( 32160 47040 ) N
 ;
- spi_SlaveMode_u/U28 INV1_7TV50 + PLACED ( 25440 94080 ) N
 ;
- spi_SlaveMode_u/U30 NOR2V1_7TV50 + PLACED ( 35520 110880 ) S
 ;
- spi_SlaveMode_u/U32 NAND2V1_7TV50 + PLACED ( 54720 40320 ) N
 ;
- spi_SlaveMode_u/U34 CLKINV1_7TV50 + PLACED ( 56160 30240 ) S
 ;
- spi_SlaveMode_u/U36 CLKINV1_7TV50 + PLACED ( 29280 120960 ) FN
 ;
- spi_SlaveMode_u/U38 CLKINV1_7TV50 + PLACED ( 38400 100800 ) FN
 ;
- spi_SlaveMode_u/U40 CLKINV1_7TV50 + PLACED ( 30720 107520 ) FN
 ;
- spi_SlaveMode_u/U41 CLKINV1_7TV50 + PLACED ( 28800 134400 ) N
 ;
- spi_SlaveMode_u/U52 CLKINV1_7TV50 + PLACED ( 20640 127680 ) FN
 ;
- spi_SlaveMode_u/U53 CLKINV1_7TV50 + PLACED ( 19200 90720 ) S
 ;
- spi_SlaveMode_u/U54 CLKINV1_7TV50 + PLACED ( 16320 84000 ) FS
 ;
- spi_SlaveMode_u/U56 MUX2V1_7TV50 + PLACED ( 37920 20160 ) N
 ;
- spi_SlaveMode_u/U62 INV1_7TV50 + PLACED ( 45120 53760 ) FN
 ;
- spi_SlaveMode_u/U63 XNOR2V1_7TV50 + PLACED ( 40320 40320 ) FN
 ;
- spi_SlaveMode_u/U64 MUX2NV1_7TV50 + PLACED ( 26400 43680 ) S
 ;
- spi_SlaveMode_u/U65 MUX2NV1_7TV50 + PLACED ( 15360 57120 ) FS
 ;
- spi_SlaveMode_u/U66 MUX2NV1_7TV50 + PLACED ( 25920 50400 ) FS
 ;
- spi_SlaveMode_u/U67 MUX2NV1_7TV50 + PLACED ( 27360 30240 ) FS
 ;
- spi_SlaveMode_u/U68 MUX2NV1_7TV50 + PLACED ( 27840 33600 ) N
 ;
- spi_SlaveMode_u/U69 MUX2NV1_7TV50 + PLACED ( 25920 26880 ) N
 ;
- mosi_inout_port/inline_tri TBUFV1_7TV50 + PLACED ( 52800 47040 ) FN
 ;
- mosi_inout_port/portline_tri TBUFV1_7TV50 + PLACED ( 62400 47040 ) FN
 ;
- miso_inout_port/inline_tri TBUFV1_7TV50 + PLACED ( 59520 33600 ) N
 ;
- miso_inout_port/portline_tri TBUFV1_7TV50 + PLACED ( 55680 23520 ) S
 ;
- sck_inout_port/inline_tri TBUFV1_7TV50 + PLACED ( 75840 26880 ) N
 ;
- sck_inout_port/portline_tri TBUFV1_7TV50 + PLACED ( 79200 13440 ) N
 ;
- U4 MUX2V1_7TV50 + PLACED ( 147360 84000 ) FS
 ;
- U7 MUX2V1_7TV50 + PLACED ( 112800 73920 ) N
 ;
- U10 MUX2V1_7TV50 + PLACED ( 135360 94080 ) N
 ;
- U6 MUX2V1_7TV50 + PLACED ( 149280 73920 ) FN
 ;
- U5 MUX2V1_7TV50 + PLACED ( 148800 97440 ) S
 ;
- U8 MUX2V1_7TV50 + PLACED ( 119040 80640 ) N
 ;
- U12 NAND4XXBBV1_7TV50 + PLACED ( 89760 107520 ) N
 ;
- U13 CLKNOR2V2_7TV50 + PLACED ( 73920 60480 ) N
 ;
- spi_con_reg\[5\] DSRNQV1_7TV50 + PLACED ( 60000 16800 ) S
 ;
- U17 PULL1_7TV50 + PLACED ( 69120 23520 ) FS
 ;
- U18 NOR2V1_7TV50 + PLACED ( 63840 43680 ) S
 ;
END COMPONENTS

PINS 54 ;
- clk_i + NET clk_i + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 13214 178080 ) S ;
- rstn_i + NET rstn_i + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 13214 0 ) N ;
- mosi + NET mosi + DIRECTION INOUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 26429 0 ) N ;
- miso + NET miso + DIRECTION INOUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 39643 0 ) N ;
- sck + NET sck + DIRECTION INOUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 13462 ) W ;
- ssn_i + NET ssn_i + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 26923 ) W ;
- ssn_o[7] + NET ssn_o[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 134615 ) W ;
- ssn_o[6] + NET ssn_o[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 121154 ) W ;
- ssn_o[5] + NET ssn_o[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 107692 ) W ;
- ssn_o[4] + NET ssn_o[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 94231 ) W ;
- ssn_o[3] + NET ssn_o[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 80769 ) W ;
- ssn_o[2] + NET ssn_o[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 67308 ) W ;
- ssn_o[1] + NET ssn_o[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 53846 ) W ;
- ssn_o[0] + NET ssn_o[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 40385 ) W ;
- stb_i + NET stb_i + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 26429 178080 ) S ;
- addr_i[1] + NET addr_i[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 52857 178080 ) S ;
- addr_i[0] + NET addr_i[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 39643 178080 ) S ;
- we_i + NET we_i + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 66071 178080 ) S ;
- data_i[7] + NET data_i[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 171786 178080 ) S ;
- data_i[6] + NET data_i[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 158571 178080 ) S ;
- data_i[5] + NET data_i[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 145357 178080 ) S ;
- data_i[4] + NET data_i[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 132143 178080 ) S ;
- data_i[3] + NET data_i[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 118929 178080 ) S ;
- data_i[2] + NET data_i[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 105714 178080 ) S ;
- data_i[1] + NET data_i[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 92500 178080 ) S ;
- data_i[0] + NET data_i[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 79286 178080 ) S ;
- data_o[7] + NET data_o[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 145357 0 ) N ;
- data_o[6] + NET data_o[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 132143 0 ) N ;
- data_o[5] + NET data_o[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 118929 0 ) N ;
- data_o[4] + NET data_o[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 105714 0 ) N ;
- data_o[3] + NET data_o[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 92500 0 ) N ;
- data_o[2] + NET data_o[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 79286 0 ) N ;
- data_o[1] + NET data_o[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 66071 0 ) N ;
- data_o[0] + NET data_o[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 52857 0 ) N ;
- ack_o + NET ack_o + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 158571 0 ) N ;
- int_o + NET int_o + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 171786 0 ) N ;
- tx_valid + NET tx_valid + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 148077 ) W ;
- tx_data[7] + NET tx_data[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 82353 ) E ;
- tx_data[6] + NET tx_data[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 72059 ) E ;
- tx_data[5] + NET tx_data[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 61765 ) E ;
- tx_data[4] + NET tx_data[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 51471 ) E ;
- tx_data[3] + NET tx_data[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 41177 ) E ;
- tx_data[2] + NET tx_data[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 30882 ) E ;
- tx_data[1] + NET tx_data[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 20588 ) E ;
- tx_data[0] + NET tx_data[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 10294 ) E ;
- rx_valid + NET rx_valid + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 185760 161538 ) W ;
- rx_data[7] + NET rx_data[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 164706 ) E ;
- rx_data[6] + NET rx_data[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 154412 ) E ;
- rx_data[5] + NET rx_data[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 144118 ) E ;
- rx_data[4] + NET rx_data[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 133823 ) E ;
- rx_data[3] + NET rx_data[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 123529 ) E ;
- rx_data[2] + NET rx_data[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 113235 ) E ;
- rx_data[1] + NET rx_data[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 102941 ) E ;
- rx_data[0] + NET rx_data[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -120 0 ) ( 120 600 )
  + PLACED ( 0 92647 ) E ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED TM1 2000 + SHAPE RING ( 7290 6290 ) ( * 171790 )
    NEW TM1 2000 + SHAPE RING ( 178470 6290 ) ( * 171790 )
    NEW TM1 2000 + SHAPE STRIPE ( 41080 6290 ) ( * 171790 )
    NEW TM1 2000 + SHAPE STRIPE ( 91080 6290 ) ( * 171790 )
    NEW TM1 2000 + SHAPE STRIPE ( 141080 6290 ) ( * 171790 )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 10080 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 16800 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 23520 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 30240 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 36960 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 43680 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 50400 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 57120 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 63840 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 70560 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 77280 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 84000 ) ( 175680 * )
    NEW M3 2000 + SHAPE RING ( 6290 7290 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 10080 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 16800 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 36960 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 30240 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 23520 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 63840 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 57120 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 50400 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 43680 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 84000 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 77280 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 70560 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 10080 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 16800 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 36960 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 30240 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 23520 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 63840 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 57120 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 50400 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 43680 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 84000 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 77280 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 70560 ) ( 179470 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 90720 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 97440 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 104160 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 110880 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 117600 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 124320 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 131040 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 137760 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 144480 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 151200 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 157920 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 164640 ) ( 175680 * )
    NEW M3 2000 + SHAPE RING ( 6290 170790 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 110880 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 104160 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 97440 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 90720 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 131040 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 124320 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 117600 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 157920 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 151200 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 144480 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 137760 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 6290 164640 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 110880 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 104160 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 97440 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 90720 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 131040 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 124320 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 117600 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 157920 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 151200 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 144480 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 137760 ) ( 179470 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 164640 ) ( 179470 * )
    NEW TM1 0 + SHAPE RING ( 7290 7290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE STRIPE ( 41080 7290 ) TVIA1ARRAY_1
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 10080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 16800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 10080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 16800 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 10080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 16800 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 10080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 16800 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 7290 16800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 10080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 16800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 10080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 23520 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 30240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 36960 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 7290 36960 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 30240 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 23520 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 36960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 30240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 23520 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 23520 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 30240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 36960 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 36960 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 30240 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 23520 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 36960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 30240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 23520 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE STRIPE ( 91080 7290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 10080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 16800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 23520 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 30240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 36960 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 10080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 16800 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 23520 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 30240 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 36960 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 36960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 30240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 23520 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 16800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 10080 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 63840 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 57120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 50400 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 43680 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 63840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 57120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 50400 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 43680 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 7290 63840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 57120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 50400 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 43680 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 43680 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 50400 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 57120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 63840 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 50400 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 57120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 63840 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 43680 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 63840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 57120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 50400 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 43680 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 77280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 84000 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 7290 84000 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 77280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 70560 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 84000 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 77280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 70560 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 7290 70560 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 70560 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 77280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 84000 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 70560 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 77280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 84000 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 84000 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 77280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 70560 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 43680 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 50400 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 57120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 63840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 70560 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 77280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 84000 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 43680 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 50400 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 57120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 63840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 70560 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 43680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 50400 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 57120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 63840 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 70560 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 77280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 84000 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 84000 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 77280 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE RING ( 178470 7290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 10080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 16800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 10080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 16800 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 10080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 16800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 10080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 16800 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 16800 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 10080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 16800 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 10080 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE STRIPE ( 141080 7290 ) TVIA1ARRAY_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 23520 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 30240 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 36960 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 36960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 30240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 23520 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 36960 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 30240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 23520 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 178470 23520 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 30240 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 36960 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 36960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 30240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 23520 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 178470 36960 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 30240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 23520 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 43680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 63840 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 57120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 50400 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 63840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 57120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 50400 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 43680 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 63840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 57120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 50400 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 43680 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 178470 50400 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 57120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 63840 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 43680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 50400 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 57120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 63840 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 43680 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 178470 63840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 57120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 50400 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 43680 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 84000 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 77280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 70560 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 84000 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 77280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 70560 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 84000 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 77280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 70560 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 70560 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 178470 70560 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 77280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 84000 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 70560 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 77280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 84000 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 178470 84000 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 77280 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 7290 110880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 104160 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 97440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 90720 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 110880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 104160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 97440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 90720 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 7290 110880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 104160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 97440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 90720 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 90720 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 97440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 104160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 110880 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 110880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 104160 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 97440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 90720 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 110880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 104160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 97440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 90720 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 124320 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 131040 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 7290 131040 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 124320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 117600 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 131040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 124320 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 117600 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 7290 117600 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 117600 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 124320 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 131040 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 131040 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 124320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 117600 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 131040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 124320 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 117600 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 90720 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 97440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 104160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 110880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 117600 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 124320 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 131040 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 90720 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 97440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 104160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 110880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 117600 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 90720 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 97440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 104160 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 110880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 117600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 124320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 131040 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 131040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 124320 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 7290 137760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 144480 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 151200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 7290 157920 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 7290 137760 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 144480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 151200 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 157920 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 157920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 151200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 144480 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 137760 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 137760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 144480 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 151200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 157920 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 137760 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 144480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 151200 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 157920 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 157920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 151200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 144480 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 137760 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE RING ( 7290 170790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE STRIPE ( 41080 170790 ) TVIA1ARRAY_1
    NEW M3 0 + SHAPE FOLLOWPIN ( 41080 164640 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 7290 164640 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 7290 164640 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 41080 164640 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 7290 164640 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 41080 164640 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE STRIPE ( 91080 170790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 137760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 144480 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 151200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 157920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 91080 164640 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 137760 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 144480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 151200 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 157920 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 91080 164640 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 164640 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 157920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 151200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 144480 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 91080 137760 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 90720 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 97440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 104160 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 110880 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 110880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 104160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 97440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 90720 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 110880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 104160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 97440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 90720 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 178470 90720 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 97440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 104160 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 110880 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 110880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 104160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 97440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 90720 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 178470 110880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 104160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 97440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 90720 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 117600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 124320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 131040 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 131040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 124320 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 117600 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 131040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 124320 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 117600 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 117600 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 178470 131040 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 117600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 124320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 131040 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 124320 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 117600 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 178470 131040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 124320 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 157920 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 151200 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 144480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 137760 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 157920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 151200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 144480 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 137760 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 157920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 151200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 144480 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 137760 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 178470 137760 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 144480 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 151200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 157920 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 137760 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 144480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 151200 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 157920 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 178470 157920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 151200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 144480 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 137760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE RING ( 178470 170790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 141080 164640 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 178470 164640 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 141080 164640 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 141080 164640 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 178470 164640 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 178470 164640 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE STRIPE ( 141080 170790 ) TVIA1ARRAY_1
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED TM1 2000 + SHAPE RING ( 2790 1790 ) ( * 176290 )
    NEW TM1 2000 + SHAPE RING ( 182970 1790 ) ( * 176290 )
    NEW TM1 2000 + SHAPE STRIPE ( 45580 1790 ) ( * 176290 )
    NEW TM1 2000 + SHAPE STRIPE ( 95580 1790 ) ( * 176290 )
    NEW TM1 2000 + SHAPE STRIPE ( 145580 1790 ) ( * 176290 )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 13440 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 20160 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 26880 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 33600 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 40320 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 47040 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 53760 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 60480 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 67200 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 73920 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 80640 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 87360 ) ( 175680 * )
    NEW M3 2000 + SHAPE RING ( 1790 2790 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 13440 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 20160 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 26880 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 33600 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 40320 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 47040 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 53760 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 60480 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 67200 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 73920 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 80640 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 87360 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 13440 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 20160 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 26880 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 33600 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 40320 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 47040 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 53760 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 60480 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 67200 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 73920 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 80640 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 87360 ) ( 183970 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 94080 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 100800 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 107520 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 114240 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 120960 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 127680 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 134400 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 141120 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 147840 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 154560 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 161280 ) ( 175680 * )
    NEW M1 240 + SHAPE FOLLOWPIN ( 10080 168000 ) ( 175680 * )
    NEW M3 2000 + SHAPE RING ( 1790 175290 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 94080 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 100800 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 107520 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 114240 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 120960 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 127680 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 134400 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 141120 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 147840 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 154560 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 161280 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 1790 168000 ) ( 10080 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 94080 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 100800 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 107520 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 114240 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 120960 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 127680 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 134400 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 141120 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 147840 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 154560 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 161280 ) ( 183970 * )
    NEW M1 240 + SHAPE COREWIRE ( 175680 168000 ) ( 183970 * )
    NEW TM1 0 + SHAPE STRIPE ( 45580 2790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 13440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 20160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 26880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 33600 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 40320 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 13440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 20160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 26880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 33600 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 40320 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 13440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 20160 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 26880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 33600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 40320 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE RING ( 2790 2790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE COREWIRE ( 2790 13440 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 2790 13440 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 13440 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 20160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 26880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 33600 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 2790 40320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 33600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 26880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 20160 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 40320 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 33600 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 26880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 20160 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 40320 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 47040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 53760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 60480 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 67200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 73920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 80640 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 87360 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 47040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 53760 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 60480 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 67200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 73920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 80640 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 87360 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 47040 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 53760 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 60480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 67200 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 73920 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 80640 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 87360 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 47040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 53760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 60480 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 2790 47040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 53760 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 60480 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 47040 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 60480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 53760 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 67200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 73920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 80640 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 2790 87360 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 80640 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 73920 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 67200 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 87360 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 80640 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 73920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 67200 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 87360 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE STRIPE ( 95580 2790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 13440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 20160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 26880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 33600 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 40320 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 13440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 20160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 26880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 33600 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 40320 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 13440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 20160 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 26880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 33600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 40320 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE RING ( 182970 2790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE STRIPE ( 145580 2790 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 13440 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 13440 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 13440 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 13440 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 13440 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 13440 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 20160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 26880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 33600 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 40320 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 20160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 26880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 33600 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 40320 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 40320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 33600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 26880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 20160 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 182970 20160 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 26880 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 33600 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 40320 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 182970 20160 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 26880 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 33600 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 40320 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 33600 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 26880 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 20160 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 40320 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 47040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 53760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 60480 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 67200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 73920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 80640 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 87360 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 47040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 53760 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 60480 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 67200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 73920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 80640 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 87360 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 47040 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 53760 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 60480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 67200 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 73920 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 80640 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 87360 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 47040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 53760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 60480 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 47040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 53760 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 60480 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 47040 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 53760 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 60480 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 182970 47040 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 53760 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 60480 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 182970 47040 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 53760 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 60480 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 47040 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 60480 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 53760 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 67200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 73920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 80640 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 87360 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 67200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 73920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 80640 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 87360 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 87360 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 80640 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 73920 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 67200 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 182970 67200 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 73920 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 80640 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 87360 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 182970 67200 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 73920 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 80640 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 87360 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 80640 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 73920 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 67200 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 87360 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 94080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 100800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 107520 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 114240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 120960 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 127680 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 134400 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 94080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 100800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 107520 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 114240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 120960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 127680 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 134400 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 94080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 100800 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 107520 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 114240 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 120960 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 127680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 134400 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 94080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 100800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 107520 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 2790 94080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 100800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 107520 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 94080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 107520 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 100800 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 114240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 120960 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 127680 ) TVIA1ARRAY_3
    NEW M2 0 + SHAPE COREWIRE ( 2790 134400 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 127680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 120960 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 114240 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 134400 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 127680 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 120960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 114240 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 134400 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE STRIPE ( 45580 175290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 141120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 147840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 154560 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 161280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 45580 168000 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 141120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 147840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 154560 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 161280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 45580 168000 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 141120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 147840 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 154560 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 161280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 168000 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 2790 141120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 147840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 154560 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 2790 141120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 147840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 154560 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 141120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 154560 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 147840 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE RING ( 2790 175290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE COREWIRE ( 2790 161280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 2790 168000 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 2790 161280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 2790 168000 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 161280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 2790 168000 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 94080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 100800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 107520 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 114240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 120960 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 127680 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 134400 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 94080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 100800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 107520 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 114240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 120960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 127680 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 134400 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 94080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 100800 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 107520 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 114240 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 120960 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 127680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 134400 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 94080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 100800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 107520 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 94080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 100800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 107520 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 94080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 100800 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 107520 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 182970 94080 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 100800 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 107520 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 182970 94080 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 100800 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 107520 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 94080 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 107520 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 100800 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 114240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 120960 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 127680 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 134400 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 114240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 120960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 127680 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 134400 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 134400 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 127680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 120960 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 114240 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 182970 114240 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 120960 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 127680 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 134400 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 182970 114240 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 120960 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 127680 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 134400 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 127680 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 120960 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 114240 ) VIA1ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 134400 ) VIA2ARRAY_2
    NEW TM1 0 + SHAPE STRIPE ( 95580 175290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 141120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 147840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 154560 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 161280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 95580 168000 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 141120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 147840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 154560 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 161280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 95580 168000 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 141120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 147840 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 154560 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 161280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 95580 168000 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 141120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 147840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 154560 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 141120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 147840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 154560 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 141120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 147840 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 154560 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE COREWIRE ( 182970 141120 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 147840 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 154560 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE COREWIRE ( 182970 141120 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 147840 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 154560 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 141120 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 154560 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 147840 ) VIA1ARRAY_2
    NEW TM1 0 + SHAPE RING ( 182970 175290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE STRIPE ( 145580 175290 ) TVIA1ARRAY_1
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 161280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE FOLLOWPIN ( 145580 168000 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 161280 ) TVIA1ARRAY_3
    NEW TM1 0 + SHAPE COREWIRE ( 182970 168000 ) TVIA1ARRAY_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 161280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 145580 168000 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 161280 ) VIA2ARRAY_2
    NEW M3 0 + SHAPE COREWIRE ( 182970 168000 ) VIA2ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 161280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 145580 168000 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 161280 ) VIA1ARRAY_2
    NEW M2 0 + SHAPE COREWIRE ( 182970 168000 ) VIA1ARRAY_2
  + USE GROUND
 ;
END SPECIALNETS

NETS 1226 ;
- spi_MasterMode_u/FE_PHN488_rstn_sync
  ( spi_MasterMode_u/FE_PHC488_rstn_sync Z )
  ( spi_MasterMode_u/FE_PHC484_rstn_sync I )
  + ROUTED M2 ( 63120 26160 ) ( * 32880 ) V1_2CUT_S
    NEW M2 ( 63120 26160 ) ( 63600 * )
    NEW M2 ( 63600 17520 ) ( * 26160 )
    NEW M3 ( 63600 17520 ) ( 121680 * ) V2_2CUT_N
    NEW M2 ( 121680 17520 ) ( * 18480 ) V1_2CUT_S
    NEW M1 ( 121680 18480 ) ( 122640 * 0 )
    NEW M3 ( 63600 17520 ) V2_XR
 ;
- FE_PHN487_rstn_sync
  ( FE_PHC487_rstn_sync Z ) ( spi_con_reg\[3\] RDN ) ( spi_con_reg\[4\] RDN )
  ( FE_PHC469_rstn_sync I ) ( spi_MasterMode_u/spi_ext_reg\[4\] RDN )
  ( spi_MasterMode_u/spi_ext_reg\[2\] RDN )
  + ROUTED M2 ( 87120 28080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 87030 28080 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 134640 78960 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 116400 69840 ) ( 123120 * ) V2_2CUT_E
    NEW M2 ( 116400 69840 ) ( * 72240 ) V1_X
    NEW MTT2 ( 87030 28280 ) ( 121230 * ) TV2_2CUT_N
    NEW TM1 ( 121230 28280 ) ( * 56880 ) TV1_2CUT_E
    NEW M3 ( 121230 56880 ) ( 125040 * ) V2_2CUT_N
    NEW M2 ( 125040 56880 ) ( * 68880 ) V1_X
    NEW M2 ( 125040 68880 ) ( * 69840 ) V2_2CUT_S
    NEW M3 ( 123120 69840 ) ( 125040 * )
    NEW M2 ( 123120 69840 ) ( * 78960 ) V1_X
    NEW M3 ( 123120 78960 ) ( 134640 * ) V2_XR
    NEW M3 ( 87030 28080 ) ( 87120 * ) V2_2CUT_N
    NEW TM1 ( 87030 28080 ) ( * 28280 ) TV2_2CUT_E
    NEW MTT2 ( 60030 28280 ) ( 87030 * )
    NEW MTT2 ( 60030 28280 ) ( * 33480 ) TV2_2CUT_N
    NEW TM1 ( 60030 33480 ) ( * 34320 ) TV1_2CUT_W
    NEW M3 ( 13680 34320 ) ( 60030 * )
    NEW M2 ( 13680 34320 ) ( * 40080 )
    NEW M2 ( 13200 40080 ) ( 13680 * )
    NEW M2 ( 13200 40080 ) ( * 62640 ) V2_2CUT_N
    NEW M3 ( 13200 62640 ) ( 21330 * ) TV1_2CUT_N
    NEW TM1 ( 21330 62640 ) ( * 82320 ) TV1_2CUT_N
    NEW M3 ( 18960 82320 ) ( 21330 * )
    NEW M2 ( 18960 82320 ) ( * 85680 ) V1_2CUT_N
    NEW M3 ( 116400 69840 ) V2_XR
    NEW M3 ( 123120 78960 ) V2_XR
    NEW M2 ( 134640 78960 ) V1_X
    NEW M2 ( 87120 28080 ) V1_2CUT_N
    NEW TM1 ( 87030 28080 ) TV1_2CUT_E
    NEW M3 ( 13680 34320 ) V2_2CUT_N
    NEW M3 ( 18960 82320 ) V2_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN486_rstn_sync
  ( spi_MasterMode_u/data_o_reg\[5\] RDN )
  ( spi_MasterMode_u/FE_PHC486_rstn_sync Z )
  + ROUTED M2 ( 103920 26160 ) ( * 38160 ) V2_XR
    NEW M3 ( 102000 38160 ) ( 103920 * )
    NEW M2 ( 102000 38160 ) ( * 39600 ) V2_2CUT_W
    NEW M3 ( 100080 39600 ) ( 102000 * )
    NEW M2 ( 100080 39600 ) ( * 44400 )
    NEW M2 ( 100080 44400 ) ( 102000 * )
    NEW M2 ( 102000 44400 ) ( * 45360 ) V2_XR
    NEW M3 ( 102000 45360 ) ( 103440 * ) V2_XR
    NEW M2 ( 103440 45360 ) ( * 55440 ) V1_2CUT_W
    NEW M2 ( 103920 26160 ) V1_2CUT_E
    NEW M3 ( 102000 38160 ) V2_XR
    NEW M3 ( 100080 39600 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN485_bit_cnt_2_
  ( spi_MasterMode_u/bit_cnt_reg\[2\] Q )
  ( spi_MasterMode_u/FE_PHC485_bit_cnt_2_ I )
  + ROUTED M2 ( 79920 42480 ) ( * 42960 ) V2_XR
    NEW M3 ( 78000 42960 ) ( 79920 * )
    NEW M2 ( 78000 42960 ) ( * 44400 )
    NEW M2 ( 78000 44400 ) ( 79440 * )
    NEW M2 ( 79440 44400 ) ( * 47760 ) V1_2CUT_N
    NEW M1 ( 79440 47760 ) ( * 48240 )
    NEW M1 ( 79440 48240 ) ( 79920 * )
    NEW M1 ( 79920 48240 ) ( * 48720 0 )
    NEW M2 ( 79920 42480 ) V1_2CUT_S
    NEW M3 ( 78000 42960 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN484_rstn_sync
  ( spi_MasterMode_u/state_reg\[1\] RDN )
  ( spi_MasterMode_u/FE_PHC484_rstn_sync Z )
  + ROUTED M2 ( 122160 35280 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 124560 19440 ) ( * 27600 )
    NEW M2 ( 124080 27600 ) ( 124560 * )
    NEW M2 ( 124080 27600 ) ( * 31920 )
    NEW M2 ( 123600 31920 ) ( 124080 * )
    NEW M2 ( 123600 31920 ) ( * 35280 ) V2_2CUT_S
    NEW M3 ( 122160 35280 ) ( 123600 * )
    NEW M2 ( 124560 19440 ) V1_2CUT_E
    NEW M3 ( 122160 35280 ) V2_2CUT_N
    NEW M2 ( 122160 35280 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN483_bit_cnt_2_
  ( spi_MasterMode_u/FE_PHC485_bit_cnt_2_ Z )
  ( spi_MasterMode_u/FE_PHC483_bit_cnt_2_ I )
  + ROUTED M1 ( 80400 48240 ) ( 80880 * 0 )
    NEW M2 ( 80400 41520 ) ( * 48240 ) V1_2CUT_E
    NEW M3 ( 80400 41520 ) ( 82800 * ) V2_2CUT_W
    NEW M2 ( 82800 38640 ) ( * 41520 )
    NEW M3 ( 80400 41520 ) V2_2CUT_E
    NEW M2 ( 82800 38640 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN482_re_ptr_2_
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[2\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC482_re_ptr_2_ I )
  + ROUTED M2 ( 117360 103920 ) ( * 112560 ) V1_2CUT_S
    NEW M3 ( 117360 103920 ) ( 122160 * ) V2_2CUT_W
    NEW M2 ( 122160 102960 ) ( * 103920 )
    NEW M3 ( 122160 102960 ) ( 150960 * )
    NEW M3 ( 150960 102480 ) ( * 102960 )
    NEW M3 ( 150960 102480 ) ( 163530 * ) TV1_2CUT_S
    NEW TM1 ( 163530 75080 ) ( * 102480 )
    NEW MTT2 ( 157230 75080 ) ( 163530 * ) TV2_2CUT_N
    NEW MTT2 ( 157230 69880 ) ( * 75080 )
    NEW MTT2 ( 146430 69880 ) ( 157230 * )
    NEW MTT2 ( 146430 59480 ) ( * 69880 )
    NEW MTT2 ( 130230 59480 ) ( 146430 * )
    NEW TM1 ( 130230 55920 ) ( * 59480 ) TV2_2CUT_S
    NEW M3 ( 127920 55920 ) ( 130230 * ) TV1_2CUT_N
    NEW M3 ( 127920 55440 ) ( * 55920 )
    NEW M3 ( 118800 55440 ) ( 127920 * )
    NEW M2 ( 118800 43920 ) ( * 55440 ) V2_2CUT_E
    NEW M3 ( 118800 43920 ) ( 120720 * ) V2_XR
    NEW M2 ( 120720 42000 ) ( * 43920 )
    NEW M3 ( 117360 103920 ) V2_2CUT_E
    NEW M3 ( 122160 102960 ) V2_XR
    NEW M3 ( 118800 43920 ) V2_2CUT_E
    NEW M2 ( 120720 42000 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN481_rstn_sync
  ( spi_MasterMode_u/sck_o_reg RDN ) ( spi_MasterMode_u/FE_PHC481_rstn_sync Z )
  + ROUTED M1 ( 19920 105840 ) ( 20400 * 0 )
    NEW M2 ( 19920 104880 ) ( * 105840 ) V1_X
    NEW M3 ( 19920 104880 ) ( 35760 * ) V2_2CUT_W
    NEW M2 ( 35760 77520 ) ( * 104880 )
    NEW M3 ( 33930 77520 ) ( 35760 * ) V2_2CUT_N
    NEW TM1 ( 33930 47280 ) ( * 77520 ) TV1_2CUT_E
    NEW TM1 ( 33030 43920 ) ( * 47280 )
    NEW TM1 ( 33030 47280 ) ( 33930 * )
    NEW M3 ( 33030 43920 ) ( 35280 * ) V2_2CUT_S
    NEW M2 ( 35280 37200 ) ( * 43920 )
    NEW M3 ( 35280 37200 ) ( 36630 * ) TV1_X
    NEW TM1 ( 36630 11760 ) ( * 37200 )
    NEW M3 ( 36630 11760 ) ( 84240 * ) V2_XR
    NEW M2 ( 84240 11760 ) ( 85200 * ) V1_2CUT_E
    NEW M3 ( 19920 104880 ) V2_2CUT_N
    NEW TM1 ( 33030 43920 ) TV1_2CUT_W
    NEW M3 ( 35280 37200 ) V2_2CUT_N
    NEW TM1 ( 36630 11760 ) TV1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN480_n193
  ( spi_MasterMode_u/bit_cnt_reg\[2\] D ) ( spi_MasterMode_u/FE_PHC480_n193 Z )
  + ROUTED M2 ( 14640 79440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 13680 79440 ) ( 14640 * ) V2_2CUT_N
    NEW M2 ( 13680 71280 ) ( * 79440 ) V2_2CUT_S
    NEW M3 ( 13680 71280 ) ( 16560 * ) V2_2CUT_W
    NEW M2 ( 16560 50160 ) ( * 71280 )
    NEW M3 ( 16560 50160 ) ( 21360 * ) V2_2CUT_W
    NEW M2 ( 21360 38160 ) ( * 50160 )
    NEW M3 ( 21360 38160 ) ( 68400 * ) V2_XR
    NEW M2 ( 68400 38160 ) ( * 42000 ) V1_X
    NEW M2 ( 14640 79440 ) V1_2CUT_S
    NEW M3 ( 13680 71280 ) V2_2CUT_E
    NEW M3 ( 16560 50160 ) V2_2CUT_N
    NEW M3 ( 21360 38160 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN479_rstn_sync
  ( spi_MasterMode_u/FE_PHC479_rstn_sync Z )
  ( spi_MasterMode_u/clk_cnt_reg\[12\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[9\] RDN )
  + ROUTED M3 ( 127440 10320 ) ( 138480 * )
    NEW M3 ( 138480 10320 ) ( * 10800 )
    NEW M3 ( 138480 10800 ) ( 139440 * )
    NEW M3 ( 139440 10800 ) ( * 11280 )
    NEW M3 ( 139440 11280 ) ( 141840 * ) V2_2CUT_W
    NEW M2 ( 141840 11280 ) ( * 11760 ) V1_2CUT_W
    NEW M1 ( 51120 15120 0 ) ( 53040 * ) V1_2CUT_W
    NEW M2 ( 53040 10800 ) ( * 15120 )
    NEW M3 ( 53040 10800 ) ( 115440 * )
    NEW M3 ( 115440 10800 ) ( * 11280 )
    NEW M3 ( 115440 11280 ) ( 117360 * ) V2_2CUT_W
    NEW M2 ( 117360 10320 ) ( * 11280 )
    NEW M3 ( 117360 10320 ) ( 127440 * ) V2_2CUT_E
    NEW M2 ( 127440 10320 ) ( * 11760 ) V1_X
    NEW M3 ( 53040 10800 ) V2_2CUT_E
    NEW M3 ( 117360 10320 ) V2_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN478_int_o
  ( spi_MasterMode_u/FE_PHC478_int_o Z ) ( spi_MasterMode_u/U7 B2 )
  + ROUTED M3 ( 135600 70320 ) RECT ( -330 -120 120 120 )
    NEW M1 ( 141840 41520 ) ( 143280 * 0 )
    NEW M1 ( 141840 41040 ) ( * 41520 )
    NEW M2 ( 141840 38640 ) ( * 41040 ) V1_2CUT_N
    NEW M3 ( 137520 38640 ) ( 141840 * ) V2_2CUT_N
    NEW M2 ( 137520 34800 ) ( * 38640 ) V2_XR
    NEW M3 ( 135630 34800 ) ( 137520 * ) V2_2CUT_W
    NEW TM1 ( 135630 34800 ) ( * 70320 ) TV1_H
    NEW M3 ( 135600 70320 ) ( 135630 * )
    NEW M2 ( 135600 70320 ) ( * 73680 ) V2_2CUT_W
    NEW M3 ( 133200 73680 ) ( 135600 * )
    NEW M2 ( 133200 73680 ) ( * 86640 ) V2_XR
    NEW M3 ( 133200 86640 ) ( 135120 * ) V2_XR
    NEW M2 ( 135120 86640 ) ( * 89040 ) V1_2CUT_S
    NEW M1 ( 135120 89040 ) ( 136560 * 0 )
    NEW TM1 ( 135630 34800 ) TV1_X
    NEW M3 ( 135600 70320 ) V2_2CUT_N
    NEW M3 ( 133200 73680 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/FE_PHN477_mem_0__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC477_mem_0__4_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC188_mem_0__4_ I )
  ( spi_MasterMode_u/write_fifo/U88 B1 )
  + ROUTED M3 ( 29040 145680 ) ( 36240 * ) V2_XR
    NEW M2 ( 36240 145680 ) ( * 169680 ) V1_2CUT_E
    NEW M1 ( 36240 169680 ) ( 109200 * ) V1_2CUT_W
    NEW M2 ( 109200 169200 ) ( * 169680 )
    NEW M3 ( 109200 169200 ) ( 109530 * ) TV1_2CUT_W
    NEW TM1 ( 109530 154320 ) ( * 169200 )
    NEW M3 ( 109530 154320 ) ( 110640 * ) V2_2CUT_W
    NEW M2 ( 110640 153360 ) ( * 154320 )
    NEW M2 ( 28080 123600 ) ( * 142320 )
    NEW M2 ( 27600 142320 ) ( 28080 * )
    NEW M2 ( 27600 142320 ) ( * 145680 ) V2_2CUT_E
    NEW M3 ( 27600 145680 ) ( 29040 * ) V2_XR
    NEW M2 ( 29040 145680 ) ( * 146160 ) V1_2CUT_N
    NEW M1 ( 29040 146160 ) ( * 146640 )
    NEW M1 ( 28560 146640 0 ) ( 29040 * )
    NEW M3 ( 109200 169200 ) V2_2CUT_E
    NEW TM1 ( 109530 154320 ) TV1_2CUT_E
    NEW M2 ( 110640 153360 ) V1_2CUT_S
    NEW M2 ( 28080 123600 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN476_mem_3__5_
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[5\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC476_mem_3__5_ I )
  + ROUTED M2 ( 138960 163440 ) ( * 170640 ) V1_2CUT_W
    NEW M1 ( 10320 170640 ) ( 138960 * )
    NEW M2 ( 10320 152880 ) ( * 170640 ) V1_2CUT_E
    NEW M1 ( 10320 152880 ) ( 10800 * 0 )
    NEW M2 ( 138960 163440 ) V1_2CUT_S
    NEW M2 ( 10320 152880 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN475_bit_cnt_1_
  ( spi_MasterMode_u/bit_cnt_reg\[1\] Q )
  ( spi_MasterMode_u/FE_PHC475_bit_cnt_1_ I )
  + ROUTED M2 ( 83280 53520 ) ( * 54480 ) V1_2CUT_N
    NEW M3 ( 81360 53520 ) ( 83280 * ) V2_2CUT_W
    NEW M2 ( 81360 48240 ) ( * 53520 ) V2_XR
    NEW M2 ( 81360 48240 ) ( 82320 * ) V1_2CUT_W
    NEW M1 ( 82320 48240 ) ( * 48720 0 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN474_n61
  ( spi_MasterMode_u/read_fifo/FE_PHC474_n61 Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC398_n61 I )
  + ROUTED M2 ( 43920 54000 ) ( * 54360 ) V1_2CUT_N
    NEW M3 ( 34320 54000 ) ( 43920 * ) V2_2CUT_N
    NEW M2 ( 34320 42000 ) ( * 54000 ) V2_XR
    NEW M2 ( 34320 42000 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN473_n45
  ( spi_MasterMode_u/read_fifo/FE_PHC473_n45 Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC396_n45 I )
  + ROUTED M2 ( 51600 55920 ) ( * 62640 ) V2_XR
    NEW M3 ( 30960 62640 ) ( 51600 * )
    NEW M2 ( 30960 52080 ) ( * 62640 ) V2_2CUT_S
    NEW M1 ( 30960 52080 ) ( 31920 * 0 )
    NEW M2 ( 51600 55920 ) V1_2CUT_S
    NEW M2 ( 30960 52080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN472_n84
  ( spi_MasterMode_u/FE_PHC472_n84 Z ) ( spi_MasterMode_u/FE_PHC467_n84 I )
  + ROUTED M2 ( 144240 45840 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 150960 47760 ) ( 151440 * ) V1_2CUT_W
    NEW M2 ( 150960 45840 ) ( * 47760 )
    NEW M3 ( 144240 45840 ) ( 150960 * ) V2_2CUT_W
    NEW M1 ( 143760 45840 ) ( 144240 * ) V1_2CUT_W
    NEW M1 ( 143760 45360 0 ) ( * 45840 )
    NEW M3 ( 144240 45840 ) V2_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN471_N187
  ( spi_MasterMode_u/U143 B2 ) ( spi_MasterMode_u/FE_PHC471_N187 Z )
  + ROUTED M1 ( 96240 11760 0 ) ( 97200 * 0 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN470_clk_cnt_7_
  ( spi_MasterMode_u/U50 B1 ) ( spi_MasterMode_u/FE_PHC470_clk_cnt_7_ Z )
  + ROUTED M2 ( 159600 34800 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 158640 34800 0 ) ( 159600 * ) V1_X
    NEW M3 ( 159600 34800 ) ( 162480 * )
    NEW M3 ( 162480 34800 ) ( * 35760 )
    NEW M3 ( 162480 35760 ) ( 165840 * ) V2_2CUT_N
    NEW M2 ( 165840 35760 ) ( * 39120 ) V1_2CUT_S
    NEW M3 ( 159600 34800 ) V2_XR
  + SOURCE TIMING
 ;
- FE_PHN469_rstn_sync
  ( FE_PHC469_rstn_sync Z ) ( spi_con_reg\[6\] RDN ) ( FE_OFC2_rstn_sync I )
  ( spi_MasterMode_u/trans_cnt_reg\[1\] RDN )
  ( spi_MasterMode_u/spi_int_f_reg RDN )
  + ROUTED M2 ( 133200 102480 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 133200 102480 ) ( 134160 * ) V2_2CUT_E
    NEW M1 ( 22800 85680 0 ) ( 24720 * ) V1_2CUT_N
    NEW M2 ( 24720 55920 ) ( * 85680 )
    NEW M3 ( 24720 55920 ) ( 55920 * )
    NEW M3 ( 55920 55920 ) ( * 56880 )
    NEW M3 ( 55920 56880 ) ( 62160 * ) V2_2CUT_W
    NEW M2 ( 62160 54480 ) ( * 56880 )
    NEW M3 ( 62160 54480 ) ( 66000 * ) V2_XR
    NEW M2 ( 66000 52560 ) ( * 54480 )
    NEW M3 ( 66000 52560 ) ( 124560 * ) V2_XR
    NEW M2 ( 124560 52560 ) ( * 82800 ) V2_2CUT_W
    NEW M3 ( 124560 82800 ) ( 126480 * ) V2_XR
    NEW M2 ( 126480 82800 ) ( * 86160 ) V2_XR
    NEW M3 ( 126480 86160 ) ( 135600 * ) V2_2CUT_S
    NEW M2 ( 135600 86160 ) ( * 91200 ) V1_X
    NEW M2 ( 135600 91200 ) ( * 99120 ) V1_X
    NEW M2 ( 135600 99120 ) ( * 102480 ) V2_2CUT_W
    NEW M3 ( 134160 102480 ) ( 135600 * )
    NEW M2 ( 134160 102480 ) ( * 105840 ) V1_2CUT_N
    NEW M3 ( 133200 102480 ) V2_XR
    NEW M2 ( 133200 102480 ) V1_X
    NEW M3 ( 24720 55920 ) V2_2CUT_E
    NEW M3 ( 62160 54480 ) V2_XR
    NEW M3 ( 66000 52560 ) V2_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN468_n193
  ( spi_MasterMode_u/FE_PHC480_n193 I ) ( spi_MasterMode_u/FE_PHC468_n193 Z )
  + ROUTED M2 ( 71760 50640 ) ( * 51120 ) V1_2CUT_N
    NEW M3 ( 63120 50640 ) ( 71760 * ) V2_2CUT_W
    NEW M2 ( 63120 50640 ) ( * 55440 ) V2_XR
    NEW M3 ( 9840 55440 ) ( 63120 * )
    NEW M2 ( 9840 55440 ) ( * 78960 ) V1_2CUT_S
    NEW M1 ( 9840 78960 ) ( 10800 * 0 )
    NEW M3 ( 63120 50640 ) V2_2CUT_E
    NEW M3 ( 9840 55440 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN467_n84
  ( spi_MasterMode_u/U83 B ) ( spi_MasterMode_u/FE_PHC467_n84 Z )
  + ROUTED M2 ( 144720 42960 ) ( * 44880 ) V1_2CUT_N
    NEW M3 ( 144720 42960 ) ( 148080 * ) V2_2CUT_N
    NEW M2 ( 148080 42960 ) ( * 47280 )
    NEW M2 ( 148080 47280 ) ( 149520 * )
    NEW M2 ( 149520 47280 ) ( * 52080 ) V2_XR
    NEW M3 ( 143760 52080 ) ( 149520 * )
    NEW M2 ( 143760 52080 ) ( * 52560 ) V1_2CUT_S
    NEW M3 ( 144720 42960 ) V2_2CUT_E
    NEW M3 ( 143760 52080 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN466_n58
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[7\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC466_n58 Z )
  + ROUTED M2 ( 37200 79440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 37200 79440 ) ( 47430 * ) TV1_2CUT_N
    NEW TM1 ( 47430 79440 ) ( * 88080 ) TV1_2CUT_S
    NEW M3 ( 47430 88080 ) ( 48240 * )
    NEW M3 ( 48240 88080 ) ( * 88560 )
    NEW M3 ( 48240 88560 ) ( 55440 * ) V2_XR
    NEW M2 ( 55440 88560 ) ( * 89040 ) V1_X
    NEW M2 ( 37200 79440 ) V1_2CUT_S
    NEW M3 ( 37200 79440 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN465_bit_cnt_0_
  ( spi_MasterMode_u/FE_PHC465_bit_cnt_0_ Z )
  ( spi_MasterMode_u/FE_PHC201_bit_cnt_0_ I )
  + ROUTED M1 ( 86640 52080 0 ) ( 87120 * ) V1_2CUT_S
    NEW M2 ( 87120 51600 ) ( * 52080 )
    NEW M3 ( 87120 51600 ) ( 93330 * ) TV1_2CUT_S
    NEW TM1 ( 93330 24240 ) ( * 51600 )
    NEW M3 ( 82320 24240 ) ( 93330 * ) TV1_2CUT_S
    NEW M2 ( 82320 21840 ) ( * 24240 ) V2_2CUT_E
    NEW M3 ( 87120 51600 ) V2_2CUT_N
    NEW M2 ( 82320 21840 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/FE_PHN464_rx_valid_d0
  ( spi_SlaveMode_u/rx_valid_d0_reg Q )
  ( spi_SlaveMode_u/FE_PHC464_rx_valid_d0 I )
  + ROUTED M2 ( 38160 90480 ) ( * 91920 ) V1_2CUT_N
    NEW M3 ( 27600 90480 ) ( 38160 * ) V2_2CUT_W
    NEW M2 ( 27600 89040 ) ( * 90480 ) V2_XR
    NEW M2 ( 27600 89040 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN463_rfifo_wen
  ( spi_MasterMode_u/U38 A1 ) ( spi_MasterMode_u/FE_PHC463_rfifo_wen Z )
  + ROUTED M1 ( 88560 42000 0 ) ( 89520 * 0 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN462_mem_1__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC462_mem_1__3_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC180_mem_1__3_ I )
  + ROUTED M2 ( 149040 53040 ) ( * 53520 )
    NEW M2 ( 149040 53520 ) ( 149520 * )
    NEW M2 ( 149520 53520 ) ( * 54000 ) V2_XR
    NEW M3 ( 149520 54000 ) ( 154530 * ) TV1_2CUT_S
    NEW TM1 ( 154530 54000 ) ( * 59480 ) TV2_2CUT_S
    NEW MTT2 ( 154530 59480 ) ( 162630 * )
    NEW MTT2 ( 162630 59480 ) ( * 64680 ) TV2_2CUT_S
    NEW TM1 ( 160830 62640 ) ( 162630 * )
    NEW TM1 ( 162630 62640 ) ( * 64680 )
    NEW TM1 ( 160830 62640 ) ( * 65740 )
    NEW TM1 ( 160830 65740 ) ( 161730 * )
    NEW TM1 ( 161730 65740 ) ( * 121200 )
    NEW TM1 ( 161730 121200 ) ( 162630 * )
    NEW TM1 ( 162630 121200 ) ( * 162480 )
    NEW TM1 ( 161730 162480 ) ( 162630 * )
    NEW TM1 ( 161730 162480 ) ( * 169200 ) TV1_2CUT_S
    NEW M3 ( 161520 169200 ) ( 161730 * )
    NEW M2 ( 161520 169200 ) ( * 172080 ) V1_2CUT_W
    NEW M1 ( 33360 172080 ) ( 161520 * )
    NEW M2 ( 33360 156720 ) ( * 172080 ) V1_2CUT_S
    NEW M3 ( 29040 156720 ) ( 33360 * ) V2_2CUT_N
    NEW M2 ( 29040 149040 ) ( * 156720 ) V2_2CUT_S
    NEW M2 ( 149040 53040 ) V1_2CUT_E
    NEW M3 ( 161520 169200 ) V2_2CUT_E
    NEW M2 ( 29040 149040 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN461_wr_ptr_2_
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[2\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC461_wr_ptr_2_ I )
  + ROUTED M1 ( 109200 139440 ) ( 110160 * 0 )
    NEW M2 ( 108720 139440 ) ( 109200 * ) V1_2CUT_E
    NEW M2 ( 108720 138000 ) ( * 139440 )
    NEW M3 ( 99630 138000 ) ( 108720 * ) V2_XR
    NEW TM1 ( 99630 107760 ) ( * 138000 ) TV1_2CUT_E
    NEW TM1 ( 98730 105840 ) ( * 107760 )
    NEW TM1 ( 98730 107760 ) ( 99630 * )
    NEW TM1 ( 98730 105840 ) ( 99630 * )
    NEW TM1 ( 99630 85680 ) ( * 105840 )
    NEW M3 ( 99630 85680 ) ( 101040 * )
    NEW M3 ( 101040 85200 ) ( * 85680 )
    NEW M3 ( 101040 85200 ) ( 110160 * ) V2_XR
    NEW M2 ( 110160 83760 ) ( * 85200 )
    NEW M2 ( 110160 83760 ) ( 111120 * )
    NEW M2 ( 111120 68880 ) ( * 83760 )
    NEW M3 ( 105840 68880 ) ( 111120 * ) V2_2CUT_N
    NEW M2 ( 105840 60720 ) ( * 68880 ) V2_2CUT_S
    NEW M3 ( 104400 60720 ) ( 105840 * ) V2_2CUT_W
    NEW M2 ( 104400 47760 ) ( * 60720 ) V2_2CUT_S
    NEW M3 ( 104400 47760 ) ( 105840 * ) V2_XR
    NEW M2 ( 105840 45360 ) ( * 47760 )
    NEW TM1 ( 99630 85680 ) TV1_2CUT_N
    NEW M3 ( 104400 47760 ) V2_XR
    NEW M2 ( 105840 45360 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN460_n17
  ( spi_MasterMode_u/FE_PHC460_n17 Z ) ( spi_MasterMode_u/FE_PHC254_n17 I )
  + ROUTED M2 ( 106800 49200 ) ( * 54960 ) V2_2CUT_S
    NEW M3 ( 106800 54960 ) ( 110160 * ) V2_XR
    NEW M2 ( 110160 54960 ) ( * 68880 ) V1_2CUT_S
    NEW M2 ( 106800 49200 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN459_re_ptr_2_
  ( spi_MasterMode_u/read_fifo/FE_PHC459_re_ptr_2_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC206_re_ptr_2_ I )
  + ROUTED M2 ( 34800 116400 ) ( * 116880 ) V2_2CUT_E
    NEW M3 ( 34800 116880 ) ( 47760 * ) V2_XR
    NEW M2 ( 47760 116880 ) ( * 117840 ) V2_XR
    NEW M3 ( 47760 117840 ) ( 62160 * ) V2_2CUT_W
    NEW M2 ( 62160 117840 ) ( * 119760 ) V1_2CUT_N
    NEW M2 ( 34800 116400 ) V1_2CUT_S
 ;
- FE_PHN458_spi_con_6_
  ( FE_PHC458_spi_con_6_ Z ) ( FE_PHC175_spi_con_6_ I )
  + ROUTED M2 ( 107280 70800 ) ( * 71760 ) V1_2CUT_N
    NEW M2 ( 107280 70800 ) ( 107760 * )
    NEW M2 ( 107760 60720 ) ( * 70800 )
    NEW M3 ( 107760 60720 ) ( 115830 * ) TV1_2CUT_S
    NEW TM1 ( 115830 52080 ) ( * 60720 )
    NEW TM1 ( 115830 52080 ) ( 117630 * )
    NEW TM1 ( 117630 33480 ) ( * 52080 )
    NEW MTT2 ( 117630 33480 ) ( 139230 * ) TV2_2CUT_S
    NEW TM1 ( 139230 33360 ) ( * 33480 )
    NEW M3 ( 138000 33360 ) ( 139230 * ) TV1_2CUT_N
    NEW M2 ( 138000 32880 ) ( * 33360 ) V2_XR
    NEW M2 ( 138000 32880 ) ( 138480 * ) V1_2CUT_S
    NEW M1 ( 138480 32400 ) ( * 32880 )
    NEW M1 ( 137640 32400 0 ) ( 138480 * )
    NEW M3 ( 107760 60720 ) V2_XR
    NEW MTT2 ( 117630 33480 ) TV2_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/FE_PHN457_mem_0__6_
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[6\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC457_mem_0__6_ I )
  + ROUTED M2 ( 57360 68880 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 57360 68880 ) ( 60240 * ) V2_XR
    NEW M2 ( 60240 68880 ) ( * 73200 )
    NEW M2 ( 60240 73200 ) ( 61200 * ) V1_XR
    NEW M1 ( 61200 72720 ) ( * 73200 )
    NEW M1 ( 61200 72720 ) ( 61680 * )
    NEW M1 ( 61680 72240 0 ) ( * 72720 )
    NEW M2 ( 57360 68880 ) V1_2CUT_N
    NEW M3 ( 57360 68880 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN456_n37
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[2\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC456_n37 Z )
  + ROUTED M2 ( 80400 69360 ) ( * 70320 )
    NEW M2 ( 79440 70320 ) ( 80400 * )
    NEW M2 ( 79440 70320 ) ( * 72240 )
    NEW M2 ( 78960 72240 ) ( 79440 * )
    NEW M2 ( 80400 69360 ) V1_2CUT_S
    NEW M2 ( 78960 72240 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN455_mem_3__3_
  ( spi_MasterMode_u/read_fifo/FE_PHC455_mem_3__3_ Z )
  ( spi_MasterMode_u/read_fifo/U46 A2 )
  + ROUTED M2 ( 27600 147120 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 27600 147120 ) ( 30000 * )
    NEW M3 ( 30000 147120 ) ( * 147600 )
    NEW M3 ( 30000 147600 ) ( 40560 * ) V2_2CUT_W
    NEW M2 ( 40560 146160 ) ( * 147600 )
    NEW M2 ( 27600 147120 ) V1_2CUT_S
    NEW M3 ( 27600 147120 ) V2_2CUT_N
    NEW M2 ( 40560 146160 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/FE_PHN454_mem_1__3_
  ( spi_MasterMode_u/read_fifo/U62 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC454_mem_1__3_ Z )
  + ROUTED M2 ( 30480 151920 ) ( * 158640 ) V1_2CUT_N
    NEW M2 ( 30000 142800 ) ( * 151920 )
    NEW M2 ( 30000 151920 ) ( 30480 * )
    NEW M3 ( 30000 142800 ) ( 30960 * )
    NEW M3 ( 30960 142320 ) ( * 142800 )
    NEW M3 ( 30960 142320 ) ( 40560 * ) V2_2CUT_W
    NEW M2 ( 40560 142320 ) ( * 142800 ) V1_2CUT_W
    NEW M3 ( 30000 142800 ) V2_XR
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN453_rx_data_2_
  ( spi_SlaveMode_u/U35 A2 ) ( spi_SlaveMode_u/FE_PHC453_rx_data_2_ Z )
  + ROUTED M2 ( 23280 113520 ) ( * 114000 ) V2_2CUT_W
    NEW M3 ( 15120 114000 ) ( 23280 * )
    NEW M2 ( 15120 112560 ) ( * 114000 ) V2_2CUT_S
    NEW M2 ( 23280 113520 ) V1_2CUT_E
    NEW M2 ( 15120 112560 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN452_mem_1__5_
  ( spi_MasterMode_u/write_fifo/U64 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC452_mem_1__5_ Z )
  + ROUTED M2 ( 91440 115440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 91440 115440 ) ( 111600 * )
    NEW M3 ( 111600 115440 ) ( * 116400 )
    NEW M3 ( 111600 116400 ) ( 173430 * ) TV1_2CUT_W
    NEW TM1 ( 173430 116400 ) ( * 135120 ) TV1_2CUT_W
    NEW M3 ( 165840 135120 ) ( 173430 * )
    NEW M2 ( 165840 135120 ) ( * 139440 ) V1_2CUT_S
    NEW M2 ( 91440 115440 ) V1_2CUT_N
    NEW M3 ( 91440 115440 ) V2_XR
    NEW M3 ( 165840 135120 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN451_mem_2__7_
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[7\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC451_mem_2__7_ I )
  + ROUTED M2 ( 99600 105840 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 145680 108720 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 142800 108720 ) ( 145680 * ) V2_2CUT_W
    NEW M2 ( 142800 102000 ) ( * 108720 ) V2_2CUT_E
    NEW M3 ( 127530 102000 ) ( 142800 * ) V2_2CUT_W
    NEW TM1 ( 127530 102000 ) ( * 106280 ) TV2_2CUT_W
    NEW MTT2 ( 114030 106280 ) ( 127530 * )
    NEW TM1 ( 114030 105840 ) ( * 106280 ) TV2_2CUT_S
    NEW M3 ( 99600 105840 ) ( 114030 * ) TV1_2CUT_W
    NEW M2 ( 145680 108720 ) V1_2CUT_N
    NEW TM1 ( 127530 102000 ) TV1_X
    NEW M3 ( 99600 105840 ) V2_2CUT_N
    NEW M2 ( 99600 105840 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN450_mem_3__4_
  ( spi_MasterMode_u/read_fifo/U47 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC450_mem_3__4_ Z )
  + ROUTED M2 ( 53520 163440 ) ( * 164400 ) V2_2CUT_E
    NEW M3 ( 43920 164400 ) ( 53520 * )
    NEW M2 ( 43920 164400 ) ( * 166320 ) V1_2CUT_S
    NEW M2 ( 53520 163440 ) V1_2CUT_E
    NEW M3 ( 43920 164400 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN449_n54
  ( spi_MasterMode_u/U128 B2 ) ( spi_MasterMode_u/FE_PHC449_n54 Z )
  + ROUTED M1 ( 107760 86160 ) ( 108240 * 0 )
    NEW M2 ( 107760 86160 ) ( * 90000 ) V2_XR
    NEW M3 ( 107760 90000 ) ( 110640 * ) V2_XR
    NEW M2 ( 110640 90000 ) ( * 92400 ) V1_2CUT_N
    NEW M1 ( 110640 92400 ) ( 112560 * 0 )
    NEW M2 ( 107760 86160 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN448_clk_cnt_0_
  ( spi_MasterMode_u/U88 B1 ) ( spi_MasterMode_u/FE_PHC448_clk_cnt_0_ Z )
  + ROUTED M2 ( 135600 41520 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 135600 41520 ) ( 136080 * 0 )
    NEW M3 ( 133680 41520 ) ( 135600 * ) V2_XR
    NEW M2 ( 133680 41040 ) ( * 41520 ) V2_XR
    NEW M2 ( 133680 41040 ) ( 134160 * )
    NEW M2 ( 134160 39120 ) ( * 41040 )
    NEW M2 ( 135600 41520 ) V1_X
    NEW M2 ( 134160 39120 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN447_sfr_tx_0_
  ( spi_SlaveMode_u/U43 I1 ) ( spi_SlaveMode_u/FE_PHC447_sfr_tx_0_ Z )
  + ROUTED M2 ( 12720 12240 ) ( * 14160 ) V1_2CUT_W
    NEW M3 ( 12720 12240 ) ( 23760 * ) V2_2CUT_S
    NEW M2 ( 23760 11760 ) ( * 12240 )
    NEW M3 ( 12720 12240 ) V2_2CUT_E
    NEW M2 ( 23760 11760 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN446_bit_cnt_1_
  ( spi_MasterMode_u/FE_PHC475_bit_cnt_1_ Z )
  ( spi_MasterMode_u/FE_PHC446_bit_cnt_1_ I )
  + ROUTED M2 ( 83280 46800 ) ( * 47760 ) V1_2CUT_W
    NEW M3 ( 83280 46800 ) ( 85200 * ) V2_2CUT_W
    NEW M2 ( 85200 42480 ) ( * 46800 )
    NEW M3 ( 67440 42480 ) ( 85200 * ) V2_XR
    NEW M2 ( 67440 42480 ) ( * 45360 ) V1_2CUT_S
    NEW M3 ( 83280 46800 ) V2_XR
    NEW M3 ( 67440 42480 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN445_mem_2__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC445_mem_2__7_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC167_mem_2__7_ I )
  + ROUTED M2 ( 63120 76080 ) ( * 76560 ) V2_XR
    NEW M3 ( 58230 76560 ) ( 63120 * )
    NEW TM1 ( 58230 72240 ) ( * 76560 ) TV1_2CUT_S
    NEW TM1 ( 57330 67440 ) ( * 72240 )
    NEW TM1 ( 57330 72240 ) ( 58230 * )
    NEW TM1 ( 57330 67440 ) ( 58230 * )
    NEW TM1 ( 58230 64080 ) ( * 67440 )
    NEW M3 ( 55920 64080 ) ( 58230 * ) TV1_2CUT_W
    NEW M2 ( 55920 45840 ) ( * 64080 ) V2_2CUT_S
    NEW M1 ( 55440 45840 0 ) ( 55920 * ) V1_2CUT_S
    NEW M2 ( 63120 76080 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN444_mem_0__7_
  ( spi_MasterMode_u/read_fifo/U74 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC444_mem_0__7_ Z )
  + ROUTED M2 ( 36240 82800 ) ( * 85200 ) V2_XR
    NEW M3 ( 36240 85200 ) ( 42960 * ) V2_2CUT_W
    NEW M2 ( 42960 85200 ) ( * 85680 ) V1_2CUT_S
    NEW M2 ( 36240 82800 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN443_mem_1__1_
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[1\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC443_mem_1__1_ I )
  + ROUTED M2 ( 51600 108240 ) ( 52080 * )
    NEW M2 ( 52080 107760 ) ( * 108240 )
    NEW M3 ( 49200 107760 ) ( 52080 * ) V2_XR
    NEW M3 ( 38640 106800 ) ( 49200 * )
    NEW M3 ( 49200 106800 ) ( * 107760 )
    NEW M3 ( 38640 106800 ) ( * 107280 )
    NEW M3 ( 29520 107280 ) ( 38640 * )
    NEW M2 ( 29520 107280 ) ( * 109200 ) V1_2CUT_S
    NEW M2 ( 51600 108240 ) V1_2CUT_N
    NEW M3 ( 29520 107280 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN442_sfr_tx_4_
  ( spi_SlaveMode_u/FE_PHC442_sfr_tx_4_ Z )
  ( spi_SlaveMode_u/FE_PHC354_sfr_tx_4_ I )
  + ROUTED M2 ( 24720 52080 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 15600 49200 0 ) ( 16080 * ) V1_2CUT_W
    NEW M2 ( 16080 49200 ) ( * 52080 ) V2_2CUT_N
    NEW M3 ( 16080 52080 ) ( 24720 * ) V2_2CUT_W
    NEW M2 ( 24720 52080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN441_n47
  ( spi_MasterMode_u/U129 B2 ) ( spi_MasterMode_u/FE_PHC441_n47 Z )
  + ROUTED M2 ( 114000 89040 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 111120 89040 ) ( 114000 * ) V2_XR
    NEW M2 ( 111120 89040 ) ( * 100080 ) V2_2CUT_E
    NEW M3 ( 111120 100080 ) ( 143280 * )
    NEW M3 ( 143280 99600 ) ( * 100080 )
    NEW M3 ( 143280 99600 ) ( 146640 * ) V2_2CUT_W
    NEW M2 ( 146640 99120 ) ( * 99600 )
    NEW M2 ( 114000 89040 ) V1_2CUT_N
    NEW M3 ( 111120 89040 ) V2_XR
    NEW M2 ( 146640 99120 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN440_data_o_7_
  ( spi_MasterMode_u/FE_PHC440_data_o_7_ Z ) ( spi_MasterMode_u/U6 B1 )
  + ROUTED M2 ( 115440 84720 ) ( * 85200 ) V1_2CUT_N
    NEW M3 ( 98640 84720 ) ( 115440 * ) V2_XR
    NEW M2 ( 98640 78960 ) ( * 84720 ) V2_2CUT_E
    NEW M3 ( 96240 78960 ) ( 98640 * ) V2_XR
    NEW M2 ( 96240 78960 ) ( * 79440 ) V1_2CUT_S
    NEW M3 ( 96240 78960 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/FE_PHN439_mem_3__7_
  ( spi_MasterMode_u/read_fifo/U50 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC439_mem_3__7_ Z )
  + ROUTED M1 ( 55440 76080 0 ) ( 55920 * ) V1_2CUT_N
    NEW M2 ( 55920 76080 ) ( * 82320 ) V2_XR
    NEW M3 ( 51600 82320 ) ( 55920 * )
    NEW M2 ( 51600 82320 ) ( * 85680 ) V1_2CUT_S
    NEW M3 ( 51600 82320 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN438_mem_0__4_
  ( spi_MasterMode_u/read_fifo/U71 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC438_mem_0__4_ Z )
  + ROUTED M2 ( 15120 153840 ) ( * 156720 ) V1_2CUT_E
    NEW M3 ( 15120 153840 ) ( 63600 * ) V2_XR
    NEW M2 ( 63600 153840 ) ( * 156240 ) V1_2CUT_N
    NEW M3 ( 15120 153840 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN437_mem_3__1_
  ( spi_MasterMode_u/write_fifo/U44 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC437_mem_3__1_ Z )
  + ROUTED M2 ( 73200 147120 ) ( * 148080 ) V2_XR
    NEW M3 ( 73200 148080 ) ( 80880 * ) V2_XR
    NEW M2 ( 80880 148080 ) ( * 154800 )
    NEW M2 ( 80880 154800 ) ( 81360 * )
    NEW M2 ( 81360 154800 ) ( * 165360 )
    NEW M2 ( 80880 165360 ) ( 81360 * )
    NEW M2 ( 80880 165360 ) ( * 176880 ) V1_2CUT_E
    NEW M1 ( 80880 176880 ) ( 153360 * ) V1_2CUT_W
    NEW M2 ( 153360 159120 ) ( * 176880 )
    NEW M3 ( 153360 159120 ) ( 154800 * ) V2_2CUT_W
    NEW M2 ( 154800 152880 ) ( * 159120 )
    NEW M2 ( 73200 147120 ) V1_2CUT_S
    NEW M3 ( 153360 159120 ) V2_XR
    NEW M2 ( 154800 152880 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN436_n61
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[2\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC436_n61 Z )
  + ROUTED M2 ( 49200 56160 ) ( * 58320 ) V2_2CUT_W
    NEW M3 ( 47280 58320 ) ( 49200 * )
    NEW M2 ( 47280 58320 ) ( * 58800 ) V1_X
    NEW M2 ( 49200 56160 ) V1_2CUT_N
    NEW M3 ( 47280 58320 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN435_n65
  ( spi_MasterMode_u/U126 B2 ) ( spi_MasterMode_u/FE_PHC435_n65 Z )
  + ROUTED M2 ( 121680 59760 ) ( * 68400 ) V2_XR
    NEW M3 ( 121680 68400 ) ( 130320 * ) V2_2CUT_E
    NEW M2 ( 130320 68400 ) ( * 72240 ) V1_2CUT_S
    NEW M2 ( 121680 59760 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN434_n45
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[2\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC434_n45 Z )
  + ROUTED M2 ( 47760 61680 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 47280 61680 0 ) ( 47760 * ) V1_X
    NEW M3 ( 47760 61680 ) ( 50160 * ) V2_2CUT_W
    NEW M2 ( 50160 61680 ) ( * 62160 ) V1_2CUT_E
    NEW M3 ( 47760 61680 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN433_mem_1__7_
  ( spi_MasterMode_u/write_fifo/U66 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC433_mem_1__7_ Z )
  + ROUTED M1 ( 105840 145680 0 ) ( 106800 * ) V1_2CUT_W
    NEW M2 ( 106800 144240 ) ( * 145680 )
    NEW M2 ( 106800 144240 ) ( 108240 * )
    NEW M2 ( 108240 139920 ) ( * 144240 )
    NEW M3 ( 108240 139920 ) ( 112230 * ) TV1_2CUT_W
    NEW TM1 ( 112230 132280 ) ( * 139920 )
    NEW MTT2 ( 112230 132280 ) ( 168030 * ) TV2_2CUT_S
    NEW TM1 ( 168030 131280 ) ( * 132280 )
    NEW M3 ( 168030 131280 ) ( 170160 * ) V2_2CUT_W
    NEW M2 ( 170160 130320 ) ( * 131280 )
    NEW M1 ( 170160 129360 0 ) ( * 130320 ) V1_V
    NEW M3 ( 108240 139920 ) V2_2CUT_E
    NEW MTT2 ( 112230 132280 ) TV2_2CUT_E
    NEW TM1 ( 168030 131280 ) TV1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN432_mem_2__4_
  ( spi_MasterMode_u/write_fifo/U55 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC432_mem_2__4_ Z )
  + ROUTED M2 ( 107760 153840 ) ( * 154800 ) V2_2CUT_W
    NEW M3 ( 103440 154800 ) ( 107760 * )
    NEW M2 ( 103440 154800 ) ( * 159600 ) V1_2CUT_S
    NEW M2 ( 107760 153840 ) V1_2CUT_W
    NEW M3 ( 103440 154800 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN431_N187
  ( spi_MasterMode_u/FE_PHC471_N187 I ) ( spi_MasterMode_u/FE_PHC431_N187 Z )
  + ROUTED M1 ( 50160 11760 0 ) ( 52080 * ) V1_2CUT_W
    NEW M2 ( 52080 11280 ) ( * 11760 )
    NEW M3 ( 52080 11280 ) ( 95280 * ) V2_2CUT_W
    NEW M2 ( 95280 11280 ) ( * 11760 ) V1_2CUT_N
    NEW M3 ( 52080 11280 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN430_n69
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[0\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC430_n69 Z )
  + ROUTED M3 ( 85200 135600 ) RECT ( -330 -120 120 120 )
    NEW M2 ( 103920 121200 ) ( * 121680 ) V1_2CUT_N
    NEW M3 ( 97830 121200 ) ( 103920 * ) V2_2CUT_W
    NEW TM1 ( 97830 121200 ) ( * 127080 ) TV2_2CUT_S
    NEW MTT2 ( 85230 127080 ) ( 97830 * )
    NEW TM1 ( 85230 127080 ) ( * 135600 ) TV1_2CUT_S
    NEW M3 ( 85200 135600 ) ( 85230 * )
    NEW M2 ( 85200 135600 ) ( * 142800 ) V1_X
    NEW TM1 ( 97830 121200 ) TV1_2CUT_S
    NEW MTT2 ( 85230 127080 ) TV2_2CUT_N
    NEW M3 ( 85200 135600 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN429_clk_cnt_7_
  ( spi_MasterMode_u/FE_PHC470_clk_cnt_7_ I )
  ( spi_MasterMode_u/FE_PHC429_clk_cnt_7_ Z )
  + ROUTED M2 ( 167760 28560 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 158160 28560 ) ( 167760 * ) V2_XR
    NEW M2 ( 158160 28560 ) ( * 34800 ) V1_2CUT_W
    NEW M1 ( 157680 34800 ) ( 158160 * )
    NEW M1 ( 157680 34800 ) ( * 35280 0 )
    NEW M2 ( 167760 28560 ) V1_2CUT_N
    NEW M3 ( 158160 28560 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN428_int_o
  ( spi_MasterMode_u/FE_PHC478_int_o I ) ( spi_MasterMode_u/FE_PHC428_int_o Z )
  + ROUTED M2 ( 149520 14640 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 147330 14640 ) ( 149520 * ) V2_2CUT_N
    NEW TM1 ( 147330 14640 ) ( * 38160 ) TV1_2CUT_S
    NEW M3 ( 142320 38160 ) ( 147330 * )
    NEW M2 ( 142320 38160 ) ( * 42000 ) V1_V
    NEW M2 ( 149520 14640 ) V1_X
    NEW TM1 ( 147330 14640 ) TV1_2CUT_S
    NEW M3 ( 142320 38160 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/FE_PHN427_mem_2__1_
  ( spi_MasterMode_u/read_fifo/U52 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC427_mem_2__1_ Z )
  + ROUTED M2 ( 42000 99120 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 30960 95760 0 ) ( 32400 * ) V1_X
    NEW M2 ( 32400 95760 ) ( * 99120 ) V2_2CUT_N
    NEW M3 ( 32400 99120 ) ( 42000 * ) V2_2CUT_W
    NEW M2 ( 42000 99120 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN426_mem_0__7_
  ( spi_MasterMode_u/write_fifo/U74 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC426_mem_0__7_ Z )
  + ROUTED M2 ( 108720 110640 ) ( * 112080 ) V1_2CUT_N
    NEW M3 ( 108720 110640 ) ( 111600 * ) V2_2CUT_W
    NEW M2 ( 111600 106800 ) ( * 110640 )
    NEW M3 ( 111600 106800 ) ( 147120 * ) V2_2CUT_N
    NEW M2 ( 147120 106800 ) ( * 111120 ) V2_2CUT_S
    NEW M3 ( 147120 111120 ) ( 170640 * ) V2_2CUT_W
    NEW M2 ( 170640 111120 ) ( * 112560 ) V1_2CUT_S
    NEW M3 ( 108720 110640 ) V2_XR
    NEW M3 ( 111600 106800 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN425_mem_0__2_
  ( spi_MasterMode_u/write_fifo/U69 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC425_mem_0__2_ Z )
  + ROUTED M3 ( 139230 151440 ) RECT ( -870 -190 240 600 )
    NEW M1 ( 150480 155760 ) ( 150960 * 0 )
    NEW M2 ( 150480 153360 ) ( * 155760 ) V1_X
    NEW M3 ( 141360 153360 ) ( 150480 * ) V2_XR
    NEW M2 ( 141360 151920 ) ( * 153360 ) V2_XR
    NEW M3 ( 138480 151440 ) ( * 151920 )
    NEW M3 ( 138480 151920 ) ( 141360 * ) V2_2CUT_W
    NEW M3 ( 138480 151440 ) ( 139230 * ) TV1_X
    NEW TM1 ( 139230 135120 ) ( * 151440 )
    NEW M3 ( 138480 133200 ) ( * 135120 )
    NEW M3 ( 138480 135120 ) ( 139230 * ) TV1_2CUT_N
    NEW M3 ( 138480 133200 ) ( 145680 * ) V2_2CUT_W
    NEW M2 ( 145680 132720 ) ( * 133200 )
    NEW M2 ( 145680 132720 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN424_n80
  ( spi_MasterMode_u/U124 B2 ) ( spi_MasterMode_u/FE_PHC424_n80 Z )
  + ROUTED M1 ( 117840 88560 ) ( 119280 * 0 )
    NEW M1 ( 117840 88080 ) ( * 88560 )
    NEW M2 ( 117840 80880 ) ( * 88080 ) V1_2CUT_N
    NEW M3 ( 117840 80880 ) ( 126960 * ) V2_XR
    NEW M2 ( 126960 75600 ) ( * 80880 )
    NEW M3 ( 117840 80880 ) V2_XR
    NEW M2 ( 126960 75600 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN423_spi_sta_6
  ( spi_MasterMode_u/wr_col_f_reg Q ) ( spi_MasterMode_u/FE_PHC423_spi_sta_6 I )
  + ROUTED M1 ( 112080 101520 0 ) ( 114000 * ) V1_2CUT_W
    NEW M2 ( 114000 101040 ) ( * 101520 )
    NEW M2 ( 114000 101040 ) ( 115920 * )
    NEW M2 ( 115920 99600 ) ( * 101040 )
    NEW M1 ( 115920 99120 0 ) ( * 99600 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN422_ssn
  ( spi_MasterMode_u/FE_PHC422_ssn Z ) ( spi_MasterMode_u/FE_PHC234_ssn I )
  + ROUTED M2 ( 141840 53040 ) ( * 53520 ) V2_XR
    NEW M3 ( 125040 53520 ) ( 141840 * )
    NEW M2 ( 125040 51120 ) ( * 53520 ) V2_XR
    NEW M3 ( 124830 51120 ) ( 125040 * ) V2_2CUT_N
    NEW TM1 ( 124830 29040 ) ( * 51120 ) TV1_2CUT_S
    NEW M3 ( 124560 29040 ) ( 124830 * ) TV1_2CUT_N
    NEW M2 ( 124560 28560 ) ( * 29040 ) V2_2CUT_S
    NEW M2 ( 141840 53040 ) V1_2CUT_S
    NEW M2 ( 124560 28560 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN421_mem_1__5_
  ( spi_MasterMode_u/read_fifo/U64 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC421_mem_1__5_ Z )
  + ROUTED M2 ( 90960 96240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 79920 96240 ) ( 90960 * ) V2_2CUT_W
    NEW M2 ( 79920 96240 ) ( * 98640 ) V2_XR
    NEW M3 ( 66000 98640 ) ( 79920 * )
    NEW M2 ( 66000 98640 ) ( * 99120 ) V1_2CUT_S
    NEW M2 ( 90960 96240 ) V1_2CUT_S
    NEW M3 ( 79920 96240 ) V2_2CUT_S
    NEW M3 ( 66000 98640 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN420_mem_0__0_
  ( spi_MasterMode_u/write_fifo/U67 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC420_mem_0__0_ Z )
  + ROUTED M2 ( 160080 139440 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 166800 151440 ) ( * 155280 ) V1_2CUT_W
    NEW M3 ( 163920 151440 ) ( 166800 * ) V2_2CUT_W
    NEW M2 ( 163920 139440 ) ( * 151440 ) V2_2CUT_E
    NEW M3 ( 160080 139440 ) ( 163920 * ) V2_2CUT_N
    NEW M3 ( 160080 139440 ) V2_2CUT_E
    NEW M2 ( 160080 139440 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN419_mem_2__2_
  ( spi_MasterMode_u/write_fifo/U53 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC419_mem_2__2_ Z )
  + ROUTED M2 ( 175440 138480 ) ( * 145680 ) V1_2CUT_N
    NEW M3 ( 160560 138480 ) ( 175440 * ) V2_2CUT_N
    NEW M2 ( 160560 134160 ) ( * 138480 ) V2_2CUT_E
    NEW M2 ( 160080 134160 ) ( 160560 * )
    NEW M2 ( 160080 129360 ) ( * 134160 )
    NEW M2 ( 160080 129360 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN418_mem_1__6_
  ( spi_MasterMode_u/write_fifo/U65 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC418_mem_1__6_ Z )
  + ROUTED M2 ( 164400 105840 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 175440 142320 0 ) ( 176400 * ) V1_2CUT_S
    NEW M2 ( 176400 105840 ) ( * 142320 )
    NEW M3 ( 164400 105840 ) ( 176400 * ) V2_2CUT_N
    NEW M3 ( 164400 105840 ) V2_2CUT_E
    NEW M2 ( 164400 105840 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN417_clk_cnt_6_
  ( spi_MasterMode_u/U53 B1 ) ( spi_MasterMode_u/FE_PHC417_clk_cnt_6_ Z )
  + ROUTED M1 ( 170160 29040 0 ) ( 170640 * ) V1_2CUT_W
    NEW M2 ( 170640 29040 ) ( * 32880 ) V2_2CUT_W
    NEW M3 ( 168240 32880 ) ( 170640 * )
    NEW M2 ( 168240 32880 ) ( * 41520 ) V1_2CUT_N
    NEW M3 ( 168240 32880 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN416_mem_3__1_
  ( spi_MasterMode_u/read_fifo/U44 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC416_mem_3__1_ Z )
  + ROUTED M2 ( 35280 112080 ) ( 35760 * )
    NEW M2 ( 35760 111120 ) ( * 112080 )
    NEW M3 ( 35760 111120 ) ( 39120 * ) V2_2CUT_S
    NEW M2 ( 39120 106320 ) ( * 111120 )
    NEW M3 ( 39120 106320 ) ( 43920 * ) V2_XR
    NEW M2 ( 43920 102480 ) ( * 106320 )
    NEW M1 ( 43920 102480 ) ( 44880 * 0 )
    NEW M2 ( 35280 112080 ) V1_2CUT_N
    NEW M3 ( 35760 111120 ) V2_2CUT_E
    NEW M3 ( 39120 106320 ) V2_XR
    NEW M2 ( 43920 102480 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN415_mem_3__0_
  ( spi_MasterMode_u/write_fifo/U43 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC415_mem_3__0_ Z )
  + ROUTED M2 ( 115920 117840 ) ( * 118800 ) V1_X
    NEW M3 ( 115920 117840 ) ( 130230 * ) TV1_X
    NEW TM1 ( 130230 117840 ) ( * 121200 )
    NEW TM1 ( 130230 121200 ) ( 131130 * )
    NEW TM1 ( 131130 121200 ) ( * 131280 ) TV1_2CUT_W
    NEW M3 ( 131130 131280 ) ( 132240 * ) V2_2CUT_W
    NEW M2 ( 132240 131280 ) ( * 132720 ) V1_2CUT_S
    NEW M3 ( 115920 117840 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN414_clk_cnt_9_
  ( spi_MasterMode_u/U48 B1 ) ( spi_MasterMode_u/FE_PHC414_clk_cnt_9_ Z )
  + ROUTED M1 ( 156720 25680 ) ( 157200 * 0 )
    NEW M2 ( 156720 20880 ) ( * 25680 ) V1_X
    NEW M3 ( 152400 20880 ) ( 156720 * ) V2_2CUT_N
    NEW M2 ( 152400 20880 ) ( * 21360 ) V1_V
    NEW M3 ( 152400 20880 ) V2_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN413_n190
  ( spi_MasterMode_u/trans_cnt_reg\[1\] D )
  ( spi_MasterMode_u/FE_PHC413_n190 Z )
  + ROUTED M2 ( 124560 95280 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 124560 95280 ) ( 125040 * 0 )
    NEW M3 ( 124560 95280 ) ( 138480 * ) V2_XR
    NEW M2 ( 138480 95280 ) ( * 99120 ) V1_X
    NEW M2 ( 124560 95280 ) V1_X
    NEW M3 ( 124560 95280 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN412_re_ptr_2_
  ( spi_MasterMode_u/write_fifo/FE_PHC482_re_ptr_2_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC412_re_ptr_2_ I )
  + ROUTED M2 ( 121680 41040 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 98160 86160 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 112080 41040 ) ( 121680 * ) V2_XR
    NEW M2 ( 112080 41040 ) ( * 42960 )
    NEW M2 ( 111600 42960 ) ( 112080 * )
    NEW M2 ( 111600 42960 ) ( * 53520 ) V2_2CUT_S
    NEW M3 ( 107280 53520 ) ( 111600 * )
    NEW M2 ( 107280 53520 ) ( * 65520 )
    NEW M2 ( 106320 65520 ) ( 107280 * )
    NEW M2 ( 106320 65520 ) ( * 71280 )
    NEW M2 ( 105840 71280 ) ( 106320 * )
    NEW M2 ( 105840 71280 ) ( * 76560 ) V2_XR
    NEW M3 ( 97830 76560 ) ( 105840 * )
    NEW TM1 ( 97830 76560 ) ( * 80280 ) TV2_2CUT_N
    NEW MTT2 ( 97830 80280 ) ( * 85480 )
    NEW MTT2 ( 93330 85480 ) ( 97830 * )
    NEW TM1 ( 93330 85480 ) ( * 86160 ) TV1_2CUT_N
    NEW M3 ( 93330 86160 ) ( 98160 * ) V2_2CUT_N
    NEW M2 ( 121680 41040 ) V1_2CUT_N
    NEW M3 ( 112080 41040 ) V2_2CUT_E
    NEW M3 ( 107280 53520 ) V2_XR
    NEW TM1 ( 97830 76560 ) TV1_H
    NEW MTT2 ( 93330 85480 ) TV2_2CUT_N
    NEW M2 ( 98160 86160 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN411_mem_1__1_
  ( spi_MasterMode_u/write_fifo/U60 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC411_mem_1__1_ Z )
  + ROUTED M2 ( 174960 153840 ) ( * 165840 ) V2_2CUT_N
    NEW M3 ( 171120 165840 ) ( 174960 * )
    NEW M2 ( 171120 165840 ) ( * 166320 )
    NEW M2 ( 170640 166320 ) ( 171120 * )
    NEW M2 ( 174960 153840 ) V1_2CUT_S
    NEW M3 ( 171120 165840 ) V2_2CUT_E
    NEW M2 ( 170640 166320 ) V1_H
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN410_mem_1__0_
  ( spi_MasterMode_u/write_fifo/U59 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC410_mem_1__0_ Z )
  + ROUTED M2 ( 128400 139440 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 114480 152400 0 ) ( 114960 * ) V1_2CUT_S
    NEW M2 ( 114960 146640 ) ( * 152400 )
    NEW M3 ( 114960 146640 ) ( 121680 * ) V2_XR
    NEW M2 ( 121680 144240 ) ( * 146640 )
    NEW M2 ( 121680 144240 ) ( 122160 * )
    NEW M2 ( 122160 141360 ) ( * 144240 )
    NEW M2 ( 122160 141360 ) ( 122640 * )
    NEW M2 ( 122640 139440 ) ( * 141360 )
    NEW M3 ( 122640 139440 ) ( 128400 * ) V2_2CUT_W
    NEW M3 ( 114960 146640 ) V2_XR
    NEW M3 ( 122640 139440 ) V2_XR
    NEW M2 ( 128400 139440 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN409_n46
  ( spi_MasterMode_u/read_fifo/FE_PHC409_n46 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[3\] D )
  + ROUTED M2 ( 35280 122160 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 34800 122160 0 ) ( 35280 * ) V1_X
    NEW M3 ( 35280 122160 ) ( 37680 * ) V2_2CUT_W
    NEW M2 ( 37680 122160 ) ( * 122640 ) V1_2CUT_E
    NEW M3 ( 35280 122160 ) V2_XR
 ;
- spi_MasterMode_u/FE_PHN408_clk_cnt_2_
  ( spi_MasterMode_u/U82 B1 ) ( spi_MasterMode_u/FE_PHC408_clk_cnt_2_ Z )
  + ROUTED M1 ( 135600 48240 ) ( 136080 * 0 )
    NEW M2 ( 135600 48240 ) ( * 51600 ) V2_XR
    NEW M3 ( 131760 51600 ) ( 135600 * )
    NEW M2 ( 131760 51600 ) ( * 53040 )
    NEW M2 ( 131280 53040 ) ( 131760 * )
    NEW M2 ( 131280 53040 ) ( * 64080 ) V2_2CUT_S
    NEW M3 ( 131280 64080 ) ( 137040 * ) V2_XR
    NEW M2 ( 137040 64080 ) ( * 66480 ) V1_2CUT_E
    NEW M1 ( 137040 66480 ) ( 137520 * )
    NEW M1 ( 137520 66000 ) ( * 66480 )
    NEW M1 ( 137520 66000 ) ( 138480 * 0 )
    NEW M2 ( 135600 48240 ) V1_X
    NEW M3 ( 131760 51600 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN407_data_o_3_
  ( spi_MasterMode_u/U21 B1 ) ( spi_MasterMode_u/FE_PHC407_data_o_3_ Z )
  + ROUTED M2 ( 101520 69360 ) ( * 70320 ) V2_2CUT_S
    NEW M3 ( 96240 70320 ) ( 101520 * )
    NEW M2 ( 96240 70320 ) ( * 71760 ) V2_2CUT_W
    NEW M3 ( 91440 71760 ) ( 96240 * )
    NEW M2 ( 91440 71760 ) ( * 72720 ) V1_2CUT_N
    NEW M1 ( 91440 72720 ) ( 92880 * 0 )
    NEW M2 ( 101520 69360 ) V1_X
    NEW M3 ( 96240 70320 ) V2_XR
    NEW M3 ( 91440 71760 ) V2_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN406_mem_1__2_
  ( spi_MasterMode_u/write_fifo/U61 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC406_mem_1__2_ Z )
  + ROUTED M2 ( 146160 139440 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 150480 150960 ) ( * 152400 ) V1_X
    NEW M3 ( 150480 150960 ) ( 150930 * ) TV1_2CUT_S
    NEW TM1 ( 150930 139920 ) ( * 150960 )
    NEW M3 ( 150000 139920 ) ( 150930 * ) TV1_2CUT_W
    NEW M3 ( 150000 139440 ) ( * 139920 )
    NEW M3 ( 146160 139440 ) ( 150000 * )
    NEW M3 ( 150480 150960 ) V2_XR
    NEW M3 ( 146160 139440 ) V2_2CUT_E
    NEW M2 ( 146160 139440 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN405_mem_0__3_
  ( spi_MasterMode_u/read_fifo/U70 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC405_mem_0__3_ Z )
  + ROUTED M2 ( 34800 133680 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 34800 133680 ) ( 41040 * ) V2_2CUT_W
    NEW M2 ( 41040 132720 ) ( * 133680 )
    NEW M2 ( 34800 133680 ) V1_2CUT_S
    NEW M3 ( 34800 133680 ) V2_XR
    NEW M2 ( 41040 132720 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN404_n93
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[1\] D )
  ( spi_MasterMode_u/write_fifo/FE_PHC404_n93 Z )
  + ROUTED M2 ( 97200 129840 ) ( * 132240 ) V2_XR
    NEW M3 ( 97200 132240 ) ( 98640 * ) V2_2CUT_W
    NEW M2 ( 98640 132240 ) ( * 137520 ) V2_2CUT_W
    NEW M3 ( 97200 137520 ) ( 98640 * )
    NEW M2 ( 97200 137520 ) ( * 139440 ) V1_2CUT_E
    NEW M2 ( 97200 129840 ) V1_2CUT_S
    NEW M3 ( 97200 137520 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN403_mem_1__6_
  ( spi_MasterMode_u/read_fifo/U65 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC403_mem_1__6_ Z )
  + ROUTED M2 ( 61680 49448 ) ( * 53520 )
    NEW M2 ( 61680 53520 ) ( 62640 * )
    NEW M2 ( 62640 53520 ) ( * 55920 ) V2_XR
    NEW M3 ( 59280 55920 ) ( 62640 * )
    NEW M2 ( 59280 55440 ) ( * 55920 ) V2_2CUT_E
    NEW M2 ( 59280 55440 ) ( 59760 * ) V1_H
    NEW M2 ( 61680 49448 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN402_n142
  ( spi_MasterMode_u/FE_PHC402_n142 Z ) ( spi_MasterMode_u/FE_PHC273_n142 I )
  + ROUTED M2 ( 105360 74640 ) ( * 78480 ) V1_2CUT_N
    NEW M3 ( 105360 74640 ) ( 115920 * ) V2_2CUT_N
    NEW M2 ( 115920 74640 ) ( * 76560 ) V2_XR
    NEW M3 ( 115920 76560 ) ( 121200 * )
    NEW M3 ( 121200 76080 ) ( * 76560 )
    NEW M3 ( 121200 76080 ) ( 130800 * ) V2_2CUT_S
    NEW M2 ( 130800 75600 ) ( * 76080 )
    NEW M3 ( 105360 74640 ) V2_XR
    NEW M2 ( 130800 75600 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN401_n42
  ( spi_MasterMode_u/FE_PHC401_n42 Z ) ( spi_MasterMode_u/U41 B )
  + ROUTED M2 ( 77040 13680 ) ( * 14640 ) V1_X
    NEW M3 ( 77040 13680 ) ( 80880 * )
    NEW M3 ( 80880 13680 ) ( * 14160 )
    NEW M3 ( 80880 14160 ) ( 105930 * ) TV1_2CUT_W
    NEW TM1 ( 105930 14160 ) ( * 33360 ) TV1_2CUT_E
    NEW M3 ( 105930 33360 ) ( 133680 * ) V2_2CUT_W
    NEW M2 ( 133680 32400 ) ( * 33360 )
    NEW M3 ( 77040 13680 ) V2_XR
    NEW M2 ( 133680 32400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN400_n46
  ( spi_MasterMode_u/U44 C ) ( spi_MasterMode_u/FE_PHC400_n46 Z )
  + ROUTED M1 ( 66960 25200 0 ) ( 72240 * ) V1_2CUT_W
    NEW M2 ( 72240 25200 ) ( * 27120 ) V2_2CUT_E
    NEW M3 ( 72240 27120 ) ( 89520 * )
    NEW M3 ( 89520 27120 ) ( * 27600 )
    NEW M3 ( 89520 27600 ) ( 97830 * ) TV1_2CUT_S
    NEW TM1 ( 97830 23080 ) ( * 27600 )
    NEW MTT2 ( 97830 23080 ) ( 150030 * ) TV2_2CUT_W
    NEW TM1 ( 150030 23080 ) ( * 27120 ) TV1_2CUT_W
    NEW M3 ( 150030 27120 ) ( 153840 * ) V2_2CUT_W
    NEW M2 ( 153840 27120 ) ( * 35280 )
    NEW M2 ( 153840 35280 ) ( 154320 * ) V1_H
    NEW MTT2 ( 97830 23080 ) TV2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN399_n90
  ( spi_MasterMode_u/U96 B ) ( spi_MasterMode_u/FE_PHC399_n90 Z )
  + ROUTED M2 ( 93360 9360 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 81840 18480 0 ) ( 83760 * ) V1_2CUT_N
    NEW M2 ( 83760 9360 ) ( * 18480 )
    NEW M1 ( 83760 9360 ) ( 93360 * ) V1_2CUT_W
    NEW M3 ( 93360 9360 ) ( 162000 * ) V2_2CUT_N
    NEW M2 ( 162000 9360 ) ( * 22800 ) V2_2CUT_E
    NEW M3 ( 162000 22800 ) ( 164880 * ) V2_XR
    NEW M2 ( 164880 22800 ) ( * 32400 )
    NEW M2 ( 164880 32400 ) ( 165840 * )
    NEW M2 ( 165840 32400 ) ( * 34800 ) V1_2CUT_S
    NEW M2 ( 83760 9360 ) V1_2CUT_E
    NEW M3 ( 93360 9360 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN398_n61
  ( spi_MasterMode_u/read_fifo/FE_PHC436_n61 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC398_n61 Z )
  + ROUTED M3 ( 36630 49680 ) RECT ( -350 -120 120 120 )
    NEW M1 ( 37680 42000 ) ( 38160 * 0 )
    NEW M2 ( 37680 42000 ) ( * 42960 ) V2_2CUT_W
    NEW M3 ( 36630 42960 ) ( 37680 * )
    NEW TM1 ( 36630 42960 ) ( * 49680 ) TV1_2CUT_S
    NEW M3 ( 36630 49680 ) ( 36720 * ) V2_2CUT_N
    NEW M2 ( 36720 49680 ) ( * 53040 ) V2_XR
    NEW M3 ( 36720 53040 ) ( 48240 * ) V2_XR
    NEW M2 ( 48240 53040 ) ( * 55440 ) V1_2CUT_S
    NEW M2 ( 37680 42000 ) V1_2CUT_E
    NEW TM1 ( 36630 42960 ) TV1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN397_n190
  ( spi_MasterMode_u/U152 ZN ) ( spi_MasterMode_u/FE_PHC397_n190 I )
  + ROUTED M3 ( 129330 80880 ) RECT ( -360 -120 120 120 )
    NEW M2 ( 129840 85680 ) ( * 88080 ) V1_2CUT_N
    NEW M2 ( 129360 85680 ) ( 129840 * )
    NEW M2 ( 129360 80880 ) ( * 85680 )
    NEW M3 ( 129330 80880 ) ( 129360 * ) V2_2CUT_N
    NEW TM1 ( 129330 60720 ) ( * 80880 ) TV1_X
    NEW TM1 ( 128430 60720 ) ( 129330 * )
    NEW TM1 ( 128430 54280 ) ( * 60720 )
    NEW MTT2 ( 124830 49080 ) ( * 54280 )
    NEW MTT2 ( 124830 54280 ) ( 128430 * ) TV2_2CUT_N
    NEW MTT2 ( 124830 49080 ) ( 129330 * ) TV2_2CUT_S
    NEW TM1 ( 129330 45360 ) ( * 49080 )
    NEW TM1 ( 128430 42480 ) ( * 45360 )
    NEW TM1 ( 128430 45360 ) ( 129330 * )
    NEW TM1 ( 128430 42480 ) ( 129330 * )
    NEW TM1 ( 129330 25200 ) ( * 42480 )
    NEW TM1 ( 127530 25200 ) ( 129330 * )
    NEW M3 ( 105360 25200 ) ( 127530 * ) TV1_2CUT_W
    NEW M2 ( 105360 18480 ) ( * 25200 ) V2_2CUT_E
    NEW M1 ( 105360 18480 ) ( 106320 * 0 )
    NEW M2 ( 105360 18480 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN396_n45
  ( spi_MasterMode_u/read_fifo/FE_PHC434_n45 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC396_n45 Z )
  + ROUTED M1 ( 35855 52080 0 ) ( 36240 * ) V1_X
    NEW M2 ( 36240 52080 ) ( * 60720 ) V2_2CUT_S
    NEW M3 ( 36240 60720 ) ( 37680 * )
    NEW M3 ( 37680 60720 ) ( * 61200 )
    NEW M3 ( 37680 61200 ) ( 46320 * ) V2_2CUT_W
    NEW M2 ( 46320 61200 ) ( * 62160 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN395_n54
  ( spi_MasterMode_u/read_fifo/U62 ZN )
  ( spi_MasterMode_u/read_fifo/FE_PHC395_n54 I )
  + ROUTED M2 ( 39120 139920 ) ( * 141840 ) V1_2CUT_W
    NEW M3 ( 25680 139920 ) ( 39120 * ) V2_2CUT_W
    NEW M2 ( 25680 132240 ) ( * 139920 ) V2_2CUT_E
    NEW M3 ( 17040 132240 ) ( 25680 * ) V2_XR
    NEW M2 ( 17040 128880 ) ( * 132240 ) V2_2CUT_E
    NEW M2 ( 17040 128880 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN394_n57
  ( spi_MasterMode_u/read_fifo/FE_PHC394_n57 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[6\] D )
  + ROUTED M1 ( 67440 54960 ) ( 67920 * 0 )
    NEW M2 ( 67440 54000 ) ( * 54960 ) V1_V
    NEW M2 ( 66960 54000 ) ( 67440 * )
    NEW M2 ( 66960 52080 ) ( * 54000 )
    NEW M2 ( 66960 52080 ) V1_2CUT_W
 ;
- spi_MasterMode_u/FE_PHN393_n84
  ( spi_MasterMode_u/U86 ZN ) ( spi_MasterMode_u/FE_PHC393_n84 I )
  + ROUTED M3 ( 115830 13680 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 138480 53040 ) ( * 54000 ) V2_XR
    NEW M3 ( 119760 54000 ) ( 138480 * )
    NEW M2 ( 119760 50160 ) ( * 54000 ) V2_2CUT_S
    NEW M3 ( 115830 50160 ) ( 119760 * ) V2_XR
    NEW TM1 ( 115830 13680 ) ( * 50160 ) TV1_2CUT_N
    NEW M3 ( 115830 13680 ) ( 115920 * ) V2_2CUT_S
    NEW M2 ( 115920 11760 ) ( * 13680 )
    NEW M2 ( 138480 53040 ) V1_2CUT_S
    NEW TM1 ( 115830 13680 ) TV1_2CUT_E
    NEW M2 ( 115920 11760 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN392_n53
  ( spi_MasterMode_u/U49 B ) ( spi_MasterMode_u/FE_PHC392_n53 Z )
  + ROUTED M1 ( 173520 11760 0 ) ( 174000 * ) V1_2CUT_W
    NEW M2 ( 174000 11760 ) ( * 37680 ) V2_2CUT_S
    NEW M3 ( 160080 37680 ) ( 174000 * )
    NEW M2 ( 160080 37680 ) ( * 41520 ) V1_2CUT_S
    NEW M3 ( 160080 37680 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN391_n146
  ( spi_MasterMode_u/data_o_reg\[5\] D ) ( spi_MasterMode_u/FE_PHC391_n146 Z )
  + ROUTED M1 ( 97680 54960 0 ) ( 98640 * ) V1_2CUT_W
    NEW M2 ( 98640 54960 ) ( 100560 * )
    NEW M2 ( 100560 54960 ) ( * 55440 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN390_n46
  ( spi_MasterMode_u/read_fifo/FE_PHC409_n46 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC390_n46 Z )
  + ROUTED M2 ( 44880 128880 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 44880 128880 ) ( 45360 * 0 )
    NEW M3 ( 35280 128880 ) ( 44880 * ) V2_2CUT_N
    NEW M2 ( 35280 123120 ) ( * 128880 ) V2_2CUT_E
    NEW M2 ( 33840 123120 ) ( 35280 * )
    NEW M2 ( 33840 122640 ) ( * 123120 )
    NEW M2 ( 44880 128880 ) V1_X
    NEW M2 ( 33840 122640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN389_n56
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[5\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC389_n56 Z )
  + ROUTED M2 ( 84720 88560 ) ( * 89040 ) V1_2CUT_S
    NEW M3 ( 66480 88560 ) ( 84720 * ) V2_XR
    NEW M2 ( 66480 88560 ) ( * 92400 ) V1_X
    NEW M3 ( 66480 88560 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN388_n68
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[1\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC388_n68 Z )
  + ROUTED M1 ( 89520 86640 ) ( 90000 * 0 )
    NEW M2 ( 89520 85200 ) ( * 86640 ) V1_2CUT_S
    NEW M2 ( 89040 85200 ) ( 89520 * )
    NEW M2 ( 89040 83760 ) ( * 85200 )
    NEW M3 ( 88830 83760 ) ( 89040 * ) V2_2CUT_N
    NEW TM1 ( 85230 83760 ) ( 88830 * ) TV1_2CUT_W
    NEW TM1 ( 85230 83760 ) ( * 102000 )
    NEW TM1 ( 85230 102000 ) ( 87030 * )
    NEW TM1 ( 87030 102000 ) ( * 107760 )
    NEW TM1 ( 85230 107760 ) ( 87030 * )
    NEW M3 ( 79440 107760 ) ( 85230 * ) TV1_X
    NEW M2 ( 79440 107760 ) ( * 116880 )
    NEW M2 ( 79440 116880 ) ( 80400 * )
    NEW M2 ( 80400 116880 ) ( * 123120 ) V2_XR
    NEW M3 ( 80400 123120 ) ( 82320 * ) V2_XR
    NEW M2 ( 82320 122640 ) ( * 123120 )
    NEW M3 ( 79440 107760 ) V2_XR
    NEW M2 ( 82320 122640 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN387_n62
  ( spi_MasterMode_u/read_fifo/U70 ZN )
  ( spi_MasterMode_u/read_fifo/FE_PHC387_n62 I )
  + ROUTED M2 ( 36240 132720 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 39120 132720 ) ( * 133680 ) V1_2CUT_E
    NEW M3 ( 36240 132720 ) ( 39120 * ) V2_2CUT_W
    NEW M3 ( 36240 132720 ) V2_2CUT_E
    NEW M2 ( 36240 132720 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN386_n81
  ( spi_MasterMode_u/U82 ZN ) ( spi_MasterMode_u/FE_PHC386_n81 I )
  + ROUTED M2 ( 138960 59280 ) ( * 66000 ) V1_2CUT_N
    NEW M2 ( 137520 49680 ) ( * 59280 )
    NEW M2 ( 137520 59280 ) ( 138960 * )
    NEW M3 ( 137520 49680 ) ( 142320 * ) V2_2CUT_W
    NEW M2 ( 142320 48240 ) ( * 49680 )
    NEW M2 ( 142320 48240 ) ( 142800 * ) V1_2CUT_E
    NEW M3 ( 137520 49680 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN385_n65
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[6\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC385_n65 Z )
  + ROUTED M1 ( 43920 66000 ) ( 45360 * 0 )
    NEW M1 ( 43920 66000 ) ( * 66480 ) V1_2CUT_S
    NEW M2 ( 43920 66480 ) ( * 67920 )
    NEW M2 ( 43920 67920 ) ( 44400 * )
    NEW M2 ( 44400 67920 ) ( * 68880 )
    NEW M2 ( 44400 68880 ) ( 45840 * ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN384_n38
  ( spi_MasterMode_u/read_fifo/FE_PHC384_n38 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[3\] D )
  + ROUTED M2 ( 44400 143280 ) ( * 143760 ) V2_XR
    NEW M3 ( 34800 143760 ) ( 44400 * )
    NEW M2 ( 34800 143760 ) ( * 152880 ) V1_X
    NEW M2 ( 44400 143280 ) V1_2CUT_S
    NEW M3 ( 34800 143760 ) V2_XR
 ;
- spi_MasterMode_u/FE_PHN383_n159
  ( spi_MasterMode_u/clk_cnt_reg\[5\] D ) ( spi_MasterMode_u/FE_PHC383_n159 Z )
  + ROUTED M2 ( 159600 53040 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 159600 53040 ) ( 162480 * ) V2_2CUT_W
    NEW M2 ( 162480 52080 ) ( * 53040 )
    NEW M2 ( 159600 53040 ) V1_2CUT_S
    NEW M3 ( 159600 53040 ) V2_2CUT_E
    NEW M2 ( 162480 52080 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN382_n186
  ( spi_MasterMode_u/data_buf_reg\[1\] D ) ( spi_MasterMode_u/FE_PHC382_n186 Z )
  + ROUTED M1 ( 36240 143280 0 ) ( 37200 * ) V1_X
    NEW M2 ( 37200 142800 ) ( * 143280 )
    NEW M3 ( 37200 142800 ) ( 46320 * )
    NEW M3 ( 46320 142320 ) ( * 142800 )
    NEW M3 ( 46320 142320 ) ( 59760 * ) V2_XR
    NEW M2 ( 59760 140880 ) ( * 142320 )
    NEW M3 ( 59760 140880 ) ( 76080 * ) V2_XR
    NEW M2 ( 76080 140880 ) ( * 146160 ) V1_X
    NEW M3 ( 37200 142800 ) V2_XR
    NEW M3 ( 59760 140880 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN381_n48
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[5\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC381_n48 Z )
  + ROUTED M2 ( 96720 101520 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 92400 101520 ) ( 96720 * ) V2_XR
    NEW M3 ( 92400 101520 ) ( * 102000 )
    NEW M3 ( 89520 102000 ) ( 92400 * )
    NEW M2 ( 89520 102000 ) ( * 104400 ) V2_2CUT_S
    NEW M3 ( 74640 104400 ) ( 89520 * )
    NEW M2 ( 74640 104400 ) ( * 105840 ) V1_X
    NEW M2 ( 96720 101520 ) V1_2CUT_N
    NEW M3 ( 89520 102000 ) V2_XR
    NEW M3 ( 74640 104400 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN380_n40
  ( spi_MasterMode_u/read_fifo/FE_PHC380_n40 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[5\] D )
  + ROUTED M1 ( 60720 128880 ) ( 62160 * 0 )
    NEW M1 ( 60720 128400 ) ( * 128880 )
    NEW M2 ( 60720 118320 ) ( * 128400 ) V1_2CUT_N
    NEW M3 ( 58320 118320 ) ( 60720 * ) V2_2CUT_W
    NEW M2 ( 58320 117840 ) ( * 118320 ) V2_XR
    NEW M2 ( 57840 113040 ) ( * 117840 )
    NEW M2 ( 57840 117840 ) ( 58320 * )
    NEW M3 ( 57840 113040 ) ( 61200 * ) V2_2CUT_W
    NEW M2 ( 61200 112560 ) ( * 113040 )
    NEW M3 ( 57840 113040 ) V2_2CUT_E
    NEW M2 ( 61200 112560 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/FE_PHN379_n49
  ( spi_MasterMode_u/read_fifo/FE_PHC379_n49 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[6\] D )
  + ROUTED M1 ( 72720 49200 0 ) ( 73680 * ) V1_2CUT_W
    NEW M2 ( 73680 49200 ) ( * 53520 )
    NEW M2 ( 72720 53520 ) ( 73680 * )
    NEW M2 ( 72720 53520 ) ( * 58800 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/FE_PHN378_n41
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[6\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC378_n41 Z )
  + ROUTED M2 ( 79440 73200 ) ( * 74640 ) V1_2CUT_N
    NEW M3 ( 79440 73200 ) ( 81360 * ) V2_2CUT_S
    NEW M2 ( 81360 69840 ) ( * 73200 )
    NEW M3 ( 78480 69840 ) ( 81360 * ) V2_2CUT_N
    NEW M2 ( 78480 66000 ) ( * 69840 ) V2_2CUT_S
    NEW M2 ( 78480 66000 ) ( 78960 * )
    NEW M2 ( 78960 65520 ) ( * 66000 )
    NEW M3 ( 79440 73200 ) V2_2CUT_N
    NEW M2 ( 78960 65520 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN377_n64
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[5\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC377_n64 Z )
  + ROUTED M2 ( 64080 79965 ) ( * 80400 )
    NEW M2 ( 64080 80400 ) ( 64560 * )
    NEW M2 ( 64560 80400 ) ( * 84240 ) V2_2CUT_S
    NEW M3 ( 64560 84240 ) ( 65430 * ) TV1_2CUT_S
    NEW TM1 ( 65430 84240 ) ( * 88080 ) TV1_2CUT_W
    NEW M3 ( 65430 88080 ) ( 68400 * )
    NEW M3 ( 68400 87600 ) ( * 88080 )
    NEW M3 ( 68400 87600 ) ( 69030 * ) TV1_2CUT_S
    NEW TM1 ( 69030 87600 ) ( * 97680 ) TV1_X
    NEW M3 ( 67920 97680 ) ( 69030 * )
    NEW M2 ( 67920 97680 ) ( * 100560 )
    NEW M2 ( 65520 100560 ) ( 67920 * )
    NEW M2 ( 65520 100560 ) ( * 102480 ) V1_2CUT_E
    NEW M2 ( 64080 79965 ) V1_2CUT_S
    NEW M3 ( 67920 97680 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN376_n60
  ( spi_MasterMode_u/read_fifo/FE_PHC376_n60 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[1\] D )
  + ROUTED M2 ( 55920 118800 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 53040 118800 ) ( 55920 * ) V2_2CUT_W
    NEW M2 ( 53040 111120 ) ( * 118800 ) V2_2CUT_E
    NEW M2 ( 53040 111120 ) ( 53520 * )
    NEW M2 ( 53520 103440 ) ( * 111120 )
    NEW M3 ( 53520 103440 ) ( 59760 * ) V2_2CUT_N
    NEW M2 ( 59760 102480 ) ( * 103440 )
    NEW M2 ( 55920 118800 ) V1_2CUT_N
    NEW M3 ( 53520 103440 ) V2_2CUT_N
    NEW M2 ( 59760 102480 ) V1_X
 ;
- spi_MasterMode_u/FE_PHN375_data_o_1_
  ( spi_MasterMode_u/FE_PHC375_data_o_1_ Z ) ( spi_MasterMode_u/U28 B1 )
  + ROUTED M1 ( 81840 88560 ) ( 82320 * 0 )
    NEW M2 ( 81840 87600 ) ( * 88560 ) V1_X
    NEW M3 ( 81840 87600 ) ( 86160 * ) V2_XR
    NEW M2 ( 86160 86160 ) ( * 87600 )
    NEW M3 ( 81840 87600 ) V2_XR
    NEW M2 ( 86160 86160 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN374_bit_cnt_1_
  ( spi_MasterMode_u/FE_PHC374_bit_cnt_1_ Z ) ( spi_MasterMode_u/U171 A1 )
  ( spi_MasterMode_u/U184 A2 ) ( spi_MasterMode_u/U168 A2 )
  + ROUTED M2 ( 80880 56880 ) ( * 58320 ) V2_2CUT_W
    NEW M3 ( 78480 58320 ) ( 80880 * )
    NEW M2 ( 78480 58320 ) ( * 59280 ) V1_2CUT_S
    NEW M2 ( 85680 55920 ) ( * 56880 ) V2_2CUT_S
    NEW M3 ( 80880 56880 ) ( 85680 * )
    NEW M2 ( 80880 52080 ) ( * 56880 ) V2_2CUT_E
    NEW M2 ( 80880 49200 ) ( * 52080 ) V1_2CUT_N
    NEW M3 ( 77040 49200 ) ( 80880 * ) V2_XR
    NEW M2 ( 77040 48720 ) ( * 49200 ) V2_XR
    NEW M3 ( 78480 58320 ) V2_XR
    NEW M2 ( 85680 55920 ) V1_2CUT_S
    NEW M2 ( 77040 48720 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN373_clk_cnt_0_
  ( spi_MasterMode_u/FE_PHC448_clk_cnt_0_ I )
  ( spi_MasterMode_u/FE_PHC373_clk_cnt_0_ Z )
  + ROUTED M2 ( 135120 42000 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 137520 39600 ) ( 138000 * 0 )
    NEW M2 ( 137520 39600 ) ( * 41520 ) V2_2CUT_E
    NEW M3 ( 137520 41520 ) ( * 42000 )
    NEW M3 ( 135120 42000 ) ( 137520 * )
    NEW M2 ( 137520 39600 ) V1_V
    NEW M3 ( 135120 42000 ) V2_2CUT_W
    NEW M2 ( 135120 42000 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN372_re_ptr_2_
  ( spi_MasterMode_u/write_fifo/FE_PHC372_re_ptr_2_ Z )
  ( spi_MasterMode_u/write_fifo/U78 B2 ) ( spi_MasterMode_u/write_fifo/U13 A2 )
  ( spi_MasterMode_u/write_fifo/U13 B2 ) ( spi_MasterMode_u/write_fifo/U76 A1 )
  + ROUTED M2 ( 119280 115920 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 124080 118320 ) ( 127920 * ) V2_2CUT_W
    NEW M2 ( 127920 115920 ) ( * 118320 )
    NEW M2 ( 122640 118320 ) ( * 119280 ) V1_X
    NEW M3 ( 122640 118320 ) ( 124080 * ) V2_XR
    NEW M2 ( 124080 118320 ) ( * 119760 ) V1_V
    NEW M2 ( 111120 113520 ) ( * 115440 ) V1_2CUT_S
    NEW M1 ( 111120 115440 ) ( 112560 * ) V1_X
    NEW M2 ( 112560 115440 ) ( * 115920 ) V2_XR
    NEW M3 ( 112560 115920 ) ( 119280 * ) V2_XR
    NEW M2 ( 119280 115920 ) ( * 119280 ) V1_2CUT_E
    NEW M1 ( 119280 119280 ) ( 121680 * 0 )
    NEW M1 ( 121680 119280 0 ) ( 122640 * )
    NEW M2 ( 127920 115920 ) V1_X
    NEW M3 ( 122640 118320 ) V2_XR
    NEW M2 ( 111120 113520 ) V1_2CUT_S
    NEW M2 ( 119280 115920 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN371_spi_ext_6_
  ( spi_MasterMode_u/spi_ext_reg\[6\] Q )
  ( spi_MasterMode_u/FE_PHC371_spi_ext_6_ I )
  + ROUTED M2 ( 98640 94800 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 94320 94800 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 94320 94800 ) ( 98640 * ) V2_XR
    NEW M1 ( 94320 94800 ) ( * 95280 )
    NEW M1 ( 94320 95280 ) ( 94800 * )
    NEW M1 ( 94800 95280 ) ( * 95760 0 )
    NEW M2 ( 98640 94800 ) V1_2CUT_N
    NEW M3 ( 94320 94800 ) V2_2CUT_E
    NEW M2 ( 94320 94800 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN370_rfifo_wen
  ( spi_MasterMode_u/FE_PHC463_rfifo_wen I )
  ( spi_MasterMode_u/FE_PHC370_rfifo_wen Z )
  + ROUTED M2 ( 93360 42480 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 87600 42480 ) ( 93360 * ) V2_XR
    NEW M2 ( 87600 42000 ) ( * 42480 ) V2_2CUT_E
    NEW M2 ( 93360 42480 ) V1_2CUT_S
    NEW M2 ( 87600 42000 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN369_mem_2__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC445_mem_2__7_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC369_mem_2__7_ Z )
  + ROUTED M1 ( 63600 85200 0 ) ( 64080 * ) V1_2CUT_S
    NEW M2 ( 64080 81360 ) ( * 85200 )
    NEW M3 ( 62160 81360 ) ( 64080 * ) V2_XR
    NEW M2 ( 62160 75600 ) ( * 81360 ) V2_XR
    NEW M2 ( 62160 75600 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/FE_PHN368_rx_data_0_
  ( spi_SlaveMode_u/U39 A2 ) ( spi_SlaveMode_u/FE_PHC368_rx_data_0_ Z )
  + ROUTED M2 ( 18000 93360 ) ( * 93840 ) V2_XR
    NEW M3 ( 16560 93840 ) ( 18000 * )
    NEW M3 ( 16560 93840 ) ( * 94320 )
    NEW M3 ( 16080 94320 ) ( 16560 * )
    NEW M2 ( 16080 94320 ) ( * 95760 ) V1_2CUT_E
    NEW M2 ( 18000 93360 ) V1_2CUT_S
    NEW M3 ( 16080 94320 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN367_mem_3__7_
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[7\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC367_mem_3__7_ I )
  + ROUTED M2 ( 50640 81360 ) ( * 81840 ) V1_2CUT_N
    NEW M3 ( 50640 81360 ) ( 57360 * ) V2_XR
    NEW M2 ( 57360 81360 ) ( * 81840 ) V1_X
    NEW M1 ( 56880 81840 ) ( 57360 * )
    NEW M1 ( 56880 81840 ) ( * 82320 0 )
    NEW M3 ( 50640 81360 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN366_mem_0__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC366_mem_0__7_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC169_mem_0__7_ I )
  + ROUTED M1 ( 60720 86160 ) ( 61200 * 0 )
    NEW M2 ( 60720 86160 ) ( * 86640 ) V2_2CUT_S
    NEW M3 ( 57330 86640 ) ( 60720 * )
    NEW TM1 ( 57330 86640 ) ( * 90680 ) TV2_2CUT_S
    NEW MTT2 ( 23130 90680 ) ( 57330 * )
    NEW TM1 ( 23130 78960 ) ( * 90680 ) TV2_2CUT_S
    NEW M3 ( 20880 78960 ) ( 23130 * ) TV1_2CUT_N
    NEW M2 ( 20880 76560 ) ( * 78960 ) V2_2CUT_S
    NEW M1 ( 20880 75120 ) ( * 76560 ) V1_2CUT_S
    NEW M1 ( 20880 75120 ) ( 21840 * 0 )
    NEW M2 ( 60720 86160 ) V1_X
    NEW TM1 ( 57330 86640 ) TV1_2CUT_E
 ;
- spi_SlaveMode_u/FE_PHN365_sfr_tx_6_
  ( spi_SlaveMode_u/U49 I1 ) ( spi_SlaveMode_u/FE_PHC365_sfr_tx_6_ Z )
  + ROUTED M2 ( 13200 72720 ) ( * 74640 ) V1_2CUT_N
    NEW M3 ( 13200 72720 ) ( 14640 * ) V2_XR
    NEW M2 ( 14640 72240 ) ( * 72720 )
    NEW M2 ( 14640 72240 ) ( 15120 * ) V1_XR
    NEW M1 ( 15120 72240 ) ( 16080 * 0 )
    NEW M3 ( 13200 72720 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN364_mem_1__1_
  ( spi_MasterMode_u/read_fifo/FE_PHC443_mem_1__1_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC364_mem_1__1_ I )
  + ROUTED M2 ( 30480 108720 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 30480 108720 ) ( 42480 * )
    NEW M3 ( 42480 108720 ) ( * 109200 )
    NEW M3 ( 42480 109200 ) ( 49200 * ) V2_XR
    NEW M2 ( 49200 109200 ) ( * 109680 )
    NEW M2 ( 49200 109680 ) ( 49680 * )
    NEW M2 ( 49680 109680 ) ( * 111120 ) V2_XR
    NEW M3 ( 49680 111120 ) ( 62640 * ) V2_XR
    NEW M2 ( 62640 110160 ) ( * 111120 )
    NEW M2 ( 62640 110160 ) ( 63120 * )
    NEW M2 ( 63120 109200 ) ( * 110160 )
    NEW M2 ( 30480 108720 ) V1_2CUT_N
    NEW M3 ( 30480 108720 ) V2_XR
    NEW M2 ( 63120 109200 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN363_wfifo_ren
  ( spi_MasterMode_u/FE_PHC363_wfifo_ren Z )
  ( spi_MasterMode_u/FE_PHC30_wfifo_ren I )
  + ROUTED M2 ( 133200 52560 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 133200 52560 ) ( 134160 * 0 )
    NEW M3 ( 126000 52560 ) ( 133200 * ) V2_2CUT_W
    NEW M2 ( 126000 49680 ) ( * 52560 ) V2_XR
    NEW M3 ( 119280 49680 ) ( 126000 * ) V2_2CUT_W
    NEW M2 ( 119280 48240 ) ( * 49680 ) V2_XR
    NEW M2 ( 133200 52560 ) V1_2CUT_E
    NEW M2 ( 119280 48240 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN362_clk_cnt_9_
  ( spi_MasterMode_u/FE_PHC414_clk_cnt_9_ I )
  ( spi_MasterMode_u/FE_PHC362_clk_cnt_9_ Z )
  + ROUTED M2 ( 152880 19440 ) ( * 19920 ) V2_2CUT_S
    NEW M3 ( 152880 19920 ) ( 156240 * ) V2_2CUT_W
    NEW M2 ( 156240 19920 ) ( * 25200 ) V1_2CUT_N
    NEW M2 ( 152880 19440 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN361_data_o_3_
  ( spi_MasterMode_u/FE_PHC407_data_o_3_ I )
  ( spi_MasterMode_u/FE_PHC361_data_o_3_ Z )
  + ROUTED M2 ( 91920 82800 ) ( * 83280 ) V2_2CUT_E
    NEW M3 ( 91920 83280 ) ( 97200 * ) V2_XR
    NEW M2 ( 97200 83280 ) ( * 85200 ) V2_2CUT_S
    NEW M3 ( 97200 85200 ) ( 97830 * ) TV1_H
    NEW TM1 ( 97830 82800 ) ( * 85200 )
    NEW TM1 ( 97830 82800 ) ( 99630 * )
    NEW TM1 ( 99630 69360 ) ( * 82800 )
    NEW M3 ( 99630 69360 ) ( 100560 * ) V2_2CUT_W
    NEW M2 ( 100560 68880 ) ( * 69360 )
    NEW M2 ( 91920 82800 ) V1_2CUT_E
    NEW TM1 ( 99630 69360 ) TV1_2CUT_S
    NEW M2 ( 100560 68880 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN360_mem_1__4_
  ( spi_MasterMode_u/write_fifo/U63 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC360_mem_1__4_ Z )
  + ROUTED M2 ( 79440 147600 ) ( * 148560 ) V1_2CUT_N
    NEW M3 ( 79440 147600 ) ( 84240 * ) V2_XR
    NEW M2 ( 84240 147600 ) ( * 148560 ) V2_XR
    NEW M3 ( 84240 148560 ) ( 103920 * ) V2_2CUT_W
    NEW M2 ( 103920 148560 ) ( * 152880 ) V1_2CUT_S
    NEW M3 ( 79440 147600 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN359_mem_0__1_
  ( spi_MasterMode_u/write_fifo/U68 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC359_mem_0__1_ Z )
  + ROUTED M2 ( 170640 156240 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 158160 76080 ) ( * 76560 ) V2_XR
    NEW M3 ( 158160 76560 ) ( 172560 * ) V2_XR
    NEW M2 ( 172560 76560 ) ( * 78000 ) V2_2CUT_S
    NEW M3 ( 172560 78000 ) ( 180240 * ) V2_2CUT_W
    NEW M2 ( 180240 78000 ) ( * 156240 ) V2_2CUT_S
    NEW M3 ( 170640 156240 ) ( 180240 * )
    NEW M2 ( 158160 76080 ) V1_2CUT_S
    NEW M3 ( 170640 156240 ) V2_2CUT_E
    NEW M2 ( 170640 156240 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN358_clk_cnt_12_
  ( spi_MasterMode_u/U39 B2 ) ( spi_MasterMode_u/FE_PHC358_clk_cnt_12_ Z )
  + ROUTED M2 ( 137040 24720 ) ( * 27600 ) V1_2CUT_N
    NEW M3 ( 131280 24720 ) ( 137040 * ) V2_2CUT_N
    NEW M2 ( 131280 24720 ) ( * 25680 ) V1_2CUT_N
    NEW M3 ( 131280 24720 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN357_data_o_6_
  ( spi_MasterMode_u/U12 B1 ) ( spi_MasterMode_u/FE_PHC357_data_o_6_ Z )
  + ROUTED M1 ( 99600 79440 ) ( 100080 * 0 )
    NEW M2 ( 99600 77520 ) ( * 79440 ) V1_X
    NEW M3 ( 93840 77520 ) ( 99600 * ) V2_XR
    NEW M2 ( 93840 75120 ) ( * 77520 ) V2_XR
    NEW M2 ( 93360 75120 ) ( 93840 * )
    NEW M2 ( 93360 75120 ) V1_H
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN356_mem_3__4_
  ( spi_MasterMode_u/read_fifo/FE_PHC450_mem_3__4_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC356_mem_3__4_ Z )
  + ROUTED M2 ( 14640 166800 ) ( * 167280 ) V2_2CUT_S
    NEW M3 ( 14640 167280 ) ( 52080 * ) V2_2CUT_W
    NEW M2 ( 52080 165360 ) ( * 167280 )
    NEW M2 ( 52080 165360 ) ( 52560 * )
    NEW M2 ( 52560 162960 ) ( * 165360 )
    NEW M2 ( 14640 166800 ) V1_2CUT_S
    NEW M2 ( 52560 162960 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN355_data_buf_3_
  ( spi_MasterMode_u/data_buf_reg\[3\] Q )
  ( spi_MasterMode_u/FE_PHC355_data_buf_3_ I )
  + ROUTED M3 ( 77040 92400 ) RECT ( -270 -120 120 120 )
    NEW M3 ( 78930 121680 ) RECT ( -360 -120 120 120 )
    NEW M2 ( 89040 145680 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 89040 145680 ) ( 90000 * ) V2_XR
    NEW M2 ( 90000 145680 ) ( * 146640 ) V2_XR
    NEW M3 ( 78000 146640 ) ( 90000 * )
    NEW M2 ( 78000 140400 ) ( * 146640 ) V2_2CUT_E
    NEW M2 ( 77520 138480 ) ( * 140400 )
    NEW M2 ( 77520 140400 ) ( 78000 * )
    NEW M2 ( 77520 138480 ) ( 78000 * )
    NEW M2 ( 78000 134160 ) ( * 138480 )
    NEW M3 ( 78000 134160 ) ( 79440 * ) V2_2CUT_W
    NEW M2 ( 79440 133200 ) ( * 134160 )
    NEW M2 ( 79440 133200 ) ( 80880 * )
    NEW M2 ( 80880 127440 ) ( * 133200 )
    NEW M2 ( 78960 127440 ) ( 80880 * )
    NEW M2 ( 78960 121680 ) ( * 127440 )
    NEW M3 ( 78930 121680 ) ( 78960 * ) V2_2CUT_N
    NEW TM1 ( 78930 111600 ) ( * 121680 ) TV1_X
    NEW TM1 ( 78030 108720 ) ( * 111600 )
    NEW TM1 ( 78030 111600 ) ( 78930 * )
    NEW TM1 ( 78030 108720 ) ( 78930 * )
    NEW TM1 ( 78930 107760 ) ( * 108720 )
    NEW TM1 ( 78930 107760 ) ( 79830 * )
    NEW TM1 ( 79830 105840 ) ( * 107760 )
    NEW M3 ( 77520 105840 ) ( 79830 * ) TV1_X
    NEW M2 ( 77520 99120 ) ( * 105840 ) V2_2CUT_E
    NEW M2 ( 77040 92400 ) ( * 99120 )
    NEW M2 ( 77040 99120 ) ( 77520 * )
    NEW M3 ( 77040 92400 ) ( 77130 * ) TV1_2CUT_S
    NEW TM1 ( 77130 80280 ) ( * 92400 )
    NEW MTT2 ( 77130 80280 ) ( 88830 * ) TV2_2CUT_W
    NEW TM1 ( 88830 78000 ) ( * 80280 )
    NEW M3 ( 88830 78000 ) ( 90480 * )
    NEW M3 ( 90480 78000 ) ( * 78480 )
    NEW M3 ( 90480 78480 ) ( 91440 * )
    NEW M3 ( 91440 78480 ) ( * 78960 )
    NEW M3 ( 91440 78960 ) ( 93840 * ) V2_2CUT_E
    NEW M2 ( 93840 78960 ) ( * 79920 )
    NEW M2 ( 93840 79920 ) ( 95760 * )
    NEW M2 ( 95760 76080 ) ( * 79920 )
    NEW M3 ( 94800 76080 ) ( 95760 * ) V2_2CUT_N
    NEW M2 ( 94800 75600 ) ( * 76080 ) V2_XR
    NEW M1 ( 94800 75600 ) ( 95760 * 0 )
    NEW M2 ( 89040 145680 ) V1_2CUT_N
    NEW M3 ( 89040 145680 ) V2_XR
    NEW M3 ( 78000 134160 ) V2_XR
    NEW M3 ( 77040 92400 ) V2_2CUT_N
    NEW MTT2 ( 77130 80280 ) TV2_2CUT_E
    NEW TM1 ( 88830 78000 ) TV1_2CUT_W
    NEW M2 ( 94800 75600 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN354_sfr_tx_4_
  ( spi_SlaveMode_u/U47 I1 ) ( spi_SlaveMode_u/FE_PHC354_sfr_tx_4_ Z )
  + ROUTED M2 ( 25680 49680 ) ( * 51600 ) V1_2CUT_N
    NEW M3 ( 20400 49680 ) ( 25680 * ) V2_XR
    NEW M2 ( 20400 48720 ) ( * 49680 ) V2_2CUT_E
    NEW M2 ( 20400 48720 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN353_mem_2__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC353_mem_2__3_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC176_mem_2__3_ I )
  + ROUTED M3 ( 135600 169200 ) RECT ( -330 -120 120 120 )
    NEW TM1 ( 142830 151440 ) RECT ( -270 -600 270 2240 )
    NEW M2 ( 143280 150000 ) ( * 151440 ) V2_XR
    NEW M3 ( 142830 151440 ) ( 143280 * )
    NEW TM1 ( 142830 151440 ) ( * 153080 ) TV2_2CUT_S
    NEW MTT2 ( 135630 153080 ) ( 142830 * )
    NEW TM1 ( 135630 153080 ) ( * 169200 ) TV1_X
    NEW M3 ( 135600 169200 ) ( 135630 * )
    NEW M2 ( 135600 169200 ) ( * 174960 ) V1_2CUT_W
    NEW M1 ( 49680 174960 ) ( 135600 * )
    NEW M2 ( 49680 153360 ) ( * 174960 ) V1_2CUT_E
    NEW M3 ( 42480 153360 ) ( 49680 * ) V2_2CUT_W
    NEW M2 ( 42480 146640 ) ( * 153360 ) V2_2CUT_E
    NEW M1 ( 42480 146640 ) ( 43440 * 0 )
    NEW M2 ( 143280 150000 ) V1_2CUT_S
    NEW TM1 ( 142830 151440 ) TV1_X
    NEW MTT2 ( 135630 153080 ) TV2_2CUT_N
    NEW M3 ( 135600 169200 ) V2_2CUT_E
    NEW M2 ( 42480 146640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN352_mem_3__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC437_mem_3__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC352_mem_3__1_ Z )
  + ROUTED M2 ( 99120 153840 ) ( * 155280 ) V2_XR
    NEW M3 ( 96720 155280 ) ( 99120 * )
    NEW M2 ( 96720 155280 ) ( * 158640 ) V2_2CUT_W
    NEW M3 ( 76230 158640 ) ( 96720 * )
    NEW TM1 ( 76230 158280 ) ( * 158640 ) TV1_2CUT_E
    NEW MTT2 ( 74430 158280 ) ( 76230 * ) TV2_2CUT_N
    NEW TM1 ( 74430 149040 ) ( * 158280 ) TV2_2CUT_S
    NEW M3 ( 72720 149040 ) ( 74430 * ) TV1_2CUT_W
    NEW M2 ( 72720 146640 ) ( * 149040 ) V2_2CUT_S
    NEW M1 ( 72240 146640 ) ( 72720 * ) V1_X
    NEW M1 ( 72240 146160 0 ) ( * 146640 )
    NEW M2 ( 99120 153840 ) V1_X
    NEW M3 ( 96720 155280 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN351_mem_0__4_
  ( spi_MasterMode_u/write_fifo/U71 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC351_mem_0__4_ Z )
  + ROUTED M2 ( 113040 146640 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 113040 146640 ) ( 113520 * 0 )
    NEW M3 ( 109680 146640 ) ( 113040 * ) V2_XR
    NEW M2 ( 109680 146160 ) ( * 146640 ) V2_2CUT_E
    NEW M2 ( 113040 146640 ) V1_V
    NEW M2 ( 109680 146160 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN350_mem_0__5_
  ( spi_MasterMode_u/write_fifo/U72 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC350_mem_0__5_ Z )
  + ROUTED TM1 ( 110430 137480 ) RECT ( -220 -633 220 220 )
    NEW M1 ( 100080 142320 0 ) ( 101040 * ) V1_2CUT_N
    NEW M2 ( 101040 137520 ) ( * 142320 )
    NEW M3 ( 101040 137520 ) ( 110430 * ) TV1_2CUT_S
    NEW TM1 ( 110430 137480 ) ( * 137520 )
    NEW MTT2 ( 110430 137480 ) ( 168030 * )
    NEW MTT2 ( 168030 137480 ) ( * 142680 ) TV2_2CUT_S
    NEW TM1 ( 168030 142680 ) ( * 144720 ) TV1_2CUT_N
    NEW M3 ( 168030 144720 ) ( 169680 * ) V2_2CUT_W
    NEW M2 ( 169680 144720 ) ( * 146160 ) V1_2CUT_S
    NEW M3 ( 101040 137520 ) V2_2CUT_E
    NEW MTT2 ( 110430 137480 ) TV2_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN349_rx_data_2_
  ( spi_SlaveMode_u/FE_PHC453_rx_data_2_ I )
  ( spi_SlaveMode_u/FE_PHC349_rx_data_2_ Z )
  + ROUTED M2 ( 20880 113040 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 22800 113040 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 20880 113040 ) ( 22800 * ) V2_XR
    NEW M1 ( 22320 113040 ) ( 22800 * ) V1_X
    NEW M1 ( 22320 112713 0 ) ( * 113040 )
    NEW M2 ( 20880 113040 ) V1_2CUT_W
    NEW M3 ( 20880 113040 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN348_mem_2__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC348_mem_2__7_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC95_mem_2__7_ I )
  + ROUTED M2 ( 126000 114000 ) ( * 114960 ) V1_2CUT_W
    NEW M3 ( 126000 114000 ) ( 129840 * )
    NEW M3 ( 129840 114000 ) ( * 114480 )
    NEW M3 ( 129840 114480 ) ( 142320 * )
    NEW M3 ( 142320 113520 ) ( * 114480 )
    NEW M3 ( 142320 113520 ) ( 157680 * ) V2_XR
    NEW M2 ( 157680 112560 ) ( * 113520 )
    NEW M3 ( 126000 114000 ) V2_2CUT_E
    NEW M2 ( 157680 112560 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN347_ssn
  ( spi_MasterMode_u/U133 B ) ( spi_MasterMode_u/FE_PHC347_ssn Z )
  + ROUTED M2 ( 127440 47760 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 124560 47760 ) ( 127440 * ) V2_XR
    NEW M2 ( 124560 47760 ) ( * 48720 ) V1_2CUT_S
    NEW M2 ( 127440 47760 ) V1_2CUT_N
    NEW M3 ( 124560 47760 ) V2_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN346_mem_1__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC452_mem_1__5_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC346_mem_1__5_ Z )
  + ROUTED M2 ( 121680 151920 ) ( * 152400 ) V1_2CUT_N
    NEW M3 ( 119430 151920 ) ( 121680 * ) V2_2CUT_W
    NEW TM1 ( 119430 142680 ) ( * 151920 ) TV1_2CUT_E
    NEW MTT2 ( 108630 142680 ) ( 119430 * ) TV2_2CUT_W
    NEW TM1 ( 108630 119760 ) ( * 142680 ) TV2_2CUT_E
    NEW M3 ( 101040 119760 ) ( 108630 * ) TV1_2CUT_N
    NEW M2 ( 101040 118800 ) ( * 119760 ) V2_2CUT_S
    NEW M3 ( 90000 118800 ) ( 101040 * ) V2_XR
    NEW M2 ( 90000 118320 ) ( * 118800 ) V2_2CUT_E
    NEW M2 ( 89520 116880 ) ( * 118320 )
    NEW M2 ( 89520 118320 ) ( 90000 * )
    NEW M2 ( 89520 116880 ) ( 90480 * )
    NEW M2 ( 90480 115920 ) ( * 116880 )
    NEW M2 ( 90480 115920 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN345_mem_1__6_
  ( spi_MasterMode_u/write_fifo/FE_PHC418_mem_1__6_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC345_mem_1__6_ Z )
  + ROUTED M2 ( 164400 89520 ) ( * 90000 )
    NEW M2 ( 164400 90000 ) ( 164880 * )
    NEW M2 ( 164880 90000 ) ( * 98640 ) V2_2CUT_S
    NEW M3 ( 164880 98640 ) ( 180630 * ) TV1_2CUT_N
    NEW TM1 ( 180630 98640 ) ( * 130320 ) TV1_2CUT_S
    NEW M3 ( 174480 130320 ) ( 180630 * )
    NEW M2 ( 174480 130320 ) ( * 142800 ) V1_2CUT_S
    NEW M2 ( 164400 89520 ) V1_2CUT_S
    NEW M3 ( 174480 130320 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN344_sfr_tx_0_
  ( spi_SlaveMode_u/FE_PHC447_sfr_tx_0_ I )
  ( spi_SlaveMode_u/FE_PHC344_sfr_tx_0_ Z )
  + ROUTED M2 ( 18000 16560 ) ( * 18000 ) V1_2CUT_N
    NEW M3 ( 11760 16560 ) ( 18000 * ) V2_2CUT_W
    NEW M2 ( 11760 15120 ) ( * 16560 ) V2_2CUT_E
    NEW M2 ( 11760 15120 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- FE_PHN343_spi_con_4_
  ( U8 I1 ) ( FE_PHC343_spi_con_4_ Z )
  + ROUTED M1 ( 112560 81840 ) ( 113040 * 0 )
    NEW M2 ( 112560 81840 ) ( * 83760 ) V2_XR
    NEW M3 ( 112560 83760 ) ( 120720 * ) V2_2CUT_N
    NEW M2 ( 120720 82320 ) ( * 83760 )
    NEW M2 ( 112560 81840 ) V1_X
    NEW M2 ( 120720 82320 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN342_mem_0__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC426_mem_0__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC342_mem_0__7_ Z )
  + ROUTED M1 ( 170640 95280 ) ( 171120 * 0 )
    NEW M2 ( 170640 95280 ) ( * 97200 ) V2_XR
    NEW M3 ( 148080 97200 ) ( 170640 * )
    NEW M2 ( 148080 97200 ) ( * 105360 ) V2_XR
    NEW M3 ( 142320 105360 ) ( 148080 * )
    NEW M3 ( 142320 105360 ) ( * 105840 )
    NEW M3 ( 131280 105840 ) ( 142320 * )
    NEW M2 ( 131280 105840 ) ( * 109680 ) V2_2CUT_W
    NEW M3 ( 126000 109680 ) ( 131280 * )
    NEW M3 ( 126000 109680 ) ( * 110160 )
    NEW M3 ( 119280 110160 ) ( 126000 * )
    NEW M2 ( 119280 107760 ) ( * 110160 ) V2_XR
    NEW M3 ( 112080 107760 ) ( 119280 * ) V2_2CUT_W
    NEW M2 ( 112080 107760 ) ( * 109680 ) V2_XR
    NEW M3 ( 107760 109680 ) ( 112080 * )
    NEW M2 ( 107760 109680 ) ( * 112560 ) V1_2CUT_N
    NEW M2 ( 170640 95280 ) V1_X
    NEW M3 ( 148080 97200 ) V2_2CUT_N
    NEW M3 ( 131280 105840 ) V2_2CUT_E
    NEW M3 ( 112080 107760 ) V2_XR
    NEW M3 ( 107760 109680 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN341_mem_2__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC419_mem_2__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC341_mem_2__2_ Z )
  + ROUTED M2 ( 159120 153840 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 159120 153840 ) ( 174480 * ) V2_2CUT_S
    NEW M2 ( 174480 146160 ) ( * 153840 )
    NEW M2 ( 159120 153840 ) V1_2CUT_W
    NEW M3 ( 159120 153840 ) V2_2CUT_E
    NEW M2 ( 174480 146160 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN340_n133
  ( spi_MasterMode_u/U173 A2 ) ( spi_MasterMode_u/FE_PHC340_n133 Z )
  + ROUTED M1 ( 90000 55440 0 ) ( 90960 * 0 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN339_clk_cnt_6_
  ( spi_MasterMode_u/FE_PHC417_clk_cnt_6_ I )
  ( spi_MasterMode_u/FE_PHC339_clk_cnt_6_ Z )
  + ROUTED M2 ( 170640 33840 ) ( * 38160 ) V1_X
    NEW M3 ( 169200 33840 ) ( 170640 * ) V2_2CUT_W
    NEW M2 ( 169200 28560 ) ( * 33840 ) V2_2CUT_S
    NEW M2 ( 169200 28560 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN338_mem_2__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC432_mem_2__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC338_mem_2__4_ Z )
  + ROUTED M2 ( 100080 160080 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 99600 160080 0 ) ( 100080 * ) V1_2CUT_W
    NEW M3 ( 100080 160080 ) ( 104880 * ) V2_XR
    NEW M2 ( 104880 158160 ) ( * 160080 )
    NEW M2 ( 104880 158160 ) ( 105840 * )
    NEW M2 ( 105840 152880 ) ( * 158160 )
    NEW M2 ( 105840 152880 ) ( 106800 * ) V1_2CUT_N
    NEW M3 ( 100080 160080 ) V2_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN337_trans_cnt_0_
  ( spi_MasterMode_u/trans_cnt_reg\[0\] Q )
  ( spi_MasterMode_u/FE_PHC337_trans_cnt_0_ I )
  + ROUTED M2 ( 108240 92880 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 129840 83760 ) ( * 84960 ) V1_2CUT_S
    NEW M3 ( 122160 83760 ) ( 129840 * ) V2_XR
    NEW M3 ( 122160 83760 ) ( * 84720 )
    NEW M3 ( 116880 84720 ) ( 122160 * )
    NEW M2 ( 116880 84720 ) ( * 90000 ) V2_XR
    NEW M3 ( 111600 90000 ) ( 116880 * )
    NEW M2 ( 111600 90000 ) ( * 92880 ) V2_XR
    NEW M3 ( 108240 92880 ) ( 111600 * )
    NEW M3 ( 116880 84720 ) V2_XR
    NEW M3 ( 111600 90000 ) V2_XR
    NEW M3 ( 108240 92880 ) V2_XR
    NEW M2 ( 108240 92880 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN336_mem_0__4_
  ( spi_MasterMode_u/read_fifo/FE_PHC438_mem_0__4_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC336_mem_0__4_ Z )
  + ROUTED M2 ( 73200 163440 ) ( * 163920 ) V2_XR
    NEW M3 ( 54960 163920 ) ( 73200 * )
    NEW M3 ( 54960 163440 ) ( * 163920 )
    NEW M3 ( 12720 163440 ) ( 54960 * )
    NEW M2 ( 12720 155760 ) ( * 163440 ) V2_2CUT_S
    NEW M2 ( 73200 163440 ) V1_2CUT_S
    NEW M2 ( 12720 155760 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN335_mem_1__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC433_mem_1__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC335_mem_1__7_ Z )
  + ROUTED M1 ( 115920 129360 0 ) ( 117360 * ) V1_2CUT_N
    NEW M2 ( 117360 129360 ) ( * 134640 )
    NEW M2 ( 117360 134640 ) ( 117840 * )
    NEW M2 ( 117840 134640 ) ( * 143280 ) V2_2CUT_S
    NEW M3 ( 105360 143280 ) ( 117840 * )
    NEW M2 ( 105360 143280 ) ( * 146640 ) V1_X
    NEW M1 ( 104880 146640 ) ( 105360 * )
    NEW M1 ( 104880 146160 0 ) ( * 146640 )
    NEW M3 ( 105360 143280 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN334_mem_3__2_
  ( spi_MasterMode_u/read_fifo/U45 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC334_mem_3__2_ Z )
  + ROUTED M2 ( 71280 76080 ) ( 72240 * )
    NEW M2 ( 72240 76080 ) ( * 76560 ) V2_2CUT_S
    NEW M3 ( 72240 76560 ) ( 74160 * ) V2_2CUT_S
    NEW M2 ( 74160 75600 ) ( * 76560 )
    NEW M1 ( 73200 75600 0 ) ( 74160 * ) V1_2CUT_N
    NEW M2 ( 71280 76080 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN333_mem_2__0_
  ( spi_MasterMode_u/write_fifo/U51 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC333_mem_2__0_ Z )
  + ROUTED M2 ( 121680 129840 ) ( * 130800 ) V2_XR
    NEW M3 ( 121680 130800 ) ( 126960 * ) V2_XR
    NEW M2 ( 126960 130800 ) ( * 132720 ) V1_2CUT_S
    NEW M2 ( 121680 129840 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN332_n89
  ( spi_MasterMode_u/U122 B2 ) ( spi_MasterMode_u/FE_PHC332_n89 Z )
  + ROUTED M1 ( 115440 65520 0 ) ( 116400 * 0 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN331_mem_1__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC406_mem_1__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC331_mem_1__2_ Z )
  + ROUTED M2 ( 146160 150000 ) ( * 151920 ) V2_2CUT_E
    NEW M3 ( 146160 151920 ) ( 149520 * ) V2_XR
    NEW M2 ( 149520 151920 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 146160 150000 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN330_sfr_tx_5_
  ( spi_SlaveMode_u/U48 I1 ) ( spi_SlaveMode_u/FE_PHC330_sfr_tx_5_ Z )
  + ROUTED M2 ( 24240 56400 ) ( * 58320 ) V1_X
    NEW M3 ( 18000 56400 ) ( 24240 * ) V2_2CUT_N
    NEW M2 ( 18000 55440 ) ( * 56400 ) V2_XR
    NEW M2 ( 18000 55440 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN329_mem_1__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC410_mem_1__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC329_mem_1__0_ Z )
  + ROUTED M2 ( 127440 148560 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 127440 149040 ) ( 128880 * 0 )
    NEW M1 ( 127440 148560 ) ( * 149040 )
    NEW M3 ( 113040 148560 ) ( 127440 * ) V2_XR
    NEW M2 ( 113040 148560 ) ( * 153840 ) V1_2CUT_S
    NEW M1 ( 113040 153360 ) ( * 153840 )
    NEW M1 ( 113040 153360 ) ( 113520 * )
    NEW M1 ( 113520 153040 0 ) ( * 153360 )
    NEW M2 ( 127440 148560 ) V1_2CUT_N
    NEW M3 ( 113040 148560 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN328_mem_1__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC411_mem_1__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC328_mem_1__1_ Z )
  + ROUTED M1 ( 174000 155760 ) ( 174480 * 0 )
    NEW M2 ( 174000 152880 ) ( * 155760 ) V1_X
    NEW M2 ( 174000 152880 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN327_mem_0__6_
  ( spi_MasterMode_u/write_fifo/U73 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC327_mem_0__6_ Z )
  + ROUTED M2 ( 171600 106800 ) ( * 108240 ) V2_2CUT_W
    NEW M3 ( 168240 108240 ) ( 171600 * )
    NEW M2 ( 168240 108240 ) ( * 113040 ) V2_XR
    NEW M3 ( 163920 113040 ) ( 168240 * )
    NEW M2 ( 163920 112560 ) ( * 113040 ) V2_XR
    NEW M2 ( 171600 106800 ) V1_2CUT_E
    NEW M3 ( 168240 108240 ) V2_2CUT_E
    NEW M2 ( 163920 112560 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN326_mem_1__0_
  ( spi_MasterMode_u/read_fifo/FE_PHC326_mem_1__0_ Z )
  ( spi_MasterMode_u/read_fifo/U59 A2 )
  + ROUTED M2 ( 25200 1200 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 65430 159600 ) RECT ( -350 -120 120 120 )
    NEW M1 ( 113040 15120 ) ( 114000 * 0 )
    NEW M2 ( 113040 1200 ) ( * 15120 ) V1_X
    NEW M1 ( 25200 1200 ) ( 113040 * ) V1_2CUT_W
    NEW M3 ( 24930 1200 ) ( 25200 * ) V2_2CUT_W
    NEW TM1 ( 24930 1200 ) ( * 79440 ) TV1_2CUT_S
    NEW M3 ( 24930 79440 ) ( 25680 * ) V2_2CUT_N
    NEW M2 ( 25680 79440 ) ( * 82320 ) V2_2CUT_S
    NEW M3 ( 24930 82320 ) ( 25680 * )
    NEW TM1 ( 24930 82320 ) ( * 141360 )
    NEW TM1 ( 24030 141360 ) ( 24930 * )
    NEW TM1 ( 24030 141360 ) ( * 163480 ) TV2_2CUT_E
    NEW MTT2 ( 24030 163480 ) ( 65430 * ) TV2_2CUT_W
    NEW TM1 ( 65430 159600 ) ( * 163480 )
    NEW M3 ( 65430 159600 ) ( 65520 * ) V2_2CUT_S
    NEW M2 ( 65520 146160 ) ( * 159600 )
    NEW M2 ( 65520 146160 ) ( 67440 * ) V1_2CUT_S
    NEW M2 ( 25200 1200 ) V1_2CUT_E
    NEW TM1 ( 24930 1200 ) TV1_2CUT_E
    NEW TM1 ( 24930 82320 ) TV1_2CUT_S
    NEW TM1 ( 65430 159600 ) TV1_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN325_n65
  ( spi_MasterMode_u/FE_PHC435_n65 I ) ( spi_MasterMode_u/FE_PHC325_n65 Z )
  + ROUTED M1 ( 123600 59280 ) ( 124080 * 0 )
    NEW M2 ( 123600 58320 ) ( * 59280 ) V1_2CUT_N
    NEW M3 ( 120720 58320 ) ( 123600 * ) V2_2CUT_W
    NEW M2 ( 120720 58320 ) ( * 58800 ) V1_2CUT_N
    NEW M3 ( 120720 58320 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN324_mem_3__0_
  ( spi_MasterMode_u/read_fifo/U43 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC324_mem_3__0_ Z )
  + ROUTED M1 ( 90000 155280 ) ( 90480 * 0 )
    NEW M2 ( 90000 154800 ) ( * 155280 ) V1_2CUT_N
    NEW M3 ( 57360 154800 ) ( 90000 * ) V2_2CUT_W
    NEW M2 ( 57360 154800 ) ( * 161040 )
    NEW M2 ( 56880 161040 ) ( 57360 * )
    NEW M2 ( 56880 161040 ) ( * 162960 ) V1_2CUT_E
    NEW M3 ( 57360 154800 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN323_mem_0__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC420_mem_0__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC323_mem_0__0_ Z )
  + ROUTED M1 ( 167760 128880 ) ( 168240 * 0 )
    NEW M2 ( 167760 128880 ) ( * 130320 ) V2_2CUT_S
    NEW M3 ( 166320 130320 ) ( 167760 * )
    NEW M2 ( 166320 130320 ) ( * 132720 )
    NEW M2 ( 165840 132720 ) ( 166320 * )
    NEW M2 ( 165840 132720 ) ( * 133680 )
    NEW M2 ( 165840 133680 ) ( 166320 * )
    NEW M2 ( 166320 133680 ) ( * 140400 )
    NEW M2 ( 165840 140400 ) ( 166320 * )
    NEW M2 ( 165840 140400 ) ( * 156240 ) V1_2CUT_S
    NEW M2 ( 167760 128880 ) V1_X
    NEW M3 ( 166320 130320 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN322_mem_3__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC415_mem_3__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC322_mem_3__0_ Z )
  + ROUTED M2 ( 114960 119280 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 124080 127440 ) ( * 128400 ) V1_2CUT_W
    NEW M3 ( 116400 127440 ) ( 124080 * ) V2_2CUT_W
    NEW M2 ( 116400 119280 ) ( * 127440 ) V2_2CUT_E
    NEW M3 ( 114960 119280 ) ( 116400 * ) V2_2CUT_E
    NEW M3 ( 114960 119280 ) V2_XR
    NEW M2 ( 114960 119280 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN321_mem_0__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC425_mem_0__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC321_mem_0__2_ Z )
  + ROUTED M1 ( 149520 146640 ) ( 150960 * 0 )
    NEW M1 ( 149520 146640 ) ( * 147120 ) V1_2CUT_S
    NEW M2 ( 149520 147120 ) ( * 147600 )
    NEW M2 ( 149040 147600 ) ( 149520 * )
    NEW M2 ( 149040 147600 ) ( * 153840 )
    NEW M2 ( 149040 153840 ) ( 150000 * )
    NEW M2 ( 150000 153840 ) ( * 156240 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN320_mem_2__1_
  ( spi_MasterMode_u/read_fifo/FE_PHC427_mem_2__1_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC320_mem_2__1_ Z )
  + ROUTED M2 ( 28560 97200 ) ( * 98640 ) V1_2CUT_N
    NEW M3 ( 28560 97200 ) ( 30000 * ) V2_XR
    NEW M2 ( 30000 95760 ) ( * 97200 )
    NEW M3 ( 28560 97200 ) V2_XR
    NEW M2 ( 30000 95760 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN319_mem_0__0_
  ( spi_MasterMode_u/read_fifo/U67 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC319_mem_0__0_ Z )
  + ROUTED M2 ( 65040 163440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 65040 163440 ) ( 67440 * ) V2_XR
    NEW M2 ( 67440 162960 ) ( * 163440 )
    NEW M2 ( 65040 163440 ) V1_2CUT_E
    NEW M3 ( 65040 163440 ) V2_2CUT_E
    NEW M2 ( 67440 162960 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN318_mem_2__0_
  ( spi_MasterMode_u/read_fifo/U51 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC318_mem_2__0_ Z )
  + ROUTED M1 ( 14160 21840 ) ( 15120 * 0 )
    NEW M2 ( 14160 21840 ) ( * 27600 ) V2_2CUT_W
    NEW M3 ( 13680 27600 ) ( 14160 * )
    NEW M3 ( 13680 27600 ) ( * 28560 )
    NEW M3 ( 13200 28560 ) ( 13680 * )
    NEW M2 ( 13200 28560 ) ( * 39600 )
    NEW M2 ( 12720 39600 ) ( 13200 * )
    NEW M2 ( 12720 39600 ) ( * 88560 )
    NEW M2 ( 12720 88560 ) ( 14640 * )
    NEW M2 ( 14640 88560 ) ( * 101040 ) V2_2CUT_E
    NEW M3 ( 14640 101040 ) ( 15600 * )
    NEW M3 ( 15600 101040 ) ( * 103920 )
    NEW M3 ( 15600 103920 ) ( 16830 * ) TV1_2CUT_W
    NEW TM1 ( 16830 103920 ) ( * 111480 ) TV2_2CUT_N
    NEW MTT2 ( 16830 111480 ) ( * 127080 )
    NEW MTT2 ( 16830 127080 ) ( 35730 * ) TV2_2CUT_N
    NEW TM1 ( 35730 127080 ) ( * 137520 )
    NEW TM1 ( 35730 137520 ) ( 37530 * ) TV1_2CUT_E
    NEW M3 ( 36720 137520 ) ( 37530 * )
    NEW M2 ( 36720 137520 ) ( * 151920 ) V2_XR
    NEW M3 ( 36720 151920 ) ( 58320 * ) V2_2CUT_W
    NEW M2 ( 58320 146160 ) ( * 151920 )
    NEW M2 ( 14160 21840 ) V1_2CUT_E
    NEW M3 ( 13200 28560 ) V2_2CUT_N
    NEW M3 ( 36720 137520 ) V2_2CUT_N
    NEW M2 ( 58320 146160 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN317_spi_ext_7_
  ( spi_MasterMode_u/spi_ext_reg\[7\] Q )
  ( spi_MasterMode_u/FE_PHC317_spi_ext_7_ I )
  + ROUTED M2 ( 142320 102960 ) ( * 103440 ) V2_XR
    NEW M3 ( 139440 103440 ) ( 142320 * )
    NEW M2 ( 139440 103440 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 142320 102960 ) V1_2CUT_S
    NEW M3 ( 139440 103440 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN316_data_buf_0_
  ( spi_MasterMode_u/U140 C2 ) ( spi_MasterMode_u/FE_PHC316_data_buf_0_ Z )
  + ROUTED M2 ( 84240 150000 ) ( * 152400 ) V1_2CUT_N
    NEW M3 ( 81360 150000 ) ( 84240 * ) V2_XR
    NEW M2 ( 81360 149520 ) ( * 150000 ) V2_XR
    NEW M2 ( 81360 149520 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN315_n93
  ( spi_MasterMode_u/write_fifo/FE_PHC404_n93 I )
  ( spi_MasterMode_u/write_fifo/FE_PHC315_n93 Z )
  + ROUTED M3 ( 93330 134160 ) RECT ( -360 -120 120 120 )
    NEW M1 ( 100560 15120 0 ) ( 101520 * ) V1_2CUT_W
    NEW M2 ( 101520 8880 ) ( * 15120 )
    NEW M3 ( 16830 8880 ) ( 101520 * ) V2_2CUT_W
    NEW TM1 ( 16830 8880 ) ( * 101080 ) TV2_2CUT_S
    NEW MTT2 ( 16830 101080 ) ( 23130 * ) TV2_2CUT_N
    NEW TM1 ( 23130 101080 ) ( * 137480 ) TV2_2CUT_S
    NEW MTT2 ( 23130 137480 ) ( 93330 * ) TV2_2CUT_S
    NEW TM1 ( 93330 134160 ) ( * 137480 )
    NEW M3 ( 93330 134160 ) ( 93360 * ) V2_2CUT_S
    NEW M2 ( 93360 130320 ) ( * 134160 )
    NEW M3 ( 93360 130320 ) ( 96240 * ) V2_XR
    NEW M2 ( 96240 129360 ) ( * 130320 )
    NEW TM1 ( 16830 8880 ) TV1_2CUT_E
    NEW TM1 ( 93330 134160 ) TV1_2CUT_N
    NEW M3 ( 93360 130320 ) V2_XR
    NEW M2 ( 96240 129360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN314_mem_0__3_
  ( spi_MasterMode_u/write_fifo/U70 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC314_mem_0__3_ Z )
  + ROUTED M3 ( 135600 120240 ) RECT ( -330 -120 120 120 )
    NEW M1 ( 94320 92400 0 ) ( 95280 * ) V1_2CUT_N
    NEW M2 ( 95280 90960 ) ( * 92400 )
    NEW M3 ( 95280 90960 ) ( 97830 * ) TV1_X
    NEW TM1 ( 97830 90680 ) ( * 90960 )
    NEW MTT2 ( 97830 90680 ) ( * 95880 )
    NEW MTT2 ( 97830 95880 ) ( 135630 * )
    NEW MTT2 ( 135630 95880 ) ( * 101080 ) TV2_2CUT_N
    NEW TM1 ( 135630 101080 ) ( * 104880 ) TV1_2CUT_W
    NEW M3 ( 134640 104880 ) ( 135630 * )
    NEW M2 ( 134640 104880 ) ( * 113520 )
    NEW M2 ( 134640 113520 ) ( 135120 * )
    NEW M2 ( 135120 113520 ) ( * 118320 )
    NEW M2 ( 135120 118320 ) ( 135600 * )
    NEW M2 ( 135600 118320 ) ( * 120240 ) V2_2CUT_S
    NEW M3 ( 135600 120240 ) ( 135630 * ) TV1_2CUT_E
    NEW TM1 ( 135630 120240 ) ( * 151440 ) TV1_2CUT_W
    NEW M3 ( 134640 151440 ) ( 135630 * )
    NEW M2 ( 134640 151440 ) ( * 152880 ) V1_2CUT_S
    NEW M3 ( 95280 90960 ) V2_2CUT_N
    NEW MTT2 ( 97830 90680 ) TV2_2CUT_N
    NEW M3 ( 134640 104880 ) V2_XR
    NEW M3 ( 134640 151440 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN313_clk_cnt_3_
  ( spi_MasterMode_u/U70 A2 ) ( spi_MasterMode_u/FE_PHC313_clk_cnt_3_ Z )
  + ROUTED M2 ( 165840 69360 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 159600 66000 ) ( 161040 * 0 )
    NEW M1 ( 159600 66000 ) ( * 66480 ) V1_2CUT_S
    NEW M2 ( 159600 66480 ) ( * 69360 ) V2_2CUT_S
    NEW M3 ( 159600 69360 ) ( 165840 * ) V2_XR
    NEW M1 ( 165840 69360 ) ( 166320 * 0 )
    NEW M2 ( 165840 69360 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN312_mem_3__1_
  ( spi_MasterMode_u/read_fifo/FE_PHC416_mem_3__1_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC312_mem_3__1_ Z )
  + ROUTED M1 ( 41040 115440 ) ( 41520 * 0 )
    NEW M2 ( 41040 114480 ) ( * 115440 ) V1_X
    NEW M3 ( 34800 114480 ) ( 41040 * ) V2_XR
    NEW M2 ( 34800 113040 ) ( * 114480 ) V2_2CUT_E
    NEW M1 ( 34320 113040 ) ( 34800 * ) V1_X
    NEW M1 ( 34320 112713 0 ) ( * 113040 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN311_mem_3__3_
  ( spi_MasterMode_u/write_fifo/U46 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC311_mem_3__3_ Z )
  + ROUTED M1 ( 117840 148560 ) ( 118320 * 0 )
    NEW M2 ( 117840 148560 ) ( * 159600 ) V1_2CUT_S
    NEW M1 ( 116880 159600 0 ) ( 117840 * )
    NEW M2 ( 117840 148560 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN310_n80
  ( spi_MasterMode_u/FE_PHC424_n80 I ) ( spi_MasterMode_u/FE_PHC310_n80 Z )
  + ROUTED M2 ( 119280 65040 ) ( * 67920 ) V1_2CUT_N
    NEW M3 ( 119280 65040 ) ( 121230 * ) TV1_2CUT_E
    NEW TM1 ( 121230 65040 ) ( * 86640 ) TV1_2CUT_E
    NEW M3 ( 118320 86640 ) ( 121230 * )
    NEW M2 ( 118320 86640 ) ( * 89040 ) V1_V
    NEW M3 ( 119280 65040 ) V2_2CUT_E
    NEW M3 ( 118320 86640 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN309_n122
  ( spi_MasterMode_u/write_fifo/FE_PHC309_n122 Z )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[4\] D )
  + ROUTED M2 ( 102960 165840 ) ( * 167280 ) V2_2CUT_E
    NEW M3 ( 102960 167280 ) ( 106320 * ) V2_XR
    NEW M2 ( 106320 166320 ) ( * 167280 )
    NEW M2 ( 102960 165840 ) V1_2CUT_E
    NEW M2 ( 106320 166320 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/FE_PHN308_re_ptr_2_
  ( spi_MasterMode_u/read_fifo/FE_PHC459_re_ptr_2_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC308_re_ptr_2_ Z )
  + ROUTED M2 ( 87120 120720 ) ( * 121680 ) V1_2CUT_N
    NEW M3 ( 75600 120720 ) ( 87120 * ) V2_XR
    NEW M2 ( 75600 118320 ) ( * 120720 ) V2_2CUT_N
    NEW M3 ( 66960 118320 ) ( 75600 * ) V2_XR
    NEW M2 ( 66960 118320 ) ( * 119280 ) V2_XR
    NEW M3 ( 33840 119280 ) ( 66960 * )
    NEW M2 ( 33840 115920 ) ( * 119280 ) V2_2CUT_E
    NEW M3 ( 66960 118320 ) V2_XR
    NEW M2 ( 33840 115920 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN307_mem_2__4_
  ( spi_MasterMode_u/read_fifo/U55 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC307_mem_2__4_ Z )
  + ROUTED M2 ( 52080 151440 ) ( * 152400 ) V1_2CUT_E
    NEW M3 ( 50160 151440 ) ( 52080 * ) V2_2CUT_W
    NEW M2 ( 50160 149520 ) ( * 151440 ) V2_2CUT_E
    NEW M2 ( 50160 149520 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN306_sfr_tx_1_
  ( spi_SlaveMode_u/U44 I1 ) ( spi_SlaveMode_u/FE_PHC306_sfr_tx_1_ Z )
  + ROUTED M2 ( 27120 22800 ) ( * 24720 ) V1_2CUT_E
    NEW M3 ( 23760 22800 ) ( 27120 * ) V2_XR
    NEW M2 ( 23760 21840 ) ( * 22800 ) V2_XR
    NEW M1 ( 22800 21840 0 ) ( 23760 * ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN305_mem_0__5_
  ( spi_MasterMode_u/read_fifo/U72 A2 )
  ( spi_MasterMode_u/read_fifo/FE_PHC305_mem_0__5_ Z )
  + ROUTED M1 ( 64560 96240 0 ) ( 65040 * ) V1_2CUT_N
    NEW M2 ( 65040 96240 ) ( * 96720 ) V2_XR
    NEW M3 ( 65040 96720 ) ( 68880 * ) V2_XR
    NEW M2 ( 68880 95760 ) ( * 96720 )
    NEW M2 ( 68880 95760 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN304_rx_data_1_
  ( spi_SlaveMode_u/U37 A2 ) ( spi_SlaveMode_u/FE_PHC304_rx_data_1_ Z )
  + ROUTED M2 ( 13200 102480 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 12720 104400 ) ( * 105360 ) V1_2CUT_N
    NEW M3 ( 12720 102480 ) ( * 104400 ) V2_2CUT_N
    NEW M3 ( 12720 102480 ) ( 13200 * ) V2_2CUT_N
    NEW M2 ( 13200 102480 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN303_spi_ext_2_
  ( spi_MasterMode_u/U121 I1 ) ( spi_MasterMode_u/FE_PHC303_spi_ext_2_ Z )
  + ROUTED M2 ( 128400 91920 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 128400 91920 ) ( 134640 * ) V2_2CUT_S
    NEW M2 ( 134640 82320 ) ( * 91920 )
    NEW M2 ( 128400 91920 ) V1_X
    NEW M3 ( 128400 91920 ) V2_2CUT_E
    NEW M2 ( 134640 82320 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN302_wr_ptr_2_
  ( spi_MasterMode_u/write_fifo/FE_PHC461_wr_ptr_2_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC302_wr_ptr_2_ I )
  + ROUTED M3 ( 121230 88080 ) RECT ( -1150 -600 240 190 )
    NEW M2 ( 106800 46320 ) ( * 47280 )
    NEW M2 ( 106320 47280 ) ( 106800 * )
    NEW M2 ( 106320 47280 ) ( * 60240 ) V2_2CUT_E
    NEW M3 ( 106320 60240 ) ( 109680 * ) V2_XR
    NEW M2 ( 109680 60240 ) ( * 69840 )
    NEW M2 ( 109680 69840 ) ( 110640 * )
    NEW M2 ( 110640 69840 ) ( * 77040 ) V2_XR
    NEW M3 ( 110640 77040 ) ( 116880 * ) V2_XR
    NEW M2 ( 116880 77040 ) ( * 83280 ) V2_XR
    NEW M3 ( 116880 83280 ) ( 120240 * ) V2_XR
    NEW M2 ( 120240 83280 ) ( * 87600 ) V2_2CUT_N
    NEW M3 ( 120240 87600 ) ( 121320 * )
    NEW M3 ( 121320 87600 ) ( * 88080 )
    NEW M3 ( 121230 88080 ) ( 121320 * )
    NEW TM1 ( 121230 88080 ) ( * 112560 ) TV1_2CUT_W
    NEW M3 ( 114030 112560 ) ( 121230 * )
    NEW TM1 ( 114030 112560 ) ( * 129360 ) TV1_2CUT_W
    NEW M3 ( 113520 129360 ) ( 114030 * )
    NEW M2 ( 113520 129360 ) ( * 130800 ) V2_XR
    NEW M3 ( 110160 130800 ) ( 113520 * )
    NEW M2 ( 110160 130800 ) ( * 131760 )
    NEW M2 ( 109680 131760 ) ( 110160 * )
    NEW M2 ( 109680 131760 ) ( * 132720 ) V1_2CUT_N
    NEW M2 ( 106800 46320 ) V1_2CUT_S
    NEW TM1 ( 121230 88080 ) TV1_H
    NEW TM1 ( 114030 112560 ) TV1_2CUT_W
    NEW M3 ( 113520 129360 ) V2_2CUT_N
    NEW M3 ( 110160 130800 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN301_data_o_4_
  ( spi_MasterMode_u/FE_PHC301_data_o_4_ Z ) ( spi_MasterMode_u/U18 B1 )
  + ROUTED M2 ( 116400 59760 ) ( * 64080 ) V2_2CUT_W
    NEW M3 ( 108720 64080 ) ( 116400 * )
    NEW M2 ( 108720 64080 ) ( * 68400 ) V1_2CUT_S
    NEW M1 ( 104400 68400 0 ) ( 108720 * )
    NEW M2 ( 116400 59760 ) V1_2CUT_S
    NEW M3 ( 108720 64080 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN300_mem_3__7_
  ( spi_MasterMode_u/write_fifo/U50 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC300_mem_3__7_ Z )
  + ROUTED M1 ( 106320 109200 0 ) ( 107280 * ) V1_2CUT_S
    NEW M2 ( 107280 109200 ) ( * 111120 ) V2_XR
    NEW M3 ( 106830 111120 ) ( 107280 * )
    NEW TM1 ( 106830 111120 ) ( * 118800 ) TV1_2CUT_S
    NEW M3 ( 106830 118800 ) ( 149520 * ) V2_XR
    NEW M2 ( 149520 118800 ) ( * 121200 ) V2_2CUT_E
    NEW M3 ( 149520 121200 ) ( 153840 * ) V2_2CUT_W
    NEW M2 ( 153840 121200 ) ( * 122640 ) V1_2CUT_N
    NEW TM1 ( 106830 111120 ) TV1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN299_wr_ptr_0_
  ( spi_MasterMode_u/write_fifo/U12 A1 )
  ( spi_MasterMode_u/write_fifo/FE_PHC299_wr_ptr_0_ Z )
  + ROUTED M2 ( 103920 129840 ) ( * 131280 ) V2_XR
    NEW M3 ( 100560 131280 ) ( 103920 * )
    NEW M2 ( 100560 131280 ) ( * 132720 ) V1_2CUT_E
    NEW M2 ( 103920 129840 ) V1_X
    NEW M3 ( 100560 131280 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN298_mosi_o
  ( spi_MasterMode_u/data_buf_reg\[7\] Q )
  ( spi_MasterMode_u/FE_PHC298_mosi_o I )
  + ROUTED M2 ( 77520 106800 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 77520 106800 ) ( 91920 * ) V2_XR
    NEW M2 ( 91920 106800 ) ( * 108240 ) V2_XR
    NEW M3 ( 91920 108240 ) ( 92880 * ) V2_XR
    NEW M2 ( 92880 106320 ) ( * 108240 )
    NEW M1 ( 92880 105982 0 ) ( * 106320 ) V1_X
    NEW M2 ( 77520 106800 ) V1_X
    NEW M3 ( 77520 106800 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- FE_PHN297_spi_con_1_
  ( U5 I1 ) ( FE_PHC297_spi_con_1_ Z )
  + ROUTED M2 ( 147600 89520 ) ( * 93360 ) V2_2CUT_S
    NEW M3 ( 147600 93360 ) ( 153360 * ) V2_2CUT_W
    NEW M2 ( 153360 93360 ) ( * 99120 ) V1_2CUT_S
    NEW M2 ( 147600 89520 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN296_data_buf_2_
  ( spi_MasterMode_u/data_buf_reg\[2\] Q )
  ( spi_MasterMode_u/FE_PHC296_data_buf_2_ I )
  + ROUTED M1 ( 82320 133680 ) ( 83280 * 0 )
    NEW M2 ( 82320 133680 ) ( * 135600 ) V2_XR
    NEW M3 ( 80880 135600 ) ( 82320 * )
    NEW M3 ( 80880 135600 ) ( * 136080 )
    NEW M3 ( 78960 136080 ) ( 80880 * )
    NEW M2 ( 78960 135600 ) ( * 136080 ) V2_XR
    NEW M1 ( 78480 135600 ) ( 78960 * ) V1_X
    NEW M1 ( 78480 135600 ) ( * 136080 0 )
    NEW M2 ( 82320 133680 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN295_sfr_tx_3_
  ( spi_SlaveMode_u/U46 I1 ) ( spi_SlaveMode_u/FE_PHC295_sfr_tx_3_ Z )
  + ROUTED M2 ( 27120 42480 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 20880 42480 ) ( 27120 * ) V2_XR
    NEW M2 ( 20880 42000 ) ( * 42480 ) V2_XR
    NEW M1 ( 19920 42000 0 ) ( 20880 * ) V1_V
    NEW M2 ( 27120 42480 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN294_mem_1__2_
  ( spi_MasterMode_u/read_fifo/FE_PHC294_mem_1__2_ Z )
  ( spi_MasterMode_u/read_fifo/U61 A2 )
  + ROUTED M2 ( 55920 73200 ) ( * 74640 ) V2_XR
    NEW M3 ( 50160 74640 ) ( 55920 * )
    NEW M3 ( 50160 74160 ) ( * 74640 )
    NEW M3 ( 49680 74160 ) ( 50160 * )
    NEW M2 ( 49680 71760 ) ( * 74160 ) V2_2CUT_S
    NEW M3 ( 43920 71760 ) ( 49680 * ) V2_2CUT_W
    NEW M2 ( 43920 71760 ) ( * 72240 ) V1_2CUT_S
    NEW M2 ( 55920 73200 ) V1_2CUT_S
    NEW M3 ( 43920 71760 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/FE_PHN293_sfr_tx_2_
  ( spi_SlaveMode_u/U45 I1 ) ( spi_SlaveMode_u/FE_PHC293_sfr_tx_2_ Z )
  + ROUTED M2 ( 26160 32400 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 26160 32400 ) ( 26640 * 0 )
    NEW M3 ( 21360 32400 ) ( 26160 * ) V2_2CUT_N
    NEW M2 ( 21360 31920 ) ( * 32400 ) V2_2CUT_E
    NEW M1 ( 20400 31920 0 ) ( 21360 * ) V1_V
    NEW M2 ( 26160 32400 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN292_mem_2__5_
  ( spi_MasterMode_u/write_fifo/U56 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC292_mem_2__5_ Z )
  + ROUTED M1 ( 142800 155760 ) ( 143280 * 0 )
    NEW M2 ( 142800 155760 ) ( * 158640 ) V2_2CUT_S
    NEW M3 ( 140880 158640 ) ( 142800 * )
    NEW M2 ( 140880 158640 ) ( * 159600 )
    NEW M2 ( 140400 159600 ) ( 140880 * )
    NEW M2 ( 142800 155760 ) V1_X
    NEW M3 ( 140880 158640 ) V2_2CUT_E
    NEW M2 ( 140400 159600 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- FE_PHN291_rstn_temp
  ( rstn_sync_reg D ) ( FE_PHC291_rstn_temp Z )
  + ROUTED M2 ( 59760 11760 ) ( * 18000 ) V1_2CUT_N
    NEW M2 ( 59760 11760 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN290_wr_ptr_2_
  ( spi_MasterMode_u/read_fifo/FE_PHC290_wr_ptr_2_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC52_wr_ptr_2_ I )
  + ROUTED M2 ( 90000 158640 ) ( * 159120 ) V1_2CUT_N
    NEW M2 ( 89520 158640 ) ( 90000 * )
    NEW M2 ( 89520 158160 ) ( * 158640 )
    NEW M3 ( 79440 158160 ) ( 89520 * ) V2_2CUT_W
    NEW M2 ( 79440 155760 ) ( * 158160 ) V2_XR
    NEW M1 ( 78480 155760 0 ) ( 79440 * ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN289_spi_sta_7
  ( spi_MasterMode_u/spi_int_f_reg Q )
  ( spi_MasterMode_u/FE_PHC289_spi_sta_7 I )
  + ROUTED M2 ( 141840 98640 ) ( * 101520 ) V1_2CUT_N
    NEW M3 ( 137520 98640 ) ( 141840 * ) V2_2CUT_W
    NEW M2 ( 137520 97200 ) ( * 98640 ) V2_XR
    NEW M3 ( 134160 97200 ) ( 137520 * ) V2_2CUT_N
    NEW M2 ( 134160 95760 ) ( * 97200 ) V2_2CUT_E
    NEW M2 ( 134160 95760 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN288_n128
  ( spi_MasterMode_u/U170 A2 ) ( spi_MasterMode_u/FE_PHC288_n128 Z )
  + ROUTED M2 ( 78000 51600 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 75120 51600 ) ( 78000 * ) V2_XR
    NEW M2 ( 75120 51600 ) ( * 52080 ) V1_2CUT_S
    NEW M2 ( 78000 51600 ) V1_2CUT_N
    NEW M3 ( 75120 51600 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN287_n154
  ( spi_MasterMode_u/FE_PHC287_n154 Z ) ( spi_MasterMode_u/clk_cnt_reg\[11\] D )
  + ROUTED M2 ( 132240 32880 ) ( * 34320 ) V2_2CUT_W
    NEW M3 ( 130320 34320 ) ( 132240 * )
    NEW M2 ( 130320 34320 ) ( * 35280 ) V1_2CUT_E
    NEW M2 ( 132240 32880 ) V1_2CUT_S
    NEW M3 ( 130320 34320 ) V2_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN286_n188
  ( spi_MasterMode_u/sck_o_reg D ) ( spi_MasterMode_u/FE_PHC286_n188 Z )
  + ROUTED M1 ( 89520 14160 ) ( 90000 * 0 )
    NEW M2 ( 89520 13680 ) ( * 14160 ) V1_V
    NEW M3 ( 88080 13680 ) ( 89520 * ) V2_XR
    NEW M2 ( 88080 11760 ) ( * 13680 ) V2_XR
    NEW M2 ( 88080 11760 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN285_n155
  ( spi_MasterMode_u/clk_cnt_reg\[10\] D ) ( spi_MasterMode_u/FE_PHC285_n155 Z )
  + ROUTED M1 ( 159600 20880 ) ( 160080 * 0 )
    NEW M2 ( 159600 20880 ) ( * 23280 ) V2_2CUT_S
    NEW M3 ( 157680 23280 ) ( 159600 * )
    NEW M2 ( 157680 23280 ) ( * 31920 ) V1_X
    NEW M2 ( 159600 20880 ) V1_V
    NEW M3 ( 157680 23280 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN284_n162
  ( spi_MasterMode_u/U74 ZN ) ( spi_MasterMode_u/FE_PHC284_n162 I )
  + ROUTED M2 ( 142800 65040 ) ( * 68400 )
    NEW M2 ( 142800 68400 ) ( 143760 * )
    NEW M2 ( 143760 68400 ) ( * 68880 ) V2_2CUT_S
    NEW M3 ( 143760 68880 ) ( 144240 * )
    NEW M3 ( 144240 68880 ) ( * 70800 )
    NEW M3 ( 143760 70800 ) ( 144240 * )
    NEW M2 ( 143760 70800 ) ( * 75120 ) V2_2CUT_E
    NEW M3 ( 143760 75120 ) ( 147600 * ) V2_XR
    NEW M2 ( 147600 75120 ) ( * 75600 ) V1_2CUT_S
    NEW M2 ( 142800 65040 ) V1_X
    NEW M3 ( 143760 70800 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN283_n143
  ( spi_MasterMode_u/int_o_reg D ) ( spi_MasterMode_u/FE_PHC283_n143 Z )
  + ROUTED M1 ( 133680 88560 0 ) ( 134160 * ) V1_2CUT_N
    NEW M2 ( 134160 83280 ) ( * 88560 )
    NEW M3 ( 134160 83280 ) ( 141360 * ) V2_2CUT_W
    NEW M2 ( 141360 82320 ) ( * 83280 )
    NEW M3 ( 134160 83280 ) V2_XR
    NEW M2 ( 141360 82320 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN282_n148
  ( spi_MasterMode_u/data_o_reg\[3\] D ) ( spi_MasterMode_u/FE_PHC282_n148 Z )
  + ROUTED M2 ( 97680 70320 ) ( * 71760 ) V1_2CUT_N
    NEW M2 ( 96720 70320 ) ( 97680 * )
    NEW M2 ( 96720 68880 ) ( * 70320 )
    NEW M2 ( 96720 68880 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN281_n52
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[1\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC281_n52 Z )
  + ROUTED M2 ( 35280 107760 ) ( * 108240 ) V1_2CUT_N
    NEW M3 ( 35280 107760 ) ( 40080 * ) V2_XR
    NEW M2 ( 40080 107760 ) ( * 109200 ) V1_X
    NEW M3 ( 35280 107760 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN280_n51
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[0\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC280_n51 Z )
  + ROUTED M1 ( 72720 136080 0 ) ( 74640 * )
    NEW M1 ( 74640 136080 ) ( * 136560 ) V1_2CUT_N
    NEW M2 ( 74640 136560 ) ( * 142320 ) V2_2CUT_W
    NEW M3 ( 71280 142320 ) ( 74640 * )
    NEW M3 ( 71280 142320 ) ( * 142800 ) V2_2CUT_S
    NEW M2 ( 70800 142800 ) ( 71280 * )
    NEW M2 ( 70800 142800 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN279_n48
  ( spi_MasterMode_u/U48 ZN ) ( spi_MasterMode_u/FE_PHC279_n48 I )
  + ROUTED M2 ( 151920 21360 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 149520 21360 ) ( 151920 * ) V2_XR
    NEW M2 ( 149520 21360 ) ( * 21840 ) V1_2CUT_S
    NEW M2 ( 151920 21360 ) V1_2CUT_S
    NEW M3 ( 149520 21360 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN278_n63
  ( spi_MasterMode_u/read_fifo/U71 ZN )
  ( spi_MasterMode_u/read_fifo/FE_PHC278_n63 I )
  + ROUTED M2 ( 64560 155280 ) ( 65040 * ) V1_V
    NEW M2 ( 64560 155280 ) ( * 155760 ) V2_2CUT_W
    NEW M3 ( 64560 155760 ) ( 68400 * ) V2_2CUT_W
    NEW M2 ( 68400 155760 ) ( * 156240 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN277_n39
  ( spi_MasterMode_u/read_fifo/FE_PHC277_n39 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[4\] D )
  + ROUTED M2 ( 36720 162960 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 39600 162960 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 36720 162960 ) ( 39600 * ) V2_XR
    NEW M2 ( 36720 162960 ) V1_2CUT_N
    NEW M3 ( 36720 162960 ) V2_XR
    NEW M2 ( 39600 162960 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/FE_PHN276_n56
  ( spi_MasterMode_u/read_fifo/U64 ZN )
  ( spi_MasterMode_u/read_fifo/FE_PHC276_n56 I )
  + ROUTED M2 ( 64080 100080 ) ( * 100560 ) V2_XR
    NEW M3 ( 64080 100560 ) ( 66480 * )
    NEW M3 ( 66480 100080 ) ( * 100560 )
    NEW M3 ( 66480 100080 ) ( 68880 * ) V2_2CUT_S
    NEW M2 ( 68880 99120 ) ( * 100080 )
    NEW M2 ( 64080 100080 ) V1_X
    NEW M2 ( 68880 99120 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN275_n43
  ( spi_MasterMode_u/read_fifo/FE_PHC275_n43 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[0\] D )
  + ROUTED M2 ( 69360 149040 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 69360 149040 ) ( 69840 * 0 )
    NEW M3 ( 65040 149040 ) ( 69360 * ) V2_XR
    NEW M2 ( 65040 149040 ) ( * 149520 ) V1_X
    NEW M2 ( 69360 149040 ) V1_X
    NEW M3 ( 65040 149040 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/FE_PHN274_n36
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[1\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC274_n36 Z )
  + ROUTED M2 ( 41040 111600 ) ( * 112080 ) V1_2CUT_N
    NEW M3 ( 39600 111600 ) ( 41040 * ) V2_2CUT_W
    NEW M2 ( 39600 105840 ) ( * 111600 ) V2_XR
    NEW M2 ( 39600 105840 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN273_n142
  ( spi_MasterMode_u/data_o_reg\[7\] D ) ( spi_MasterMode_u/FE_PHC273_n142 Z )
  + ROUTED M2 ( 131280 75600 ) ( 131760 * ) V1_H
    NEW M2 ( 131280 75600 ) ( * 76560 ) V2_2CUT_E
    NEW M3 ( 131280 76560 ) ( 134640 * ) V2_XR
    NEW M2 ( 134640 75600 ) ( * 76560 )
    NEW M2 ( 134640 75600 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN272_n44
  ( spi_MasterMode_u/read_fifo/FE_PHC272_n44 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[1\] D )
  + ROUTED M2 ( 30960 96720 ) ( * 98640 ) V1_2CUT_N
    NEW M3 ( 30960 96720 ) ( 41040 * ) V2_2CUT_W
    NEW M2 ( 41040 92400 ) ( * 96720 )
    NEW M3 ( 30960 96720 ) V2_XR
    NEW M2 ( 41040 92400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN271_n55
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[4\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC271_n55 Z )
  + ROUTED M3 ( 22230 41040 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 35280 32880 ) ( * 33840 ) V2_XR
    NEW M3 ( 22320 33840 ) ( 35280 * )
    NEW M2 ( 22320 33840 ) ( * 41040 ) V2_2CUT_S
    NEW M3 ( 22230 41040 ) ( 22320 * )
    NEW TM1 ( 22230 41040 ) ( * 54280 ) TV2_2CUT_W
    NEW MTT2 ( 13230 54280 ) ( 22230 * )
    NEW TM1 ( 13230 54280 ) ( * 128400 ) TV1_2CUT_E
    NEW M3 ( 13230 128400 ) ( 15600 * ) V2_XR
    NEW M2 ( 15600 128400 ) ( * 133200 ) V2_2CUT_S
    NEW M3 ( 15600 133200 ) ( 53520 * ) V2_2CUT_W
    NEW M2 ( 53520 132720 ) ( * 133200 )
    NEW M2 ( 35280 32880 ) V1_2CUT_S
    NEW M3 ( 22320 33840 ) V2_XR
    NEW TM1 ( 22230 41040 ) TV1_2CUT_S
    NEW MTT2 ( 13230 54280 ) TV2_2CUT_N
    NEW M2 ( 53520 132720 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN270_n60
  ( spi_MasterMode_u/read_fifo/U68 ZN )
  ( spi_MasterMode_u/read_fifo/FE_PHC270_n60 I )
  + ROUTED M2 ( 54960 102480 ) ( * 106800 ) V1_2CUT_E
    NEW M3 ( 51030 102480 ) ( 54960 * ) V2_2CUT_W
    NEW TM1 ( 51030 95880 ) ( * 102480 ) TV1_2CUT_W
    NEW MTT2 ( 30330 95880 ) ( 51030 * ) TV2_2CUT_N
    NEW TM1 ( 30330 72240 ) ( * 95880 ) TV2_2CUT_S
    NEW M3 ( 25680 72240 ) ( 30330 * ) TV1_2CUT_W
    NEW M2 ( 25680 68880 ) ( * 72240 ) V2_2CUT_S
    NEW M2 ( 25680 68880 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN269_n30
  ( spi_SlaveMode_u/U10 Z ) ( spi_SlaveMode_u/FE_PHC269_n30 I )
  + ROUTED M2 ( 35760 114960 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 33360 114960 ) ( 35760 * ) V2_XR
    NEW M2 ( 33360 111120 ) ( * 114960 ) V2_XR
    NEW M3 ( 9840 111120 ) ( 33360 * ) V2_2CUT_N
    NEW M2 ( 9840 79920 ) ( * 111120 ) V2_2CUT_S
    NEW M2 ( 9840 79920 ) ( 10320 * )
    NEW M2 ( 10320 29520 ) ( * 79920 )
    NEW M2 ( 10320 29520 ) ( 10800 * )
    NEW M2 ( 10800 12240 ) ( * 29520 )
    NEW M2 ( 35760 114960 ) V1_X
    NEW M2 ( 10800 12240 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN268_n47
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[4\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC268_n47 Z )
  + ROUTED M2 ( 44880 156240 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 27600 79920 ) ( * 83280 ) V2_2CUT_E
    NEW M3 ( 27600 83280 ) ( 34830 * ) TV1_2CUT_N
    NEW TM1 ( 34830 83280 ) ( * 126000 )
    NEW TM1 ( 33930 126000 ) ( 34830 * )
    NEW TM1 ( 33930 126000 ) ( * 128880 )
    NEW TM1 ( 33930 128880 ) ( 34830 * )
    NEW TM1 ( 34830 128880 ) ( * 156240 ) TV1_2CUT_E
    NEW M3 ( 34830 156240 ) ( 36720 * )
    NEW M3 ( 36720 155760 ) ( * 156240 )
    NEW M3 ( 36720 155760 ) ( 38640 * )
    NEW M3 ( 38640 155760 ) ( * 156240 )
    NEW M3 ( 38640 156240 ) ( 44880 * ) V2_2CUT_W
    NEW M2 ( 27600 79920 ) V1_2CUT_S
    NEW M2 ( 44880 156240 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN267_n134
  ( spi_MasterMode_u/write_fifo/FE_PHC267_n134 Z )
  ( spi_MasterMode_u/write_fifo/U77 B1 ) ( spi_MasterMode_u/write_fifo/U76 A3 )
  + ROUTED M2 ( 129840 118800 ) ( 130320 * )
    NEW M2 ( 130320 118800 ) ( * 120720 )
    NEW M2 ( 129840 120720 ) ( 130320 * )
    NEW M2 ( 129840 120720 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 164400 12720 ) ( * 20880 ) V2_2CUT_E
    NEW M3 ( 164400 20880 ) ( 168030 * ) TV1_2CUT_N
    NEW TM1 ( 168030 20880 ) ( * 34800 )
    NEW TM1 ( 167130 34800 ) ( 168030 * )
    NEW TM1 ( 167130 34800 ) ( * 55920 )
    NEW TM1 ( 167130 55920 ) ( 168030 * )
    NEW TM1 ( 168030 55920 ) ( * 90680 ) TV2_2CUT_S
    NEW MTT2 ( 129330 90680 ) ( 168030 * )
    NEW TM1 ( 129330 90680 ) ( * 110640 ) TV1_2CUT_E
    NEW M3 ( 129330 110640 ) ( 129840 * ) V2_2CUT_N
    NEW M2 ( 129840 110640 ) ( * 115920 ) V1_2CUT_S
    NEW M2 ( 129840 115920 ) ( * 118800 )
    NEW M2 ( 164400 12720 ) V1_X
    NEW MTT2 ( 129330 90680 ) TV2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN266_n40
  ( spi_MasterMode_u/read_fifo/FE_PHC380_n40 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC266_n40 Z )
  + ROUTED M3 ( 32880 98160 ) RECT ( -210 -120 120 120 )
    NEW M1 ( 35760 27600 0 ) ( * 28080 ) V1_X
    NEW M2 ( 35760 28080 ) ( * 35760 )
    NEW M2 ( 34800 35760 ) ( 35760 * )
    NEW M2 ( 34800 35760 ) ( * 49200 ) V2_2CUT_S
    NEW M3 ( 32130 49200 ) ( 34800 * )
    NEW TM1 ( 32130 49200 ) ( * 93840 ) TV1_H
    NEW M3 ( 32130 93840 ) ( 32880 * ) V2_2CUT_W
    NEW M2 ( 32880 93840 ) ( * 98160 ) V2_2CUT_S
    NEW M3 ( 32880 98160 ) ( 33030 * ) TV1_X
    NEW TM1 ( 33030 98160 ) ( * 118320 ) TV1_2CUT_S
    NEW M3 ( 33030 118320 ) ( 43920 * ) V2_2CUT_W
    NEW M2 ( 43920 118320 ) ( * 123120 ) V2_2CUT_E
    NEW M3 ( 43920 123120 ) ( 48720 * ) V2_XR
    NEW M2 ( 48720 123120 ) ( * 127440 ) V2_2CUT_N
    NEW M3 ( 48720 127440 ) ( 61200 * ) V2_XR
    NEW M2 ( 61200 127440 ) ( * 129360 ) V1_V
    NEW TM1 ( 32130 49200 ) TV1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN265_n145
  ( spi_MasterMode_u/data_o_reg\[6\] D ) ( spi_MasterMode_u/FE_PHC265_n145 Z )
  + ROUTED M2 ( 101040 62160 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 30480 48720 0 ) ( 32880 * ) V1_X
    NEW M2 ( 32880 46320 ) ( * 48720 )
    NEW M3 ( 32880 46320 ) ( 74430 * ) TV1_2CUT_W
    NEW TM1 ( 74430 46320 ) ( * 51120 ) TV1_2CUT_W
    NEW M3 ( 74430 51120 ) ( 84720 * )
    NEW M3 ( 84720 50160 ) ( * 51120 )
    NEW M3 ( 84720 50160 ) ( 87600 * ) V2_XR
    NEW M2 ( 87600 50160 ) ( * 62160 ) V2_XR
    NEW M3 ( 87600 62160 ) ( 101040 * ) V2_XR
    NEW M3 ( 32880 46320 ) V2_2CUT_E
    NEW M2 ( 101040 62160 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN264_n37
  ( spi_MasterMode_u/read_fifo/FE_PHC456_n37 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC264_n37 Z )
  + ROUTED M1 ( 62737 42000 0 ) ( 63600 * ) V1_X
    NEW M2 ( 63600 42000 ) ( * 49680 ) V2_2CUT_E
    NEW M3 ( 63600 49680 ) ( 74160 * ) V2_2CUT_N
    NEW M2 ( 74160 49680 ) ( * 54000 )
    NEW M2 ( 73680 54000 ) ( 74160 * )
    NEW M2 ( 73680 54000 ) ( * 65520 )
    NEW M2 ( 73680 65520 ) ( 74160 * )
    NEW M2 ( 74160 65520 ) ( * 67440 ) V2_2CUT_E
    NEW M3 ( 74160 67440 ) ( 79440 * ) V2_2CUT_W
    NEW M2 ( 79440 67440 ) ( * 68880 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN263_n35
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[0\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC263_n35 Z )
  + ROUTED M1 ( 22800 136080 0 ) ( 23760 * ) V1_2CUT_W
    NEW M2 ( 23760 136080 ) ( * 150000 ) V2_2CUT_S
    NEW M3 ( 23760 150000 ) ( 35280 * ) V2_XR
    NEW M2 ( 35280 150000 ) ( * 160080 ) V2_2CUT_E
    NEW M3 ( 35280 160080 ) ( 43440 * ) V2_XR
    NEW M2 ( 43440 159600 ) ( * 160080 )
    NEW M2 ( 43440 159600 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN262_n58
  ( spi_MasterMode_u/read_fifo/FE_PHC466_n58 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC262_n58 Z )
  + ROUTED M1 ( 39120 67920 ) ( 39600 * 0 )
    NEW M2 ( 39120 67920 ) ( * 75120 ) V1_X
    NEW M1 ( 36240 75120 ) ( 39120 * )
    NEW M2 ( 36240 75120 ) ( * 78960 ) V1_2CUT_N
    NEW M2 ( 39120 67920 ) V1_V
    NEW M2 ( 36240 75120 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN261_n158
  ( spi_MasterMode_u/FE_PHC261_n158 Z ) ( spi_MasterMode_u/clk_cnt_reg\[6\] D )
  + ROUTED M2 ( 171120 14160 ) ( * 22800 ) V2_XR
    NEW M3 ( 171120 22800 ) ( 171630 * ) TV1_2CUT_W
    NEW TM1 ( 171630 22800 ) ( * 49680 ) TV1_2CUT_S
    NEW M3 ( 162960 49680 ) ( 171630 * )
    NEW M2 ( 162960 48720 ) ( * 49680 ) V2_2CUT_S
    NEW M2 ( 171120 14160 ) V1_2CUT_N
    NEW M2 ( 162960 48720 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/FE_PHN260_n59
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[0\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC260_n59 Z )
  + ROUTED M2 ( 16080 163440 ) ( * 176400 ) V1_2CUT_E
    NEW M1 ( 16080 176400 ) ( 71760 * ) V1_2CUT_W
    NEW M2 ( 71760 166320 ) ( * 176400 )
    NEW M2 ( 16080 163440 ) V1_2CUT_W
    NEW M2 ( 71760 166320 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN259_n68
  ( spi_MasterMode_u/read_fifo/FE_PHC388_n68 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC259_n68 Z )
  + ROUTED M2 ( 49680 41040 ) ( * 42480 ) V2_2CUT_W
    NEW M3 ( 48330 42480 ) ( 49680 * )
    NEW TM1 ( 48330 42480 ) ( * 64680 ) TV2_2CUT_E
    NEW MTT2 ( 48330 64680 ) ( 49230 * )
    NEW MTT2 ( 49230 64680 ) ( * 69880 )
    NEW MTT2 ( 49230 69880 ) ( 69030 * ) TV2_2CUT_N
    NEW TM1 ( 69030 69880 ) ( * 78960 ) TV1_2CUT_W
    NEW M3 ( 69030 78960 ) ( 84240 * ) V2_2CUT_W
    NEW M2 ( 84240 78960 ) ( * 88080 ) V2_XR
    NEW M3 ( 84240 88080 ) ( 89040 * ) V2_2CUT_S
    NEW M2 ( 89040 86160 ) ( * 88080 )
    NEW M2 ( 49680 41040 ) V1_2CUT_N
    NEW TM1 ( 48330 42480 ) TV1_2CUT_E
    NEW M2 ( 89040 86160 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN258_n161
  ( spi_MasterMode_u/clk_cnt_reg\[3\] D ) ( spi_MasterMode_u/FE_PHC258_n161 Z )
  + ROUTED M2 ( 150480 62640 ) ( * 63120 ) V2_2CUT_S
    NEW M3 ( 149130 63120 ) ( 150480 * )
    NEW TM1 ( 149130 63120 ) ( * 77040 ) TV1_2CUT_E
    NEW M3 ( 149130 77040 ) ( 162480 * ) V2_2CUT_W
    NEW M2 ( 162480 77040 ) ( * 78960 ) V1_2CUT_E
    NEW M2 ( 150480 62640 ) V1_2CUT_S
    NEW TM1 ( 149130 63120 ) TV1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN257_n164
  ( spi_MasterMode_u/U87 ZN ) ( spi_MasterMode_u/FE_PHC257_n164 I )
  + ROUTED M2 ( 136560 42480 ) ( 137040 * ) V1_2CUT_N
    NEW M2 ( 136560 42480 ) ( * 43440 ) V2_2CUT_S
    NEW M3 ( 113520 43440 ) ( 136560 * )
    NEW M2 ( 113520 43440 ) ( * 45360 ) V1_2CUT_S
    NEW M1 ( 113520 45360 ) ( 114000 * 0 )
    NEW M3 ( 113520 43440 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN256_n189
  ( spi_MasterMode_u/trans_cnt_reg\[0\] D )
  ( spi_MasterMode_u/FE_PHC256_n189 Z )
  + ROUTED M1 ( 138480 25200 ) ( 139440 * 0 )
    NEW M2 ( 138480 25200 ) ( * 27600 ) V2_XR
    NEW M3 ( 127440 27600 ) ( 138480 * )
    NEW M2 ( 127440 27600 ) ( * 32400 ) V2_2CUT_S
    NEW M3 ( 126630 32400 ) ( 127440 * )
    NEW TM1 ( 126630 32400 ) ( * 33840 )
    NEW TM1 ( 125730 33840 ) ( 126630 * )
    NEW TM1 ( 125730 33840 ) ( * 42480 )
    NEW TM1 ( 125730 42480 ) ( 126630 * )
    NEW TM1 ( 126630 42480 ) ( * 56400 ) TV1_2CUT_W
    NEW M3 ( 126630 56400 ) ( 127920 * ) V2_2CUT_W
    NEW M2 ( 127920 56400 ) ( * 62160 )
    NEW M2 ( 127440 62160 ) ( 127920 * )
    NEW M2 ( 127440 62160 ) ( * 78480 ) V2_XR
    NEW M3 ( 122160 78480 ) ( 127440 * )
    NEW M2 ( 122160 78480 ) ( * 85200 ) V2_XR
    NEW M3 ( 118320 85200 ) ( 122160 * )
    NEW M2 ( 118320 85200 ) ( * 85680 ) V1_X
    NEW M2 ( 138480 25200 ) V1_X
    NEW M3 ( 127440 27600 ) V2_XR
    NEW TM1 ( 126630 32400 ) TV1_2CUT_E
    NEW M3 ( 122160 78480 ) V2_XR
    NEW M3 ( 118320 85200 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN255_n69
  ( spi_MasterMode_u/read_fifo/FE_PHC430_n69 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC255_n69 Z )
  + ROUTED M1 ( 33840 21840 ) ( 34320 * 0 )
    NEW M2 ( 33840 21840 ) ( * 23760 ) V2_2CUT_S
    NEW M3 ( 8880 23760 ) ( 33840 * )
    NEW M3 ( 8880 23760 ) ( * 24240 )
    NEW M3 ( 5520 24240 ) ( 8880 * )
    NEW M2 ( 5520 24240 ) ( * 122640 ) V2_2CUT_E
    NEW M3 ( 5520 122640 ) ( 75120 * )
    NEW M3 ( 75120 122640 ) ( * 123120 )
    NEW M3 ( 75120 123120 ) ( 78960 * )
    NEW M3 ( 78960 122640 ) ( * 123120 )
    NEW M3 ( 78960 122640 ) ( 81840 * )
    NEW M3 ( 81840 121200 ) ( * 122640 )
    NEW M3 ( 81840 121200 ) ( 92400 * )
    NEW M3 ( 92400 120720 ) ( * 121200 )
    NEW M3 ( 92400 120720 ) ( 93360 * )
    NEW M3 ( 93360 120720 ) ( * 121680 )
    NEW M3 ( 93360 121680 ) ( 96240 * ) V2_2CUT_W
    NEW M2 ( 96240 121680 ) ( * 123120 ) V2_2CUT_E
    NEW M3 ( 96240 123120 ) ( 102480 * ) V2_XR
    NEW M2 ( 102480 122640 ) ( * 123120 )
    NEW M2 ( 102480 122640 ) ( 102960 * ) V1_2CUT_S
    NEW M2 ( 33840 21840 ) V1_X
    NEW M3 ( 5520 24240 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN254_n17
  ( spi_MasterMode_u/U13 A1 ) ( spi_MasterMode_u/FE_PHC254_n17 Z )
  + ROUTED M2 ( 113040 66000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 111120 66000 ) ( * 67920 ) V1_X
    NEW M3 ( 111120 66000 ) ( 113040 * ) V2_2CUT_N
    NEW M1 ( 112560 66000 ) ( 113040 * ) V1_X
    NEW M1 ( 112560 65520 0 ) ( * 66000 )
    NEW M3 ( 111120 66000 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN253_n153
  ( spi_MasterMode_u/clk_cnt_reg\[12\] D ) ( spi_MasterMode_u/FE_PHC253_n153 Z )
  + ROUTED M1 ( 125040 14640 ) ( 126480 * 0 )
    NEW M1 ( 125040 14160 ) ( * 14640 )
    NEW M2 ( 125040 13680 ) ( * 14160 ) V1_2CUT_N
    NEW M2 ( 124560 13680 ) ( 125040 * )
    NEW M2 ( 124560 11760 ) ( * 13680 )
    NEW M2 ( 124560 11760 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN252_n19
  ( spi_MasterMode_u/U16 A1 ) ( spi_MasterMode_u/FE_PHC252_n19 Z )
  + ROUTED M2 ( 109200 61200 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 106320 61200 ) ( 109200 * ) V2_XR
    NEW M2 ( 106320 61200 ) ( * 62160 ) V1_2CUT_S
    NEW M2 ( 109200 61200 ) V1_2CUT_N
    NEW M3 ( 106320 61200 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN251_n53
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[2\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC251_n53 Z )
  + ROUTED M1 ( 40560 78960 0 ) ( 42480 * ) V1_2CUT_N
    NEW M2 ( 42480 78480 ) ( * 78960 )
    NEW M2 ( 42480 78480 ) ( 42960 * )
    NEW M2 ( 42960 76560 ) ( * 78480 )
    NEW M3 ( 41520 76560 ) ( 42960 * ) V2_2CUT_N
    NEW M2 ( 41520 75600 ) ( * 76560 ) V2_2CUT_E
    NEW M2 ( 41520 75600 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN250_n182
  ( spi_MasterMode_u/data_buf_reg\[5\] D ) ( spi_MasterMode_u/FE_PHC250_n182 Z )
  + ROUTED M2 ( 78000 139440 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 77040 139440 0 ) ( 78000 * ) V1_2CUT_N
    NEW M3 ( 78000 139440 ) ( 94320 * ) V2_2CUT_W
    NEW M2 ( 94320 136080 ) ( * 139440 )
    NEW M2 ( 93840 136080 ) ( 94320 * )
    NEW M3 ( 78000 139440 ) V2_XR
    NEW M2 ( 93840 136080 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN249_n48
  ( spi_MasterMode_u/read_fifo/FE_PHC381_n48 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC249_n48 Z )
  + ROUTED M2 ( 88560 103440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 88560 103440 ) ( 95280 * ) V2_XR
    NEW M2 ( 95280 102000 ) ( * 103440 )
    NEW M2 ( 95280 102000 ) ( 95760 * ) V1_2CUT_W
    NEW M1 ( 95760 102000 ) ( * 102480 0 )
    NEW M2 ( 88560 103440 ) V1_2CUT_S
    NEW M3 ( 88560 103440 ) V2_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/FE_PHN248_n64
  ( spi_MasterMode_u/read_fifo/FE_PHC377_n64 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC248_n64 Z )
  + ROUTED M2 ( 56880 97680 ) ( * 98640 ) V1_2CUT_N
    NEW M2 ( 56400 97680 ) ( 56880 * )
    NEW M2 ( 56400 95280 ) ( * 97680 )
    NEW M3 ( 49230 95280 ) ( 56400 * ) V2_2CUT_W
    NEW TM1 ( 49230 80400 ) ( * 95280 ) TV1_2CUT_S
    NEW M3 ( 49230 80400 ) ( 62880 * ) V2_XR
    NEW M2 ( 62880 78960 ) ( * 80400 )
    NEW TM1 ( 49230 80400 ) TV1_2CUT_N
    NEW M2 ( 62880 78960 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN247_n149
  ( spi_MasterMode_u/data_o_reg\[2\] D ) ( spi_MasterMode_u/FE_PHC247_n149 Z )
  + ROUTED M1 ( 87600 75120 ) ( 88080 * 0 )
    NEW M2 ( 87600 75120 ) ( * 77520 ) V2_2CUT_S
    NEW M3 ( 83280 77520 ) ( 87600 * )
    NEW M2 ( 83280 77520 ) ( * 78960 ) V1_X
    NEW M2 ( 87600 75120 ) V1_2CUT_S
    NEW M3 ( 83280 77520 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN246_n191
  ( spi_MasterMode_u/state_reg\[1\] D ) ( spi_MasterMode_u/FE_PHC246_n191 Z )
  + ROUTED M1 ( 125040 25680 0 ) ( 125520 * ) V1_2CUT_W
    NEW M2 ( 125520 25680 ) ( * 32400 )
    NEW M2 ( 125040 32400 ) ( 125520 * )
    NEW M2 ( 125040 32400 ) ( * 35280 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN245_clk_cnt_5_
  ( spi_MasterMode_u/FE_PHC245_clk_cnt_5_ Z ) ( spi_MasterMode_u/U60 A2 )
  ( spi_MasterMode_u/U199 A4 ) ( spi_MasterMode_u/sub_234/U16 A1 )
  ( spi_MasterMode_u/sub_234/U27 A1 )
  + ROUTED M2 ( 173520 55440 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 173520 55440 ) ( * 57360 )
    NEW M2 ( 173040 57360 ) ( 173520 * )
    NEW M2 ( 173040 57360 ) ( * 58800 ) V1_2CUT_S
    NEW M3 ( 164400 55440 ) ( 173520 * ) V2_2CUT_W
    NEW M2 ( 164400 45360 ) ( * 47760 )
    NEW M2 ( 163920 47760 ) ( 164400 * )
    NEW M2 ( 163920 47760 ) ( * 53040 )
    NEW M2 ( 163920 53040 ) ( 164400 * )
    NEW M2 ( 164400 53040 ) ( * 55440 ) V2_2CUT_N
    NEW M2 ( 164400 55440 ) ( * 55920 ) V1_2CUT_S
    NEW M1 ( 162000 38640 0 ) ( 163920 * ) V1_X
    NEW M2 ( 163920 38640 ) ( * 43920 )
    NEW M2 ( 163920 43920 ) ( 164400 * )
    NEW M2 ( 164400 43920 ) ( * 45360 ) V1_2CUT_N
    NEW M1 ( 164400 45360 ) ( 166320 * 0 )
    NEW M2 ( 173520 55440 ) V1_X
 ;
- spi_MasterMode_u/FE_PHN244_spi_ext_5_
  ( spi_MasterMode_u/FE_PHC244_spi_ext_5_ Z )
  ( spi_MasterMode_u/FE_PHC117_spi_ext_5_ I )
  + ROUTED M2 ( 142320 66480 ) ( * 68400 ) V2_XR
    NEW M3 ( 138960 68400 ) ( 142320 * )
    NEW M2 ( 138960 68400 ) ( * 71280 ) V2_2CUT_S
    NEW M3 ( 123600 71280 ) ( 138960 * )
    NEW M2 ( 123600 71280 ) ( * 72240 ) V1_2CUT_N
    NEW M2 ( 142320 66480 ) V1_2CUT_S
    NEW M3 ( 138960 68400 ) V2_2CUT_N
    NEW M3 ( 123600 71280 ) V2_XR
 ;
- spi_MasterMode_u/FE_PHN243_spi_ext_4_
  ( spi_MasterMode_u/FE_PHC243_spi_ext_4_ Z )
  ( spi_MasterMode_u/FE_PHC119_spi_ext_4_ I )
  + ROUTED M1 ( 129360 71760 0 ) ( 129840 * ) V1_X
    NEW M2 ( 129840 68880 ) ( * 71760 )
    NEW M3 ( 129840 68880 ) ( 131760 * )
    NEW M3 ( 131760 68400 ) ( * 68880 )
    NEW M3 ( 131760 68400 ) ( 133680 * ) V2_2CUT_W
    NEW M2 ( 133680 66000 ) ( * 68400 )
    NEW M3 ( 129840 68880 ) V2_XR
    NEW M2 ( 133680 66000 ) V1_2CUT_N
 ;
- FE_PHN242_spi_con_7_
  ( spi_con_reg\[7\] Q ) ( FE_PHC242_spi_con_7_ I )
  + ROUTED M2 ( 116880 109680 ) ( * 114000 ) V2_2CUT_E
    NEW M3 ( 116880 114000 ) ( 121200 * ) V2_2CUT_W
    NEW M2 ( 121200 114000 ) ( * 115440 ) V1_2CUT_E
    NEW M1 ( 121200 115440 ) ( * 115920 0 )
    NEW M2 ( 116880 109680 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN241_rfifo_wen
  ( spi_MasterMode_u/FE_PHC370_rfifo_wen I )
  ( spi_MasterMode_u/FE_PHC241_rfifo_wen Z ) ( spi_MasterMode_u/U159 A2 )
  ( spi_MasterMode_u/read_fifo/U9 A2 ) ( spi_MasterMode_u/read_fifo/U11 A1 )
  ( spi_MasterMode_u/read_fifo/U40 I )
  + ROUTED M2 ( 76080 130320 ) ( * 133200 )
    NEW M2 ( 75600 133200 ) ( 76080 * )
    NEW M2 ( 75600 133200 ) ( * 136080 )
    NEW M2 ( 75120 136080 ) ( 75600 * )
    NEW M2 ( 83760 129360 ) ( * 130320 ) V2_2CUT_W
    NEW TM1 ( 70830 100080 ) ( * 130320 ) TV1_2CUT_E
    NEW M3 ( 70830 130320 ) ( 76560 * ) V2_2CUT_W
    NEW M3 ( 76560 130320 ) ( 83760 * )
    NEW M2 ( 76080 130320 ) ( 76560 * )
    NEW M2 ( 76080 129360 ) ( * 130320 )
    NEW TM1 ( 70830 40560 ) ( * 100080 ) TV1_2CUT_E
    NEW M3 ( 70830 100080 ) ( 72240 * )
    NEW M3 ( 72240 100080 ) ( * 100560 )
    NEW M3 ( 72240 100560 ) ( 83760 * )
    NEW M3 ( 83760 100080 ) ( * 100560 )
    NEW M3 ( 83760 100080 ) ( 90000 * ) V2_2CUT_W
    NEW M2 ( 90000 99120 ) ( * 100080 )
    NEW M1 ( 90000 99120 ) ( 90480 * 0 )
    NEW M2 ( 66960 36720 ) ( * 38160 ) V1_2CUT_N
    NEW M3 ( 66960 36720 ) ( 70830 * ) TV1_2CUT_W
    NEW TM1 ( 70830 36720 ) ( * 40560 ) TV1_2CUT_E
    NEW M3 ( 70830 40560 ) ( 92400 * ) V2_XR
    NEW M2 ( 92400 40560 ) ( * 42000 ) V1_2CUT_S
    NEW M2 ( 75120 136080 ) V1_2CUT_E
    NEW M2 ( 83760 129360 ) V1_2CUT_N
    NEW M2 ( 76080 129360 ) V1_2CUT_S
    NEW M2 ( 90000 99120 ) V1_2CUT_N
    NEW M3 ( 66960 36720 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/FE_PHN240_rx_valid_d0
  ( spi_SlaveMode_u/FE_PHC464_rx_valid_d0 Z )
  ( spi_SlaveMode_u/FE_PHC240_rx_valid_d0 I )
  + ROUTED M2 ( 28560 85680 ) ( * 88080 ) V1_X
    NEW M3 ( 24240 85680 ) ( 28560 * ) V2_2CUT_N
    NEW M2 ( 24240 77040 ) ( * 85680 ) V2_2CUT_S
    NEW M3 ( 22800 77040 ) ( 24240 * ) V2_2CUT_N
    NEW TM1 ( 22800 77040 ) ( 24030 * )
    NEW TM1 ( 24030 53040 ) ( * 77040 )
    NEW TM1 ( 23130 42480 ) ( * 53040 )
    NEW TM1 ( 23130 53040 ) ( 24030 * )
    NEW TM1 ( 23130 42480 ) ( 24030 * )
    NEW TM1 ( 22230 27120 ) ( 24030 * )
    NEW TM1 ( 24030 27120 ) ( * 42480 )
    NEW M3 ( 22230 27120 ) ( 30000 * ) V2_2CUT_W
    NEW M2 ( 30000 20880 ) ( * 27120 )
    NEW M3 ( 30000 20880 ) ( 43920 * ) V2_XR
    NEW M2 ( 43920 19440 ) ( * 20880 )
    NEW M2 ( 43920 19440 ) ( 44880 * )
    NEW M2 ( 44880 18960 ) ( * 19440 )
    NEW TM1 ( 22800 77040 ) TV1_2CUT_E
    NEW TM1 ( 22230 27120 ) TV1_2CUT_W
    NEW M3 ( 30000 20880 ) V2_2CUT_E
    NEW M2 ( 44880 18960 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN239_spi_ext_3_
  ( spi_MasterMode_u/spi_ext_reg\[3\] Q )
  ( spi_MasterMode_u/FE_PHC239_spi_ext_3_ I )
  + ROUTED M1 ( 126960 63120 0 ) ( 127920 * ) V1_2CUT_S
    NEW M2 ( 127920 63120 ) ( * 65040 ) V2_2CUT_S
    NEW M3 ( 127920 65040 ) ( 136560 * ) V2_2CUT_S
    NEW M2 ( 136560 62640 ) ( * 65040 )
    NEW M3 ( 136560 62640 ) ( 148560 * ) V2_XR
    NEW M2 ( 148560 60720 ) ( * 62640 )
    NEW M3 ( 148560 60720 ) ( 151920 * ) V2_XR
    NEW M2 ( 151920 58800 ) ( * 60720 )
    NEW M3 ( 136560 62640 ) V2_XR
    NEW M3 ( 148560 60720 ) V2_XR
    NEW M2 ( 151920 58800 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN238_mem_3__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC352_mem_3__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC238_mem_3__1_ Z )
  + ROUTED M2 ( 156240 156720 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 150000 156720 ) ( 156240 * ) V2_2CUT_W
    NEW M3 ( 150000 156720 ) ( * 157680 )
    NEW M3 ( 143730 157680 ) ( 150000 * )
    NEW TM1 ( 143730 157680 ) ( * 163480 ) TV2_2CUT_S
    NEW MTT2 ( 102330 163480 ) ( 143730 * )
    NEW TM1 ( 102330 154800 ) ( * 163480 ) TV2_2CUT_S
    NEW M3 ( 98640 154800 ) ( 102330 * ) TV1_2CUT_W
    NEW M2 ( 98640 153360 ) ( * 154800 ) V2_XR
    NEW M1 ( 98160 153360 0 ) ( 98640 * ) V1_2CUT_W
    NEW M2 ( 156240 156720 ) V1_2CUT_S
    NEW TM1 ( 143730 157680 ) TV1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN237_mem_2__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC341_mem_2__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC237_mem_2__2_ Z )
  + ROUTED M3 ( 166230 127920 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 166320 123120 ) ( * 127920 ) V2_2CUT_S
    NEW M3 ( 166230 127920 ) ( 166320 * )
    NEW TM1 ( 166230 127920 ) ( * 150480 ) TV1_2CUT_W
    NEW M3 ( 158160 150480 ) ( 166230 * )
    NEW M2 ( 158160 150480 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 166320 123120 ) V1_2CUT_S
    NEW TM1 ( 166230 127920 ) TV1_2CUT_N
    NEW M3 ( 158160 150480 ) V2_XR
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN236_rx_data_2_
  ( spi_SlaveMode_u/FE_PHC349_rx_data_2_ I )
  ( spi_SlaveMode_u/FE_PHC236_rx_data_2_ Z )
  + ROUTED M2 ( 22320 143280 ) ( * 143760 ) V2_2CUT_W
    NEW M3 ( 18000 143760 ) ( 22320 * )
    NEW M2 ( 18000 114000 ) ( * 143760 ) V2_2CUT_E
    NEW M2 ( 18000 114000 ) ( 19440 * )
    NEW M2 ( 19440 113520 ) ( * 114000 )
    NEW M1 ( 19440 113040 ) ( * 113520 ) V1_2CUT_S
    NEW M1 ( 19440 113040 ) ( 19920 * )
    NEW M1 ( 19920 112713 0 ) ( * 113040 )
    NEW M2 ( 22320 143280 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- FE_PHN235_spi_con_2_
  ( FE_PHC235_spi_con_2_ Z ) ( FE_PHC64_spi_con_2_ I )
  + ROUTED M2 ( 160080 75120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 146640 81840 ) ( * 84960 ) V1_2CUT_S
    NEW M3 ( 146640 81840 ) ( 149520 * ) V2_XR
    NEW M2 ( 149520 75120 ) ( * 81840 )
    NEW M3 ( 149520 75120 ) ( 160080 * ) V2_XR
    NEW M3 ( 146640 81840 ) V2_2CUT_E
    NEW M3 ( 149520 75120 ) V2_2CUT_N
    NEW M2 ( 160080 75120 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN234_ssn
  ( spi_MasterMode_u/FE_PHC347_ssn I ) ( spi_MasterMode_u/FE_PHC234_ssn Z )
  + ROUTED M1 ( 126480 27600 ) ( 126960 * 0 )
    NEW M2 ( 126480 27600 ) ( * 34800 ) V2_2CUT_S
    NEW M3 ( 125520 34800 ) ( 126480 * )
    NEW M2 ( 125520 34800 ) ( * 41520 )
    NEW M2 ( 125520 41520 ) ( 126000 * )
    NEW M2 ( 126000 41520 ) ( * 47760 ) V1_2CUT_N
    NEW M1 ( 126000 47760 ) ( * 48240 )
    NEW M1 ( 126000 48240 ) ( 126480 * )
    NEW M1 ( 126480 48240 ) ( * 48720 0 )
    NEW M2 ( 126480 27600 ) V1_V
    NEW M3 ( 125520 34800 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN233_mem_0__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC342_mem_0__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC233_mem_0__7_ Z )
  + ROUTED M2 ( 172560 98160 ) ( * 98640 ) V1_2CUT_N
    NEW M3 ( 172560 98160 ) ( 173040 * )
    NEW M3 ( 173040 96720 ) ( * 98160 )
    NEW M3 ( 170160 96720 ) ( 173040 * )
    NEW M2 ( 170160 95855 ) ( * 96720 ) V2_XR
    NEW M3 ( 172560 98160 ) V2_XR
    NEW M2 ( 170160 95855 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN232_mem_1__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC335_mem_1__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC232_mem_1__7_ Z )
  + ROUTED M2 ( 172560 123120 ) ( * 126960 ) V2_2CUT_S
    NEW M3 ( 171630 126960 ) ( 172560 * )
    NEW TM1 ( 171630 126960 ) ( * 127080 ) TV2_2CUT_S
    NEW MTT2 ( 124830 127080 ) ( 171630 * )
    NEW TM1 ( 124830 126960 ) ( * 127080 ) TV2_2CUT_S
    NEW M3 ( 121680 126960 ) ( 124830 * ) TV1_2CUT_S
    NEW M2 ( 121680 126960 ) ( * 128400 ) V2_XR
    NEW M3 ( 114480 128400 ) ( 121680 * )
    NEW M2 ( 114480 128400 ) ( * 128880 )
    NEW M2 ( 114480 128880 ) ( 114960 * ) V1_X
    NEW M2 ( 172560 123120 ) V1_2CUT_S
    NEW TM1 ( 171630 126960 ) TV1_2CUT_N
    NEW M3 ( 121680 126960 ) V2_XR
    NEW M3 ( 114480 128400 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN231_mem_1__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC346_mem_1__5_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC231_mem_1__5_ Z )
  + ROUTED M2 ( 121200 153360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 158640 147120 ) ( * 151920 ) V2_XR
    NEW M3 ( 154320 151920 ) ( 158640 * )
    NEW M2 ( 154320 151920 ) ( * 153840 ) V2_XR
    NEW M3 ( 132720 153840 ) ( 154320 * )
    NEW M3 ( 132720 153360 ) ( * 153840 )
    NEW M3 ( 121200 153360 ) ( 132720 * )
    NEW M1 ( 120720 153360 0 ) ( 121200 * ) V1_2CUT_W
    NEW M2 ( 158640 147120 ) V1_X
    NEW M3 ( 154320 151920 ) V2_XR
    NEW M3 ( 121200 153360 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN230_mem_1__6_
  ( spi_MasterMode_u/write_fifo/FE_PHC345_mem_1__6_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC230_mem_1__6_ Z )
  + ROUTED M1 ( 168240 105840 0 ) ( 168720 * ) V1_2CUT_N
    NEW M2 ( 168720 105360 ) ( * 105840 )
    NEW M3 ( 166320 105360 ) ( 168720 * ) V2_XR
    NEW M2 ( 166320 100560 ) ( * 105360 ) V2_2CUT_E
    NEW M3 ( 164400 100560 ) ( 166320 * ) V2_2CUT_W
    NEW M2 ( 164400 90480 ) ( * 100560 ) V2_2CUT_E
    NEW M2 ( 163920 90480 ) ( 164400 * )
    NEW M2 ( 163920 88560 ) ( * 90480 )
    NEW M1 ( 163440 88560 ) ( 163920 * ) V1_X
    NEW M1 ( 163440 88560 ) ( * 89040 0 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN229_mem_1__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC328_mem_1__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC229_mem_1__1_ Z )
  + ROUTED M2 ( 174480 165360 ) ( * 165840 ) V1_X
    NEW M3 ( 173040 165360 ) ( 174480 * ) V2_XR
    NEW M2 ( 173040 155280 ) ( * 165360 ) V2_2CUT_E
    NEW M1 ( 173040 155280 ) ( * 155760 )
    NEW M1 ( 173040 155760 ) ( 173520 * )
    NEW M1 ( 173520 155760 ) ( * 156240 0 )
    NEW M2 ( 173040 155280 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- FE_PHN228_spi_con_1_
  ( spi_con_reg\[1\] Q ) ( FE_PHC228_spi_con_1_ I )
  + ROUTED M2 ( 154800 94320 ) ( * 94800 ) V1_2CUT_N
    NEW M3 ( 154800 94320 ) ( 158160 * ) V2_2CUT_W
    NEW M2 ( 158160 89040 ) ( * 94320 )
    NEW M3 ( 154800 94320 ) V2_2CUT_N
    NEW M2 ( 158160 89040 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN227_mem_1__3_
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[3\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC227_mem_1__3_ I )
  + ROUTED M2 ( 47280 140400 ) ( * 141360 ) V2_XR
    NEW M3 ( 47280 141360 ) ( 52080 * ) V2_XR
    NEW M2 ( 52080 141360 ) ( * 142320 ) V1_2CUT_S
    NEW M1 ( 51120 142320 0 ) ( 52080 * )
    NEW M2 ( 47280 140400 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN226_mem_2__3_
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[3\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC226_mem_2__3_ I )
  + ROUTED M2 ( 50640 123120 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 49200 123120 0 ) ( 50640 * ) V1_2CUT_N
    NEW M3 ( 50640 123120 ) ( 66480 * ) V2_XR
    NEW M2 ( 66480 122640 ) ( * 123120 )
    NEW M2 ( 66480 122640 ) ( 66960 * )
    NEW M2 ( 66960 122160 ) ( * 122640 )
    NEW M1 ( 66000 122160 0 ) ( 66960 * ) V1_2CUT_S
    NEW M3 ( 50640 123120 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN225_mem_0__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC225_mem_0__5_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC79_mem_0__5_ I )
  + ROUTED M1 ( 171120 140400 ) ( 171600 * 0 )
    NEW M2 ( 171120 140400 ) ( * 140880 )
    NEW M2 ( 169680 140880 ) ( 171120 * )
    NEW M2 ( 169680 140880 ) ( * 143280 ) V2_2CUT_W
    NEW M3 ( 165360 143280 ) ( 169680 * )
    NEW M2 ( 165360 143280 ) ( * 146160 ) V1_2CUT_N
    NEW M2 ( 171120 140400 ) V1_2CUT_S
    NEW M3 ( 165360 143280 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/FE_PHN224_mosi_o
  ( spi_MasterMode_u/read_fifo/U29 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC224_mosi_o Z )
  + ROUTED M2 ( 60240 97200 ) ( * 98640 ) V1_2CUT_N
    NEW M3 ( 60240 97200 ) ( 66000 * ) V2_2CUT_W
    NEW M2 ( 66000 95760 ) ( * 97200 )
    NEW M3 ( 60240 97200 ) V2_2CUT_E
    NEW M2 ( 66000 95760 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN223_mem_0__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC323_mem_0__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC223_mem_0__0_ Z )
  + ROUTED M1 ( 156240 138960 0 ) ( 157200 * ) V1_X
    NEW M2 ( 157200 134640 ) ( * 138960 )
    NEW M3 ( 157200 134640 ) ( 164880 * ) V2_2CUT_S
    NEW M2 ( 164880 132720 ) ( * 134640 )
    NEW M3 ( 164880 132720 ) ( 167280 * ) V2_XR
    NEW M2 ( 167280 129360 ) ( * 132720 )
    NEW M3 ( 157200 134640 ) V2_2CUT_N
    NEW M3 ( 164880 132720 ) V2_XR
    NEW M2 ( 167280 129360 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN222_mem_3__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC300_mem_3__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC222_mem_3__7_ Z )
  + ROUTED M2 ( 163440 129840 ) ( 165840 * ) V1_H
    NEW M2 ( 163440 127440 ) ( * 129840 )
    NEW M3 ( 153840 127440 ) ( 163440 * ) V2_XR
    NEW M3 ( 153840 127440 ) ( * 128880 )
    NEW M3 ( 119760 128880 ) ( 153840 * )
    NEW M2 ( 119760 125040 ) ( * 128880 ) V2_XR
    NEW M3 ( 112560 125040 ) ( 119760 * ) V2_XR
    NEW M2 ( 112080 125040 ) ( 112560 * ) V2_2CUT_E
    NEW M2 ( 112080 114480 ) ( * 125040 )
    NEW M3 ( 101520 114480 ) ( 112080 * ) V2_2CUT_W
    NEW M2 ( 101520 109200 ) ( * 114480 ) V2_2CUT_E
    NEW M1 ( 101520 109200 ) ( 102480 * 0 )
    NEW M2 ( 101520 109200 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN221_mem_0__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC321_mem_0__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC221_mem_0__2_ Z )
  + ROUTED M2 ( 149520 123120 ) ( * 126480 )
    NEW M2 ( 148080 126480 ) ( 149520 * )
    NEW M2 ( 148080 126480 ) ( * 139920 )
    NEW M2 ( 148080 139920 ) ( 150000 * )
    NEW M2 ( 150000 139920 ) ( * 146160 ) V1_V
    NEW M2 ( 149520 123120 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN220_mem_1__6_
  ( spi_MasterMode_u/read_fifo/FE_PHC220_mem_1__6_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC113_mem_1__6_ I )
  + ROUTED M1 ( 54000 55440 0 ) ( 54960 * ) V1_2CUT_S
    NEW M2 ( 54960 54960 ) ( * 55440 )
    NEW M3 ( 54960 54960 ) ( 56400 * ) V2_XR
    NEW M2 ( 56400 54960 ) ( * 55440 ) V1_2CUT_S
    NEW M3 ( 54960 54960 ) V2_XR
 ;
- spi_MasterMode_u/FE_PHN219_spi_ext_2_
  ( spi_MasterMode_u/FE_PHC303_spi_ext_2_ I )
  ( spi_MasterMode_u/FE_PHC219_spi_ext_2_ Z ) ( spi_MasterMode_u/U25 B2 )
  + ROUTED M2 ( 122160 92400 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 119760 93360 ) ( 120240 * 0 )
    NEW M2 ( 119760 91440 ) ( * 93360 ) V1_V
    NEW M2 ( 118800 91440 ) ( 119760 * )
    NEW M2 ( 118800 82320 ) ( * 91440 )
    NEW M1 ( 116880 82320 0 ) ( 118800 * ) V1_2CUT_N
    NEW M1 ( 121680 92400 0 ) ( 122160 * ) V1_X
    NEW M3 ( 122160 92400 ) ( 127920 * ) V2_XR
    NEW M2 ( 127920 92400 ) ( * 92880 ) V1_X
    NEW M1 ( 127440 92880 ) ( 127920 * )
    NEW M1 ( 127440 92400 0 ) ( * 92880 )
    NEW M3 ( 122160 92400 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/FE_PHN218_mem_1__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC331_mem_1__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC218_mem_1__2_ Z )
  + ROUTED M2 ( 151920 136560 ) ( * 141840 ) V1_X
    NEW M1 ( 150480 141840 ) ( 151920 * )
    NEW M2 ( 150480 141840 ) ( * 144720 ) V2_2CUT_S
    NEW M3 ( 148080 144720 ) ( 150480 * )
    NEW M2 ( 148080 144720 ) ( * 146160 )
    NEW M2 ( 147600 146160 ) ( 148080 * )
    NEW M2 ( 147600 146160 ) ( * 149040 ) V2_XR
    NEW M3 ( 145200 149040 ) ( 147600 * )
    NEW M2 ( 145200 149040 ) ( * 149520 ) V1_2CUT_S
    NEW M2 ( 151920 136560 ) V1_X
    NEW M2 ( 150480 141840 ) V1_X
    NEW M3 ( 148080 144720 ) V2_2CUT_E
    NEW M3 ( 145200 149040 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN217_mem_2__7_
  ( spi_MasterMode_u/write_fifo/U58 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC217_mem_2__7_ Z )
  + ROUTED M2 ( 151920 113520 ) ( * 121680 ) V1_2CUT_N
    NEW M2 ( 151920 113520 ) ( 152880 * )
    NEW M2 ( 152880 112560 ) ( * 113520 )
    NEW M2 ( 152880 112560 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN216_mem_1__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC329_mem_1__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC216_mem_1__0_ Z )
  + ROUTED M2 ( 126480 140400 ) ( * 140880 )
    NEW M2 ( 126480 140880 ) ( 127440 * )
    NEW M2 ( 127440 140880 ) ( * 142800 )
    NEW M2 ( 127440 142800 ) ( 127920 * )
    NEW M2 ( 127920 142800 ) ( * 149520 ) V1_V
    NEW M2 ( 126480 140400 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN215_mem_3__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC322_mem_3__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC215_mem_3__0_ Z )
  + ROUTED M2 ( 122640 128400 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 134160 123120 ) ( * 127920 ) V2_2CUT_W
    NEW M3 ( 130800 127920 ) ( 134160 * )
    NEW M3 ( 130800 127920 ) ( * 128400 )
    NEW M3 ( 122640 128400 ) ( 130800 * )
    NEW M1 ( 122640 128400 ) ( * 128880 )
    NEW M1 ( 122640 128880 ) ( 123120 * )
    NEW M1 ( 123120 128880 ) ( * 129360 0 )
    NEW M2 ( 134160 123120 ) V1_2CUT_S
    NEW M3 ( 122640 128400 ) V2_XR
    NEW M2 ( 122640 128400 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN214_sfr_tx_0_
  ( spi_SlaveMode_u/FE_PHC344_sfr_tx_0_ I )
  ( spi_SlaveMode_u/FE_PHC214_sfr_tx_0_ Z )
  + ROUTED M1 ( 34320 11760 ) ( 34800 * 0 )
    NEW M2 ( 34320 11760 ) ( * 14160 ) V2_2CUT_W
    NEW M3 ( 17040 14160 ) ( 34320 * )
    NEW M2 ( 17040 14160 ) ( * 18480 ) V1_2CUT_N
    NEW M2 ( 34320 11760 ) V1_2CUT_E
    NEW M3 ( 17040 14160 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN213_sfr_tx_4_
  ( spi_SlaveMode_u/FE_PHC442_sfr_tx_4_ I )
  ( spi_SlaveMode_u/FE_PHC213_sfr_tx_4_ Z )
  + ROUTED M2 ( 30960 37680 ) ( * 38160 ) V1_2CUT_W
    NEW M3 ( 15600 37680 ) ( 30960 * ) V2_2CUT_W
    NEW M2 ( 15600 37680 ) ( * 41520 )
    NEW M2 ( 15120 41520 ) ( 15600 * )
    NEW M2 ( 15120 41520 ) ( * 48240 ) V1_2CUT_W
    NEW M1 ( 14640 48240 ) ( 15120 * )
    NEW M1 ( 14640 48240 ) ( * 48720 0 )
    NEW M3 ( 15600 37680 ) V2_2CUT_S
 ;
- spi_SlaveMode_u/FE_PHN212_rx_data_4_
  ( spi_SlaveMode_u/U31 A2 ) ( spi_SlaveMode_u/FE_PHC212_rx_data_4_ Z )
  + ROUTED M2 ( 16560 35760 ) ( * 42480 ) V2_2CUT_W
    NEW M3 ( 11430 42480 ) ( 16560 * )
    NEW TM1 ( 11430 42480 ) ( * 129840 )
    NEW TM1 ( 11430 129840 ) ( 14130 * )
    NEW TM1 ( 14130 129840 ) ( * 131280 ) TV1_2CUT_E
    NEW M3 ( 14130 131280 ) ( 14640 * ) V2_2CUT_N
    NEW M2 ( 14640 131280 ) ( * 136080 ) V1_2CUT_N
    NEW M2 ( 16560 35760 ) V1_2CUT_E
    NEW TM1 ( 11430 42480 ) TV1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN211_n115
  ( spi_MasterMode_u/U180 A2 ) ( spi_MasterMode_u/FE_PHC211_n115 Z )
  + ROUTED M2 ( 98640 30960 ) ( * 31440 ) V1_2CUT_N
    NEW M3 ( 95760 30960 ) ( 98640 * ) V2_XR
    NEW M2 ( 95760 30960 ) ( * 31920 ) V1_2CUT_E
    NEW M3 ( 95760 30960 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN210_mem_0__1_
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[1\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC210_mem_0__1_ I )
  + ROUTED M2 ( 160080 156720 ) ( * 159120 ) V1_2CUT_N
    NEW M3 ( 160080 156720 ) ( 163440 * ) V2_XR
    NEW M2 ( 163440 156240 ) ( * 156720 )
    NEW M3 ( 160080 156720 ) V2_2CUT_E
    NEW M2 ( 163440 156240 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN209_data_o_0_
  ( spi_MasterMode_u/FE_PHC209_data_o_0_ Z ) ( spi_MasterMode_u/U32 B1 )
  + ROUTED M1 ( 110640 42000 ) ( 111120 * 0 )
    NEW M2 ( 110640 42000 ) ( * 46320 ) V2_2CUT_W
    NEW M3 ( 108720 46320 ) ( 110640 * )
    NEW M2 ( 108720 46320 ) ( * 56400 ) V2_2CUT_W
    NEW M3 ( 100560 56400 ) ( 108720 * )
    NEW M2 ( 100560 56400 ) ( * 67440 ) V2_2CUT_W
    NEW M3 ( 97830 67440 ) ( 100560 * )
    NEW TM1 ( 97830 67440 ) ( * 75080 ) TV2_2CUT_S
    NEW MTT2 ( 93330 75080 ) ( 97830 * )
    NEW TM1 ( 93330 75080 ) ( * 80400 ) TV1_X
    NEW M3 ( 92400 80400 ) ( 93330 * )
    NEW M3 ( 92400 80400 ) ( * 80880 )
    NEW M3 ( 89520 80880 ) ( 92400 * )
    NEW M3 ( 89520 80880 ) ( * 81360 )
    NEW M3 ( 83760 81360 ) ( 89520 * )
    NEW M2 ( 83760 81360 ) ( * 90000 )
    NEW M2 ( 83760 90000 ) ( 84240 * )
    NEW M2 ( 84240 90000 ) ( * 92880 ) V1_2CUT_S
    NEW M2 ( 110640 42000 ) V1_X
    NEW M3 ( 108720 46320 ) V2_2CUT_E
    NEW M3 ( 100560 56400 ) V2_2CUT_E
    NEW TM1 ( 97830 67440 ) TV1_2CUT_E
    NEW MTT2 ( 93330 75080 ) TV2_2CUT_N
    NEW M3 ( 83760 81360 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN208_mem_3__2_
  ( spi_MasterMode_u/write_fifo/U45 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC208_mem_3__2_ Z )
  + ROUTED M2 ( 154320 131760 ) RECT ( -120 -120 120 480 )
    NEW M1 ( 55920 21840 0 ) ( 59280 * ) V1_2CUT_W
    NEW M2 ( 59280 12240 ) ( * 21840 )
    NEW M3 ( 59280 12240 ) ( 60720 * ) V2_2CUT_W
    NEW M2 ( 60720 6000 ) ( * 12240 )
    NEW M1 ( 60720 6000 ) ( 179760 * ) V1_2CUT_E
    NEW M2 ( 179760 6000 ) ( 180240 * )
    NEW M2 ( 180240 6000 ) ( * 66960 ) V2_2CUT_W
    NEW M3 ( 170730 66960 ) ( 180240 * )
    NEW TM1 ( 170730 66960 ) ( * 124560 ) TV1_2CUT_W
    NEW M3 ( 162960 124560 ) ( 170730 * )
    NEW M2 ( 162960 124560 ) ( * 128400 ) V2_XR
    NEW M3 ( 156720 128400 ) ( 162960 * )
    NEW M2 ( 156720 128400 ) ( * 131760 ) V2_2CUT_W
    NEW M3 ( 154320 131760 ) ( 156720 * )
    NEW M1 ( 154320 131760 ) ( * 132720 0 )
    NEW M3 ( 59280 12240 ) V2_XR
    NEW M2 ( 60720 6000 ) V1_2CUT_E
    NEW TM1 ( 170730 66960 ) TV1_2CUT_E
    NEW M3 ( 162960 124560 ) V2_2CUT_N
    NEW M3 ( 156720 128400 ) V2_2CUT_E
    NEW M3 ( 154320 131760 ) V2_2CUT_E
    NEW M2 ( 154320 131760 ) V1_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN207_mem_3__6_
  ( spi_MasterMode_u/write_fifo/U49 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC207_mem_3__6_ Z )
  + ROUTED M2 ( 94320 18960 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 86160 18960 0 ) ( 94320 * ) V1_2CUT_W
    NEW M3 ( 94320 18960 ) ( 130230 * ) TV1_2CUT_W
    NEW TM1 ( 130230 18960 ) ( * 43880 ) TV2_2CUT_E
    NEW MTT2 ( 130230 43880 ) ( 146430 * )
    NEW MTT2 ( 146430 43880 ) ( * 49080 )
    NEW MTT2 ( 146430 49080 ) ( 159930 * ) TV2_2CUT_N
    NEW TM1 ( 159930 49080 ) ( * 101520 ) TV1_2CUT_W
    NEW M3 ( 138480 101520 ) ( 159930 * )
    NEW M2 ( 138480 101520 ) ( * 103440 ) V2_XR
    NEW M3 ( 135120 103440 ) ( 138480 * )
    NEW M2 ( 135120 103440 ) ( * 112560 ) V1_2CUT_S
    NEW M3 ( 94320 18960 ) V2_2CUT_E
    NEW M3 ( 138480 101520 ) V2_XR
    NEW M3 ( 135120 103440 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN206_re_ptr_2_
  ( spi_MasterMode_u/read_fifo/FE_PHC206_re_ptr_2_ Z )
  ( spi_MasterMode_u/read_fifo/U13 A2 ) ( spi_MasterMode_u/read_fifo/U76 A1 )
  ( spi_MasterMode_u/read_fifo/U13 B2 ) ( spi_MasterMode_u/read_fifo/U78 B2 )
  ( spi_MasterMode_u/read_fifo/U78 A2 )
  + ROUTED M2 ( 82800 126000 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 67920 118800 ) ( 79920 * ) V2_XR
    NEW M2 ( 79920 118800 ) ( * 126000 ) V1_2CUT_S
    NEW M3 ( 79920 126000 ) ( 82800 * ) V2_XR
    NEW M3 ( 57840 118800 ) ( 65520 * ) V2_XR
    NEW M2 ( 57840 118800 ) ( * 119280 ) V1_X
    NEW M2 ( 65520 118800 ) ( * 119280 ) V1_2CUT_N
    NEW M3 ( 65520 118800 ) ( 67920 * ) V2_XR
    NEW M2 ( 67920 118800 ) ( * 119760 ) V1_2CUT_S
    NEW M2 ( 63600 120240 ) ( * 120720 ) V2_XR
    NEW M3 ( 63600 120720 ) ( 65520 * ) V2_2CUT_W
    NEW M2 ( 65520 119280 ) ( * 120720 )
    NEW M3 ( 79920 126000 ) V2_2CUT_E
    NEW M2 ( 82800 126000 ) V1_2CUT_S
    NEW M3 ( 57840 118800 ) V2_2CUT_W
    NEW M2 ( 63600 120240 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN205_mem_2__6_
  ( spi_MasterMode_u/write_fifo/U57 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC205_mem_2__6_ Z )
  + ROUTED TM1 ( 173430 78960 ) RECT ( -270 -600 270 1920 )
    NEW M1 ( 104400 11280 0 ) ( 112560 * ) V1_2CUT_S
    NEW M2 ( 112560 2160 ) ( * 11280 )
    NEW M1 ( 112560 2160 ) ( 184080 * ) V1_2CUT_E
    NEW M2 ( 184080 2160 ) ( 184560 * )
    NEW M2 ( 184560 2160 ) ( * 78960 ) V2_2CUT_W
    NEW M3 ( 173430 78960 ) ( 184560 * )
    NEW TM1 ( 173430 78960 ) ( * 80280 ) TV2_2CUT_S
    NEW MTT2 ( 137430 80280 ) ( 173430 * )
    NEW TM1 ( 137430 80280 ) ( * 101040 ) TV1_X
    NEW M3 ( 137430 101040 ) ( 138000 * ) V2_XR
    NEW M2 ( 138000 101040 ) ( * 104400 )
    NEW M2 ( 138000 104400 ) ( 138480 * )
    NEW M2 ( 138480 104400 ) ( * 109200 ) V2_2CUT_S
    NEW M3 ( 138480 109200 ) ( 143760 * ) V2_2CUT_W
    NEW M2 ( 143760 109200 ) ( * 112560 ) V1_2CUT_S
    NEW M2 ( 112560 2160 ) V1_2CUT_N
    NEW TM1 ( 173430 78960 ) TV1_X
    NEW MTT2 ( 137430 80280 ) TV2_2CUT_E
  + SOURCE TIMING
 ;
- FE_PHN204_spi_con_0_
  ( spi_con_reg\[0\] Q ) ( FE_PHC204_spi_con_0_ I )
  + ROUTED M2 ( 168720 82800 ) ( * 85200 ) V1_2CUT_N
    NEW M3 ( 168720 82800 ) ( 172560 * ) V2_2CUT_S
    NEW M2 ( 172560 82320 ) ( * 82800 )
    NEW M3 ( 168720 82800 ) V2_2CUT_E
    NEW M2 ( 172560 82320 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN203_state_2_
  ( spi_MasterMode_u/U181 A1 ) ( spi_MasterMode_u/FE_PHC203_state_2_ Z )
  + ROUTED M2 ( 100560 45840 ) ( 101520 * ) V1_2CUT_S
    NEW M2 ( 100560 45840 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN202_mem_0__3_
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[3\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC202_mem_0__3_ I )
  + ROUTED M2 ( 46800 135120 ) ( * 135600 ) V2_XR
    NEW M3 ( 43440 135600 ) ( 46800 * )
    NEW M2 ( 43440 133680 ) ( * 135600 ) V2_XR
    NEW M3 ( 43440 133680 ) ( 44880 * ) V2_2CUT_W
    NEW M2 ( 44880 132720 ) ( * 133680 )
    NEW M2 ( 46800 135120 ) V1_2CUT_N
    NEW M3 ( 43440 133680 ) V2_XR
    NEW M2 ( 44880 132720 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN201_bit_cnt_0_
  ( spi_MasterMode_u/FE_PHC201_bit_cnt_0_ Z )
  ( spi_MasterMode_u/FE_PHC42_bit_cnt_0_ I )
  + ROUTED M2 ( 88080 22320 ) ( * 31440 )
    NEW M2 ( 88080 31440 ) ( 88560 * )
    NEW M2 ( 88560 31440 ) ( * 33360 ) V2_2CUT_W
    NEW M3 ( 87030 33360 ) ( 88560 * )
    NEW TM1 ( 87030 33360 ) ( * 33480 ) TV2_2CUT_N
    NEW MTT2 ( 87030 33480 ) ( * 54280 )
    NEW MTT2 ( 86130 54280 ) ( 87030 * )
    NEW TM1 ( 86130 54280 ) ( * 59280 ) TV1_2CUT_W
    NEW M3 ( 82320 59280 ) ( 86130 * )
    NEW M2 ( 82320 58800 ) ( * 59280 ) V2_2CUT_S
    NEW M2 ( 88080 22320 ) V1_2CUT_S
    NEW TM1 ( 87030 33360 ) TV1_2CUT_E
    NEW MTT2 ( 86130 54280 ) TV2_2CUT_E
    NEW M2 ( 82320 58800 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN200_mem_0__6_
  ( spi_MasterMode_u/write_fifo/FE_PHC327_mem_0__6_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC200_mem_0__6_ Z )
  + ROUTED M2 ( 161040 14160 ) ( * 19920 ) V2_2CUT_E
    NEW M3 ( 161040 19920 ) ( 180630 * ) TV1_2CUT_N
    NEW TM1 ( 180630 19920 ) ( * 96720 ) TV1_2CUT_S
    NEW M3 ( 176880 96720 ) ( 180630 * )
    NEW M2 ( 176880 96720 ) ( * 100560 ) V2_2CUT_W
    NEW M3 ( 171120 100560 ) ( 176880 * )
    NEW M2 ( 171120 100560 ) ( * 106320 ) V1_2CUT_W
    NEW M1 ( 170640 106320 ) ( 171120 * )
    NEW M1 ( 170640 105840 0 ) ( * 106320 )
    NEW M2 ( 161040 14160 ) V1_2CUT_N
    NEW M3 ( 176880 96720 ) V2_2CUT_E
    NEW M3 ( 171120 100560 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN199_mem_2__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC199_mem_2__1_ Z )
  ( spi_MasterMode_u/write_fifo/U52 A2 )
  + ROUTED M2 ( 70320 116400 ) ( * 119760 ) V2_2CUT_S
    NEW M3 ( 63120 119760 ) ( 70320 * )
    NEW M2 ( 63120 119760 ) ( * 122160 )
    NEW M2 ( 63120 122160 ) ( 64080 * )
    NEW M2 ( 64080 122160 ) ( * 125520 ) V2_XR
    NEW M3 ( 55920 125520 ) ( 64080 * )
    NEW M2 ( 55920 125520 ) ( * 129840 ) V2_2CUT_S
    NEW M3 ( 49230 129840 ) ( 55920 * )
    NEW TM1 ( 49230 129840 ) ( * 168680 ) TV2_2CUT_E
    NEW MTT2 ( 49230 168680 ) ( 154530 * ) TV2_2CUT_W
    NEW TM1 ( 154530 168240 ) ( * 168680 )
    NEW M3 ( 154530 168240 ) ( 155760 * ) V2_2CUT_W
    NEW M2 ( 155760 162960 ) ( * 168240 )
    NEW M2 ( 70320 116400 ) V1_2CUT_S
    NEW M3 ( 63120 119760 ) V2_XR
    NEW M3 ( 55920 125520 ) V2_XR
    NEW TM1 ( 49230 129840 ) TV1_H
    NEW TM1 ( 154530 168240 ) TV1_2CUT_N
    NEW M2 ( 155760 162960 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN198_wr_ptr_0_
  ( spi_MasterMode_u/write_fifo/FE_PHC299_wr_ptr_0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC198_wr_ptr_0_ Z )
  + ROUTED M1 ( 103440 21840 ) ( 103920 * 0 )
    NEW M2 ( 103440 21840 ) ( * 23760 ) V2_2CUT_W
    NEW M3 ( 102330 23760 ) ( 103440 * )
    NEW TM1 ( 102330 23760 ) ( * 25200 )
    NEW TM1 ( 102330 25200 ) ( 103230 * )
    NEW TM1 ( 103230 25200 ) ( * 68400 )
    NEW TM1 ( 102330 68400 ) ( 103230 * )
    NEW TM1 ( 102330 68400 ) ( * 71280 )
    NEW TM1 ( 102330 71280 ) ( 103230 * )
    NEW TM1 ( 103230 71280 ) ( * 102960 )
    NEW TM1 ( 103230 102960 ) ( 105930 * )
    NEW TM1 ( 105930 102960 ) ( * 109680 )
    NEW TM1 ( 105030 109680 ) ( 105930 * )
    NEW TM1 ( 105030 109680 ) ( * 121880 ) TV2_2CUT_S
    NEW MTT2 ( 101430 121880 ) ( 105030 * )
    NEW TM1 ( 101430 121880 ) ( * 127920 ) TV1_2CUT_S
    NEW M3 ( 101430 127920 ) ( 102960 * ) V2_2CUT_W
    NEW M2 ( 102960 127920 ) ( * 129360 ) V1_2CUT_S
    NEW M2 ( 103440 21840 ) V1_2CUT_E
    NEW TM1 ( 102330 23760 ) TV1_2CUT_W
    NEW MTT2 ( 101430 121880 ) TV2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN197_mem_2__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC333_mem_2__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC197_mem_2__0_ Z )
  + ROUTED M1 ( 140400 21840 0 ) ( 146640 * ) V1_2CUT_N
    NEW M2 ( 146640 21840 ) ( * 24240 ) V2_XR
    NEW M3 ( 146640 24240 ) ( 176400 * ) V2_2CUT_N
    NEW M2 ( 176400 24240 ) ( * 54000 )
    NEW M2 ( 175920 54000 ) ( 176400 * )
    NEW M2 ( 175920 54000 ) ( * 73680 ) V2_2CUT_W
    NEW M3 ( 173040 73680 ) ( 175920 * )
    NEW M2 ( 173040 73680 ) ( * 79920 ) V2_2CUT_W
    NEW M3 ( 162480 79920 ) ( 173040 * )
    NEW M2 ( 162480 79920 ) ( * 100560 ) V2_2CUT_W
    NEW M3 ( 148560 100560 ) ( 162480 * )
    NEW M2 ( 148560 100560 ) ( * 108720 ) V2_2CUT_N
    NEW M3 ( 147120 108720 ) ( 148560 * )
    NEW M3 ( 126630 108240 ) ( 147120 * )
    NEW M3 ( 147120 108240 ) ( * 108720 )
    NEW TM1 ( 126630 108240 ) ( * 119280 )
    NEW TM1 ( 126630 119280 ) ( 127530 * )
    NEW TM1 ( 127530 119280 ) ( * 123120 )
    NEW TM1 ( 126630 123120 ) ( 127530 * )
    NEW TM1 ( 126630 123120 ) ( * 127440 ) TV1_X
    NEW M3 ( 126000 127440 ) ( 126630 * )
    NEW M3 ( 126000 127440 ) ( * 127920 )
    NEW M3 ( 120720 127920 ) ( 126000 * )
    NEW M2 ( 120720 127920 ) ( * 129360 ) V1_2CUT_S
    NEW M3 ( 173040 73680 ) V2_XR
    NEW M3 ( 162480 79920 ) V2_2CUT_E
    NEW M3 ( 148560 100560 ) V2_XR
    NEW TM1 ( 126630 108240 ) TV1_2CUT_E
    NEW M3 ( 120720 127920 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN196_spi_sta_7
  ( spi_MasterMode_u/FE_PHC289_spi_sta_7 Z )
  ( spi_MasterMode_u/FE_PHC196_spi_sta_7 I )
  + ROUTED M2 ( 135120 90000 ) ( * 94800 ) V1_2CUT_N
    NEW M3 ( 135120 90000 ) ( 135600 * )
    NEW M3 ( 135600 89520 ) ( * 90000 )
    NEW M3 ( 135600 89520 ) ( 137040 * ) V2_XR
    NEW M2 ( 137040 87120 ) ( * 89520 )
    NEW M3 ( 137040 87120 ) ( 142320 * ) V2_XR
    NEW M2 ( 142320 87120 ) ( * 88560 ) V1_2CUT_S
    NEW M3 ( 135120 90000 ) V2_XR
    NEW M3 ( 137040 87120 ) V2_XR
  + SOURCE TIMING
 ;
- FE_PHN195_spi_con_4_
  ( FE_PHC343_spi_con_4_ I ) ( FE_PHC195_spi_con_4_ Z )
  + ROUTED M2 ( 121200 76080 ) ( * 77520 ) V2_2CUT_W
    NEW M3 ( 112080 77520 ) ( 121200 * )
    NEW M2 ( 112080 77520 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 121200 76080 ) V1_2CUT_S
    NEW M3 ( 112080 77520 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN194_data_buf_5_
  ( spi_MasterMode_u/data_buf_reg\[5\] Q )
  ( spi_MasterMode_u/FE_PHC194_data_buf_5_ I )
  + ROUTED M2 ( 82320 136560 ) ( * 138000 ) V2_2CUT_E
    NEW M3 ( 82320 138000 ) ( 83760 * ) V2_XR
    NEW M2 ( 83760 138000 ) ( * 139440 ) V1_2CUT_N
    NEW M2 ( 82320 136560 ) V1_H
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN193_spi_ext_7_
  ( spi_MasterMode_u/FE_PHC317_spi_ext_7_ Z )
  ( spi_MasterMode_u/FE_PHC193_spi_ext_7_ I )
  + ROUTED M2 ( 140400 118320 ) ( * 121680 ) V1_2CUT_N
    NEW M3 ( 140400 118320 ) ( 150960 * ) V2_2CUT_S
    NEW M2 ( 150960 112080 ) ( * 118320 )
    NEW M3 ( 150960 112080 ) ( 153360 * ) V2_XR
    NEW M2 ( 153360 105840 ) ( * 112080 )
    NEW M3 ( 140400 118320 ) V2_2CUT_E
    NEW M3 ( 150960 112080 ) V2_XR
    NEW M2 ( 153360 105840 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN192_mem_3__3_
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[3\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC192_mem_3__3_ I )
  + ROUTED M2 ( 45840 152880 ) ( 46320 * ) V1_2CUT_N
    NEW M3 ( 25680 152880 ) ( 45840 * ) V2_2CUT_E
    NEW M2 ( 25680 152880 ) ( * 154320 ) V2_2CUT_W
    NEW M3 ( 13200 154320 ) ( 25680 * )
    NEW M2 ( 13200 154320 ) ( * 159600 ) V1_X
    NEW M3 ( 25680 152880 ) V2_2CUT_E
    NEW M3 ( 13200 154320 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- FE_PHN191_rstn_temp
  ( FE_PHC291_rstn_temp I ) ( FE_PHC191_rstn_temp Z )
  + ROUTED M1 ( 55440 14640 0 ) ( 56880 * ) V1_2CUT_N
    NEW M2 ( 56880 14640 ) ( * 16080 ) V2_2CUT_E
    NEW M3 ( 56880 16080 ) ( 58800 * ) V2_XR
    NEW M2 ( 58800 16080 ) ( * 18480 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN190_mem_2__6_
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[6\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC190_mem_2__6_ I )
  + ROUTED M1 ( 59280 58320 ) ( 61200 * 0 )
    NEW M2 ( 59280 56880 ) ( * 58320 ) V1_2CUT_E
    NEW M2 ( 58320 56880 ) ( 59280 * )
    NEW M2 ( 58320 50640 ) ( * 56880 )
    NEW M3 ( 55440 50640 ) ( 58320 * ) V2_2CUT_W
    NEW M2 ( 55440 44880 ) ( * 50640 ) V2_XR
    NEW M2 ( 55440 44880 ) ( 56400 * )
    NEW M2 ( 56400 31440 ) ( * 44880 )
    NEW M3 ( 44880 31440 ) ( 56400 * ) V2_XR
    NEW M2 ( 44880 28560 ) ( * 31440 ) V2_XR
    NEW M2 ( 44880 28560 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN189_mem_1__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC360_mem_1__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC189_mem_1__4_ Z )
  + ROUTED M2 ( 19440 150000 ) ( * 150960 ) V2_XR
    NEW M3 ( 18480 150960 ) ( 19440 * )
    NEW M2 ( 18480 150960 ) ( * 175440 ) V1_2CUT_E
    NEW M1 ( 18480 175440 ) ( 72720 * ) V1_2CUT_W
    NEW M2 ( 72720 156720 ) ( * 175440 )
    NEW M3 ( 72720 156720 ) ( 78480 * ) V2_XR
    NEW M2 ( 78480 149040 ) ( * 156720 )
    NEW M2 ( 19440 150000 ) V1_2CUT_S
    NEW M3 ( 18480 150960 ) V2_XR
    NEW M3 ( 72720 156720 ) V2_2CUT_E
    NEW M2 ( 78480 149040 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/FE_PHN188_mem_0__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC351_mem_0__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC188_mem_0__4_ Z )
  + ROUTED M2 ( 35280 147120 ) ( * 148560 ) V2_2CUT_S
    NEW M3 ( 35280 148560 ) ( 37530 * ) TV1_2CUT_W
    NEW TM1 ( 37530 147880 ) ( * 148560 )
    NEW MTT2 ( 37530 147880 ) ( 100530 * ) TV2_2CUT_W
    NEW TM1 ( 100530 147600 ) ( * 147880 )
    NEW M3 ( 100530 147600 ) ( 112560 * ) V2_XR
    NEW M2 ( 112560 146160 ) ( * 147600 )
    NEW M2 ( 35280 147120 ) V1_2CUT_S
    NEW MTT2 ( 37530 147880 ) TV2_2CUT_N
    NEW TM1 ( 100530 147600 ) TV1_2CUT_W
    NEW M2 ( 112560 146160 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN187_sfr_tx_5_
  ( spi_SlaveMode_u/FE_PHC330_sfr_tx_5_ I )
  ( spi_SlaveMode_u/FE_PHC187_sfr_tx_5_ Z )
  + ROUTED M2 ( 22320 59760 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 21360 54960 ) ( 21840 * 0 )
    NEW M2 ( 21360 54960 ) ( * 59760 ) V2_XR
    NEW M3 ( 21360 59760 ) ( 22320 * ) V2_XR
    NEW M1 ( 22320 59280 ) ( * 59760 ) V1_2CUT_S
    NEW M1 ( 21840 59280 0 ) ( 22320 * )
    NEW M2 ( 21360 54960 ) V1_V
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN186_rx_data_0_
  ( spi_SlaveMode_u/FE_PHC368_rx_data_0_ I )
  ( spi_SlaveMode_u/FE_PHC186_rx_data_0_ Z )
  + ROUTED M1 ( 21360 94800 ) ( 21840 * 0 )
    NEW M2 ( 21360 94320 ) ( * 94800 ) V1_2CUT_N
    NEW M3 ( 17520 94320 ) ( 21360 * ) V2_2CUT_W
    NEW M2 ( 17520 92880 ) ( * 94320 ) V2_XR
    NEW M1 ( 17040 92880 ) ( 17520 * ) V1_X
    NEW M1 ( 17040 92400 0 ) ( * 92880 )
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN185_rx_data_7_
  ( spi_SlaveMode_u/U26 I0 ) ( spi_SlaveMode_u/FE_PHC185_rx_data_7_ Z )
  + ROUTED M1 ( 13680 139920 ) ( 15120 * 0 )
    NEW M1 ( 13680 139920 ) ( * 140400 ) V1_2CUT_S
    NEW M2 ( 13200 140400 ) ( 13680 * )
    NEW M2 ( 13200 140400 ) ( * 142800 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN184_sfr_tx_3_
  ( spi_SlaveMode_u/FE_PHC295_sfr_tx_3_ I )
  ( spi_SlaveMode_u/FE_PHC184_sfr_tx_3_ Z )
  + ROUTED M2 ( 24720 41520 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 23760 41520 0 ) ( 24720 * ) V1_2CUT_N
    NEW M3 ( 24720 41520 ) ( 26160 * ) V2_2CUT_W
    NEW M2 ( 26160 41520 ) ( * 42000 ) V1_2CUT_S
    NEW M3 ( 24720 41520 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN183_clk_cnt_4_
  ( spi_MasterMode_u/U65 B1 ) ( spi_MasterMode_u/FE_PHC183_clk_cnt_4_ Z )
  + ROUTED M1 ( 170640 35280 0 ) ( 172080 * ) V1_2CUT_S
    NEW M2 ( 172080 35280 ) ( * 41520 )
    NEW M2 ( 171600 41520 ) ( 172080 * )
    NEW M2 ( 171600 41520 ) ( * 42480 ) V2_2CUT_W
    NEW M3 ( 169680 42480 ) ( 171600 * )
    NEW M2 ( 169680 42480 ) ( * 54000 ) V2_2CUT_S
    NEW M3 ( 169680 54000 ) ( 175440 * ) V2_2CUT_N
    NEW M2 ( 175440 54000 ) ( * 65520 ) V2_2CUT_S
    NEW M3 ( 168720 65520 ) ( 175440 * )
    NEW M2 ( 168720 65520 ) ( * 66000 ) V1_2CUT_S
    NEW M3 ( 169680 42480 ) V2_2CUT_N
    NEW M3 ( 168720 65520 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN182_mem_3__6_
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[6\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC182_mem_3__6_ I )
  + ROUTED M2 ( 66960 65520 ) ( 67440 * ) V1_2CUT_N
    NEW M2 ( 66960 60720 ) ( * 65520 )
    NEW M3 ( 52830 60720 ) ( 66960 * ) V2_2CUT_N
    NEW TM1 ( 52830 32880 ) ( * 60720 ) TV1_2CUT_E
    NEW M3 ( 46800 32880 ) ( 52830 * ) TV1_2CUT_W
    NEW M2 ( 46800 31920 ) ( * 32880 ) V2_2CUT_S
    NEW M2 ( 46800 31920 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN181_mem_0__6_
  ( spi_MasterMode_u/read_fifo/FE_PHC457_mem_0__6_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC181_mem_0__6_ I )
  + ROUTED M1 ( 62160 72720 ) ( 62640 * 0 )
    NEW M2 ( 62160 72720 ) ( * 73200 ) V2_2CUT_E
    NEW M3 ( 56880 73200 ) ( 62160 * )
    NEW M2 ( 56880 67920 ) ( * 73200 ) V2_XR
    NEW M3 ( 54960 67920 ) ( 56880 * ) V2_2CUT_W
    NEW M2 ( 54960 59760 ) ( * 67920 ) V2_2CUT_E
    NEW M3 ( 25680 59760 ) ( 54960 * ) V2_2CUT_N
    NEW M2 ( 25680 55440 ) ( * 59760 ) V2_2CUT_E
    NEW M2 ( 62160 72720 ) V1_X
    NEW M2 ( 25680 55440 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN180_mem_1__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC180_mem_1__3_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC82_mem_1__3_ I )
  + ROUTED M1 ( 30480 150000 0 ) ( 33840 * ) V1_2CUT_N
    NEW M2 ( 33840 150000 ) ( * 175920 ) V1_2CUT_E
    NEW M1 ( 33840 175920 ) ( 131760 * ) V1_2CUT_W
    NEW M2 ( 131760 160080 ) ( * 175920 )
    NEW M2 ( 131760 160080 ) ( 132240 * )
    NEW M2 ( 132240 159120 ) ( * 160080 )
    NEW M3 ( 132240 159120 ) ( 132720 * )
    NEW M3 ( 132720 158640 ) ( * 159120 )
    NEW M3 ( 132720 158640 ) ( 137520 * ) V2_2CUT_S
    NEW M2 ( 137520 156240 ) ( * 158640 )
    NEW M3 ( 132240 159120 ) V2_2CUT_E
    NEW M2 ( 137520 156240 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN179_spi_sta_6
  ( spi_MasterMode_u/FE_PHC423_spi_sta_6 Z )
  ( spi_MasterMode_u/FE_PHC179_spi_sta_6 I )
  + ROUTED M1 ( 116880 98640 0 ) ( 117360 * ) V1_2CUT_S
    NEW M2 ( 117360 96720 ) ( * 98640 )
    NEW M3 ( 116730 96720 ) ( 117360 * ) V2_2CUT_N
    NEW TM1 ( 116730 80280 ) ( * 96720 ) TV1_X
    NEW MTT2 ( 114030 80280 ) ( 116730 * ) TV2_2CUT_E
    NEW MTT2 ( 114030 75080 ) ( * 80280 )
    NEW MTT2 ( 108630 75080 ) ( 114030 * )
    NEW MTT2 ( 108630 69880 ) ( * 75080 )
    NEW MTT2 ( 104130 69880 ) ( 108630 * )
    NEW TM1 ( 104130 24240 ) ( * 69880 ) TV2_2CUT_E
    NEW M3 ( 104130 24240 ) ( 107760 * ) V2_2CUT_N
    NEW M2 ( 107760 24240 ) ( * 25680 ) V1_2CUT_N
    NEW TM1 ( 104130 24240 ) TV1_H
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN178_wfifo_ren
  ( spi_MasterMode_u/FE_PHC363_wfifo_ren I )
  ( spi_MasterMode_u/FE_PHC178_wfifo_ren Z )
  + ROUTED M2 ( 126000 32880 ) ( * 40560 ) V2_2CUT_S
    NEW M3 ( 126000 40560 ) ( 127530 * ) TV1_2CUT_N
    NEW TM1 ( 127530 40560 ) ( * 51120 )
    NEW TM1 ( 127530 51120 ) ( 129330 * ) TV1_2CUT_E
    NEW M3 ( 129330 51120 ) ( 132960 * ) V2_2CUT_E
    NEW M2 ( 132960 51120 ) ( * 51985 ) V1_X
    NEW M2 ( 126000 32880 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN177_mem_3__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC476_mem_3__5_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC177_mem_3__5_ I )
  + ROUTED M1 ( 14640 152880 0 ) ( 15600 * ) V1_2CUT_N
    NEW M2 ( 15600 151440 ) ( * 152880 )
    NEW M3 ( 15600 151440 ) ( 38640 * ) V2_2CUT_W
    NEW M2 ( 38640 149520 ) ( * 151440 )
    NEW M3 ( 15600 151440 ) V2_2CUT_N
    NEW M2 ( 38640 149520 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN176_mem_2__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC176_mem_2__3_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC46_mem_2__3_ I )
  + ROUTED M2 ( 50160 147120 ) ( * 147600 ) V2_XR
    NEW M3 ( 50160 147600 ) ( 78000 * ) V2_2CUT_W
    NEW M2 ( 78000 147600 ) ( * 159600 ) V2_XR
    NEW M3 ( 78000 159600 ) ( 109200 * ) V2_XR
    NEW M2 ( 109200 159600 ) ( * 161520 ) V2_XR
    NEW M3 ( 109200 161520 ) ( 121200 * )
    NEW M3 ( 121200 161040 ) ( * 161520 )
    NEW M3 ( 121200 161040 ) ( 129360 * ) V2_2CUT_W
    NEW M2 ( 129360 160560 ) ( * 161040 )
    NEW M1 ( 129360 160080 ) ( * 160560 ) V1_2CUT_S
    NEW M1 ( 129360 160080 ) ( 129840 * )
    NEW M1 ( 129840 159600 0 ) ( * 160080 )
    NEW M2 ( 50160 147120 ) V1_2CUT_S
 ;
- FE_PHN175_spi_con_6_
  ( FE_PHC175_spi_con_6_ Z ) ( FE_PHC68_spi_con_6_ I )
  + ROUTED M2 ( 145680 32880 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 138960 32880 0 ) ( 145680 * ) V1_2CUT_W
    NEW M3 ( 145680 32880 ) ( 159030 * ) TV1_2CUT_E
    NEW TM1 ( 159030 32880 ) ( * 39600 )
    NEW TM1 ( 158130 39600 ) ( 159030 * )
    NEW TM1 ( 158130 39600 ) ( * 85200 ) TV1_X
    NEW M3 ( 148080 85200 ) ( 158130 * )
    NEW M3 ( 148080 85200 ) ( * 85680 )
    NEW M3 ( 138000 85680 ) ( 148080 * )
    NEW M2 ( 138000 85680 ) ( * 90480 ) V2_2CUT_S
    NEW M3 ( 129840 90480 ) ( 138000 * )
    NEW M2 ( 129840 90480 ) ( * 92400 ) V1_2CUT_N
    NEW M3 ( 145680 32880 ) V2_2CUT_E
    NEW M3 ( 138000 85680 ) V2_XR
    NEW M3 ( 129840 90480 ) V2_XR
 ;
- spi_SlaveMode_u/FE_PHN174_sfr_tx_2_
  ( spi_SlaveMode_u/FE_PHC293_sfr_tx_2_ I )
  ( spi_SlaveMode_u/FE_PHC174_sfr_tx_2_ Z )
  + ROUTED M2 ( 24240 31440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 24240 31440 ) ( 25680 * ) V2_2CUT_W
    NEW M2 ( 25680 31440 ) ( * 31920 ) V1_2CUT_N
    NEW M2 ( 24240 31440 ) V1_2CUT_N
    NEW M3 ( 24240 31440 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN173_mem_2__5_
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[5\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC173_mem_2__5_ I )
  + ROUTED M2 ( 134640 165840 ) ( * 166320 ) V1_2CUT_S
    NEW M3 ( 134640 165840 ) ( 151440 * ) V2_2CUT_W
    NEW M2 ( 151440 164880 ) ( * 165840 )
    NEW M2 ( 151440 164880 ) ( 151920 * )
    NEW M2 ( 151920 164400 ) ( * 164880 )
    NEW M3 ( 151920 164400 ) ( 163530 * ) TV1_2CUT_S
    NEW TM1 ( 163530 119760 ) ( * 164400 )
    NEW M3 ( 163530 119760 ) ( 164880 * ) V2_XR
    NEW M2 ( 164880 115440 ) ( * 119760 )
    NEW M1 ( 164880 115440 ) ( 166320 * 0 )
    NEW M3 ( 134640 165840 ) V2_XR
    NEW M3 ( 151920 164400 ) V2_2CUT_N
    NEW TM1 ( 163530 119760 ) TV1_X
    NEW M2 ( 164880 115440 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN172_sfr_tx_1_
  ( spi_SlaveMode_u/FE_PHC306_sfr_tx_1_ I )
  ( spi_SlaveMode_u/FE_PHC172_sfr_tx_1_ Z )
  + ROUTED M2 ( 26640 22320 ) ( * 22800 )
    NEW M2 ( 26160 22800 ) ( 26640 * )
    NEW M2 ( 26160 22800 ) ( * 25200 ) V1_2CUT_N
    NEW M2 ( 26640 22320 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN171_rx_data_1_
  ( spi_SlaveMode_u/FE_PHC304_rx_data_1_ I )
  ( spi_SlaveMode_u/FE_PHC171_rx_data_1_ Z )
  + ROUTED M2 ( 11760 105840 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 14640 106320 ) ( 15120 * 0 )
    NEW M2 ( 14640 105840 ) ( * 106320 ) V1_X
    NEW M3 ( 11760 105840 ) ( 14640 * ) V2_2CUT_N
    NEW M3 ( 11760 105840 ) V2_2CUT_N
    NEW M2 ( 11760 105840 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN170_mem_3__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC367_mem_3__7_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC170_mem_3__7_ I )
  + ROUTED M2 ( 57840 79440 ) ( * 81360 ) V1_2CUT_N
    NEW M3 ( 51030 79440 ) ( 57840 * ) V2_XR
    NEW TM1 ( 51030 41040 ) ( * 79440 ) TV1_2CUT_S
    NEW M3 ( 51030 41040 ) ( 51600 * ) V2_2CUT_W
    NEW M2 ( 51600 39120 ) ( * 41040 )
    NEW M1 ( 51120 39120 0 ) ( 51600 * ) V1_2CUT_W
    NEW TM1 ( 51030 41040 ) TV1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN169_mem_0__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC169_mem_0__7_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC73_mem_0__7_ I )
  + ROUTED M2 ( 28560 74640 ) ( * 75600 ) V2_2CUT_S
    NEW M3 ( 28560 75600 ) ( 53040 * )
    NEW M3 ( 53040 75600 ) ( * 76080 )
    NEW M3 ( 53040 76080 ) ( 54000 * ) V2_2CUT_N
    NEW M2 ( 54000 76080 ) ( * 80880 )
    NEW M2 ( 54000 80880 ) ( 54480 * )
    NEW M2 ( 54480 80880 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 28560 74640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN168_mem_0__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC168_mem_0__3_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC112_mem_0__3_ I )
  + ROUTED M1 ( 135600 114960 0 ) ( * 115440 )
    NEW M1 ( 134640 115440 ) ( 135600 * )
    NEW M2 ( 134640 115440 ) ( * 120720 ) V2_XR
    NEW M3 ( 130800 120720 ) ( 134640 * )
    NEW M2 ( 130800 120720 ) ( * 123120 ) V2_2CUT_S
    NEW M3 ( 129840 123120 ) ( 130800 * )
    NEW M3 ( 129840 123120 ) ( * 123600 )
    NEW M3 ( 120240 123600 ) ( 129840 * )
    NEW M2 ( 120240 123600 ) ( * 135120 ) V2_XR
    NEW M3 ( 120240 135120 ) ( 124560 * ) V2_XR
    NEW M2 ( 124560 135120 ) ( * 140880 ) V2_XR
    NEW M3 ( 124560 140880 ) ( 131280 * ) V2_2CUT_W
    NEW M2 ( 131280 140880 ) ( * 147120 ) V2_2CUT_E
    NEW M3 ( 131280 147120 ) ( 134640 * ) V2_XR
    NEW M2 ( 134640 147120 ) ( * 148080 )
    NEW M2 ( 134640 148080 ) ( 135600 * )
    NEW M2 ( 135600 148080 ) ( * 149520 ) V1_2CUT_S
    NEW M2 ( 134640 115440 ) V1_X
    NEW M3 ( 130800 120720 ) V2_XR
    NEW M3 ( 120240 123600 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/FE_PHN167_mem_2__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC167_mem_2__7_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC102_mem_2__7_ I )
  + ROUTED M2 ( 60240 46320 ) ( * 46800 ) V2_2CUT_E
    NEW M3 ( 60240 46800 ) ( 60720 * )
    NEW M3 ( 60720 46800 ) ( * 47280 )
    NEW M3 ( 60720 47280 ) ( 61830 * ) TV1_2CUT_E
    NEW TM1 ( 61830 47280 ) ( * 56880 )
    NEW TM1 ( 61830 56880 ) ( 62730 * )
    NEW TM1 ( 62730 56880 ) ( * 58800 )
    NEW TM1 ( 61830 58800 ) ( 62730 * )
    NEW TM1 ( 61830 58800 ) ( * 84240 ) TV1_X
    NEW M3 ( 59280 84240 ) ( 61830 * )
    NEW M2 ( 59280 82320 ) ( * 84240 ) V2_2CUT_E
    NEW M2 ( 60240 46320 ) V1_2CUT_E
    NEW M2 ( 59280 82320 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN166_mem_3__4_
  ( spi_MasterMode_u/write_fifo/U47 A2 )
  ( spi_MasterMode_u/write_fifo/FE_PHC166_mem_3__4_ Z )
  + ROUTED M2 ( 154800 149040 ) ( * 149520 ) V2_2CUT_W
    NEW M3 ( 150480 149520 ) ( 154800 * )
    NEW M2 ( 150480 149520 ) ( * 150000 )
    NEW M2 ( 149520 150000 ) ( 150480 * )
    NEW M2 ( 149520 150000 ) ( * 150960 ) V2_XR
    NEW M3 ( 149130 150960 ) ( 149520 * )
    NEW TM1 ( 149130 150960 ) ( * 167280 ) TV1_2CUT_E
    NEW M3 ( 113520 167280 ) ( 149130 * )
    NEW M2 ( 113520 162000 ) ( * 167280 ) V2_XR
    NEW M3 ( 111600 162000 ) ( 113520 * ) V2_XR
    NEW M2 ( 111600 159600 ) ( * 162000 ) V2_2CUT_E
    NEW M2 ( 154800 149040 ) V1_2CUT_E
    NEW M3 ( 150480 149520 ) V2_2CUT_W
    NEW TM1 ( 149130 150960 ) TV1_X
    NEW M2 ( 111600 159600 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN165_mem_3__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC165_mem_3__3_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC49_mem_3__3_ I )
  + ROUTED M2 ( 167760 152400 ) ( * 153840 ) V1_2CUT_S
    NEW M3 ( 136560 152400 ) ( 167760 * ) V2_XR
    NEW M2 ( 136560 152400 ) ( * 154800 ) V2_XR
    NEW M3 ( 128880 154800 ) ( 136560 * )
    NEW M2 ( 128880 153360 ) ( * 154800 ) V2_2CUT_S
    NEW M1 ( 128400 153360 ) ( 128880 * ) V1_X
    NEW M1 ( 128400 152880 0 ) ( * 153360 )
    NEW M3 ( 136560 152400 ) V2_2CUT_N
 ;
- spi_SlaveMode_u/FE_PHN164_sfr_tx_6_
  ( spi_SlaveMode_u/FE_PHC365_sfr_tx_6_ I )
  ( spi_SlaveMode_u/FE_PHC164_sfr_tx_6_ Z )
  + ROUTED M2 ( 22800 73200 ) ( * 75120 ) V2_2CUT_S
    NEW M3 ( 12240 75120 ) ( 22800 * )
    NEW M2 ( 12240 75120 ) ( * 75600 ) V1_2CUT_S
    NEW M2 ( 22800 73200 ) V1_2CUT_S
    NEW M3 ( 12240 75120 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN163_mem_2__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC338_mem_2__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC163_mem_2__4_ Z )
  + ROUTED M2 ( 147120 150960 ) ( * 152880 ) V1_2CUT_S
    NEW M3 ( 147120 150960 ) ( 147330 * ) TV1_X
    NEW TM1 ( 147330 150960 ) ( * 172560 ) TV1_2CUT_N
    NEW M3 ( 99120 172560 ) ( 147330 * )
    NEW M2 ( 99120 165840 ) ( * 172560 ) V2_2CUT_E
    NEW M2 ( 98640 165840 ) ( 99120 * )
    NEW M2 ( 98640 159600 ) ( * 165840 )
    NEW M3 ( 147120 150960 ) V2_2CUT_N
    NEW M2 ( 98640 159600 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN162_data_o_1_
  ( spi_MasterMode_u/FE_PHC375_data_o_1_ I )
  ( spi_MasterMode_u/FE_PHC162_data_o_1_ Z )
  + ROUTED M2 ( 81360 86640 ) ( * 89040 ) V1_2CUT_S
    NEW M2 ( 81360 86640 ) V1_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN161_data_buf_6_
  ( spi_MasterMode_u/FE_PHC161_data_buf_6_ Z )
  ( spi_MasterMode_u/FE_PHC36_data_buf_6_ I )
  + ROUTED M2 ( 79920 115920 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 54000 126960 ) ( * 128400 ) V1_2CUT_N
    NEW M3 ( 54000 126960 ) ( 71760 * ) V2_XR
    NEW M2 ( 71760 115440 ) ( * 126960 )
    NEW M3 ( 71760 115440 ) ( 78000 * )
    NEW M3 ( 78000 115440 ) ( * 115920 )
    NEW M3 ( 78000 115920 ) ( 79920 * ) V2_XR
    NEW M3 ( 54000 126960 ) V2_2CUT_E
    NEW M3 ( 71760 115440 ) V2_2CUT_N
    NEW M2 ( 79920 115920 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN160_wr_ptr_2_
  ( spi_MasterMode_u/write_fifo/FE_PHC160_wr_ptr_2_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC53_wr_ptr_2_ I )
  + ROUTED M2 ( 129360 119760 ) ( * 122640 ) V2_2CUT_N
    NEW M3 ( 126960 122640 ) ( 129360 * )
    NEW M2 ( 126960 122640 ) ( * 125040 )
    NEW M2 ( 126960 125040 ) ( 127440 * )
    NEW M2 ( 127440 125040 ) ( * 129840 ) V2_2CUT_E
    NEW M3 ( 122160 129840 ) ( 127440 * )
    NEW M2 ( 122160 129840 ) ( * 132240 ) V2_2CUT_W
    NEW M3 ( 114480 132240 ) ( 122160 * )
    NEW M3 ( 114480 132240 ) ( * 132720 )
    NEW M3 ( 113040 132720 ) ( 114480 * )
    NEW M2 ( 113040 132720 ) ( * 135600 ) V1_2CUT_S
    NEW M2 ( 129360 119760 ) V1_2CUT_S
    NEW M3 ( 126960 122640 ) V2_XR
    NEW M3 ( 122160 129840 ) V2_XR
    NEW M3 ( 113040 132720 ) V2_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN159_spi_ext_6_
  ( spi_MasterMode_u/FE_PHC371_spi_ext_6_ Z )
  ( spi_MasterMode_u/FE_PHC159_spi_ext_6_ I )
  + ROUTED M2 ( 103440 65520 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 95760 96240 ) ( * 98640 ) V2_XR
    NEW M3 ( 94800 98640 ) ( 95760 * )
    NEW M2 ( 94800 98640 ) ( * 99600 ) V2_XR
    NEW M3 ( 94800 99600 ) ( 99600 * ) V2_XR
    NEW M2 ( 99600 94800 ) ( * 99600 )
    NEW M3 ( 99600 94800 ) ( 109530 * ) TV1_2CUT_N
    NEW TM1 ( 109530 73680 ) ( * 94800 )
    NEW M3 ( 108720 73680 ) ( 109530 * ) TV1_2CUT_E
    NEW M2 ( 108720 69840 ) ( * 73680 ) V2_2CUT_E
    NEW M2 ( 108720 69840 ) ( 109200 * )
    NEW M2 ( 109200 65520 ) ( * 69840 )
    NEW M3 ( 103440 65520 ) ( 109200 * ) V2_XR
    NEW M2 ( 95760 96240 ) V1_2CUT_S
    NEW M3 ( 94800 98640 ) V2_XR
    NEW M3 ( 99600 94800 ) V2_XR
    NEW M3 ( 103440 65520 ) V2_XR
    NEW M2 ( 103440 65520 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN158_sfr_tx_7_
  ( spi_SlaveMode_u/FE_PHC158_sfr_tx_7_ Z ) ( spi_SlaveMode_u/U50 I1 )
  + ROUTED M1 ( 12240 72720 0 ) ( 14160 * ) V1_2CUT_N
    NEW M2 ( 14160 72720 ) ( * 75600 ) V1_V
    NEW M1 ( 14160 75600 ) ( 15120 * 0 )
 ;
- spi_MasterMode_u/FE_PHN157_spi_ext_1_
  ( spi_MasterMode_u/FE_PHC157_spi_ext_1_ Z ) ( spi_MasterMode_u/U120 I1 )
  + ROUTED M2 ( 152400 89520 ) ( * 92880 ) V2_2CUT_W
    NEW M3 ( 149040 92880 ) ( 152400 * )
    NEW M2 ( 149040 92880 ) ( * 94320 )
    NEW M2 ( 148560 94320 ) ( 149040 * )
    NEW M2 ( 148560 94320 ) ( * 95760 ) V1_2CUT_E
    NEW M2 ( 152400 89520 ) V1_2CUT_S
    NEW M3 ( 149040 92880 ) V2_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN156_data_buf_2_
  ( spi_MasterMode_u/FE_PHC156_data_buf_2_ Z )
  ( spi_MasterMode_u/FE_PHC34_data_buf_2_ I )
  + ROUTED M1 ( 66480 129360 ) ( 66960 * 0 )
    NEW M2 ( 66480 128880 ) ( * 129360 ) V1_X
    NEW M3 ( 66480 128880 ) ( 74160 * )
    NEW M3 ( 74160 128400 ) ( * 128880 )
    NEW M3 ( 74160 128400 ) ( 74640 * ) V2_XR
    NEW M2 ( 74640 126960 ) ( * 128400 )
    NEW M3 ( 74640 126960 ) ( 79920 * )
    NEW M3 ( 79920 126960 ) ( * 127440 )
    NEW M3 ( 79920 127440 ) ( 85680 * ) V2_2CUT_N
    NEW M2 ( 85680 127440 ) ( * 128997 ) V1_V
    NEW M1 ( 85320 128997 0 ) ( 85680 * )
    NEW M3 ( 66480 128880 ) V2_XR
    NEW M3 ( 74640 126960 ) V2_XR
 ;
- spi_MasterMode_u/FE_PHN155_data_buf_4_
  ( spi_MasterMode_u/data_buf_reg\[4\] Q )
  ( spi_MasterMode_u/FE_PHC155_data_buf_4_ I )
  + ROUTED M1 ( 82800 167280 ) ( 84720 * 0 )
    NEW M2 ( 82800 167280 ) ( * 173040 ) V1_2CUT_W
    NEW M1 ( 37200 173040 ) ( 82800 * )
    NEW M2 ( 37200 166320 ) ( * 173040 ) V1_2CUT_E
    NEW M2 ( 82800 167280 ) V1_2CUT_E
    NEW M2 ( 37200 166320 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN154_wr_ptr_2_
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[2\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC154_wr_ptr_2_ I )
  + ROUTED M2 ( 87600 159120 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 80400 159120 ) ( 87600 * ) V2_2CUT_W
    NEW M2 ( 80400 159120 ) ( * 168720 ) V1_2CUT_N
    NEW M1 ( 38640 168720 ) ( 80400 * )
    NEW M2 ( 38640 157680 ) ( * 168720 ) V1_X
    NEW M2 ( 37200 157680 ) ( 38640 * )
    NEW M2 ( 37200 156240 ) ( * 157680 )
    NEW M2 ( 87600 159120 ) V1_2CUT_N
    NEW M3 ( 80400 159120 ) V2_XR
    NEW M2 ( 37200 156240 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN153_spi_ext_0_
  ( spi_MasterMode_u/U119 I1 ) ( spi_MasterMode_u/FE_PHC153_spi_ext_0_ Z )
  + ROUTED M2 ( 150000 89520 ) ( * 90480 ) V2_XR
    NEW M3 ( 147120 90480 ) ( 150000 * )
    NEW M2 ( 147120 90480 ) ( * 92400 ) V1_V
    NEW M1 ( 147120 92400 ) ( 148080 * 0 )
    NEW M2 ( 150000 89520 ) V1_2CUT_S
    NEW M3 ( 147120 90480 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN152_ack_o
  ( spi_MasterMode_u/U117 B2 ) ( spi_MasterMode_u/FE_PHC152_ack_o Z )
  + ROUTED M2 ( 72720 97680 ) ( * 98640 ) V1_2CUT_N
    NEW M3 ( 72720 97680 ) ( 78960 * ) V2_2CUT_N
    NEW M2 ( 78960 97680 ) ( * 99120 ) V1_2CUT_S
    NEW M1 ( 78960 99120 ) ( 80400 * 0 )
    NEW M3 ( 72720 97680 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN151_data_buf_0_
  ( spi_MasterMode_u/data_buf_reg\[0\] Q )
  ( spi_MasterMode_u/FE_PHC151_data_buf_0_ I )
  + ROUTED M1 ( 77040 163440 ) ( 78960 * 0 )
    NEW M2 ( 77040 163440 ) ( * 164880 ) V2_XR
    NEW M3 ( 53040 164880 ) ( 77040 * )
    NEW M2 ( 53040 164880 ) ( * 165840 )
    NEW M2 ( 52560 165840 ) ( 53040 * )
    NEW M2 ( 52560 165840 ) ( * 166320 ) V1_2CUT_S
    NEW M2 ( 77040 163440 ) V1_2CUT_N
    NEW M3 ( 53040 164880 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN150_data_buf_3_
  ( spi_MasterMode_u/FE_PHC355_data_buf_3_ Z )
  ( spi_MasterMode_u/FE_PHC150_data_buf_3_ I )
  + ROUTED M2 ( 99600 75600 ) ( * 76560 )
    NEW M2 ( 99600 76560 ) ( 100080 * )
    NEW M2 ( 100080 76560 ) ( * 78000 ) V2_XR
    NEW M3 ( 100080 78000 ) ( 128880 * )
    NEW M3 ( 128880 78000 ) ( * 78480 )
    NEW M3 ( 128880 78480 ) ( 142800 * ) V2_2CUT_W
    NEW M2 ( 142800 78480 ) ( * 91440 ) V2_2CUT_E
    NEW M3 ( 142800 91440 ) ( 180720 * ) V2_2CUT_N
    NEW M2 ( 180720 91440 ) ( * 173040 )
    NEW M2 ( 180240 173040 ) ( 180720 * )
    NEW M1 ( 83280 173040 ) ( 180240 * ) V1_2CUT_E
    NEW M1 ( 83280 172560 ) ( * 173040 )
    NEW M1 ( 66000 172560 ) ( 83280 * )
    NEW M2 ( 66000 156720 ) ( * 172560 ) V1_2CUT_E
    NEW M3 ( 56880 156720 ) ( 66000 * ) V2_2CUT_N
    NEW M2 ( 56880 155280 ) ( * 156720 ) V2_XR
    NEW M2 ( 56400 155280 ) ( 56880 * )
    NEW M2 ( 56400 152880 ) ( * 155280 )
    NEW M2 ( 99600 75600 ) V1_2CUT_N
    NEW M2 ( 56400 152880 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN149_data_buf_1_
  ( spi_MasterMode_u/data_buf_reg\[1\] Q )
  ( spi_MasterMode_u/FE_PHC149_data_buf_1_ I )
  + ROUTED M1 ( 87600 147120 0 ) ( 88080 * ) V1_2CUT_S
    NEW M2 ( 88080 147120 ) ( * 147600 ) V2_XR
    NEW M3 ( 88080 147600 ) ( 92400 * ) V2_2CUT_W
    NEW M2 ( 92400 145680 ) ( * 147600 )
    NEW M3 ( 92400 145680 ) ( 106830 * ) TV1_2CUT_W
    NEW TM1 ( 106830 124080 ) ( * 145680 )
    NEW M3 ( 97200 124080 ) ( 106830 * ) TV1_2CUT_W
    NEW M2 ( 97200 121200 ) ( * 124080 ) V2_2CUT_S
    NEW M2 ( 97200 121200 ) ( 97680 * )
    NEW M2 ( 97680 118320 ) ( * 121200 )
    NEW M3 ( 94320 118320 ) ( 97680 * ) V2_XR
    NEW M2 ( 94320 118320 ) ( * 119280 )
    NEW M2 ( 93840 119280 ) ( 94320 * )
    NEW M3 ( 92400 145680 ) V2_2CUT_E
    NEW M3 ( 94320 118320 ) V2_XR
    NEW M2 ( 93840 119280 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN148_rx_data_3_
  ( spi_SlaveMode_u/U33 A2 ) ( spi_SlaveMode_u/FE_PHC148_rx_data_3_ Z )
  + ROUTED M2 ( 19440 119280 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 13680 119280 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 13680 119280 ) ( 19440 * ) V2_XR
    NEW M2 ( 19440 119280 ) V1_2CUT_N
    NEW M3 ( 13680 119280 ) V2_2CUT_E
    NEW M2 ( 13680 119280 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- FE_PHN147_spi_con_3_
  ( FE_PHC147_spi_con_3_ Z ) ( U7 I1 ) ( spi_MasterMode_u/U20 A1 )
  + ROUTED M2 ( 102960 82320 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 108720 76560 ) ( 112080 * ) V2_XR
    NEW M2 ( 108720 76560 ) ( * 81840 ) V2_XR
    NEW M3 ( 103920 81840 ) ( 108720 * )
    NEW M3 ( 103920 81840 ) ( * 82320 )
    NEW M3 ( 102960 82320 ) ( 103920 * )
    NEW M1 ( 112080 75120 ) ( 112560 * 0 )
    NEW M2 ( 112080 75120 ) ( * 76560 )
    NEW M3 ( 112080 76560 ) ( 114480 * ) V2_2CUT_W
    NEW M2 ( 114480 75600 ) ( * 76560 )
    NEW M3 ( 108720 76560 ) V2_2CUT_E
    NEW M3 ( 102960 82320 ) V2_XR
    NEW M2 ( 102960 82320 ) V1_X
    NEW M2 ( 112080 75120 ) V1_X
    NEW M2 ( 114480 75600 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/FE_PHN146_n70
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[2\] D )
  ( spi_MasterMode_u/read_fifo/FE_PHC146_n70 Z )
  + ROUTED M1 ( 58320 126000 ) ( 58800 * 0 )
    NEW M2 ( 58320 124560 ) ( * 126000 ) V1_X
    NEW M3 ( 53520 124560 ) ( 58320 * ) V2_XR
    NEW M2 ( 53520 122640 ) ( * 124560 ) V2_2CUT_E
    NEW M2 ( 53520 122640 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN145_n165
  ( spi_MasterMode_u/clk_cnt_reg\[8\] D ) ( spi_MasterMode_u/FE_PHC145_n165 Z )
  + ROUTED M2 ( 173040 22320 ) ( * 23760 ) V2_2CUT_W
    NEW M3 ( 171120 23760 ) ( 173040 * )
    NEW M2 ( 171120 23760 ) ( * 25200 ) V1_X
    NEW M2 ( 173040 22320 ) V1_2CUT_E
    NEW M3 ( 171120 23760 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN144_n146
  ( spi_MasterMode_u/FE_PHC391_n146 I ) ( spi_MasterMode_u/FE_PHC144_n146 Z )
  + ROUTED M2 ( 96240 54480 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 97680 53040 ) ( 98160 * 0 )
    NEW M2 ( 97680 53040 ) ( * 54480 ) V2_2CUT_N
    NEW M3 ( 96240 54480 ) ( 97680 * )
    NEW M1 ( 96240 54480 ) ( * 54960 )
    NEW M1 ( 96240 54960 ) ( 96720 * )
    NEW M1 ( 96720 54960 ) ( * 55440 0 )
    NEW M2 ( 97680 53040 ) V1_2CUT_S
    NEW M3 ( 96240 54480 ) V2_2CUT_E
    NEW M2 ( 96240 54480 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN143_n161
  ( spi_MasterMode_u/U68 ZN ) ( spi_MasterMode_u/FE_PHC143_n161 I )
  + ROUTED M2 ( 163920 67440 ) ( * 69360 ) V1_2CUT_S
    NEW M2 ( 162480 63600 ) ( * 67440 )
    NEW M2 ( 162480 67440 ) ( 163920 * )
    NEW M3 ( 162480 63600 ) ( 163440 * ) V2_XR
    NEW M2 ( 163440 61680 ) ( * 63600 )
    NEW M3 ( 162480 63600 ) V2_XR
    NEW M2 ( 163440 61680 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN142_n152
  ( spi_MasterMode_u/FE_PHC142_n152 Z ) ( spi_MasterMode_u/rfifo_wen_reg D )
  + ROUTED M2 ( 78480 34320 ) ( * 37200 )
    NEW M2 ( 78480 37200 ) ( 78960 * )
    NEW M2 ( 78960 37200 ) ( * 38640 ) V1_2CUT_W
    NEW M2 ( 78480 34320 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN141_n159
  ( spi_MasterMode_u/FE_PHC383_n159 I ) ( spi_MasterMode_u/FE_PHC141_n159 Z )
  + ROUTED M1 ( 164880 18480 ) ( 165360 * 0 )
    NEW M2 ( 164880 18480 ) ( * 18960 ) V2_XR
    NEW M3 ( 161730 18960 ) ( 164880 * )
    NEW TM1 ( 161730 18960 ) ( * 34800 )
    NEW TM1 ( 159930 34800 ) ( 161730 * )
    NEW TM1 ( 159930 34800 ) ( * 44400 ) TV1_X
    NEW M3 ( 157200 44400 ) ( 159930 * )
    NEW M2 ( 157200 44400 ) ( * 47760 ) V2_XR
    NEW M3 ( 157200 47760 ) ( 159120 * ) V2_XR
    NEW M2 ( 159120 47760 ) ( * 52560 ) V1_X
    NEW M1 ( 158640 52560 ) ( 159120 * )
    NEW M1 ( 158640 52080 0 ) ( * 52560 )
    NEW M2 ( 164880 18480 ) V1_X
    NEW TM1 ( 161730 18960 ) TV1_2CUT_W
    NEW M3 ( 157200 44400 ) V2_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN140_n147
  ( spi_MasterMode_u/FE_PHC140_n147 Z ) ( spi_MasterMode_u/data_o_reg\[4\] D )
  + ROUTED M2 ( 109680 53040 ) ( * 54480 ) V2_2CUT_W
    NEW M3 ( 109680 54480 ) ( 111600 * ) V2_2CUT_N
    NEW M2 ( 111600 54480 ) ( * 58800 ) V1_2CUT_W
    NEW M2 ( 109680 53040 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN139_n144
  ( spi_MasterMode_u/U8 ZN ) ( spi_MasterMode_u/FE_PHC139_n144 I )
  + ROUTED M2 ( 117840 99600 ) ( * 101520 ) V1_X
    NEW M3 ( 117840 99600 ) ( 128880 * ) V2_2CUT_W
    NEW M2 ( 128880 95760 ) ( * 99600 )
    NEW M3 ( 128880 95760 ) ( 133680 * ) V2_XR
    NEW M2 ( 133680 85680 ) ( * 95760 )
    NEW M3 ( 117840 99600 ) V2_XR
    NEW M3 ( 128880 95760 ) V2_XR
    NEW M2 ( 133680 85680 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN138_n185
  ( spi_MasterMode_u/data_buf_reg\[2\] D ) ( spi_MasterMode_u/FE_PHC138_n185 Z )
  + ROUTED M1 ( 59280 136080 0 ) ( 62160 * ) V1_2CUT_S
    NEW M2 ( 62160 136080 ) ( * 136560 ) V2_XR
    NEW M3 ( 62160 136560 ) ( 90000 * ) V2_XR
    NEW M2 ( 90000 133200 ) ( * 136560 )
    NEW M3 ( 90000 133200 ) ( 94800 * ) V2_2CUT_W
    NEW M2 ( 94800 132720 ) ( * 133200 )
    NEW M3 ( 90000 133200 ) V2_2CUT_N
    NEW M2 ( 94800 132720 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN137_n181
  ( spi_MasterMode_u/data_buf_reg\[6\] D ) ( spi_MasterMode_u/FE_PHC137_n181 Z )
  + ROUTED M2 ( 89040 112560 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 143280 119280 ) ( 143760 * 0 )
    NEW M2 ( 143280 119280 ) ( * 119760 ) V2_XR
    NEW M3 ( 138330 119760 ) ( 143280 * )
    NEW TM1 ( 138330 116680 ) ( * 119760 ) TV1_2CUT_E
    NEW MTT2 ( 102330 116680 ) ( 138330 * ) TV2_2CUT_N
    NEW TM1 ( 102330 110640 ) ( * 116680 ) TV2_2CUT_S
    NEW M3 ( 93360 110640 ) ( 102330 * ) TV1_2CUT_W
    NEW M2 ( 93360 110640 ) ( * 112560 ) V2_XR
    NEW M3 ( 89040 112560 ) ( 93360 * )
    NEW M2 ( 143280 119280 ) V1_X
    NEW M3 ( 93360 110640 ) V2_2CUT_N
    NEW M3 ( 89040 112560 ) V2_2CUT_W
    NEW M2 ( 89040 112560 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN136_n150
  ( spi_MasterMode_u/data_o_reg\[1\] D ) ( spi_MasterMode_u/FE_PHC136_n150 Z )
  + ROUTED M1 ( 50160 79440 0 ) ( 53040 * ) V1_2CUT_N
    NEW M2 ( 53040 79440 ) ( * 81840 ) V2_XR
    NEW M3 ( 53040 81840 ) ( 76560 * ) V2_2CUT_N
    NEW M2 ( 76560 81840 ) ( * 85680 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN135_n153
  ( spi_MasterMode_u/FE_PHC253_n153 I ) ( spi_MasterMode_u/FE_PHC135_n153 Z )
  + ROUTED M1 ( 137520 15120 ) ( 138480 * 0 )
    NEW M2 ( 137520 14160 ) ( * 15120 ) V1_2CUT_E
    NEW M3 ( 125520 14160 ) ( 137520 * ) V2_2CUT_W
    NEW M2 ( 125520 14160 ) ( * 15120 ) V1_V
    NEW M3 ( 125520 14160 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN134_n180
  ( spi_MasterMode_u/data_buf_reg\[7\] D ) ( spi_MasterMode_u/FE_PHC134_n180 Z )
  + ROUTED M1 ( 105360 89040 0 ) ( 106320 * ) V1_V
    NEW M2 ( 106320 89040 ) ( * 90000 ) V2_XR
    NEW M3 ( 89040 90000 ) ( 106320 * )
    NEW M2 ( 89040 90000 ) ( * 94320 )
    NEW M2 ( 88560 94320 ) ( 89040 * )
    NEW M2 ( 88560 94320 ) ( * 96720 )
    NEW M2 ( 88080 96720 ) ( 88560 * )
    NEW M2 ( 88080 96720 ) ( * 101040 )
    NEW M2 ( 88080 101040 ) ( 89040 * )
    NEW M2 ( 89040 101040 ) ( * 105840 ) V1_X
    NEW M3 ( 89040 90000 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN133_n149
  ( spi_MasterMode_u/FE_PHC247_n149 I ) ( spi_MasterMode_u/FE_PHC133_n149 Z )
  + ROUTED M1 ( 76560 88560 0 ) ( 78480 * ) V1_2CUT_S
    NEW M2 ( 78480 87120 ) ( * 88560 )
    NEW M2 ( 78480 87120 ) ( 79440 * )
    NEW M2 ( 79440 84720 ) ( * 87120 )
    NEW M3 ( 79440 84720 ) ( 82800 * ) V2_XR
    NEW M2 ( 82800 72720 ) ( * 84720 )
    NEW M3 ( 82800 72720 ) ( 85680 * ) V2_XR
    NEW M2 ( 85680 72720 ) ( * 74640 ) V2_XR
    NEW M3 ( 85680 74640 ) ( 86640 * ) V2_XR
    NEW M2 ( 86640 74640 ) ( * 75120 ) V1_2CUT_S
    NEW M3 ( 79440 84720 ) V2_2CUT_E
    NEW M3 ( 82800 72720 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN132_n183
  ( spi_MasterMode_u/data_buf_reg\[4\] D ) ( spi_MasterMode_u/FE_PHC132_n183 Z )
  + ROUTED M2 ( 39120 160560 ) ( * 173520 ) V1_2CUT_E
    NEW M1 ( 39120 173520 ) ( 86640 * ) V1_2CUT_W
    NEW M2 ( 86640 167280 ) ( * 173520 )
    NEW M3 ( 86640 167280 ) ( 96240 * ) V2_2CUT_W
    NEW M2 ( 96240 166320 ) ( * 167280 )
    NEW M2 ( 39120 160560 ) V1_2CUT_S
    NEW M3 ( 86640 167280 ) V2_2CUT_E
    NEW M2 ( 96240 166320 ) V1_X
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN131_n160
  ( spi_MasterMode_u/FE_PHC131_n160 Z ) ( spi_MasterMode_u/clk_cnt_reg\[4\] D )
  + ROUTED M1 ( 171120 74640 0 ) ( 171600 * )
    NEW M1 ( 171600 74640 ) ( * 75120 )
    NEW M1 ( 171600 75120 ) ( 172080 * ) V1_2CUT_N
    NEW M2 ( 172080 72240 ) ( * 75120 )
    NEW M2 ( 172080 72240 ) V1_2CUT_W
 ;
- spi_MasterMode_u/FE_PHN130_n151
  ( spi_MasterMode_u/data_o_reg\[0\] D ) ( spi_MasterMode_u/FE_PHC130_n151 Z )
  + ROUTED M2 ( 87120 72720 ) ( 87600 * ) V1_2CUT_E
    NEW M2 ( 87120 71280 ) ( * 72720 )
    NEW M3 ( 85200 71280 ) ( 87120 * ) V2_XR
    NEW M2 ( 85200 71280 ) ( * 76560 )
    NEW M2 ( 85200 76560 ) ( 86160 * )
    NEW M2 ( 86160 76560 ) ( * 78000 )
    NEW M2 ( 86160 78000 ) ( 86640 * )
    NEW M2 ( 86640 78000 ) ( * 82320 ) V1_X
    NEW M3 ( 85200 71280 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN129_n191
  ( spi_MasterMode_u/U163 ZN ) ( spi_MasterMode_u/FE_PHC129_n191 I )
  + ROUTED M2 ( 114480 31920 ) RECT ( -120 -200 120 120 )
    NEW M2 ( 113040 31200 ) ( * 31920 ) V2_2CUT_S
    NEW M3 ( 113040 31920 ) ( 114480 * ) V2_2CUT_W
    NEW M2 ( 114480 31920 ) ( * 32160 ) V1_2CUT_N
    NEW M2 ( 113040 31200 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN128_n187
  ( spi_MasterMode_u/data_buf_reg\[0\] D ) ( spi_MasterMode_u/FE_PHC128_n187 Z )
  + ROUTED M1 ( 111120 148560 ) ( 111600 * 0 )
    NEW M2 ( 111120 148560 ) ( * 151920 ) V2_2CUT_S
    NEW M3 ( 99630 151920 ) ( 111120 * )
    NEW TM1 ( 99630 151920 ) ( * 157200 ) TV1_2CUT_W
    NEW M3 ( 98160 157200 ) ( 99630 * )
    NEW M2 ( 98160 157200 ) ( * 159120 ) V2_XR
    NEW M3 ( 90480 159120 ) ( 98160 * )
    NEW M2 ( 90480 159120 ) ( * 162960 ) V1_2CUT_W
    NEW M2 ( 111120 148560 ) V1_V
    NEW TM1 ( 99630 151920 ) TV1_2CUT_E
    NEW M3 ( 98160 157200 ) V2_2CUT_N
    NEW M3 ( 90480 159120 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN127_n168
  ( spi_MasterMode_u/FE_PHC127_n168 Z ) ( spi_MasterMode_u/ack_o_reg D )
  + ROUTED M2 ( 90480 89040 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 87600 89040 0 ) ( 90480 * ) V1_2CUT_W
    NEW M3 ( 87030 89040 ) ( 90480 * ) V2_2CUT_W
    NEW TM1 ( 87030 89040 ) ( * 93840 ) TV1_2CUT_E
    NEW M3 ( 86160 93840 ) ( 87030 * )
    NEW M2 ( 86160 93840 ) ( * 95760 ) V1_X
    NEW TM1 ( 87030 89040 ) TV1_2CUT_E
    NEW M3 ( 86160 93840 ) V2_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN126_n196
  ( spi_MasterMode_u/state_reg\[0\] D ) ( spi_MasterMode_u/FE_PHC126_n196 Z )
  + ROUTED M1 ( 93840 25680 0 ) ( 97200 * ) V1_2CUT_W
    NEW M2 ( 97200 25680 ) ( * 28080 ) V2_2CUT_W
    NEW M3 ( 90960 28080 ) ( 97200 * )
    NEW M2 ( 90960 28080 ) ( * 28560 ) V1_2CUT_E
    NEW M3 ( 90960 28080 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN125_n192
  ( spi_MasterMode_u/state_reg\[2\] D ) ( spi_MasterMode_u/FE_PHC125_n192 Z )
  + ROUTED M2 ( 68880 29520 ) ( * 30000 ) V2_2CUT_E
    NEW M3 ( 66960 30000 ) ( 68880 * )
    NEW M2 ( 66960 30000 ) ( * 31920 ) V1_2CUT_E
    NEW M2 ( 68880 29520 ) V1_2CUT_S
    NEW M3 ( 66960 30000 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN124_wr_ptr_0_
  ( spi_MasterMode_u/write_fifo/FE_PHC198_wr_ptr_0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC124_wr_ptr_0_ Z )
  ( spi_MasterMode_u/write_fifo/U37 I ) ( spi_MasterMode_u/write_fifo/U9 A1 )
  + ROUTED M2 ( 99600 126000 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 103440 130320 ) ( 105840 * ) V2_2CUT_S
    NEW M2 ( 105840 129360 ) ( * 130320 )
    NEW M2 ( 103440 130320 ) ( * 132240 ) V1_2CUT_E
    NEW M3 ( 101520 130320 ) ( 103440 * ) V2_2CUT_N
    NEW M2 ( 101520 126480 ) ( * 130320 ) V2_2CUT_E
    NEW M2 ( 101040 126480 ) ( 101520 * )
    NEW M1 ( 101040 126000 0 ) ( * 126480 ) V1_2CUT_W
    NEW M1 ( 99600 126000 ) ( 101040 * 0 )
    NEW M3 ( 96240 126000 ) ( 99600 * ) V2_XR
    NEW M3 ( 94320 125520 ) ( 96240 * )
    NEW M3 ( 96240 125520 ) ( * 126000 )
    NEW M3 ( 94320 125520 ) ( * 126000 )
    NEW M3 ( 83760 126000 ) ( 94320 * )
    NEW M3 ( 83760 125520 ) ( * 126000 )
    NEW M3 ( 83280 125520 ) ( 83760 * )
    NEW M2 ( 83280 119760 ) ( * 125520 ) V2_XR
    NEW M2 ( 83280 119760 ) ( 83760 * )
    NEW M2 ( 83760 119280 ) ( * 119760 )
    NEW M3 ( 83760 119280 ) ( 85200 * ) V2_XR
    NEW M2 ( 85200 115920 ) ( * 119280 )
    NEW M2 ( 85200 115920 ) ( 85680 * )
    NEW M2 ( 85680 113040 ) ( * 115920 )
    NEW M3 ( 84720 113040 ) ( 85680 * ) V2_XR
    NEW M2 ( 84720 105840 ) ( * 113040 ) V2_XR
    NEW M3 ( 84330 105840 ) ( 84720 * ) V2_XR
    NEW TM1 ( 84330 103920 ) ( * 105840 ) TV1_2CUT_E
    NEW TM1 ( 82530 102000 ) ( * 103920 )
    NEW TM1 ( 82530 103920 ) ( 84330 * )
    NEW TM1 ( 82530 102000 ) ( 83430 * )
    NEW TM1 ( 83430 60240 ) ( * 102000 )
    NEW M3 ( 83430 60240 ) ( 84240 * ) V2_2CUT_S
    NEW M2 ( 84240 53040 ) ( * 60240 )
    NEW M2 ( 84240 53040 ) ( 84720 * )
    NEW M2 ( 84720 52080 ) ( * 53040 )
    NEW M2 ( 84720 52080 ) ( 85200 * )
    NEW M2 ( 85200 51600 ) ( * 52080 )
    NEW M3 ( 85200 51600 ) ( 86130 * ) TV1_2CUT_W
    NEW TM1 ( 86130 48240 ) ( * 51600 )
    NEW TM1 ( 83430 28080 ) ( * 48240 )
    NEW TM1 ( 83430 48240 ) ( 86130 * )
    NEW M3 ( 83430 28080 ) ( 83760 * ) V2_2CUT_S
    NEW M2 ( 83760 25680 ) ( * 28080 )
    NEW M3 ( 83760 25680 ) ( 98640 * ) V2_XR
    NEW M2 ( 98640 21840 ) ( * 25680 )
    NEW M2 ( 98490 21840 ) ( 98640 * )
    NEW M2 ( 105840 129360 ) V1_2CUT_N
    NEW M2 ( 99600 126000 ) V1_2CUT_N
    NEW M3 ( 83760 119280 ) V2_XR
    NEW TM1 ( 83430 60240 ) TV1_V
    NEW M3 ( 85200 51600 ) V2_2CUT_N
    NEW TM1 ( 83430 28080 ) TV1_2CUT_W
    NEW M3 ( 83760 25680 ) V2_XR
    NEW M2 ( 98490 21840 ) V1_2CUT_W
 ;
- spi_MasterMode_u/FE_PHN123_clk_cnt_0_
  ( spi_MasterMode_u/clk_cnt_reg\[0\] Q )
  ( spi_MasterMode_u/FE_PHC123_clk_cnt_0_ I )
  + ROUTED M2 ( 127440 45360 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 125520 45360 ) ( 127440 * ) V2_2CUT_W
    NEW M2 ( 125520 45360 ) ( * 45840 ) V1_V
    NEW M2 ( 127440 45360 ) V1_2CUT_N
    NEW M3 ( 125520 45360 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN122_clk_cnt_9_
  ( spi_MasterMode_u/FE_PHC362_clk_cnt_9_ I )
  ( spi_MasterMode_u/FE_PHC122_clk_cnt_9_ Z ) ( spi_MasterMode_u/U196 A1 )
  ( spi_MasterMode_u/sub_234/U12 A1 ) ( spi_MasterMode_u/sub_234/U25 A1 )
  + ROUTED M2 ( 153840 11280 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 152400 18960 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 149040 18960 ) ( 152400 * ) V2_2CUT_W
    NEW M3 ( 149040 18960 ) ( * 19440 )
    NEW M3 ( 143760 19440 ) ( 149040 * )
    NEW M2 ( 143760 19440 ) ( * 25680 )
    NEW M2 ( 143280 25680 ) ( 143760 * )
    NEW M2 ( 143280 25680 ) ( * 28080 )
    NEW M2 ( 143280 28080 ) ( 143760 * )
    NEW M2 ( 143760 28080 ) ( * 28560 ) V1_V
    NEW M1 ( 153360 11280 0 ) ( 153840 * ) V1_2CUT_W
    NEW M3 ( 153840 11280 ) ( 155280 * ) V2_2CUT_N
    NEW M2 ( 155280 11280 ) ( * 11760 ) V1_2CUT_S
    NEW M2 ( 155280 11760 ) ( * 12240 )
    NEW M2 ( 155280 12240 ) ( 155760 * )
    NEW M2 ( 155760 12240 ) ( * 18480 ) V1_X
    NEW M2 ( 155760 18480 ) ( * 18960 ) V2_2CUT_W
    NEW M3 ( 152400 18960 ) ( 155760 * )
    NEW M1 ( 151440 18960 0 ) ( 152400 * ) V1_2CUT_N
    NEW M3 ( 143760 19440 ) V2_2CUT_N
    NEW M3 ( 153840 11280 ) V2_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN121_state_0_
  ( spi_MasterMode_u/state_reg\[0\] Q )
  ( spi_MasterMode_u/FE_PHC121_state_0_ I )
  + ROUTED M2 ( 102480 28560 ) ( 103440 * )
    NEW M2 ( 103440 28080 ) ( * 28560 )
    NEW M2 ( 102480 28560 ) V1_2CUT_N
    NEW M2 ( 103440 28080 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN120_rx_valid_d0
  ( spi_SlaveMode_u/FE_PHC240_rx_valid_d0 Z )
  ( spi_SlaveMode_u/FE_PHC120_rx_valid_d0 I )
  + ROUTED M2 ( 45840 19440 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 45840 19440 ) ( 46320 * 0 )
    NEW M3 ( 43440 19440 ) ( 45840 * ) V2_2CUT_W
    NEW M3 ( 43440 19440 ) ( * 20400 )
    NEW M3 ( 29430 20400 ) ( 43440 * )
    NEW TM1 ( 29430 20400 ) ( * 57840 )
    NEW TM1 ( 29430 57840 ) ( 30330 * )
    NEW TM1 ( 30330 57840 ) ( * 70800 ) TV1_2CUT_S
    NEW M3 ( 30000 70800 ) ( 30330 * )
    NEW M2 ( 30000 70800 ) ( * 81840 ) V2_2CUT_E
    NEW M3 ( 30000 81840 ) ( 36720 * ) V2_2CUT_N
    NEW M2 ( 36720 81840 ) ( * 88080 ) V1_2CUT_N
    NEW M1 ( 36720 88080 ) ( * 88560 )
    NEW M1 ( 36720 88560 ) ( 37200 * )
    NEW M1 ( 37200 88560 ) ( * 89040 0 )
    NEW M2 ( 45840 19440 ) V1_2CUT_S
    NEW TM1 ( 29430 20400 ) TV1_2CUT_W
    NEW M3 ( 30000 70800 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN119_spi_ext_4_
  ( spi_MasterMode_u/FE_PHC119_spi_ext_4_ Z ) ( spi_MasterMode_u/U108 A1 )
  ( spi_MasterMode_u/U94 A1 ) ( spi_MasterMode_u/U203 I )
  ( spi_MasterMode_u/U18 A2 )
  + ROUTED M2 ( 132240 64080 ) ( * 65520 ) V2_2CUT_W
    NEW M2 ( 131760 64080 ) ( 132240 * )
    NEW M2 ( 131760 62160 ) ( * 64080 )
    NEW M2 ( 125520 70800 ) ( * 72240 ) V1_2CUT_S
    NEW M3 ( 125520 70800 ) ( 132240 * ) V2_2CUT_W
    NEW M3 ( 116880 70800 ) ( 125520 * ) V2_XR
    NEW M2 ( 116880 69360 ) ( * 70800 ) V2_2CUT_S
    NEW M3 ( 114480 69360 ) ( 116880 * ) V2_2CUT_E
    NEW M3 ( 114480 69360 ) ( * 69840 )
    NEW M3 ( 108240 69840 ) ( 114480 * )
    NEW M2 ( 108240 68880 ) ( * 69840 ) V2_XR
    NEW M1 ( 106320 68880 0 ) ( 108240 * ) V1_2CUT_N
    NEW M1 ( 134640 66000 ) ( 135120 * 0 )
    NEW M2 ( 134640 65520 ) ( * 66000 ) V1_2CUT_E
    NEW M3 ( 132240 65520 ) ( 134640 * ) V2_2CUT_W
    NEW M2 ( 132240 65520 ) ( * 66000 ) V1_2CUT_N
    NEW M2 ( 132240 66000 ) ( * 70800 )
    NEW M2 ( 131760 62160 ) V1_X
 ;
- FE_PHN118_spi_con_7_
  ( FE_PHC118_spi_con_7_ Z ) ( FE_DBTC0_spi_con_7_ I )
  ( spi_MasterMode_u/U105 B ) ( spi_MasterMode_u/read_fifo/U75 A1 )
  ( spi_MasterMode_u/read_fifo/U15 A3 ) ( spi_MasterMode_u/read_fifo/U13 A1 )
  ( spi_MasterMode_u/read_fifo/U7 C ) ( spi_MasterMode_u/write_fifo/U75 A1 )
  ( spi_MasterMode_u/write_fifo/U7 C ) ( spi_MasterMode_u/write_fifo/U15 A3 )
  ( spi_MasterMode_u/write_fifo/U13 A1 )
  + ROUTED M2 ( 79440 129360 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 121680 119760 ) ( * 121200 )
    NEW M2 ( 121680 121200 ) ( 122160 * )
    NEW M2 ( 122160 121200 ) ( * 122640 )
    NEW M2 ( 122160 122640 ) ( 123120 * )
    NEW M2 ( 123120 122640 ) ( * 126480 ) V1_2CUT_S
    NEW M2 ( 121680 118320 ) ( * 119760 ) V1_2CUT_N
    NEW M1 ( 121680 119760 ) ( 122160 * 0 )
    NEW M3 ( 67440 117360 ) ( * 117840 )
    NEW M2 ( 67440 115440 ) ( * 117360 ) V2_2CUT_N
    NEW M3 ( 105360 121200 ) ( 106320 * ) V2_XR
    NEW M2 ( 105360 121200 ) ( * 122640 ) V2_XR
    NEW M3 ( 100080 122640 ) ( 105360 * )
    NEW M2 ( 100080 122640 ) ( * 127440 )
    NEW M2 ( 100080 127440 ) ( 100560 * )
    NEW M2 ( 100560 127440 ) ( * 127920 ) V2_2CUT_W
    NEW M2 ( 100560 127920 ) ( * 128400 ) V1_2CUT_N
    NEW M3 ( 97200 127920 ) ( 100560 * )
    NEW M3 ( 97200 127920 ) ( * 128400 )
    NEW M3 ( 89520 128400 ) ( 97200 * )
    NEW M3 ( 89520 128400 ) ( * 128880 )
    NEW M3 ( 84240 128880 ) ( 89520 * )
    NEW M3 ( 84240 128880 ) ( * 129360 )
    NEW M3 ( 79440 129360 ) ( 84240 * )
    NEW M3 ( 75120 129360 ) ( 79440 * ) V2_2CUT_E
    NEW M2 ( 75120 126480 ) ( * 129360 ) V2_2CUT_S
    NEW M2 ( 75120 117840 ) ( * 126480 ) V1_2CUT_N
    NEW M2 ( 74640 117840 ) ( 75120 * )
    NEW M3 ( 66000 117840 ) ( 67440 * )
    NEW M3 ( 67440 117840 ) ( 74640 * ) V2_2CUT_W
    NEW M2 ( 66000 117840 ) ( * 119760 ) V1_2CUT_S
    NEW M2 ( 118320 118320 ) ( * 120240 ) V1_2CUT_S
    NEW M3 ( 118320 118320 ) ( 119760 * ) V2_XR
    NEW M3 ( 119760 118320 ) ( 121680 * ) V2_XR
    NEW M2 ( 119760 110640 ) ( * 118320 )
    NEW M3 ( 118530 110640 ) ( 119760 * ) V2_2CUT_E
    NEW TM1 ( 118530 95280 ) ( * 110640 ) TV1_2CUT_W
    NEW TM1 ( 117630 82800 ) ( * 95280 )
    NEW TM1 ( 117630 95280 ) ( 118530 * )
    NEW TM1 ( 117630 82800 ) ( 119430 * )
    NEW TM1 ( 119430 62640 ) ( * 82800 )
    NEW TM1 ( 118530 62640 ) ( 119430 * )
    NEW TM1 ( 118530 54480 ) ( * 62640 )
    NEW M3 ( 117840 54480 ) ( 118530 * ) TV1_2CUT_W
    NEW M2 ( 117840 42960 ) ( * 54480 ) V2_2CUT_N
    NEW M2 ( 117840 42960 ) ( 118800 * )
    NEW M2 ( 118800 41520 ) ( * 42960 )
    NEW M2 ( 118320 41520 ) ( 118800 * )
    NEW M2 ( 118320 120240 ) ( * 120720 ) V2_XR
    NEW M3 ( 114480 120720 ) ( 118320 * )
    NEW M3 ( 114480 120720 ) ( * 121200 )
    NEW M3 ( 106320 121200 ) ( 114480 * )
    NEW M2 ( 106320 115920 ) ( * 121200 )
    NEW M2 ( 79440 129360 ) V1_X
    NEW M2 ( 67440 115440 ) V1_2CUT_N
    NEW M3 ( 105360 121200 ) V2_XR
    NEW M3 ( 100080 122640 ) V2_XR
    NEW M2 ( 100080 122640 ) V1_2CUT_S
    NEW M3 ( 66000 117840 ) V2_2CUT_N
    NEW M3 ( 118320 118320 ) V2_2CUT_E
    NEW M2 ( 118320 41520 ) V1_H
    NEW M2 ( 106320 115920 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN117_spi_ext_5_
  ( spi_MasterMode_u/FE_PHC117_spi_ext_5_ Z ) ( spi_MasterMode_u/U150 I )
  ( spi_MasterMode_u/U15 A2 )
  + ROUTED M1 ( 124080 72720 ) ( 124560 * 0 )
    NEW M2 ( 124080 68880 ) ( * 72720 ) V1_X
    NEW M2 ( 123120 68880 ) ( 124080 * )
    NEW M2 ( 123120 65520 ) ( * 68880 )
    NEW M1 ( 121200 65520 ) ( 123120 * 0 ) V1_2CUT_N
    NEW M2 ( 121200 65520 ) ( * 66000 ) V2_2CUT_N
    NEW M3 ( 116400 66000 ) ( 121200 * )
    NEW M2 ( 116400 66000 ) ( * 68400 ) V1_2CUT_E
    NEW M1 ( 115920 68400 ) ( 116400 * )
    NEW M1 ( 115920 68400 ) ( * 68880 0 )
    NEW M2 ( 121200 65520 ) V1_2CUT_N
    NEW M3 ( 116400 66000 ) V2_2CUT_E
 ;
- FE_PHN116_spi_con_1_
  ( FE_PHC228_spi_con_1_ Z ) ( FE_PHC116_spi_con_1_ I )
  + ROUTED M1 ( 158640 88560 ) ( 159120 * 0 )
    NEW M2 ( 158640 88560 ) ( * 89040 ) V2_2CUT_S
    NEW M3 ( 156240 89040 ) ( 158640 * )
    NEW M2 ( 156240 88560 ) ( * 89040 ) V2_XR
    NEW M1 ( 155280 88560 0 ) ( 156240 * ) V1_2CUT_S
    NEW M2 ( 158640 88560 ) V1_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN115_mem_3__4_
  ( spi_MasterMode_u/read_fifo/FE_PHC356_mem_3__4_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC115_mem_3__4_ Z )
  ( spi_MasterMode_u/read_fifo/U90 A2 )
  + ROUTED TM1 ( 47430 144720 ) ( * 160560 ) TV1_2CUT_N
    NEW M3 ( 46800 144720 ) ( 47430 * ) TV1_2CUT_N
    NEW M2 ( 46800 142800 ) ( * 144720 ) V2_2CUT_E
    NEW M1 ( 50640 166800 ) ( 51120 * 0 )
    NEW M2 ( 50640 166320 ) ( * 166800 ) V1_X
    NEW M3 ( 47430 166320 ) ( 50640 * ) V2_XR
    NEW TM1 ( 47430 160560 ) ( * 166320 ) TV1_X
    NEW M3 ( 10800 160560 ) ( 47430 * )
    NEW M2 ( 10800 160560 ) ( * 166320 ) V1_2CUT_S
    NEW M2 ( 46800 142800 ) V1_2CUT_W
    NEW M3 ( 10800 160560 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN114_mem_1__6_
  ( spi_MasterMode_u/write_fifo/FE_PHC230_mem_1__6_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC114_mem_1__6_ Z )
  ( spi_MasterMode_u/write_fifo/U82 A2 )
  + ROUTED M2 ( 160080 107280 ) ( * 112080 ) V2_2CUT_W
    NEW M3 ( 158160 112080 ) ( 160080 * )
    NEW M2 ( 158160 112080 ) ( * 119280 ) V1_2CUT_S
    NEW M1 ( 157200 119280 0 ) ( 158160 * )
    NEW M2 ( 160080 106800 ) ( * 107280 ) V2_2CUT_N
    NEW M3 ( 160080 107280 ) ( 167280 * ) V2_2CUT_W
    NEW M2 ( 167280 106320 ) ( * 107280 )
    NEW M3 ( 158160 112080 ) V2_2CUT_E
    NEW M2 ( 160080 106800 ) V1_2CUT_S
    NEW M2 ( 167280 106320 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN113_mem_1__6_
  ( spi_MasterMode_u/read_fifo/FE_PHC403_mem_1__6_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC113_mem_1__6_ Z )
  ( spi_MasterMode_u/read_fifo/U83 A2 )
  + ROUTED M1 ( 57360 55920 0 ) ( 57840 * ) V1_2CUT_N
    NEW M2 ( 57840 55920 ) ( * 65040 )
    NEW M2 ( 57840 65040 ) ( 59280 * )
    NEW M2 ( 59280 65040 ) ( * 69360 ) V2_2CUT_E
    NEW M3 ( 59280 69360 ) ( 60720 * ) V2_XR
    NEW M2 ( 60720 68880 ) ( * 69360 )
    NEW M2 ( 57360 53040 ) ( * 54480 ) V1_2CUT_N
    NEW M3 ( 57360 53040 ) ( 60720 * ) V2_2CUT_S
    NEW M2 ( 60720 48720 ) ( * 53040 )
    NEW M2 ( 60720 68880 ) V1_X
    NEW M3 ( 57360 53040 ) V2_2CUT_N
    NEW M2 ( 60720 48720 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN112_mem_0__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC314_mem_0__3_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC112_mem_0__3_ Z )
  ( spi_MasterMode_u/write_fifo/U91 B1 )
  + ROUTED M2 ( 136560 150000 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 130800 149040 0 ) ( 132720 * ) V1_X
    NEW M3 ( 132720 150000 ) ( 136560 * ) V2_XR
    NEW M2 ( 132720 149040 ) ( * 150000 ) V2_XR
    NEW M2 ( 132720 148080 ) ( * 149040 )
    NEW M3 ( 101520 148080 ) ( 132720 * ) V2_XR
    NEW M2 ( 101520 144720 ) ( * 148080 ) V2_2CUT_E
    NEW M3 ( 98730 144720 ) ( 101520 * ) V2_2CUT_W
    NEW TM1 ( 98730 142680 ) ( * 144720 ) TV1_2CUT_E
    NEW MTT2 ( 88830 142680 ) ( 98730 * ) TV2_2CUT_W
    NEW TM1 ( 88830 95280 ) ( * 142680 ) TV2_2CUT_S
    NEW M3 ( 88830 95280 ) ( 90480 * ) V2_2CUT_S
    NEW M2 ( 90480 92400 ) ( * 95280 )
    NEW M2 ( 136560 150000 ) V1_2CUT_S
    NEW TM1 ( 88830 95280 ) TV1_2CUT_W
    NEW M2 ( 90480 92400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/FE_PHN111_mem_2__4_
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[4\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC111_mem_2__4_ I )
  + ROUTED M2 ( 56400 156240 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 60240 156240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 56400 156240 ) ( 60240 * ) V2_XR
    NEW M2 ( 56400 156240 ) V1_2CUT_N
    NEW M3 ( 56400 156240 ) V2_XR
    NEW M2 ( 60240 156240 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN110_mem_2__6_
  ( spi_MasterMode_u/read_fifo/FE_PHC110_mem_2__6_ Z )
  ( spi_MasterMode_u/read_fifo/U57 A2 ) ( spi_MasterMode_u/read_fifo/U84 B1 )
  + ROUTED M2 ( 65520 64560 ) ( 66000 * )
    NEW M2 ( 65520 64560 ) ( * 67440 ) V2_2CUT_E
    NEW M3 ( 65520 67440 ) ( 67440 * ) V2_2CUT_W
    NEW M2 ( 67440 67440 ) ( * 68400 ) V1_2CUT_E
    NEW M1 ( 65040 54960 ) ( 65520 * 0 )
    NEW M2 ( 65040 54960 ) ( * 58320 )
    NEW M2 ( 64560 58320 ) ( 65040 * )
    NEW M2 ( 64560 58320 ) ( * 59760 ) V2_2CUT_E
    NEW M3 ( 64560 59760 ) ( 66000 * ) V2_2CUT_N
    NEW M2 ( 66000 59760 ) ( * 62160 ) V1_2CUT_N
    NEW M2 ( 66000 62160 ) ( * 64560 )
    NEW M2 ( 65040 54960 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/FE_PHN109_mem_2__2_
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[2\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC109_mem_2__2_ I )
  + ROUTED M2 ( 61680 62160 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 70800 62160 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 61680 62160 ) ( 70800 * ) V2_2CUT_W
    NEW M2 ( 61680 62160 ) V1_2CUT_N
    NEW M3 ( 61680 62160 ) V2_2CUT_E
    NEW M2 ( 70800 62160 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN108_mem_1__1_
  ( spi_MasterMode_u/read_fifo/FE_PHC364_mem_1__1_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC108_mem_1__1_ I )
  + ROUTED M1 ( 62640 108720 ) ( 64080 * 0 )
    NEW M1 ( 62640 108240 ) ( * 108720 )
    NEW M2 ( 62640 105360 ) ( * 108240 ) V1_2CUT_N
    NEW M3 ( 59760 105360 ) ( 62640 * ) V2_XR
    NEW M2 ( 59760 105360 ) ( * 107760 ) V2_XR
    NEW M3 ( 55440 107760 ) ( 59760 * )
    NEW M2 ( 55440 107760 ) ( * 109200 ) V1_V
    NEW M3 ( 59760 105360 ) V2_XR
    NEW M3 ( 55440 107760 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN107_mem_0__6_
  ( spi_MasterMode_u/read_fifo/FE_PHC181_mem_0__6_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC107_mem_0__6_ I )
  + ROUTED M2 ( 33840 56160 ) ( * 63120 ) V2_XR
    NEW M3 ( 33840 63120 ) ( 55440 * ) V2_2CUT_N
    NEW M2 ( 55440 63120 ) ( * 66960 ) V2_XR
    NEW M3 ( 55440 66960 ) ( 58800 * ) V2_XR
    NEW M2 ( 58800 66960 ) ( * 68400 ) V1_X
    NEW M1 ( 58800 68400 ) ( * 68880 0 )
    NEW M2 ( 33840 56160 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN106_mem_1__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC189_mem_1__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC106_mem_1__4_ Z )
  ( spi_MasterMode_u/write_fifo/U88 A2 )
  + ROUTED M2 ( 109200 154320 ) ( * 155760 ) V1_X
    NEW M2 ( 108720 154320 ) ( 109200 * )
    NEW M2 ( 108720 152880 ) ( * 154320 )
    NEW M1 ( 109200 155760 ) ( 109680 * 0 )
    NEW M2 ( 109200 155760 ) ( * 156720 ) V2_XR
    NEW M3 ( 107760 156720 ) ( 109200 * )
    NEW M2 ( 107760 156720 ) ( * 162480 )
    NEW M2 ( 106800 162480 ) ( 107760 * )
    NEW M2 ( 106800 162480 ) ( * 177360 ) V1_2CUT_W
    NEW M1 ( 13680 177360 ) ( 106800 * )
    NEW M2 ( 13680 153360 ) ( * 177360 ) V1_2CUT_E
    NEW M2 ( 13200 153360 ) ( 13680 * )
    NEW M2 ( 13200 149040 ) ( * 153360 )
    NEW M1 ( 12720 149040 0 ) ( 13200 * ) V1_2CUT_W
    NEW M2 ( 108720 152880 ) V1_2CUT_N
    NEW M3 ( 107760 156720 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN105_mem_3__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC439_mem_3__7_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC105_mem_3__7_ Z )
  ( spi_MasterMode_u/read_fifo/U81 A2 )
  + ROUTED M1 ( 52560 81840 ) ( 53040 * 0 )
    NEW M2 ( 52560 78480 ) ( * 78960 ) V1_X
    NEW M2 ( 52560 78960 ) ( * 81840 ) V1_X
    NEW M3 ( 52560 78480 ) ( 54480 * ) V2_2CUT_S
    NEW M2 ( 54480 75600 ) ( * 78480 )
    NEW M3 ( 52560 78480 ) V2_2CUT_N
    NEW M2 ( 54480 75600 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN104_mem_3__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC208_mem_3__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC104_mem_3__2_ Z )
  ( spi_MasterMode_u/write_fifo/U95 A2 )
  + ROUTED M2 ( 158160 129840 ) ( * 130320 ) V2_2CUT_W
    NEW M3 ( 155760 130320 ) ( 158160 * )
    NEW M2 ( 155760 130320 ) ( * 136080 ) V1_2CUT_E
    NEW M2 ( 158160 126960 ) ( * 129840 ) V1_2CUT_S
    NEW M3 ( 158160 126960 ) ( 167280 * ) V2_2CUT_S
    NEW M2 ( 167280 114480 ) ( * 126960 )
    NEW M3 ( 167280 114480 ) ( 172530 * ) TV1_2CUT_S
    NEW TM1 ( 172530 114480 ) ( 174330 * )
    NEW TM1 ( 174330 102000 ) ( * 114480 )
    NEW TM1 ( 173430 82320 ) ( * 102000 )
    NEW TM1 ( 173430 102000 ) ( 174330 * )
    NEW M3 ( 173430 82320 ) ( 185520 * ) V2_2CUT_W
    NEW M2 ( 185520 240 ) ( * 82320 )
    NEW M1 ( 50160 240 ) ( 185520 * ) V1_2CUT_W
    NEW M2 ( 50160 240 ) ( * 21840 ) V1_2CUT_E
    NEW M3 ( 155760 130320 ) V2_2CUT_E
    NEW M3 ( 158160 126960 ) V2_2CUT_W
    NEW M3 ( 167280 114480 ) V2_2CUT_N
    NEW TM1 ( 173430 82320 ) TV1_X
    NEW M2 ( 50160 240 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN103_mem_3__1_
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[1\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC103_mem_3__1_ I )
  + ROUTED M2 ( 53040 109200 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 51120 106800 ) ( * 109200 ) V2_XR
    NEW M3 ( 51120 109200 ) ( 53040 * ) V2_XR
    NEW M2 ( 51120 106800 ) V1_2CUT_S
    NEW M2 ( 53040 109200 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN102_mem_2__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC102_mem_2__7_ Z )
  ( spi_MasterMode_u/read_fifo/U81 B1 ) ( spi_MasterMode_u/read_fifo/U58 A2 )
  + ROUTED M3 ( 54480 79920 ) ( 60240 * ) V2_XR
    NEW M2 ( 54480 79440 ) ( * 79920 ) V2_XR
    NEW M2 ( 60240 79920 ) ( * 81360 ) V1_2CUT_N
    NEW M3 ( 60240 79920 ) ( 66000 * ) V2_2CUT_N
    NEW M2 ( 66000 78960 ) ( * 79920 )
    NEW M2 ( 54480 79440 ) V1_X
    NEW M2 ( 66000 78960 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN101_mem_0__0_
  ( spi_MasterMode_u/read_fifo/FE_PHC319_mem_0__0_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC101_mem_0__0_ Z )
  ( spi_MasterMode_u/read_fifo/U101 B1 )
  + ROUTED M2 ( 62640 159600 ) ( * 162480 ) V1_2CUT_E
    NEW M3 ( 62640 159600 ) ( 63630 * ) TV1_2CUT_W
    NEW TM1 ( 63630 151920 ) ( * 159600 )
    NEW M3 ( 63630 151920 ) ( 64560 * ) V2_2CUT_S
    NEW M2 ( 64560 139920 ) ( * 151920 )
    NEW M2 ( 59760 163440 ) ( * 165840 ) V1_2CUT_N
    NEW M3 ( 59760 163440 ) ( 62640 * ) V2_2CUT_W
    NEW M2 ( 62640 162480 ) ( * 163440 )
    NEW M3 ( 62640 159600 ) V2_2CUT_E
    NEW TM1 ( 63630 151920 ) TV1_2CUT_E
    NEW M2 ( 64560 139920 ) V1_2CUT_E
    NEW M3 ( 59760 163440 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/FE_PHN100_mem_0__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC233_mem_0__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC100_mem_0__7_ Z )
  ( spi_MasterMode_u/write_fifo/U79 B1 )
  + ROUTED M2 ( 171120 99600 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 167760 113520 ) ( * 116880 ) V2_XR
    NEW M3 ( 161520 116880 ) ( 167760 * )
    NEW M2 ( 161520 116880 ) ( * 122160 ) V1_2CUT_N
    NEW M2 ( 167760 109200 ) ( * 113520 ) V1_2CUT_S
    NEW M3 ( 167760 109200 ) ( 168930 * ) TV1_X
    NEW TM1 ( 168930 99600 ) ( * 109200 )
    NEW M3 ( 168930 99600 ) ( 171120 * ) V2_2CUT_W
    NEW M3 ( 161520 116880 ) V2_2CUT_E
    NEW M3 ( 167760 109200 ) V2_2CUT_N
    NEW TM1 ( 168930 99600 ) TV1_2CUT_N
    NEW M2 ( 171120 99600 ) V1_V
 ;
- spi_MasterMode_u/FE_PHN99_spi_ext_3_
  ( spi_MasterMode_u/FE_PHC239_spi_ext_3_ Z )
  ( spi_MasterMode_u/FE_PHC99_spi_ext_3_ I )
  + ROUTED M2 ( 154800 58800 ) ( * 59280 ) V1_X
    NEW M3 ( 153360 58800 ) ( 154800 * ) V2_XR
    NEW M2 ( 153360 58800 ) ( * 60720 ) V2_XR
    NEW M3 ( 153360 60720 ) ( * 61200 )
    NEW M3 ( 143280 61200 ) ( 153360 * )
    NEW M3 ( 143280 59760 ) ( * 61200 )
    NEW M3 ( 137040 59760 ) ( 143280 * )
    NEW M2 ( 137040 58320 ) ( * 59760 ) V2_2CUT_S
    NEW M3 ( 128880 58320 ) ( 137040 * ) V2_2CUT_N
    NEW M3 ( 125520 57840 ) ( 128880 * )
    NEW M3 ( 128880 57840 ) ( * 58320 )
    NEW M2 ( 125520 57840 ) ( * 58800 ) V1_2CUT_N
    NEW M3 ( 153360 58800 ) V2_XR
    NEW M3 ( 125520 57840 ) V2_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN98_mem_1__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC232_mem_1__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC98_mem_1__7_ Z )
  ( spi_MasterMode_u/write_fifo/U79 A2 )
  + ROUTED M1 ( 158640 126480 ) ( 159120 * 0 )
    NEW M2 ( 158640 125520 ) ( * 126480 ) V1_X
    NEW M3 ( 158640 125520 ) ( 163440 * ) V2_2CUT_S
    NEW M2 ( 163440 122640 ) ( * 125520 )
    NEW M3 ( 163440 122640 ) ( 171600 * ) V2_2CUT_W
    NEW M2 ( 171600 122160 ) ( * 122640 )
    NEW M3 ( 158640 125520 ) V2_XR
    NEW M2 ( 163440 122640 ) V1_2CUT_E
    NEW M3 ( 163440 122640 ) V2_2CUT_E
    NEW M2 ( 171600 122160 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN97_mem_3__0_
  ( spi_MasterMode_u/read_fifo/FE_PHC324_mem_3__0_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC97_mem_3__0_ Z )
  ( spi_MasterMode_u/read_fifo/U102 A2 )
  + ROUTED M2 ( 89520 155760 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 58320 153360 ) ( * 155280 ) V2_2CUT_E
    NEW M3 ( 55920 153360 ) ( 58320 * ) V2_2CUT_W
    NEW M2 ( 55920 151440 ) ( * 153360 ) V2_XR
    NEW M2 ( 55440 151440 ) ( 55920 * )
    NEW M2 ( 55440 142800 ) ( * 151440 )
    NEW M1 ( 58320 155760 ) ( 58800 * 0 )
    NEW M2 ( 58320 155280 ) ( * 155760 ) V1_X
    NEW M3 ( 58320 155280 ) ( 73200 * )
    NEW M3 ( 73200 155280 ) ( * 155760 )
    NEW M3 ( 73200 155760 ) ( 89520 * ) V2_XR
    NEW M2 ( 55440 142800 ) V1_2CUT_W
    NEW M2 ( 89520 155760 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/FE_PHN96_mem_3__3_
  ( spi_MasterMode_u/read_fifo/FE_PHC192_mem_3__3_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC96_mem_3__3_ I )
  + ROUTED M2 ( 21360 155280 ) ( * 160560 ) V1_2CUT_S
    NEW M3 ( 21360 155280 ) ( 47280 * )
    NEW M3 ( 47280 154800 ) ( * 155280 )
    NEW M3 ( 47280 154800 ) ( 47760 * ) V2_2CUT_S
    NEW M2 ( 47760 152880 ) ( * 154800 )
    NEW M3 ( 21360 155280 ) V2_2CUT_N
    NEW M2 ( 47760 152880 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN95_mem_2__7_
  ( spi_MasterMode_u/write_fifo/FE_PHC217_mem_2__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC95_mem_2__7_ Z )
  ( spi_MasterMode_u/write_fifo/U80 B1 )
  + ROUTED M1 ( 149040 119760 0 ) ( 150480 * ) V1_2CUT_N
    NEW M1 ( 158640 113040 0 ) ( 159120 * )
    NEW M1 ( 159120 113040 ) ( * 113520 ) V1_2CUT_S
    NEW M2 ( 159120 113520 ) ( * 114480 ) V2_2CUT_S
    NEW M3 ( 152880 114480 ) ( 159120 * )
    NEW M2 ( 152880 114480 ) ( * 119760 ) V1_2CUT_W
    NEW M1 ( 150480 119760 ) ( 152880 * )
    NEW M2 ( 150480 119760 ) ( * 121680 ) V1_2CUT_N
    NEW M1 ( 150480 121680 ) ( * 122160 )
    NEW M1 ( 150480 122160 ) ( 150960 * )
    NEW M1 ( 150960 122160 ) ( * 122640 0 )
    NEW M3 ( 152880 114480 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN94_mem_2__0_
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[0\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC94_mem_2__0_ I )
  + ROUTED M2 ( 53520 149040 ) ( 54480 * )
    NEW M2 ( 54480 149040 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 53520 149040 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN93_mem_1__3_
  ( spi_MasterMode_u/read_fifo/FE_PHC227_mem_1__3_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC93_mem_1__3_ I )
  + ROUTED M2 ( 52560 140400 ) ( * 141840 ) V1_2CUT_N
    NEW M2 ( 51600 140400 ) ( 52560 * )
    NEW M2 ( 51600 139920 ) ( * 140400 )
    NEW M1 ( 51120 139920 ) ( 51600 * ) V1_2CUT_W
    NEW M1 ( 51120 139440 0 ) ( * 139920 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN92_mem_0__0_
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[0\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC92_mem_0__0_ I )
  + ROUTED M2 ( 160080 135120 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 158160 135120 ) ( 160080 * ) V2_XR
    NEW M2 ( 158160 135120 ) ( * 135600 )
    NEW M2 ( 158160 135600 ) ( 158640 * )
    NEW M2 ( 158640 135600 ) ( * 136080 ) V1_2CUT_S
    NEW M2 ( 160080 135120 ) V1_2CUT_N
    NEW M3 ( 158160 135120 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN91_mem_3__5_
  ( spi_MasterMode_u/read_fifo/FE_PHC91_mem_3__5_ Z )
  ( spi_MasterMode_u/read_fifo/U48 A2 ) ( spi_MasterMode_u/read_fifo/U87 A2 )
  + ROUTED M2 ( 58320 105840 ) ( * 109200 ) V1_2CUT_N
    NEW M2 ( 49200 110640 ) ( * 112560 ) V1_2CUT_S
    NEW M3 ( 49200 110640 ) ( 58320 * ) V2_2CUT_W
    NEW M2 ( 58320 109200 ) ( * 110640 )
    NEW M2 ( 58320 105840 ) V1_2CUT_N
    NEW M3 ( 49200 110640 ) V2_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN90_mem_3__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC215_mem_3__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC90_mem_3__0_ Z )
  ( spi_MasterMode_u/write_fifo/U101 A2 )
  + ROUTED M2 ( 126480 129840 ) ( * 131280 ) V2_XR
    NEW M3 ( 124560 131280 ) ( 126480 * )
    NEW M2 ( 124560 131280 ) ( * 132720 ) V1_X
    NEW M2 ( 126480 126960 ) ( * 129840 ) V1_2CUT_S
    NEW M2 ( 126480 126960 ) ( 126960 * )
    NEW M2 ( 126960 126000 ) ( * 126960 )
    NEW M3 ( 126960 126000 ) ( 133680 * ) V2_XR
    NEW M2 ( 133680 122160 ) ( * 126000 )
    NEW M1 ( 133200 122160 ) ( 133680 * ) V1_X
    NEW M1 ( 133200 122160 ) ( * 122640 0 )
    NEW M3 ( 124560 131280 ) V2_2CUT_E
    NEW M3 ( 126960 126000 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/FE_PHN89_mem_0__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC477_mem_0__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC89_mem_0__4_ Z )
  + ROUTED M1 ( 119760 146640 ) ( 120240 * 0 )
    NEW M2 ( 119760 146640 ) ( * 156240 ) V2_XR
    NEW M3 ( 114960 156240 ) ( 119760 * )
    NEW M2 ( 114960 156240 ) ( * 156720 )
    NEW M2 ( 114000 156720 ) ( 114960 * )
    NEW M2 ( 114000 156720 ) ( * 171120 ) V1_2CUT_W
    NEW M1 ( 28080 171120 ) ( 114000 * )
    NEW M2 ( 28080 169200 ) ( * 171120 ) V1_2CUT_E
    NEW M3 ( 27630 169200 ) ( 28080 * ) V2_2CUT_W
    NEW TM1 ( 27630 126960 ) ( * 169200 ) TV1_2CUT_S
    NEW M3 ( 27120 126960 ) ( 27630 * ) TV1_X
    NEW M2 ( 27120 122640 ) ( * 126960 ) V2_2CUT_E
    NEW M2 ( 119760 146640 ) V1_X
    NEW M3 ( 114960 156240 ) V2_XR
    NEW M2 ( 27120 122640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/FE_PHN88_mem_0__3_
  ( spi_MasterMode_u/read_fifo/FE_PHC202_mem_0__3_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC88_mem_0__3_ I )
  + ROUTED M1 ( 45840 133200 0 ) ( 47280 * ) V1_2CUT_N
    NEW M2 ( 47280 133200 ) ( * 134160 ) V2_2CUT_S
    NEW M3 ( 47280 134160 ) ( 48240 * )
    NEW M3 ( 48240 134160 ) ( * 136080 )
    NEW M3 ( 48240 136080 ) ( 48720 * ) V2_XR
    NEW M2 ( 48720 136080 ) ( * 139440 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN87_mem_1__2_
  ( spi_MasterMode_u/write_fifo/FE_PHC218_mem_1__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC87_mem_1__2_ Z )
  ( spi_MasterMode_u/write_fifo/U94 A2 )
  + ROUTED M1 ( 143760 145680 0 ) ( 144240 * ) V1_2CUT_S
    NEW M2 ( 144240 142800 ) ( * 145680 )
    NEW M3 ( 141840 142800 ) ( 144240 * ) V2_2CUT_N
    NEW M2 ( 141840 139440 ) ( * 142800 ) V2_XR
    NEW M1 ( 141840 139440 0 ) ( 144240 * ) V1_2CUT_W
    NEW M2 ( 144240 137520 ) ( * 139440 )
    NEW M3 ( 144240 137520 ) ( 150480 * ) V2_XR
    NEW M2 ( 150480 135600 ) ( * 137520 )
    NEW M2 ( 150480 135600 ) ( 150960 * ) V1_2CUT_W
    NEW M1 ( 150960 135600 ) ( * 136080 0 )
    NEW M2 ( 141840 139440 ) V1_2CUT_E
    NEW M3 ( 144240 137520 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN86_mem_1__5_
  ( spi_MasterMode_u/read_fifo/FE_PHC421_mem_1__5_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC86_mem_1__5_ Z )
  ( spi_MasterMode_u/read_fifo/U86 A2 )
  + ROUTED M2 ( 80400 96720 ) ( * 99600 ) V1_X
    NEW M1 ( 78480 99600 ) ( 80400 * )
    NEW M1 ( 78480 99120 ) ( * 99600 )
    NEW M1 ( 77520 99120 0 ) ( 78480 * )
    NEW M2 ( 80400 93360 ) ( * 96720 ) V2_XR
    NEW M3 ( 80400 96720 ) ( 90000 * ) V2_2CUT_W
    NEW M2 ( 90000 95760 ) ( * 96720 )
    NEW M2 ( 80400 93360 ) V1_2CUT_S
    NEW M2 ( 90000 95760 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN85_spi_sta_6
  ( spi_MasterMode_u/FE_PHC179_spi_sta_6 Z )
  ( spi_MasterMode_u/FE_PHC85_spi_sta_6 I )
  + ROUTED M3 ( 113040 27120 ) RECT ( -270 -120 120 120 )
    NEW M1 ( 109200 25680 0 ) ( 113040 * ) V1_2CUT_W
    NEW M2 ( 113040 25680 ) ( * 27120 ) V2_2CUT_S
    NEW M3 ( 113040 27120 ) ( 113130 * ) TV1_2CUT_W
    NEW TM1 ( 113130 27120 ) ( * 49200 )
    NEW TM1 ( 113130 49200 ) ( 114030 * )
    NEW TM1 ( 114030 49200 ) ( * 63600 )
    NEW TM1 ( 113130 63600 ) ( 114030 * )
    NEW TM1 ( 113130 63600 ) ( * 95760 ) TV1_2CUT_N
    NEW M3 ( 113130 95760 ) ( 113520 * ) V2_2CUT_W
    NEW M2 ( 113520 95760 ) ( * 99120 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN84_mem_2__3_
  ( spi_MasterMode_u/read_fifo/FE_PHC226_mem_2__3_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC84_mem_2__3_ I )
  + ROUTED M2 ( 48240 126960 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 67440 122640 0 ) ( 68400 * ) V1_2CUT_S
    NEW M2 ( 68400 122640 ) ( * 124080 ) V2_XR
    NEW M3 ( 46800 124080 ) ( 68400 * )
    NEW M2 ( 46800 124080 ) ( * 126960 ) V2_XR
    NEW M3 ( 46800 126960 ) ( 48240 * ) V2_2CUT_N
    NEW M1 ( 48240 126480 ) ( * 126960 ) V1_2CUT_S
    NEW M1 ( 48240 126480 ) ( 48720 * )
    NEW M1 ( 48720 126000 0 ) ( * 126480 )
    NEW M3 ( 46800 124080 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN83_mem_2__6_
  ( spi_MasterMode_u/write_fifo/FE_PHC205_mem_2__6_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC83_mem_2__6_ Z )
  ( spi_MasterMode_u/write_fifo/U83 B1 )
  + ROUTED M2 ( 148080 113520 ) ( * 114960 ) V2_2CUT_W
    NEW M3 ( 145680 114960 ) ( 148080 * )
    NEW M2 ( 145680 114960 ) ( * 115440 ) V1_2CUT_W
    NEW M1 ( 142320 115440 0 ) ( 145680 * )
    NEW M1 ( 148080 113040 ) ( 149520 * 0 )
    NEW M1 ( 148080 113040 ) ( * 113520 ) V1_2CUT_S
    NEW M2 ( 148080 113040 ) ( * 113520 )
    NEW M2 ( 147600 113040 ) ( 148080 * )
    NEW M2 ( 147600 95760 ) ( * 113040 )
    NEW M3 ( 142830 95760 ) ( 147600 * ) V2_2CUT_W
    NEW TM1 ( 142830 1200 ) ( * 95760 ) TV1_2CUT_S
    NEW M3 ( 103440 1200 ) ( 142830 * ) TV1_2CUT_W
    NEW M2 ( 103440 1200 ) ( * 11760 ) V1_2CUT_N
    NEW M3 ( 145680 114960 ) V2_2CUT_E
    NEW M3 ( 103440 1200 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/FE_PHN82_mem_1__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC82_mem_1__3_ Z )
  ( spi_MasterMode_u/write_fifo/U62 A2 ) ( spi_MasterMode_u/write_fifo/U91 A2 )
  + ROUTED M2 ( 138480 156720 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 133680 149520 ) ( * 156720 ) V2_2CUT_E
    NEW M1 ( 132720 149520 0 ) ( 133680 * ) V1_2CUT_N
    NEW M3 ( 133680 156720 ) ( 138480 * ) V2_2CUT_N
    NEW M2 ( 133680 156720 ) ( * 159600 ) V1_2CUT_S
    NEW M1 ( 133680 159600 ) ( 134640 * 0 )
    NEW M2 ( 138480 156720 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN81_mem_2__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC163_mem_2__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC81_mem_2__4_ Z )
  ( spi_MasterMode_u/write_fifo/U89 B1 )
  + ROUTED M2 ( 108720 158640 ) ( * 159120 ) V1_X
    NEW M2 ( 108720 158640 ) ( 109680 * )
    NEW M2 ( 109680 155760 ) ( * 158640 )
    NEW M2 ( 109680 155760 ) ( 110160 * ) V1_2CUT_E
    NEW M1 ( 110160 155760 ) ( 112560 * 0 )
    NEW M1 ( 107760 159120 0 ) ( 108720 * )
    NEW M2 ( 108720 159120 ) ( * 160080 ) V2_XR
    NEW M3 ( 108720 160080 ) ( 114480 * ) V2_XR
    NEW M2 ( 114480 160080 ) ( * 169680 ) V1_2CUT_S
    NEW M1 ( 114480 169680 ) ( 139440 * ) V1_2CUT_N
    NEW M2 ( 139440 162480 ) ( * 169680 )
    NEW M3 ( 139440 162480 ) ( 143280 * ) V2_XR
    NEW M2 ( 143280 153360 ) ( * 162480 )
    NEW M1 ( 143280 152880 0 ) ( * 153360 ) V1_X
    NEW M3 ( 139440 162480 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN80_mem_0__4_
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[4\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC80_mem_0__4_ I )
  + ROUTED M2 ( 58320 160080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 56880 160080 ) ( 58320 * ) V2_2CUT_W
    NEW M2 ( 56880 159600 ) ( * 160080 ) V2_XR
    NEW M2 ( 58320 160080 ) V1_2CUT_S
    NEW M2 ( 56880 159600 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN79_mem_0__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC350_mem_0__5_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC79_mem_0__5_ Z )
  ( spi_MasterMode_u/write_fifo/U85 B1 )
  + ROUTED M2 ( 166320 146160 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 161520 146160 ) ( 166320 * ) V2_XR
    NEW M2 ( 161520 146160 ) ( * 146640 ) V1_2CUT_S
    NEW M2 ( 161520 146640 ) ( * 148080 ) V2_2CUT_S
    NEW M3 ( 159930 148080 ) ( 161520 * )
    NEW TM1 ( 159930 147880 ) ( * 148080 ) TV1_2CUT_E
    NEW MTT2 ( 108630 147880 ) ( 159930 * ) TV2_2CUT_N
    NEW TM1 ( 108630 144240 ) ( * 147880 ) TV2_2CUT_E
    NEW M3 ( 100080 144240 ) ( 108630 * ) TV1_2CUT_N
    NEW M2 ( 100080 142320 ) ( * 144240 ) V2_XR
    NEW M2 ( 99600 142320 ) ( 100080 * )
    NEW M1 ( 99120 142320 0 ) ( 99600 * ) V1_2CUT_W
    NEW M2 ( 166320 146160 ) V1_2CUT_N
    NEW M3 ( 161520 146160 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN78_mem_3__2_
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[2\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC78_mem_3__2_ I )
  + ROUTED M2 ( 66480 73200 ) ( 67440 * ) V1_2CUT_S
    NEW M2 ( 66480 72720 ) ( * 73200 )
    NEW M1 ( 66000 72720 ) ( 66480 * ) V1_X
    NEW M1 ( 66000 72240 0 ) ( * 72720 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN77_mem_3__1_
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[1\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC77_mem_3__1_ I )
  + ROUTED M2 ( 159600 159120 ) ( * 159600 ) V1_2CUT_S
    NEW M3 ( 157680 159120 ) ( 159600 * ) V2_2CUT_N
    NEW M2 ( 157680 155760 ) ( * 159120 ) V2_2CUT_E
    NEW M2 ( 157680 155760 ) ( 158640 * ) V1_2CUT_W
    NEW M1 ( 158640 155760 ) ( * 156240 0 )
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN76_mem_2__2_
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[2\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC76_mem_2__2_ I )
  + ROUTED M2 ( 159600 133680 ) ( * 134160 ) V2_XR
    NEW M3 ( 158160 134160 ) ( 159600 * )
    NEW M2 ( 158160 132720 ) ( * 134160 ) V2_2CUT_E
    NEW M2 ( 159600 133680 ) V1_2CUT_S
    NEW M2 ( 158160 132720 ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN75_mem_1__0_
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[0\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC75_mem_1__0_ I )
  + ROUTED M1 ( 58800 143280 ) ( 59280 * 0 )
    NEW M2 ( 58800 143280 ) ( * 145200 ) V2_2CUT_S
    NEW M3 ( 58800 145200 ) ( 63600 * ) V2_XR
    NEW M2 ( 63600 145200 ) ( * 146640 ) V1_X
    NEW M1 ( 63120 146640 ) ( 63600 * )
    NEW M1 ( 63120 146160 0 ) ( * 146640 )
    NEW M2 ( 58800 143280 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN74_mem_0__1_
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[1\] Q )
  ( spi_MasterMode_u/read_fifo/FE_PHC74_mem_0__1_ I )
  + ROUTED M2 ( 48240 101040 ) ( * 101520 ) V1_2CUT_W
    NEW M3 ( 48240 101040 ) ( 53520 * ) V2_XR
    NEW M2 ( 53520 99600 ) ( * 101040 )
    NEW M1 ( 53520 99120 0 ) ( * 99600 ) V1_X
    NEW M3 ( 48240 101040 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN73_mem_0__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC444_mem_0__7_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC73_mem_0__7_ Z )
  ( spi_MasterMode_u/read_fifo/U80 B1 )
  + ROUTED M3 ( 54960 82800 ) ( 56400 * ) V2_XR
    NEW M2 ( 56400 82800 ) ( * 86160 ) V1_2CUT_S
    NEW M1 ( 54960 81840 ) ( 55440 * 0 )
    NEW M2 ( 54960 81840 ) ( * 82800 ) V2_XR
    NEW M2 ( 54960 82800 ) ( * 83760 ) V2_XR
    NEW M3 ( 51120 83760 ) ( 54960 * )
    NEW M3 ( 51120 83760 ) ( * 84240 )
    NEW M3 ( 42480 84240 ) ( 51120 * )
    NEW M3 ( 42480 84240 ) ( * 84720 )
    NEW M3 ( 35280 84720 ) ( 42480 * )
    NEW M2 ( 35280 82320 ) ( * 84720 ) V2_2CUT_N
    NEW M2 ( 54960 81840 ) V1_X
    NEW M2 ( 35280 82320 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN72_mem_2__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC197_mem_2__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC72_mem_2__0_ Z )
  ( spi_MasterMode_u/write_fifo/U101 B1 )
  + ROUTED M2 ( 122640 133200 ) ( * 134640 ) V2_XR
    NEW M2 ( 119760 134640 ) ( * 135120 ) V1_2CUT_N
    NEW M3 ( 119760 134640 ) ( 122640 * )
    NEW M3 ( 122640 134640 ) ( 137040 * ) V2_2CUT_W
    NEW M2 ( 137040 129840 ) ( * 134640 )
    NEW M3 ( 137040 129840 ) ( 142830 * ) TV1_2CUT_N
    NEW TM1 ( 142830 111480 ) ( * 129840 )
    NEW MTT2 ( 142830 111480 ) ( 146430 * )
    NEW MTT2 ( 146430 106280 ) ( * 111480 )
    NEW MTT2 ( 146430 106280 ) ( 156330 * ) TV2_2CUT_W
    NEW TM1 ( 156330 75120 ) ( * 106280 )
    NEW TM1 ( 156330 75120 ) ( 157230 * )
    NEW TM1 ( 157230 27600 ) ( * 75120 )
    NEW M3 ( 152400 27600 ) ( 157230 * ) TV1_2CUT_E
    NEW M2 ( 152400 22320 ) ( * 27600 ) V2_XR
    NEW M3 ( 134640 22320 ) ( 152400 * ) V2_2CUT_W
    NEW M2 ( 134640 21840 ) ( * 22320 ) V2_2CUT_E
    NEW M2 ( 122640 133200 ) V1_2CUT_S
    NEW M3 ( 119760 134640 ) V2_2CUT_S
    NEW M3 ( 137040 129840 ) V2_XR
    NEW MTT2 ( 142830 111480 ) TV2_2CUT_N
    NEW M2 ( 134640 21840 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN71_mem_0__2_
  ( spi_MasterMode_u/read_fifo/FE_PHC71_mem_0__2_ Z )
  ( spi_MasterMode_u/read_fifo/U95 B1 ) ( spi_MasterMode_u/read_fifo/U69 A2 )
  + ROUTED M2 ( 49200 65520 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 64080 61200 ) ( * 61680 ) V2_XR
    NEW M3 ( 52080 61680 ) ( 64080 * )
    NEW M2 ( 52080 61680 ) ( * 65520 ) V2_2CUT_W
    NEW M2 ( 52080 65520 ) ( * 72720 ) V1_2CUT_S
    NEW M3 ( 49200 65520 ) ( 52080 * )
    NEW M2 ( 64080 61200 ) V1_2CUT_N
    NEW M3 ( 52080 61680 ) V2_XR
    NEW M3 ( 49200 65520 ) V2_XR
    NEW M2 ( 49200 65520 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN70_mem_0__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC210_mem_0__1_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC70_mem_0__1_ I )
  + ROUTED M2 ( 161040 156240 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 163920 155760 ) ( 164400 * 0 )
    NEW M2 ( 163920 155760 ) ( * 156240 ) V2_2CUT_S
    NEW M3 ( 161040 156240 ) ( 163920 * )
    NEW M2 ( 163920 155760 ) V1_X
    NEW M3 ( 161040 156240 ) V2_2CUT_W
    NEW M2 ( 161040 156240 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN69_mem_0__6_
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[6\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC69_mem_0__6_ I )
  + ROUTED M2 ( 160080 120240 ) ( * 122640 )
    NEW M2 ( 158640 122640 ) ( 160080 * )
    NEW M2 ( 160080 120240 ) V1_2CUT_S
    NEW M2 ( 158640 122640 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- FE_PHN68_spi_con_6_
  ( FE_PHC68_spi_con_6_ Z ) ( U10 I1 ) ( spi_MasterMode_u/U11 B2 )
  ( spi_MasterMode_u/U7 A1 )
  + ROUTED M2 ( 102480 85680 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 137040 92880 ) ( 138000 * ) V2_XR
    NEW M2 ( 138000 91440 ) ( * 92880 )
    NEW M2 ( 138000 91440 ) ( 138480 * )
    NEW M2 ( 138480 89040 ) ( * 91440 )
    NEW M2 ( 131760 90480 ) ( * 92400 ) V2_XR
    NEW M2 ( 131280 90480 ) ( 131760 * )
    NEW M2 ( 131280 85680 ) ( * 90480 )
    NEW M3 ( 102480 85680 ) ( 131280 * ) V2_2CUT_E
    NEW M2 ( 130800 92400 ) ( * 92880 )
    NEW M2 ( 130800 92880 ) ( 131760 * )
    NEW M2 ( 131760 92400 ) ( * 92880 )
    NEW M3 ( 131760 92400 ) ( 133680 * )
    NEW M3 ( 133680 92400 ) ( * 92880 )
    NEW M3 ( 133680 92880 ) ( 137040 * ) V2_XR
    NEW M2 ( 137040 92880 ) ( * 95760 ) V1_2CUT_N
    NEW M2 ( 138480 89040 ) V1_X
    NEW M3 ( 102480 85680 ) V2_XR
    NEW M2 ( 102480 85680 ) V1_2CUT_N
    NEW M2 ( 130800 92400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN67_mem_3__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC177_mem_3__5_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC67_mem_3__5_ I )
  + ROUTED M1 ( 39600 150000 0 ) ( 43440 * ) V1_2CUT_N
    NEW M2 ( 43440 150000 ) ( * 158160 ) V2_2CUT_S
    NEW M3 ( 43440 158160 ) ( 48240 * ) V2_2CUT_W
    NEW M2 ( 48240 158160 ) ( * 163920 )
    NEW M2 ( 47760 163920 ) ( 48240 * )
    NEW M2 ( 47760 163920 ) ( * 173520 ) V2_2CUT_E
    NEW M3 ( 47760 173520 ) ( 139230 * ) TV1_2CUT_W
    NEW TM1 ( 139230 157200 ) ( * 173520 )
    NEW M3 ( 139230 157200 ) ( 139920 * ) V2_2CUT_S
    NEW M2 ( 139920 156240 ) ( * 157200 )
    NEW TM1 ( 139230 157200 ) TV1_X
    NEW M2 ( 139920 156240 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN66_mem_1__0_
  ( spi_MasterMode_u/write_fifo/FE_PHC216_mem_1__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC66_mem_1__0_ Z )
  ( spi_MasterMode_u/write_fifo/U100 A2 )
  + ROUTED M2 ( 136560 139440 ) ( * 139920 ) V2_XR
    NEW M2 ( 141360 145200 ) ( * 145680 ) V1_2CUT_N
    NEW M3 ( 137040 145200 ) ( 141360 * ) V2_2CUT_W
    NEW M2 ( 137040 140400 ) ( * 145200 ) V2_2CUT_E
    NEW M2 ( 136560 140400 ) ( 137040 * )
    NEW M2 ( 136560 139920 ) ( * 140400 )
    NEW M3 ( 125520 139920 ) ( 136560 * )
    NEW M2 ( 125520 139440 ) ( * 139920 ) V2_XR
    NEW M2 ( 136560 139440 ) V1_2CUT_N
    NEW M2 ( 125520 139440 ) V1_2CUT_N
 ;
- spi_MasterMode_u/FE_PHN65_data_buf_5_
  ( spi_MasterMode_u/FE_PHC65_data_buf_5_ Z ) ( spi_MasterMode_u/U136 A2 )
  ( spi_MasterMode_u/U135 C2 ) ( spi_MasterMode_u/read_fifo/U33 I )
  + ROUTED M2 ( 91440 139920 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 72720 114960 ) ( 76080 * ) V2_XR
    NEW M2 ( 72720 109200 ) ( * 114960 ) V2_XR
    NEW M2 ( 81840 135120 ) ( * 136080 ) V2_XR
    NEW M3 ( 81840 136080 ) ( 84240 * ) V2_2CUT_W
    NEW M2 ( 84240 136080 ) ( * 139920 ) V2_XR
    NEW M3 ( 84240 139920 ) ( 91440 * ) V2_XR
    NEW M2 ( 81840 133680 ) ( * 135120 ) V1_2CUT_N
    NEW M3 ( 78480 133680 ) ( 81840 * ) V2_2CUT_N
    NEW M2 ( 78480 129840 ) ( * 133680 ) V2_2CUT_E
    NEW M2 ( 77040 129840 ) ( 78480 * )
    NEW M2 ( 77040 123600 ) ( * 129840 )
    NEW M2 ( 76560 123600 ) ( 77040 * )
    NEW M2 ( 76560 116880 ) ( * 123600 )
    NEW M2 ( 76080 114960 ) ( * 116880 )
    NEW M2 ( 76080 116880 ) ( 76560 * )
    NEW M3 ( 76080 114960 ) ( 81360 * ) V2_2CUT_W
    NEW M2 ( 81360 114960 ) ( * 115920 ) V1_2CUT_E
    NEW M1 ( 81360 115920 ) ( 82320 * 0 )
    NEW M2 ( 72720 109200 ) V1_2CUT_S
    NEW M2 ( 91440 139920 ) V1_2CUT_N
 ;
- FE_PHN64_spi_con_2_
  ( FE_PHC64_spi_con_2_ Z ) ( U6 I1 ) ( spi_MasterMode_u/U23 A2N )
  ( spi_MasterMode_u/U60 B1 ) ( spi_MasterMode_u/U73 A1 )
  ( spi_MasterMode_u/U78 A1 ) ( spi_MasterMode_u/U63 A1 )
  ( spi_MasterMode_u/U102 A1 )
  + ROUTED M2 ( 161520 74640 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 149520 58320 ) ( 154320 * ) V2_XR
    NEW M2 ( 149520 58320 ) ( * 58800 ) V1_X
    NEW M3 ( 158640 60720 ) ( 160560 * ) V2_XR
    NEW M2 ( 160560 56400 ) ( * 60720 )
    NEW M3 ( 160560 56400 ) ( 162480 * ) V2_XR
    NEW M2 ( 162480 55440 ) ( * 56400 )
    NEW M2 ( 153840 73200 ) ( * 74640 ) V2_XR
    NEW M3 ( 114480 73200 ) ( 153840 * ) V2_XR
    NEW M3 ( 114480 73200 ) ( * 73680 )
    NEW M3 ( 112560 73680 ) ( 114480 * )
    NEW M2 ( 112560 73680 ) ( * 78960 ) V2_2CUT_S
    NEW M3 ( 111600 78960 ) ( 112560 * )
    NEW M2 ( 111600 78960 ) ( * 79440 ) V1_2CUT_S
    NEW M1 ( 111120 79440 0 ) ( 111600 * )
    NEW M2 ( 159120 68880 ) ( * 74640 ) V2_XR
    NEW M2 ( 159120 62640 ) ( * 68880 ) V1_2CUT_N
    NEW M2 ( 158640 62640 ) ( 159120 * )
    NEW M2 ( 158640 62160 ) ( * 62640 )
    NEW M2 ( 158640 60720 ) ( * 62160 ) V1_X
    NEW M3 ( 154320 60720 ) ( 158640 * ) V2_2CUT_E
    NEW M2 ( 154320 58320 ) ( * 60720 ) V2_XR
    NEW M2 ( 154320 55440 ) ( * 58320 )
    NEW M3 ( 153840 74640 ) ( 159120 * )
    NEW M3 ( 159120 74640 ) ( 161520 * ) V2_2CUT_W
    NEW M2 ( 153840 74640 ) ( * 75600 ) V1_2CUT_N
    NEW M3 ( 149520 58320 ) V2_2CUT_E
    NEW M3 ( 160560 56400 ) V2_XR
    NEW M2 ( 162480 55440 ) V1_2CUT_S
    NEW M3 ( 112560 73680 ) V2_2CUT_N
    NEW M3 ( 111600 78960 ) V2_2CUT_S
    NEW M2 ( 154320 55440 ) V1_2CUT_N
    NEW M2 ( 161520 74640 ) V1_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN63_data_buf_3_
  ( spi_MasterMode_u/FE_PHC150_data_buf_3_ Z )
  ( spi_MasterMode_u/FE_PHC63_data_buf_3_ I )
  + ROUTED M2 ( 62160 152880 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 60240 152880 0 ) ( 62160 * ) V1_2CUT_N
    NEW M3 ( 62160 152880 ) ( 88080 * ) V2_XR
    NEW M2 ( 88080 152880 ) ( * 153360 ) V1_2CUT_N
    NEW M3 ( 62160 152880 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN62_spi_ext_6_
  ( spi_MasterMode_u/FE_PHC159_spi_ext_6_ Z )
  ( spi_MasterMode_u/FE_PHC62_spi_ext_6_ I )
  + ROUTED M3 ( 104880 73680 ) RECT ( -210 -120 120 120 )
    NEW M2 ( 107280 66480 ) ( * 69840 ) V2_XR
    NEW M3 ( 104400 69840 ) ( 107280 * )
    NEW M2 ( 104400 69840 ) ( * 70800 )
    NEW M2 ( 104400 70800 ) ( 104880 * )
    NEW M2 ( 104880 70800 ) ( * 73680 ) V2_2CUT_S
    NEW M3 ( 104880 73680 ) ( 105030 * ) TV1_X
    NEW TM1 ( 105030 73680 ) ( * 93360 ) TV1_2CUT_S
    NEW M3 ( 100560 93360 ) ( 105030 * )
    NEW M2 ( 100560 93360 ) ( * 96240 ) V2_XR
    NEW M3 ( 98160 96240 ) ( 100560 * )
    NEW M3 ( 98160 96240 ) ( * 96720 )
    NEW M3 ( 97680 96720 ) ( 98160 * )
    NEW M2 ( 96720 94800 ) ( * 96720 )
    NEW M2 ( 96720 96720 ) ( 97680 * ) V2_2CUT_S
    NEW M1 ( 96720 94800 ) ( * 95280 )
    NEW M1 ( 96720 95280 ) ( 97200 * )
    NEW M1 ( 97200 95280 ) ( * 95760 0 )
    NEW M2 ( 107280 66480 ) V1_2CUT_S
    NEW M3 ( 104400 69840 ) V2_2CUT_E
    NEW M3 ( 100560 93360 ) V2_2CUT_N
    NEW M2 ( 96720 94800 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN61_trans_cnt_1_
  ( spi_MasterMode_u/trans_cnt_reg\[1\] Q )
  ( spi_MasterMode_u/FE_PHC61_trans_cnt_1_ I )
  + ROUTED M1 ( 126480 98640 ) ( 126960 * 0 )
    NEW M2 ( 126480 97680 ) ( * 98640 ) V1_2CUT_S
    NEW M2 ( 126000 97680 ) ( 126480 * )
    NEW M2 ( 126000 95280 ) ( * 97680 )
    NEW M2 ( 126000 95280 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN60_rx_data_4_
  ( spi_SlaveMode_u/FE_PHC212_rx_data_4_ I )
  ( spi_SlaveMode_u/FE_PHC60_rx_data_4_ Z )
  + ROUTED M1 ( 12240 135600 ) ( 12720 * 0 )
    NEW M2 ( 12240 135120 ) ( * 135600 ) V1_X
    NEW M3 ( 630 135120 ) ( 12240 * ) V2_2CUT_N
    NEW TM1 ( 630 38160 ) ( * 135120 ) TV1_2CUT_S
    NEW M3 ( 630 38160 ) ( 15120 * ) V2_2CUT_S
    NEW M2 ( 15120 34800 ) ( * 38160 )
    NEW TM1 ( 630 38160 ) TV1_2CUT_N
    NEW M2 ( 15120 34800 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/FE_PHN59_sfr_tx_0_
  ( spi_SlaveMode_u/FE_PHC214_sfr_tx_0_ I )
  ( spi_SlaveMode_u/FE_PHC59_sfr_tx_0_ Z )
  + ROUTED M1 ( 27600 11760 0 ) ( 28080 * ) V1_2CUT_W
    NEW M2 ( 28080 11760 ) ( 29040 * ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN58_sfr_tx_4_
  ( spi_SlaveMode_u/FE_PHC213_sfr_tx_4_ I )
  ( spi_SlaveMode_u/FE_PHC58_sfr_tx_4_ Z )
  + ROUTED M2 ( 25680 42960 ) ( * 44880 ) V1_2CUT_E
    NEW M2 ( 25200 42960 ) ( 25680 * )
    NEW M2 ( 25200 38640 ) ( * 42960 )
    NEW M2 ( 25200 38640 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/FE_PHN57_rx_data_2_
  ( spi_SlaveMode_u/FE_PHC236_rx_data_2_ I )
  ( spi_SlaveMode_u/FE_PHC57_rx_data_2_ Z )
  + ROUTED M2 ( 13200 113520 ) ( * 115920 ) V2_2CUT_W
    NEW M3 ( 9840 115920 ) ( 13200 * )
    NEW M2 ( 9840 115920 ) ( * 140400 ) V2_2CUT_S
    NEW M3 ( 9840 140400 ) ( 17520 * ) V2_2CUT_N
    NEW M2 ( 17520 140400 ) ( * 142800 ) V1_2CUT_S
    NEW M1 ( 17520 142800 ) ( 18480 * 0 )
    NEW M2 ( 13200 113520 ) V1_2CUT_W
    NEW M3 ( 9840 115920 ) V2_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN56_mem_1__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC229_mem_1__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC56_mem_1__1_ Z )
  ( spi_MasterMode_u/write_fifo/U97 A2 )
  + ROUTED M2 ( 165840 157680 ) ( * 165840 ) V1_2CUT_N
    NEW M3 ( 162960 157680 ) ( 165840 * ) V2_2CUT_W
    NEW M2 ( 162960 152880 ) ( * 157680 ) V2_2CUT_E
    NEW M2 ( 165840 165840 ) ( * 167760 ) V2_2CUT_E
    NEW M3 ( 165840 167760 ) ( 173520 * ) V2_2CUT_W
    NEW M2 ( 173520 166800 ) ( * 167760 )
    NEW M2 ( 162960 152880 ) V1_2CUT_N
    NEW M2 ( 173520 166800 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/FE_PHN55_mem_3__6_
  ( spi_MasterMode_u/write_fifo/FE_PHC207_mem_3__6_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC55_mem_3__6_ Z )
  ( spi_MasterMode_u/write_fifo/U83 A2 )
  + ROUTED M2 ( 144240 115920 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 141840 115920 ) ( 144240 * ) V2_2CUT_W
    NEW M2 ( 141840 113520 ) ( * 114000 )
    NEW M2 ( 141840 114000 ) ( * 115920 ) V2_2CUT_E
    NEW M2 ( 141360 114000 ) ( 141840 * )
    NEW M2 ( 141360 113520 ) ( * 114000 )
    NEW M3 ( 138960 113520 ) ( 141360 * ) V2_2CUT_N
    NEW M2 ( 138960 94320 ) ( * 113520 ) V2_XR
    NEW M3 ( 138960 94320 ) ( 143760 * ) V2_2CUT_W
    NEW M2 ( 143760 84720 ) ( * 94320 )
    NEW M3 ( 143760 84720 ) ( 150000 * ) V2_2CUT_W
    NEW M2 ( 150000 73680 ) ( * 84720 )
    NEW M3 ( 150000 73680 ) ( 172080 * )
    NEW M3 ( 172080 73200 ) ( * 73680 )
    NEW M3 ( 172080 73200 ) ( 176400 * ) V2_2CUT_S
    NEW M2 ( 176400 56400 ) ( * 73200 )
    NEW M1 ( 176400 56400 ) ( 177840 * ) V1_2CUT_W
    NEW M2 ( 177840 54000 ) ( * 56400 )
    NEW M2 ( 176880 54000 ) ( 177840 * )
    NEW M2 ( 176880 3120 ) ( * 54000 )
    NEW M1 ( 86640 3120 ) ( 176880 * ) V1_2CUT_W
    NEW M2 ( 86640 3120 ) ( * 13680 ) V2_2CUT_W
    NEW M3 ( 85200 13680 ) ( 86640 * )
    NEW M2 ( 85200 13680 ) ( * 18480 ) V1_2CUT_N
    NEW M2 ( 144240 115920 ) V1_2CUT_E
    NEW M2 ( 141840 113520 ) V1_2CUT_S
    NEW M3 ( 138960 94320 ) V2_XR
    NEW M3 ( 143760 84720 ) V2_2CUT_E
    NEW M3 ( 150000 73680 ) V2_2CUT_E
    NEW M2 ( 176400 56400 ) V1_2CUT_S
    NEW M2 ( 86640 3120 ) V1_2CUT_N
    NEW M3 ( 85200 13680 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/FE_PHN54_mem_3__7_
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[7\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC54_mem_3__7_ I )
  + ROUTED M2 ( 142800 125040 ) ( * 125520 ) V1_2CUT_N
    NEW M3 ( 142800 125040 ) ( 146160 * ) V2_2CUT_W
    NEW M2 ( 146160 122640 ) ( * 125040 )
    NEW M3 ( 142800 125040 ) V2_2CUT_N
    NEW M2 ( 146160 122640 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN53_wr_ptr_2_
  ( spi_MasterMode_u/write_fifo/FE_PHC53_wr_ptr_2_ Z )
  ( spi_MasterMode_u/write_fifo/U78 A1 ) ( spi_MasterMode_u/write_fifo/U78 B1 )
  ( spi_MasterMode_u/write_fifo/U40 I ) ( spi_MasterMode_u/write_fifo/U5 A1 )
  + ROUTED M2 ( 115440 115440 ) ( 117360 * )
    NEW M2 ( 117360 115440 ) ( * 115920 ) V1_2CUT_N
    NEW M1 ( 117360 115920 ) ( 117720 * 0 )
    NEW M2 ( 115440 115440 ) ( * 130800 ) V2_XR
    NEW M2 ( 118320 130800 ) ( * 132240 )
    NEW M2 ( 118320 132240 ) ( 118800 * )
    NEW M2 ( 118800 132240 ) ( * 132720 ) V1_2CUT_N
    NEW M1 ( 114480 135120 0 ) ( 114960 * ) V1_2CUT_N
    NEW M2 ( 114960 130800 ) ( * 135120 )
    NEW M3 ( 114960 130800 ) ( 115440 * )
    NEW M3 ( 115440 130800 ) ( 118320 * ) V2_XR
    NEW M2 ( 118320 129360 ) ( * 130800 )
    NEW M2 ( 115440 115440 ) V1_2CUT_W
    NEW M3 ( 114960 130800 ) V2_XR
    NEW M2 ( 118320 129360 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/FE_PHN52_wr_ptr_2_
  ( spi_MasterMode_u/read_fifo/FE_PHC52_wr_ptr_2_ Z )
  ( spi_MasterMode_u/read_fifo/U41 I ) ( spi_MasterMode_u/read_fifo/U5 A1 )
  ( spi_MasterMode_u/read_fifo/U78 A1 ) ( spi_MasterMode_u/read_fifo/U78 B1 )
  + ROUTED M2 ( 81840 126960 ) ( 82800 * )
    NEW M2 ( 81840 126000 ) ( * 126960 )
    NEW M1 ( 81360 126000 0 ) ( 81840 * ) V1_2CUT_W
    NEW M2 ( 77040 142320 ) ( * 149520 ) V1_2CUT_W
    NEW M3 ( 77040 142320 ) ( 83280 * ) V2_2CUT_W
    NEW M2 ( 83280 136080 ) ( * 142320 )
    NEW M2 ( 82800 126960 ) ( * 136080 )
    NEW M2 ( 82800 136080 ) ( 83280 * )
    NEW M2 ( 82800 126960 ) ( 83760 * )
    NEW M2 ( 83760 126480 ) ( * 126960 )
    NEW M2 ( 77040 149520 ) ( * 156240 ) V1_2CUT_S
    NEW M1 ( 75120 149520 0 ) ( 77040 * )
    NEW M1 ( 79920 155760 0 ) ( 80880 * ) V1_2CUT_S
    NEW M2 ( 80880 155760 ) ( * 156240 ) V2_XR
    NEW M3 ( 77040 156240 ) ( 80880 * )
    NEW M1 ( 76080 156240 0 ) ( 77040 * )
    NEW M3 ( 77040 142320 ) V2_2CUT_E
    NEW M2 ( 83760 126480 ) V1_2CUT_E
    NEW M3 ( 77040 156240 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/FE_PHN51_mem_1__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC231_mem_1__5_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC51_mem_1__5_ Z )
  ( spi_MasterMode_u/write_fifo/U85 A2 )
  + ROUTED M1 ( 163440 139920 ) ( 163920 * 0 )
    NEW M2 ( 163440 139920 ) ( * 144240 ) V2_XR
    NEW M2 ( 163440 144240 ) ( * 146160 ) V1_2CUT_N
    NEW M3 ( 158160 144240 ) ( 163440 * )
    NEW M2 ( 158160 144240 ) ( * 146640 ) V1_2CUT_W
    NEW M1 ( 157680 146640 0 ) ( 158160 * )
    NEW M2 ( 163440 139920 ) V1_X
    NEW M3 ( 158160 144240 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/FE_PHN50_mem_2__1_
  ( spi_MasterMode_u/read_fifo/FE_PHC320_mem_2__1_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC50_mem_2__1_ Z )
  ( spi_MasterMode_u/read_fifo/U99 B1 )
  + ROUTED M2 ( 48240 99600 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 52080 99600 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 48240 99600 ) ( 52080 * ) V2_XR
    NEW M2 ( 48240 96720 ) ( * 99600 ) V1_2CUT_S
    NEW M3 ( 27600 96240 ) ( 48240 * )
    NEW M3 ( 48240 96240 ) ( * 96720 ) V2_2CUT_N
    NEW M2 ( 27600 96240 ) ( * 99120 ) V1_2CUT_N
    NEW M2 ( 52080 99600 ) V1_2CUT_S
    NEW M3 ( 48240 99600 ) V2_XR
    NEW M3 ( 27600 96240 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN49_mem_3__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC311_mem_3__3_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC49_mem_3__3_ Z )
  ( spi_MasterMode_u/write_fifo/U92 A2 )
  + ROUTED M1 ( 129360 152400 0 ) ( 130800 * ) V1_2CUT_S
    NEW M2 ( 130800 152400 ) ( * 152880 ) V2_XR
    NEW M3 ( 123600 152880 ) ( 130800 * )
    NEW M2 ( 123600 149520 ) ( * 152880 ) V1_2CUT_N
    NEW M3 ( 117360 149520 ) ( 123600 * ) V2_XR
    NEW M2 ( 117360 149040 ) ( * 149520 ) V2_XR
    NEW M3 ( 123600 152880 ) V2_XR
    NEW M2 ( 117360 149040 ) V1_X
 ;
- spi_MasterMode_u/FE_PHN48_spi_ext_2_
  ( spi_MasterMode_u/FE_PHC219_spi_ext_2_ I )
  ( spi_MasterMode_u/FE_PHC48_spi_ext_2_ Z )
  + ROUTED M2 ( 117840 92400 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 138480 82800 ) ( * 84720 ) V2_2CUT_W
    NEW M3 ( 127530 84720 ) ( 138480 * )
    NEW TM1 ( 127530 84720 ) ( * 85480 ) TV2_2CUT_S
    NEW MTT2 ( 119430 85480 ) ( 127530 * )
    NEW TM1 ( 119430 85480 ) ( * 92400 ) TV1_X
    NEW M3 ( 117840 92400 ) ( 119430 * )
    NEW M2 ( 138480 82800 ) V1_2CUT_S
    NEW TM1 ( 127530 84720 ) TV1_2CUT_E
    NEW MTT2 ( 119430 85480 ) TV2_2CUT_N
    NEW M3 ( 117840 92400 ) V2_2CUT_N
    NEW M2 ( 117840 92400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/FE_PHN47_mem_1__4_
  ( spi_MasterMode_u/read_fifo/FE_PHC47_mem_1__4_ Z )
  ( spi_MasterMode_u/read_fifo/U89 A2 ) ( spi_MasterMode_u/read_fifo/U63 A2 )
  + ROUTED M2 ( 62160 138960 ) ( * 139440 ) V1_2CUT_N
    NEW M2 ( 64560 135600 ) ( 65040 * )
    NEW M2 ( 65040 135600 ) ( * 136080 ) V1_2CUT_S
    NEW M2 ( 64560 135600 ) ( * 138960 ) V2_2CUT_W
    NEW M3 ( 55920 138960 ) ( 62160 * ) V2_XR
    NEW M3 ( 62160 138960 ) ( 64560 * )
    NEW M2 ( 55920 138960 ) ( * 139440 ) V1_2CUT_S
    NEW M3 ( 55920 138960 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/FE_PHN46_mem_2__3_
  ( spi_MasterMode_u/write_fifo/FE_PHC46_mem_2__3_ Z )
  ( spi_MasterMode_u/write_fifo/U54 A2 ) ( spi_MasterMode_u/write_fifo/U92 B1 )
  + ROUTED M2 ( 130800 160080 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 126000 159600 ) ( 126960 * 0 ) V1_2CUT_W
    NEW M2 ( 126000 157680 ) ( * 159600 ) V1_2CUT_S
    NEW M2 ( 125520 157680 ) ( 126000 * )
    NEW M2 ( 125520 153360 ) ( * 157680 )
    NEW M3 ( 126960 160080 ) ( 130800 * ) V2_XR
    NEW M2 ( 126960 159600 ) ( * 160080 ) V2_2CUT_E
    NEW M2 ( 125520 153360 ) V1_2CUT_S
    NEW M2 ( 130800 160080 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/FE_PHN45_mem_3__6_
  ( spi_MasterMode_u/read_fifo/FE_PHC45_mem_3__6_ Z )
  ( spi_MasterMode_u/read_fifo/U84 A2 ) ( spi_MasterMode_u/read_fifo/U49 A2 )
  + ROUTED M2 ( 66480 66000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 68880 67920 ) ( * 68400 ) V1_2CUT_S
    NEW M1 ( 68880 68400 ) ( 69360 * )
    NEW M1 ( 69360 68400 ) ( * 68880 0 )
    NEW M1 ( 66480 66000 ) ( 66960 * 0 )
    NEW M3 ( 66480 66000 ) ( 68880 * ) V2_2CUT_W
    NEW M2 ( 68880 66000 ) ( * 67920 ) V2_2CUT_N
    NEW M3 ( 68880 67920 ) ( 73680 * ) V2_2CUT_N
    NEW M2 ( 73680 67920 ) ( * 68880 ) V1_2CUT_N
    NEW M2 ( 66480 66000 ) V1_2CUT_E
    NEW M3 ( 66480 66000 ) V2_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN44_mosi_o
  ( spi_MasterMode_u/FE_PHC298_mosi_o Z ) ( spi_MasterMode_u/FE_PHC44_mosi_o I )
  + ROUTED M2 ( 93840 104400 ) ( * 105360 ) V1_2CUT_N
    NEW M3 ( 93330 104400 ) ( 93840 * ) V2_XR
    NEW TM1 ( 93330 104400 ) ( * 113520 ) TV1_2CUT_N
    NEW M3 ( 88560 113520 ) ( 93330 * )
    NEW M2 ( 88560 113520 ) ( * 118320 ) V2_2CUT_S
    NEW M3 ( 78000 118320 ) ( 88560 * )
    NEW M2 ( 78000 115440 ) ( * 118320 ) V2_XR
    NEW M1 ( 77040 115440 0 ) ( 78000 * ) V1_2CUT_S
    NEW TM1 ( 93330 104400 ) TV1_X
    NEW M3 ( 88560 113520 ) V2_2CUT_E
  + SOURCE TIMING
 ;
- spi_MasterMode_u/write_fifo/FE_PHN43_mem_0__2_
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[2\] Q )
  ( spi_MasterMode_u/write_fifo/FE_PHC43_mem_0__2_ I )
  + ROUTED M2 ( 135600 136560 ) ( * 138480 )
    NEW M2 ( 135600 138480 ) ( 136080 * )
    NEW M2 ( 136080 138480 ) ( * 140880 )
    NEW M2 ( 136080 140880 ) ( 136560 * )
    NEW M2 ( 136560 140880 ) ( * 141840 )
    NEW M2 ( 136080 141840 ) ( 136560 * )
    NEW M2 ( 136080 141840 ) ( * 146640 )
    NEW M2 ( 136080 146640 ) ( 136560 * ) V1_2CUT_W
    NEW M1 ( 136560 146160 0 ) ( * 146640 )
    NEW M2 ( 135600 136560 ) V1_2CUT_W
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN42_bit_cnt_0_
  ( spi_MasterMode_u/FE_PHC42_bit_cnt_0_ Z ) ( spi_MasterMode_u/U99 I )
  ( spi_MasterMode_u/U184 A1 )
  + ROUTED M1 ( 84240 58800 0 ) ( * 59280 )
    NEW M1 ( 82800 59280 ) ( 83280 * 0 )
    NEW M1 ( 83280 59280 0 ) ( 84240 * )
    NEW M2 ( 82800 59280 ) ( * 60240 ) V2_2CUT_W
    NEW M3 ( 79440 60240 ) ( 82800 * )
    NEW M2 ( 79440 58800 ) ( * 60240 ) V2_2CUT_S
    NEW M2 ( 82800 59280 ) V1_X
    NEW M2 ( 79440 58800 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN41_mem_3__4_
  ( spi_MasterMode_u/write_fifo/FE_PHC166_mem_3__4_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC41_mem_3__4_ Z )
  ( spi_MasterMode_u/write_fifo/U89 A2 )
  + ROUTED M2 ( 122640 156720 ) ( * 158160 ) V2_2CUT_N
    NEW M3 ( 110640 156720 ) ( 122640 * ) V2_XR
    NEW M2 ( 110640 156240 ) ( * 156720 ) V2_2CUT_E
    NEW M2 ( 122640 158160 ) ( * 159120 ) V1_2CUT_N
    NEW M3 ( 122640 158160 ) ( 125730 * ) TV1_2CUT_E
    NEW TM1 ( 125730 158160 ) ( * 158280 ) TV2_2CUT_E
    NEW MTT2 ( 125730 158280 ) ( 133830 * ) TV2_2CUT_S
    NEW TM1 ( 133830 157680 ) ( * 158280 )
    NEW M3 ( 133830 157680 ) ( 138480 * )
    NEW M3 ( 138480 157680 ) ( * 158160 )
    NEW M3 ( 138480 158160 ) ( 139440 * ) V2_2CUT_W
    NEW M2 ( 139440 155760 ) ( * 158160 )
    NEW M3 ( 139440 155760 ) ( 140400 * )
    NEW M3 ( 140400 155280 ) ( * 155760 )
    NEW M3 ( 140400 155280 ) ( 151440 * ) V2_XR
    NEW M2 ( 151440 150480 ) ( * 155280 )
    NEW M1 ( 151440 149520 ) ( * 150480 ) V1_2CUT_S
    NEW M1 ( 151440 149520 ) ( 152400 * 0 )
    NEW M2 ( 110640 156240 ) V1_2CUT_E
    NEW TM1 ( 133830 157680 ) TV1_X
    NEW M3 ( 139440 155760 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/FE_PHN40_mem_2__5_
  ( spi_MasterMode_u/write_fifo/FE_PHC173_mem_2__5_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC40_mem_2__5_ I )
  + ROUTED M2 ( 137520 159600 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 173040 115920 0 ) ( 175920 * ) V1_2CUT_N
    NEW M2 ( 175920 115920 ) ( * 154800 ) V2_2CUT_W
    NEW M3 ( 149520 154800 ) ( 175920 * )
    NEW M2 ( 149520 154800 ) ( * 156240 ) V2_XR
    NEW M3 ( 148080 156240 ) ( 149520 * )
    NEW M3 ( 148080 156240 ) ( * 156720 )
    NEW M3 ( 140400 156720 ) ( 148080 * )
    NEW M3 ( 138960 156240 ) ( 140400 * )
    NEW M3 ( 140400 156240 ) ( * 156720 )
    NEW M2 ( 138960 156240 ) ( * 157680 )
    NEW M2 ( 138480 157680 ) ( 138960 * )
    NEW M2 ( 138480 157680 ) ( * 159600 ) V2_2CUT_S
    NEW M3 ( 137520 159600 ) ( 138480 * )
    NEW M3 ( 149520 154800 ) V2_XR
    NEW M3 ( 138960 156240 ) V2_XR
    NEW M3 ( 137520 159600 ) V2_2CUT_N
    NEW M2 ( 137520 159600 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- FE_PHN39_spi_con_4_
  ( spi_con_reg\[4\] Q ) ( FE_PHC39_spi_con_4_ I )
  + ROUTED M2 ( 113520 79440 ) ( 114480 * ) V1_2CUT_S
    NEW M1 ( 112560 79440 0 ) ( 113520 * ) V1_V
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN38_trans_cnt_0_
  ( spi_MasterMode_u/FE_PHC38_trans_cnt_0_ Z ) ( spi_MasterMode_u/U177 I )
  ( spi_MasterMode_u/U149 B ) ( spi_MasterMode_u/U155 A2 )
  ( spi_MasterMode_u/U9 A2 )
  + ROUTED M2 ( 122160 99120 ) ( * 100080 )
    NEW M2 ( 122160 100080 ) ( 122640 * )
    NEW M2 ( 122640 100080 ) ( * 102480 ) V1_2CUT_N
    NEW M2 ( 126960 82320 ) ( * 83280 ) V2_XR
    NEW M2 ( 121680 95760 ) ( * 99120 ) V1_2CUT_S
    NEW M1 ( 121680 99120 ) ( 122160 * ) V1_2CUT_N
    NEW M1 ( 122160 99120 ) ( 123120 * 0 )
    NEW M2 ( 132240 83280 ) ( * 84960 ) V1_2CUT_S
    NEW M3 ( 126960 83280 ) ( 132240 * ) V2_2CUT_W
    NEW M2 ( 126960 83280 ) ( * 91920 ) V2_XR
    NEW M3 ( 120240 91920 ) ( 126960 * )
    NEW M2 ( 120240 91920 ) ( * 94320 )
    NEW M2 ( 119760 94320 ) ( 120240 * )
    NEW M2 ( 119760 94320 ) ( * 95280 ) V2_XR
    NEW M3 ( 119760 95280 ) ( 121200 * ) V2_2CUT_W
    NEW M2 ( 121200 95280 ) ( * 95760 ) V1_2CUT_E
    NEW M2 ( 121200 95760 ) ( 121680 * )
    NEW M2 ( 126960 82320 ) V1_2CUT_S
    NEW M3 ( 120240 91920 ) V2_XR
 ;
- spi_MasterMode_u/FE_PHN37_spi_ext_7_
  ( spi_MasterMode_u/FE_PHC193_spi_ext_7_ Z )
  ( spi_MasterMode_u/FE_PHC37_spi_ext_7_ I )
  + ROUTED M2 ( 155280 105840 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 154320 105840 0 ) ( 155280 * ) V1_2CUT_W
    NEW M3 ( 143280 105840 ) ( 155280 * ) V2_2CUT_W
    NEW M2 ( 143280 105840 ) ( * 107760 ) V2_XR
    NEW M3 ( 135600 107760 ) ( 143280 * )
    NEW M2 ( 135600 106320 ) ( * 107760 ) V2_XR
    NEW M2 ( 135600 106320 ) ( 136080 * ) V1_2CUT_N
    NEW M3 ( 143280 105840 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN36_data_buf_6_
  ( spi_MasterMode_u/FE_PHC36_data_buf_6_ Z ) ( spi_MasterMode_u/U134 C2 )
  ( spi_MasterMode_u/U135 A2 ) ( spi_MasterMode_u/read_fifo/U34 I )
  + ROUTED M3 ( 79830 91440 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 87120 115440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 79830 103440 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 79920 103440 ) ( * 109200 ) V1_2CUT_N
    NEW M3 ( 79830 103440 ) ( 79920 * ) V2_2CUT_N
    NEW TM1 ( 79830 91440 ) ( * 103440 ) TV1_2CUT_S
    NEW M3 ( 79830 91440 ) ( 79920 * ) V2_2CUT_S
    NEW M2 ( 79920 90480 ) ( * 91440 )
    NEW M2 ( 79440 90480 ) ( 79920 * )
    NEW M2 ( 79440 89040 ) ( * 90480 )
    NEW M3 ( 80400 115440 ) ( 87120 * ) V2_2CUT_N
    NEW M1 ( 80400 115440 ) ( 80880 * 0 )
    NEW M2 ( 80400 114960 ) ( * 115440 ) V1_X
    NEW M2 ( 79920 109200 ) ( * 114960 )
    NEW M2 ( 79920 114960 ) ( 80400 * )
    NEW M1 ( 79920 109200 ) ( 81840 * 0 )
    NEW TM1 ( 79830 91440 ) TV1_X
    NEW M2 ( 79440 89040 ) V1_2CUT_S
    NEW M3 ( 80400 115440 ) V2_XR
    NEW M2 ( 87120 115440 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/FE_PHN35_mem_2__1_
  ( spi_MasterMode_u/write_fifo/FE_PHC199_mem_2__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC35_mem_2__1_ Z )
  ( spi_MasterMode_u/write_fifo/U98 B1 )
  + ROUTED M2 ( 153840 146640 ) ( * 155280 ) V1_2CUT_N
    NEW M2 ( 153840 155280 ) ( * 162960 ) V2_2CUT_S
    NEW M3 ( 117360 162960 ) ( 153840 * )
    NEW M2 ( 117360 162960 ) ( * 166800 ) V2_XR
    NEW M3 ( 82530 166800 ) ( 117360 * )
    NEW TM1 ( 82530 148560 ) ( * 166800 ) TV1_2CUT_E
    NEW M3 ( 75600 148560 ) ( 82530 * ) TV1_2CUT_N
    NEW M2 ( 75600 139920 ) ( * 148560 ) V2_XR
    NEW M3 ( 75330 139920 ) ( 75600 * ) V2_2CUT_N
    NEW TM1 ( 75330 137520 ) ( * 139920 ) TV1_2CUT_E
    NEW TM1 ( 74430 137520 ) ( 75330 * )
    NEW TM1 ( 74430 121200 ) ( * 137520 )
    NEW M3 ( 69360 121200 ) ( 74430 * ) TV1_H
    NEW M2 ( 69360 115920 ) ( * 121200 ) V2_2CUT_E
    NEW M2 ( 153840 146640 ) V1_2CUT_E
    NEW M3 ( 117360 162960 ) V2_XR
    NEW M2 ( 69360 115920 ) V1_2CUT_S
 ;
- spi_MasterMode_u/FE_PHN34_data_buf_2_
  ( spi_MasterMode_u/FE_PHC34_data_buf_2_ Z ) ( spi_MasterMode_u/U138 C2 )
  ( spi_MasterMode_u/U139 A2 ) ( spi_MasterMode_u/read_fifo/U30 I )
  + ROUTED M1 ( 86160 128400 ) ( 86640 * 0 )
    NEW M2 ( 86160 125520 ) ( * 128400 ) V1_2CUT_N
    NEW M3 ( 84720 125520 ) ( 86160 * ) V2_XR
    NEW M2 ( 84720 124080 ) ( * 125520 ) V2_XR
    NEW M3 ( 82800 124080 ) ( 84720 * ) V2_XR
    NEW M2 ( 82800 121680 ) ( * 124080 ) V2_XR
    NEW M2 ( 82320 121680 ) ( 82800 * )
    NEW M2 ( 82320 112080 ) ( * 121680 )
    NEW M2 ( 81840 112080 ) ( 82320 * )
    NEW M2 ( 81840 102960 ) ( * 112080 )
    NEW M1 ( 80400 102960 ) ( 81840 * ) V1_2CUT_W
    NEW M1 ( 80400 102480 ) ( * 102960 )
    NEW M1 ( 79440 102480 0 ) ( 80400 * )
    NEW M3 ( 88080 130320 ) ( 91920 * ) V2_2CUT_W
    NEW M2 ( 91920 128880 ) ( * 130320 )
    NEW M2 ( 91920 128880 ) ( 92400 * ) V1_2CUT_E
    NEW M1 ( 86640 129360 0 ) ( 87120 * ) V1_2CUT_S
    NEW M2 ( 87120 129360 ) ( * 129840 ) V2_XR
    NEW M3 ( 87120 129840 ) ( 88080 * ) V2_XR
    NEW M2 ( 88080 129840 ) ( * 130320 ) V2_XR
    NEW M2 ( 88080 130320 ) ( * 138000 ) V2_2CUT_S
    NEW M3 ( 88080 138000 ) ( 88560 * )
    NEW M3 ( 88560 138000 ) ( * 138480 )
    NEW M3 ( 88560 138480 ) ( 90000 * ) V2_2CUT_N
    NEW M2 ( 90000 138480 ) ( * 142800 )
    NEW M2 ( 90000 142800 ) ( 90480 * ) V1_2CUT_N
    NEW M1 ( 90480 142800 ) ( 91440 * 0 )
 ;
- spi_MasterMode_u/FE_PHN33_data_buf_4_
  ( spi_MasterMode_u/FE_PHC155_data_buf_4_ Z )
  ( spi_MasterMode_u/FE_PHC33_data_buf_4_ I )
  + ROUTED M1 ( 41040 166320 0 ) ( 42000 * ) V1_2CUT_N
    NEW M2 ( 42000 166320 ) ( * 168720 ) V2_2CUT_E
    NEW M3 ( 42000 168720 ) ( 77040 * ) V2_2CUT_W
    NEW M2 ( 77040 166320 ) ( * 168720 )
    NEW M2 ( 77040 166320 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN32_data_buf_0_
  ( spi_MasterMode_u/FE_PHC151_data_buf_0_ Z )
  ( spi_MasterMode_u/FE_PHC32_data_buf_0_ I )
  + ROUTED M2 ( 57360 166320 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 81360 166320 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 56400 166320 0 ) ( 57360 * ) V1_2CUT_N
    NEW M3 ( 57360 166320 ) ( 81360 * ) V2_XR
    NEW M3 ( 57360 166320 ) V2_2CUT_E
    NEW M2 ( 81360 166320 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN31_data_buf_1_
  ( spi_MasterMode_u/FE_PHC149_data_buf_1_ Z )
  ( spi_MasterMode_u/FE_PHC31_data_buf_1_ I )
  + ROUTED M2 ( 96240 117840 ) ( * 119760 ) V1_2CUT_E
    NEW M3 ( 93330 117840 ) ( 96240 * ) V2_2CUT_W
    NEW TM1 ( 93330 116680 ) ( * 117840 ) TV1_X
    NEW MTT2 ( 92430 116680 ) ( 93330 * ) TV2_2CUT_N
    NEW MTT2 ( 92430 116680 ) ( * 121880 )
    NEW MTT2 ( 76230 121880 ) ( 92430 * )
    NEW MTT2 ( 76230 121880 ) ( * 127080 ) TV2_2CUT_N
    NEW TM1 ( 76230 127080 ) ( * 132720 ) TV1_2CUT_S
    NEW M3 ( 76230 132720 ) ( 80730 * ) TV1_2CUT_S
    NEW TM1 ( 80730 132720 ) ( * 141360 ) TV1_X
    NEW M3 ( 80730 141360 ) ( 88560 * ) V2_XR
    NEW M2 ( 88560 141360 ) ( * 142320 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/FE_PHN30_wfifo_ren
  ( spi_MasterMode_u/FE_PHC30_wfifo_ren Z ) ( spi_MasterMode_u/U116 I0 )
  ( spi_MasterMode_u/write_fifo/U16 A2 ) ( spi_MasterMode_u/write_fifo/U15 A2 )
  ( spi_MasterMode_u/write_fifo/U14 A2 ) ( spi_MasterMode_u/write_fifo/U39 I )
  + ROUTED M3 ( 106800 125040 ) ( 109680 * ) V2_2CUT_S
    NEW M2 ( 106800 125040 ) ( * 126000 ) V1_2CUT_N
    NEW M3 ( 111120 56400 ) ( 112230 * ) TV1_X
    NEW TM1 ( 112230 56400 ) ( * 75120 )
    NEW TM1 ( 110430 75120 ) ( 112230 * )
    NEW TM1 ( 110430 75120 ) ( * 93360 )
    NEW TM1 ( 110430 93360 ) ( 111330 * )
    NEW TM1 ( 111330 93360 ) ( * 119760 ) TV1_2CUT_E
    NEW M3 ( 111120 119760 ) ( 111330 * )
    NEW M2 ( 111120 119760 ) ( * 122160 )
    NEW M2 ( 109680 122160 ) ( 110640 * ) V1_2CUT_W
    NEW M2 ( 110640 122160 ) ( 111120 * )
    NEW M2 ( 109680 122160 ) ( * 125040 )
    NEW M3 ( 109680 125040 ) ( * 125520 )
    NEW M3 ( 109680 125520 ) ( 115440 * )
    NEW M3 ( 115440 125520 ) ( * 126480 )
    NEW M3 ( 115440 126480 ) ( 124080 * ) V2_2CUT_W
    NEW M2 ( 124080 122640 ) ( * 126480 ) V1_2CUT_S
    NEW M2 ( 124080 122640 ) ( 124560 * ) V1_2CUT_W
    NEW M1 ( 120720 47760 0 ) ( 121200 * ) V1_2CUT_N
    NEW M2 ( 121200 46800 ) ( * 47760 )
    NEW M3 ( 114480 46800 ) ( 121200 * ) V2_XR
    NEW M2 ( 114480 46800 ) ( * 47760 ) V1_2CUT_N
    NEW M1 ( 113040 47760 ) ( 114480 * )
    NEW M2 ( 113040 47280 ) ( * 47760 ) V1_2CUT_N
    NEW M3 ( 111120 47280 ) ( 113040 * ) V2_XR
    NEW M2 ( 111120 47280 ) ( * 48720 ) V1_X
    NEW M2 ( 111120 48720 ) ( * 56400 ) V2_2CUT_S
    NEW M3 ( 106800 125040 ) V2_2CUT_N
    NEW M3 ( 111120 119760 ) V2_2CUT_N
    NEW M3 ( 114480 46800 ) V2_XR
    NEW M3 ( 111120 47280 ) V2_XR
 ;
- spi_SlaveMode_u/FE_PHN29_rx_data_5_
  ( spi_SlaveMode_u/FE_PHC29_rx_data_5_ Z ) ( spi_SlaveMode_u/U29 A2 )
  + ROUTED M2 ( 114960 19440 ) ( * 20880 ) V1_2CUT_N
    NEW M3 ( 112080 19440 ) ( 114960 * ) V2_XR
    NEW M2 ( 112080 2640 ) ( * 19440 ) V2_XR
    NEW M1 ( 9840 2640 ) ( 112080 * ) V1_2CUT_S
    NEW M2 ( 9840 2640 ) ( * 4560 ) V2_2CUT_W
    NEW M3 ( 9630 4560 ) ( 9840 * )
    NEW TM1 ( 9630 4560 ) ( * 96240 )
    NEW TM1 ( 9630 96240 ) ( 10530 * )
    NEW TM1 ( 10530 96240 ) ( * 131760 )
    NEW TM1 ( 10530 131760 ) ( 11430 * )
    NEW TM1 ( 11430 131760 ) ( * 149040 ) TV1_2CUT_E
    NEW M3 ( 11430 149040 ) ( 22800 * ) V2_2CUT_N
    NEW M2 ( 22800 149040 ) ( * 149520 ) V1_2CUT_E
    NEW M2 ( 9840 2640 ) V1_2CUT_E
    NEW TM1 ( 9630 4560 ) TV1_2CUT_N
 ;
- spi_SlaveMode_u/FE_PHN28_rx_data_6_
  ( spi_SlaveMode_u/FE_PHC28_rx_data_6_ Z ) ( spi_SlaveMode_u/U27 A2 )
  + ROUTED M2 ( 152880 27600 ) ( * 28080 ) V2_2CUT_E
    NEW M3 ( 151830 28080 ) ( 152880 * )
    NEW TM1 ( 151830 4560 ) ( * 28080 ) TV1_2CUT_N
    NEW M3 ( 151440 4560 ) ( 151830 * ) TV1_2CUT_N
    NEW M2 ( 151440 4080 ) ( * 4560 ) V2_2CUT_E
    NEW M1 ( 38640 4080 ) ( 151440 * ) V1_2CUT_W
    NEW M2 ( 38640 4080 ) ( * 4560 ) V2_2CUT_W
    NEW M3 ( 38430 4560 ) ( 38640 * )
    NEW TM1 ( 38430 4560 ) ( * 43920 ) TV1_2CUT_S
    NEW M3 ( 37200 43920 ) ( 38430 * )
    NEW M2 ( 37200 43920 ) ( * 54480 )
    NEW M2 ( 36720 54480 ) ( 37200 * )
    NEW M2 ( 36720 54480 ) ( * 57360 ) V2_2CUT_S
    NEW M3 ( 36720 57360 ) ( 37530 * ) TV1_2CUT_W
    NEW TM1 ( 37530 57360 ) ( * 72240 )
    NEW TM1 ( 36630 72240 ) ( 37530 * )
    NEW TM1 ( 36630 72240 ) ( * 121880 ) TV2_2CUT_S
    NEW MTT2 ( 32130 121880 ) ( 36630 * )
    NEW TM1 ( 32130 121880 ) ( * 157680 ) TV1_2CUT_W
    NEW M3 ( 29040 157680 ) ( 32130 * )
    NEW M2 ( 29040 157680 ) ( * 160080 ) V2_XR
    NEW M3 ( 24240 160080 ) ( 29040 * )
    NEW M2 ( 24240 159600 ) ( * 160080 ) V2_2CUT_E
    NEW M2 ( 152880 27600 ) V1_X
    NEW M2 ( 38640 4080 ) V1_2CUT_E
    NEW TM1 ( 38430 4560 ) TV1_2CUT_N
    NEW M3 ( 37200 43920 ) V2_2CUT_E
    NEW MTT2 ( 32130 121880 ) TV2_2CUT_E
    NEW M3 ( 29040 157680 ) V2_2CUT_N
    NEW M2 ( 24240 159600 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/FE_PHN27_sfr_tx_7_
  ( spi_SlaveMode_u/FE_PHC158_sfr_tx_7_ I )
  ( spi_SlaveMode_u/FE_PHC27_sfr_tx_7_ Z )
  + ROUTED M2 ( 139440 52080 ) ( * 54960 ) V1_2CUT_N
    NEW M3 ( 139440 52080 ) ( 140400 * )
    NEW M3 ( 140400 51120 ) ( * 52080 )
    NEW M3 ( 136560 51120 ) ( 140400 * )
    NEW M3 ( 136560 50640 ) ( * 51120 )
    NEW M3 ( 131760 50640 ) ( 136560 * )
    NEW M2 ( 131760 48240 ) ( * 50640 ) V2_XR
    NEW M3 ( 114480 48240 ) ( 131760 * ) V2_XR
    NEW M3 ( 114480 48240 ) ( * 48720 )
    NEW M3 ( 102960 48720 ) ( 114480 * )
    NEW M3 ( 102960 47760 ) ( * 48720 )
    NEW M3 ( 89520 47760 ) ( 102960 * )
    NEW M3 ( 87600 47280 ) ( 89520 * )
    NEW M3 ( 89520 47280 ) ( * 47760 )
    NEW M2 ( 87600 47280 ) ( * 48240 ) V2_2CUT_W
    NEW M3 ( 48720 48240 ) ( 87600 * )
    NEW M2 ( 48720 48240 ) ( * 54960 ) V2_XR
    NEW M3 ( 22800 54960 ) ( 48720 * )
    NEW M2 ( 22800 54960 ) ( * 55920 ) V2_XR
    NEW M3 ( 10800 55920 ) ( 22800 * )
    NEW M2 ( 10800 55920 ) ( * 72720 ) V1_2CUT_N
    NEW M3 ( 139440 52080 ) V2_2CUT_S
    NEW M3 ( 87600 47280 ) V2_2CUT_E
    NEW M3 ( 48720 48240 ) V2_2CUT_E
    NEW M3 ( 22800 54960 ) V2_XR
    NEW M3 ( 10800 55920 ) V2_XR
 ;
- spi_SlaveMode_u/FE_PHN26_rx_data_3_
  ( spi_SlaveMode_u/FE_PHC148_rx_data_3_ I )
  ( spi_SlaveMode_u/FE_PHC26_rx_data_3_ Z )
  + ROUTED M2 ( 157680 115440 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 150480 115440 ) ( 157680 * ) V2_2CUT_N
    NEW M2 ( 150480 110160 ) ( * 115440 ) V2_2CUT_S
    NEW M3 ( 137520 110160 ) ( 150480 * ) V2_2CUT_W
    NEW M3 ( 133200 109680 ) ( 137520 * )
    NEW M3 ( 137520 109680 ) ( * 110160 )
    NEW M2 ( 133200 109680 ) ( * 112560 ) V2_2CUT_S
    NEW M3 ( 124830 112560 ) ( 133200 * )
    NEW TM1 ( 124830 111480 ) ( * 112560 ) TV1_2CUT_S
    NEW MTT2 ( 27630 111480 ) ( 124830 * ) TV2_2CUT_N
    NEW TM1 ( 27630 111480 ) ( * 114480 ) TV1_2CUT_N
    NEW M3 ( 23760 114480 ) ( 27630 * )
    NEW M2 ( 23760 114480 ) ( * 117840 ) V2_2CUT_W
    NEW M3 ( 18480 117840 ) ( 23760 * )
    NEW M2 ( 18480 117840 ) ( * 119185 ) V1_2CUT_N
    NEW M2 ( 157680 115440 ) V1_2CUT_N
    NEW M3 ( 133200 109680 ) V2_XR
    NEW MTT2 ( 27630 111480 ) TV2_2CUT_N
    NEW M3 ( 23760 114480 ) V2_2CUT_E
    NEW M3 ( 18480 117840 ) V2_XR
 ;
- spi_SlaveMode_u/FE_PHN25_rx_data_7_
  ( spi_SlaveMode_u/FE_PHC185_rx_data_7_ I )
  ( spi_SlaveMode_u/FE_PHC25_rx_data_7_ Z )
  + ROUTED M2 ( 122640 155280 ) ( * 155760 )
    NEW M2 ( 122640 155760 ) ( 123600 * )
    NEW M2 ( 123600 155760 ) ( * 174000 ) V1_2CUT_S
    NEW M1 ( 14160 174000 ) ( 123600 * )
    NEW M2 ( 14160 148560 ) ( * 174000 ) V1_2CUT_S
    NEW M2 ( 14160 148560 ) ( 14640 * )
    NEW M2 ( 14640 139920 ) ( * 148560 )
    NEW M2 ( 14160 139920 ) ( 14640 * )
    NEW M2 ( 14160 139440 ) ( * 139920 )
    NEW M2 ( 122640 155280 ) V1_X
    NEW M2 ( 14160 139440 ) V1_V
 ;
- spi_SlaveMode_u/FE_PHN24_rx_data_0_
  ( spi_SlaveMode_u/FE_PHC186_rx_data_0_ I )
  ( spi_SlaveMode_u/FE_PHC24_rx_data_0_ Z )
  + ROUTED M2 ( 24240 161520 ) ( * 167280 ) V1_X
    NEW M3 ( 18630 161520 ) ( 24240 * ) V2_2CUT_W
    NEW TM1 ( 18630 101040 ) ( * 161520 ) TV1_2CUT_E
    NEW M3 ( 18630 101040 ) ( 20400 * ) V2_2CUT_W
    NEW M2 ( 20400 95280 ) ( * 101040 )
    NEW TM1 ( 18630 101040 ) TV1_2CUT_N
    NEW M2 ( 20400 95280 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN23_mem_1__7_
  ( spi_MasterMode_u/read_fifo/FE_PHC23_mem_1__7_ Z )
  ( spi_MasterMode_u/read_fifo/U80 A2 ) ( spi_MasterMode_u/read_fifo/U66 A2 )
  + ROUTED M3 ( 58230 94800 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 56400 88560 ) ( * 91920 )
    NEW M2 ( 56400 88560 ) ( 57840 * )
    NEW M2 ( 57840 86160 ) ( * 88560 )
    NEW M1 ( 57840 86160 ) ( 58320 * )
    NEW M1 ( 58320 85680 0 ) ( * 86160 )
    NEW M2 ( 96240 148560 ) ( * 149520 ) V2_2CUT_W
    NEW M3 ( 90480 149520 ) ( 96240 * )
    NEW M2 ( 90480 145200 ) ( * 149520 ) V2_XR
    NEW M3 ( 85680 145200 ) ( 90480 * ) V2_2CUT_E
    NEW M2 ( 85680 140400 ) ( * 145200 ) V2_2CUT_E
    NEW M3 ( 78480 140400 ) ( 85680 * ) V2_XR
    NEW M2 ( 78480 135120 ) ( * 140400 ) V2_2CUT_S
    NEW M3 ( 76560 135120 ) ( 78480 * ) V2_XR
    NEW M2 ( 76560 133680 ) ( * 135120 ) V2_2CUT_E
    NEW M3 ( 67440 133680 ) ( 76560 * ) V2_2CUT_W
    NEW M3 ( 67440 133200 ) ( * 133680 )
    NEW M3 ( 64560 133200 ) ( 67440 * )
    NEW M2 ( 64560 128400 ) ( * 133200 ) V2_2CUT_S
    NEW M3 ( 63630 128400 ) ( 64560 * ) V2_2CUT_W
    NEW TM1 ( 63630 126960 ) ( * 128400 ) TV1_X
    NEW TM1 ( 63630 126960 ) ( 64530 * )
    NEW TM1 ( 64530 107760 ) ( * 126960 )
    NEW TM1 ( 60030 107760 ) ( 64530 * )
    NEW TM1 ( 60030 102960 ) ( * 107760 )
    NEW TM1 ( 58230 94800 ) ( * 102960 )
    NEW TM1 ( 58230 102960 ) ( 60030 * )
    NEW M3 ( 58230 94800 ) ( 58320 * ) V2_2CUT_S
    NEW M2 ( 58320 93360 ) ( * 94800 )
    NEW M1 ( 58320 92400 ) ( * 93360 ) V1_X
    NEW M2 ( 56400 91920 ) ( 58320 * )
    NEW M2 ( 58320 91920 ) ( * 92400 ) V1_2CUT_S
    NEW M2 ( 56400 91920 ) ( * 92400 ) V1_2CUT_S
    NEW M2 ( 57840 86160 ) V1_2CUT_N
    NEW M2 ( 96240 148560 ) V1_X
    NEW TM1 ( 58230 94800 ) TV1_2CUT_N
 ;
- spi_SlaveMode_u/FE_PHN22_sfr_tx_1_
  ( spi_SlaveMode_u/FE_PHC172_sfr_tx_1_ I )
  ( spi_SlaveMode_u/FE_PHC22_sfr_tx_1_ Z )
  + ROUTED M2 ( 79440 22320 ) ( * 26160 ) V1_X
    NEW M3 ( 25680 22320 ) ( 79440 * ) V2_2CUT_W
    NEW M2 ( 25680 21840 ) ( * 22320 ) V2_XR
    NEW M2 ( 25680 21840 ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN21_sfr_tx_6_
  ( spi_SlaveMode_u/FE_PHC164_sfr_tx_6_ I )
  ( spi_SlaveMode_u/FE_PHC21_sfr_tx_6_ Z )
  + ROUTED M2 ( 28560 148080 ) ( * 155760 ) V1_2CUT_N
    NEW M3 ( 22230 148080 ) ( 28560 * ) V2_2CUT_N
    NEW TM1 ( 22230 146160 ) ( * 148080 ) TV1_2CUT_S
    NEW TM1 ( 21330 135600 ) ( * 146160 )
    NEW TM1 ( 21330 146160 ) ( 22230 * )
    NEW TM1 ( 21330 135600 ) ( 22230 * )
    NEW TM1 ( 22230 102960 ) ( * 135600 )
    NEW TM1 ( 21330 99120 ) ( * 102960 )
    NEW TM1 ( 21330 102960 ) ( 22230 * )
    NEW TM1 ( 21330 99120 ) ( 23130 * ) TV1_2CUT_S
    NEW M3 ( 23130 99120 ) ( 23760 * ) V2_2CUT_S
    NEW M2 ( 23760 93360 ) ( * 99120 )
    NEW M1 ( 22320 93360 ) ( 23760 * ) V1_X
    NEW M2 ( 22320 72720 ) ( * 93360 ) V1_2CUT_E
    NEW M1 ( 21840 72720 ) ( 22320 * ) V1_X
    NEW M1 ( 21840 72240 0 ) ( * 72720 )
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN20_rx_data_1_
  ( spi_SlaveMode_u/FE_PHC171_rx_data_1_ I )
  ( spi_SlaveMode_u/FE_PHC20_rx_data_1_ Z )
  + ROUTED M2 ( 30960 117360 ) ( * 128400 ) V1_X
    NEW M3 ( 14160 117360 ) ( 30960 * ) V2_2CUT_W
    NEW M2 ( 14160 105840 ) ( * 117360 ) V2_2CUT_S
    NEW M2 ( 14160 105840 ) V1_2CUT_N
  + SOURCE TIMING
 ;
- FE_PHN19_rstn_temp
  ( FE_PHC191_rstn_temp I ) ( FE_PHC19_rstn_temp Z )
  + ROUTED M2 ( 72240 18960 ) ( * 21360 ) V1_2CUT_N
    NEW M3 ( 54960 18960 ) ( 72240 * ) V2_2CUT_W
    NEW M2 ( 54960 14640 ) ( * 18960 ) V2_XR
    NEW M1 ( 54000 14640 0 ) ( 54960 * ) V1_2CUT_S
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN18_sfr_tx_5_
  ( spi_SlaveMode_u/FE_PHC187_sfr_tx_5_ I )
  ( spi_SlaveMode_u/FE_PHC18_sfr_tx_5_ Z )
  + ROUTED M2 ( 24240 59280 ) ( * 65520 ) V1_2CUT_N
    NEW M3 ( 20880 59280 ) ( 24240 * ) V2_2CUT_N
    NEW M2 ( 20880 54960 ) ( * 59280 ) V2_XR
    NEW M2 ( 20880 54960 ) V1_X
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN17_sfr_tx_2_
  ( spi_SlaveMode_u/FE_PHC174_sfr_tx_2_ I )
  ( spi_SlaveMode_u/FE_PHC17_sfr_tx_2_ Z )
  + ROUTED M2 ( 31920 15840 ) ( * 21360 )
    NEW M2 ( 31440 21360 ) ( 31920 * )
    NEW M2 ( 31440 21360 ) ( * 23280 ) V2_2CUT_W
    NEW M3 ( 23280 23280 ) ( 31440 * )
    NEW M2 ( 23280 23280 ) ( * 31920 ) V1_V
    NEW M2 ( 31920 15840 ) V1_2CUT_N
    NEW M3 ( 23280 23280 ) V2_XR
  + SOURCE TIMING
 ;
- spi_SlaveMode_u/FE_PHN16_sfr_tx_3_
  ( spi_SlaveMode_u/FE_PHC184_sfr_tx_3_ I )
  ( spi_SlaveMode_u/FE_PHC16_sfr_tx_3_ Z )
  + ROUTED M2 ( 26640 19440 ) ( * 20880 ) V2_2CUT_W
    NEW M3 ( 24240 20880 ) ( 26640 * )
    NEW M2 ( 24240 20880 ) ( * 30480 )
    NEW M2 ( 24240 30480 ) ( 24720 * )
    NEW M2 ( 24720 30480 ) ( * 32880 ) V2_2CUT_W
    NEW M3 ( 23280 32880 ) ( 24720 * )
    NEW M2 ( 23280 32880 ) ( * 41520 ) V1_2CUT_W
    NEW M1 ( 22800 41520 0 ) ( 23280 * )
    NEW M2 ( 26640 19440 ) V1_X
    NEW M3 ( 24240 20880 ) V2_XR
    NEW M3 ( 23280 32880 ) V2_XR
  + SOURCE TIMING
 ;
- spi_MasterMode_u/read_fifo/FE_PHN15_mem_2__5_
  ( spi_MasterMode_u/read_fifo/FE_PHC15_mem_2__5_ Z )
  ( spi_MasterMode_u/read_fifo/U87 B1 ) ( spi_MasterMode_u/read_fifo/U56 A2 )
  + ROUTED M2 ( 66000 107760 ) ( * 108720 ) V2_2CUT_E
    NEW M3 ( 60720 107760 ) ( 66000 * ) V2_2CUT_W
    NEW M2 ( 60720 107280 ) ( * 107760 ) V2_XR
    NEW M2 ( 60240 107280 ) ( 60720 * )
    NEW M2 ( 60240 106320 ) ( * 107280 )
    NEW M1 ( 74160 152880 0 ) ( 75600 * ) V1_X
    NEW M2 ( 75600 149520 ) ( * 152880 )
    NEW M3 ( 75600 149520 ) ( 78030 * ) TV1_2CUT_E
    NEW TM1 ( 78030 126000 ) ( * 149520 )
    NEW M3 ( 77520 126000 ) ( 78030 * ) TV1_2CUT_E
    NEW M2 ( 77520 112560 ) ( * 126000 ) V2_XR
    NEW M2 ( 77040 112560 ) ( 77520 * )
    NEW M2 ( 77040 108720 ) ( * 112560 )
    NEW M3 ( 66000 108720 ) ( 77040 * ) V2_2CUT_N
    NEW M2 ( 66000 108720 ) ( * 109200 ) V1_2CUT_E
    NEW M2 ( 60240 106320 ) V1_2CUT_S
    NEW M3 ( 75600 149520 ) V2_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/FE_PHN14_mem_1__2_
  ( spi_MasterMode_u/read_fifo/FE_PHC294_mem_1__2_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC14_mem_1__2_ Z )
  ( spi_MasterMode_u/read_fifo/U95 A2 )
  + ROUTED M2 ( 47760 74160 ) ( * 76080 ) V2_XR
    NEW M2 ( 47760 74160 ) ( 48240 * )
    NEW M2 ( 48240 72240 ) ( * 74160 )
    NEW M1 ( 48240 72240 ) ( 50160 * 0 )
    NEW M2 ( 39600 93360 ) ( * 94800 ) V1_X
    NEW M3 ( 39600 93360 ) ( 46800 * ) V2_2CUT_W
    NEW M2 ( 46800 88080 ) ( * 93360 )
    NEW M2 ( 46800 88080 ) ( 47280 * )
    NEW M2 ( 47280 86160 ) ( * 88080 )
    NEW M2 ( 46800 81360 ) ( * 86160 )
    NEW M2 ( 46800 86160 ) ( 47280 * )
    NEW M3 ( 46800 81360 ) ( 47760 * ) V2_2CUT_S
    NEW M2 ( 47760 76080 ) ( * 81360 )
    NEW M3 ( 47760 76080 ) ( 51120 * ) V2_2CUT_W
    NEW M2 ( 51120 75120 ) ( * 76080 )
    NEW M3 ( 51120 75120 ) ( 54000 * ) V2_XR
    NEW M2 ( 54000 73200 ) ( * 75120 )
    NEW M3 ( 54000 73200 ) ( 54960 * ) V2_XR
    NEW M2 ( 54960 72720 ) ( * 73200 )
    NEW M1 ( 54960 72393 0 ) ( * 72720 ) V1_X
    NEW M2 ( 48240 72240 ) V1_2CUT_N
    NEW M3 ( 39600 93360 ) V2_2CUT_N
    NEW M3 ( 46800 81360 ) V2_2CUT_N
    NEW M3 ( 51120 75120 ) V2_XR
    NEW M3 ( 54000 73200 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/FE_PHN13_mem_0__5_
  ( spi_MasterMode_u/read_fifo/FE_PHC305_mem_0__5_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC13_mem_0__5_ Z )
  ( spi_MasterMode_u/read_fifo/U86 B1 )
  + ROUTED M3 ( 73200 94800 ) ( 75600 * ) V2_2CUT_N
    NEW M2 ( 75600 94800 ) ( * 99600 ) V1_2CUT_S
    NEW M2 ( 90000 66480 ) ( * 66960 ) V2_2CUT_W
    NEW M3 ( 85680 66960 ) ( 90000 * )
    NEW M3 ( 73200 66480 ) ( 85680 * )
    NEW M3 ( 85680 66480 ) ( * 66960 )
    NEW M2 ( 73200 66480 ) ( * 68880 )
    NEW M2 ( 72720 68880 ) ( 73200 * )
    NEW M2 ( 72720 68880 ) ( * 76560 )
    NEW M2 ( 72720 76560 ) ( 73200 * )
    NEW M2 ( 73200 76560 ) ( * 94800 ) V2_2CUT_S
    NEW M3 ( 64080 94800 ) ( 73200 * )
    NEW M2 ( 64080 94800 ) ( * 95280 ) V1_X
    NEW M1 ( 63600 95280 ) ( 64080 * )
    NEW M1 ( 63600 95280 ) ( * 95760 0 )
    NEW M2 ( 90000 66480 ) V1_X
    NEW M3 ( 73200 66480 ) V2_2CUT_E
    NEW M3 ( 64080 94800 ) V2_2CUT_E
 ;
- spi_MasterMode_u/FE_PHN12_spi_ext_0_
  ( spi_MasterMode_u/FE_PHC153_spi_ext_0_ I )
  ( spi_MasterMode_u/FE_PHC12_spi_ext_0_ Z ) ( spi_MasterMode_u/U30 B2 )
  + ROUTED M2 ( 112560 85200 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 147120 87600 ) ( 149040 * ) V2_2CUT_E
    NEW M2 ( 147120 85200 ) ( * 87600 ) V2_2CUT_E
    NEW M3 ( 130320 85200 ) ( 147120 * ) V2_XR
    NEW M2 ( 130320 82800 ) ( * 85200 ) V2_XR
    NEW M2 ( 129840 82800 ) ( 130320 * )
    NEW M2 ( 129840 81360 ) ( * 82800 )
    NEW M1 ( 128400 81360 ) ( 129840 * ) V1_2CUT_N
    NEW M3 ( 117360 81360 ) ( 128400 * ) V2_2CUT_W
    NEW M3 ( 117360 81360 ) ( * 81840 )
    NEW M3 ( 114480 81840 ) ( 117360 * )
    NEW M2 ( 114480 81840 ) ( * 85200 ) V2_XR
    NEW M3 ( 112560 85200 ) ( 114480 * )
    NEW M1 ( 112560 85200 ) ( * 86160 ) V1_X
    NEW M2 ( 112560 86160 ) ( * 87600 ) V2_XR
    NEW M3 ( 109680 87600 ) ( 112560 * )
    NEW M3 ( 109680 87600 ) ( * 89040 )
    NEW M3 ( 104400 89040 ) ( 109680 * )
    NEW M2 ( 104400 89040 ) ( * 92400 ) V1_2CUT_S
    NEW M1 ( 103920 92400 0 ) ( 104400 * )
    NEW M2 ( 162000 87600 ) ( * 88080 ) V1_2CUT_N
    NEW M3 ( 149040 87600 ) ( 162000 * ) V2_XR
    NEW M2 ( 149040 87600 ) ( * 89040 ) V1_2CUT_S
    NEW M2 ( 128400 81360 ) V1_2CUT_N
    NEW M3 ( 114480 81840 ) V2_XR
    NEW M3 ( 112560 85200 ) V2_XR
    NEW M2 ( 112560 85200 ) V1_V
    NEW M3 ( 104400 89040 ) V2_XR
 ;
- spi_MasterMode_u/FE_PHN11_spi_ext_1_
  ( spi_MasterMode_u/FE_PHC157_spi_ext_1_ I )
  ( spi_MasterMode_u/FE_PHC11_spi_ext_1_ Z ) ( spi_MasterMode_u/U27 B2 )
  + ROUTED M2 ( 166800 88080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 151920 88560 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 150960 88560 ) ( * 89040 ) V2_XR
    NEW M3 ( 116400 89040 ) ( 150960 * )
    NEW M3 ( 116400 89040 ) ( * 89520 )
    NEW M3 ( 94320 89520 ) ( 116400 * )
    NEW M2 ( 94320 89520 ) ( 94800 * )
    NEW M2 ( 94800 89040 ) ( * 89520 )
    NEW M3 ( 152880 88080 ) ( 166800 * ) V2_XR
    NEW M3 ( 152880 88080 ) ( * 88560 )
    NEW M3 ( 151920 88560 ) ( 152880 * )
    NEW M1 ( 150960 88560 0 ) ( 151920 * ) V1_2CUT_S
    NEW M2 ( 150960 88560 ) V1_2CUT_S
    NEW M3 ( 94320 89520 ) V2_2CUT_E
    NEW M2 ( 94800 89040 ) V1_2CUT_N
    NEW M2 ( 166800 88080 ) V1_2CUT_N
    NEW M3 ( 151920 88560 ) V2_2CUT_E
 ;
- FE_PHN10_spi_con_0_
  ( FE_PHC10_spi_con_0_ Z ) ( U4 I1 ) ( spi_MasterMode_u/U79 A1 )
  ( spi_MasterMode_u/U72 B ) ( spi_MasterMode_u/U97 B1 )
  ( spi_MasterMode_u/U84 A1 ) ( spi_MasterMode_u/U80 A2 )
  ( spi_MasterMode_u/U54 A3 ) ( spi_MasterMode_u/U51 A1 )
  ( spi_MasterMode_u/U89 A1 ) ( spi_MasterMode_u/U66 B2 )
  ( spi_MasterMode_u/U75 A1 ) ( spi_MasterMode_u/U162 I )
  + ROUTED M2 ( 145680 45360 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 153840 42960 ) ( 164400 * ) V2_2CUT_S
    NEW M2 ( 164400 42000 ) ( * 42960 )
    NEW M2 ( 147600 41520 ) ( * 45360 ) V2_XR
    NEW M3 ( 144240 41520 ) ( 147600 * ) V2_XR
    NEW M3 ( 149040 66000 ) ( 153360 * ) V2_XR
    NEW M3 ( 149040 66000 ) ( * 66960 )
    NEW M3 ( 147120 66960 ) ( 149040 * )
    NEW M2 ( 147120 65040 ) ( * 66960 ) V2_2CUT_N
    NEW M2 ( 146640 65040 ) ( 147120 * )
    NEW M2 ( 146640 61680 ) ( * 65040 )
    NEW M2 ( 145680 61680 ) ( 146640 * )
    NEW M2 ( 154800 71760 ) ( * 72240 ) V1_X
    NEW M3 ( 145680 45360 ) ( 147600 * )
    NEW M3 ( 153360 64560 ) ( 155280 * ) V2_XR
    NEW M2 ( 155280 64560 ) ( * 66000 ) V1_V
    NEW M2 ( 153360 61680 ) ( * 62160 )
    NEW M2 ( 158640 72240 ) ( * 82320 ) V1_2CUT_N
    NEW M2 ( 158640 71760 ) ( * 72240 ) V1_2CUT_N
    NEW M3 ( 154800 71760 ) ( 158640 * ) V2_2CUT_N
    NEW M2 ( 154800 69840 ) ( * 71760 ) V2_XR
    NEW M3 ( 153840 69840 ) ( 154800 * ) V2_XR
    NEW M2 ( 153840 66960 ) ( * 69840 ) V2_XR
    NEW M2 ( 153360 66960 ) ( 153840 * )
    NEW M2 ( 153360 66000 ) ( * 66960 )
    NEW M2 ( 153360 62160 ) ( * 64560 ) V2_XR
    NEW M2 ( 153360 64560 ) ( * 66000 )
    NEW M2 ( 153360 62160 ) ( 153840 * )
    NEW M2 ( 153840 53520 ) ( * 62160 )
    NEW M3 ( 147600 53520 ) ( 153840 * ) V2_XR
    NEW M2 ( 147600 45360 ) ( * 48720 ) V1_X
    NEW M2 ( 147600 48720 ) ( * 53520 ) V2_XR
    NEW M3 ( 147600 45360 ) ( 148080 * )
    NEW M3 ( 148080 44400 ) ( * 45360 )
    NEW M3 ( 148080 44400 ) ( 153840 * ) V2_2CUT_W
    NEW M2 ( 153840 42960 ) ( * 44400 )
    NEW M2 ( 153840 42000 ) ( * 42960 ) V2_2CUT_S
    NEW M2 ( 158640 82320 ) ( * 84240 ) V2_2CUT_W
    NEW M1 ( 168720 88080 ) ( 169200 * 0 )
    NEW M2 ( 168720 86160 ) ( * 88080 ) V1_2CUT_N
    NEW M3 ( 158640 86160 ) ( 168720 * ) V2_2CUT_W
    NEW M2 ( 158640 84240 ) ( * 86160 ) V2_2CUT_E
    NEW M3 ( 149040 84240 ) ( 158640 * )
    NEW M2 ( 149040 84240 ) ( * 85680 ) V1_2CUT_S
    NEW M2 ( 164400 42000 ) V1_2CUT_N
    NEW M3 ( 144240 41520 ) V2_2CUT_E
    NEW M2 ( 144240 41520 ) V1_2CUT_N
    NEW M2 ( 145680 61680 ) V1_2CUT_E
    NEW M3 ( 145680 45360 ) V2_2CUT_W
    NEW M2 ( 145680 45360 ) V1_2CUT_W
    NEW M2 ( 153360 61680 ) V1_X
    NEW M2 ( 153840 42000 ) V1_2CUT_S
    NEW M3 ( 149040 84240 ) V2_2CUT_E
 ;
- FE_PHN9_spi_con_3_
  ( FE_PHC9_spi_con_3_ Z ) ( FE_PHC147_spi_con_3_ I )
  + ROUTED M2 ( 108720 75120 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 107280 75120 0 ) ( 108720 * ) V1_2CUT_W
    NEW M3 ( 108720 75120 ) ( 111600 * ) V2_XR
    NEW M2 ( 111600 75120 ) ( * 75600 ) V1_2CUT_S
    NEW M3 ( 108720 75120 ) V2_2CUT_E
 ;
- clk_i
  ( PIN clk_i ) ( spi_con_reg\[5\] CK ) ( spi_SlaveMode_u/sfr_tx_reg\[0\] CK )
  ( spi_SlaveMode_u/sfr_tx_reg\[2\] CK ) ( spi_SlaveMode_u/sfr_tx_reg\[4\] CK )
  ( spi_SlaveMode_u/sfr_tx_reg\[6\] CK ) ( spi_SlaveMode_u/sfr_tx_reg\[1\] CK )
  ( spi_SlaveMode_u/sfr_tx_reg\[3\] CK ) ( spi_SlaveMode_u/sfr_tx_reg\[5\] CK )
  ( spi_SlaveMode_u/sfr_tx_reg\[7\] CK ) ( spi_SlaveMode_u/rx_data_reg\[0\] CK )
  ( spi_SlaveMode_u/rx_data_reg\[1\] CK )
  ( spi_SlaveMode_u/rx_data_reg\[2\] CK )
  ( spi_SlaveMode_u/rx_data_reg\[3\] CK )
  ( spi_SlaveMode_u/rx_data_reg\[4\] CK )
  ( spi_SlaveMode_u/rx_data_reg\[5\] CK )
  ( spi_SlaveMode_u/rx_data_reg\[6\] CK )
  ( spi_SlaveMode_u/rx_data_reg\[7\] CK ) ( spi_SlaveMode_u/rx_valid_d1_reg CK )
  ( spi_SlaveMode_u/rx_valid_d0_reg CK )
  ( spi_MasterMode_u/spi_ext_reg\[3\] CK ) ( spi_MasterMode_u/ssn_reg CK )
  ( spi_MasterMode_u/state_reg\[2\] CK )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[2\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[0\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[1\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[2\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[3\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[4\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[5\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[6\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[7\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[0\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[1\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[2\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[3\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[4\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[5\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[6\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[7\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[0\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[1\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[2\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[3\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[4\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[5\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[6\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[7\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[0\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[1\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[2\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[3\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[4\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[5\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[6\] CK )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[7\] CK )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[2\] CK )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[1\] CK )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[0\] CK )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[1\] CK )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[0\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[0\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[1\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[2\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[3\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[4\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[5\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[6\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[7\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[0\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[1\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[2\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[3\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[4\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[5\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[6\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[7\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[0\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[1\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[2\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[3\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[4\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[5\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[6\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[7\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[0\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[1\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[2\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[3\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[4\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[5\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[6\] CK )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[7\] CK )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[2\] CK )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[1\] CK )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[0\] CK )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[2\] CK )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[1\] CK )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[0\] CK )
  ( spi_MasterMode_u/data_o_reg\[7\] CK ) ( spi_MasterMode_u/int_o_reg CK )
  ( spi_MasterMode_u/spi_int_f_reg CK )
  ( spi_MasterMode_u/trans_cnt_reg\[0\] CK )
  ( spi_MasterMode_u/trans_cnt_reg\[1\] CK )
  ( spi_MasterMode_u/data_o_reg\[6\] CK )
  ( spi_MasterMode_u/data_o_reg\[5\] CK )
  ( spi_MasterMode_u/data_o_reg\[4\] CK )
  ( spi_MasterMode_u/data_o_reg\[3\] CK )
  ( spi_MasterMode_u/data_o_reg\[2\] CK )
  ( spi_MasterMode_u/data_o_reg\[1\] CK )
  ( spi_MasterMode_u/data_o_reg\[0\] CK ) ( spi_MasterMode_u/rfifo_wen_reg CK )
  ( spi_MasterMode_u/sck_o_reg CK ) ( spi_MasterMode_u/bit_cnt_reg\[2\] CK )
  ( spi_MasterMode_u/bit_cnt_reg\[1\] CK )
  ( spi_MasterMode_u/bit_cnt_reg\[0\] CK )
  ( spi_MasterMode_u/data_buf_reg\[7\] CK )
  ( spi_MasterMode_u/data_buf_reg\[6\] CK )
  ( spi_MasterMode_u/data_buf_reg\[5\] CK )
  ( spi_MasterMode_u/data_buf_reg\[4\] CK )
  ( spi_MasterMode_u/data_buf_reg\[3\] CK )
  ( spi_MasterMode_u/data_buf_reg\[2\] CK )
  ( spi_MasterMode_u/data_buf_reg\[1\] CK )
  ( spi_MasterMode_u/data_buf_reg\[0\] CK )
  ( spi_MasterMode_u/state_reg\[1\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[12\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[11\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[10\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[9\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[7\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[6\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[5\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[4\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[3\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[2\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[1\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[0\] CK )
  ( spi_MasterMode_u/clk_cnt_reg\[8\] CK )
  ( spi_MasterMode_u/state_reg\[0\] CK ) ( spi_MasterMode_u/wr_col_f_reg CK )
  ( spi_MasterMode_u/wfifo_ren_reg CK ) ( spi_MasterMode_u/ack_o_reg CK )
  ( spi_MasterMode_u/spi_ext_reg\[0\] CK )
  ( spi_MasterMode_u/spi_ext_reg\[1\] CK )
  ( spi_MasterMode_u/spi_ext_reg\[2\] CK )
  ( spi_MasterMode_u/spi_ext_reg\[4\] CK )
  ( spi_MasterMode_u/spi_ext_reg\[5\] CK )
  ( spi_MasterMode_u/spi_ext_reg\[6\] CK )
  ( spi_MasterMode_u/spi_ext_reg\[7\] CK ) ( spi_con_reg\[0\] CK )
  ( spi_con_reg\[1\] CK ) ( spi_con_reg\[2\] CK ) ( spi_con_reg\[3\] CK )
  ( spi_con_reg\[4\] CK ) ( spi_con_reg\[6\] CK ) ( spi_con_reg\[7\] CK )
  ( rstn_sync_reg CK ) ( rstn_temp_reg CK )
  + ROUTED M2 ( 122640 11760 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 173040 25200 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 137040 11760 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 132720 75120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 144720 92400 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 174000 109200 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 93840 155280 ) RECT ( -700 -820 120 240 )
    NEW M2 ( 111120 136080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 162960 166320 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 75600 15600 ) ( * 18960 ) V1_2CUT_E
    NEW M1 ( 75600 18960 ) ( 76080 * 0 )
    NEW M2 ( 89040 16560 ) ( * 21360 )
    NEW M2 ( 88560 21360 ) ( 89040 * )
    NEW M2 ( 88560 21360 ) ( * 27120 )
    NEW M2 ( 88560 27120 ) ( 89040 * )
    NEW M2 ( 89040 27120 ) ( * 28560 ) V1_2CUT_S
    NEW M3 ( 75600 15600 ) ( 78960 * )
    NEW M3 ( 78960 15600 ) ( * 17040 )
    NEW M3 ( 78960 17040 ) ( 84240 * )
    NEW M3 ( 84240 16560 ) ( * 17040 )
    NEW M3 ( 84240 16560 ) ( 89040 * ) V2_2CUT_W
    NEW M2 ( 89040 16080 ) ( * 16560 )
    NEW M2 ( 89040 16080 ) ( 90000 * )
    NEW M2 ( 90000 11760 ) ( * 16080 )
    NEW M3 ( 65040 15600 ) ( 71280 * ) V2_2CUT_E
    NEW M3 ( 71280 15600 ) ( 75600 * ) V2_2CUT_E
    NEW M2 ( 71280 15120 ) ( * 15600 )
    NEW M2 ( 99120 65040 ) ( * 67920 )
    NEW M2 ( 98640 67920 ) ( 99120 * )
    NEW M2 ( 98640 67920 ) ( * 68880 ) V1_2CUT_S
    NEW M3 ( 149040 138000 ) ( 156240 * ) V2_2CUT_W
    NEW M2 ( 156240 138000 ) ( * 142800 ) V1_2CUT_S
    NEW M3 ( 149040 126960 ) ( * 127440 ) V2_2CUT_S
    NEW M2 ( 149040 127440 ) ( * 136080 ) V1_2CUT_S
    NEW M2 ( 149040 136080 ) ( * 138000 ) V2_2CUT_E
    NEW M1 ( 141360 129360 ) ( 142320 * 0 )
    NEW M2 ( 141360 126960 ) ( * 129360 ) V1_2CUT_E
    NEW M1 ( 140400 129360 0 ) ( 141360 * )
    NEW M2 ( 126000 141360 ) ( 126960 * )
    NEW M2 ( 126960 141360 ) ( * 142800 ) V1_2CUT_S
    NEW M1 ( 126960 142800 ) ( 127920 * 0 )
    NEW M3 ( 119760 163920 ) ( 125040 * ) V2_2CUT_W
    NEW M2 ( 125040 162960 ) ( * 163920 )
    NEW M2 ( 110640 162960 ) ( * 163440 ) V2_2CUT_E
    NEW M2 ( 74160 162960 ) ( * 163920 )
    NEW M2 ( 73680 163920 ) ( 74160 * )
    NEW M2 ( 73680 163920 ) ( * 166320 ) V1_2CUT_E
    NEW M2 ( 72720 145200 ) ( * 145680 )
    NEW M2 ( 72720 145680 ) ( 74160 * )
    NEW M2 ( 74160 145680 ) ( * 146160 ) V1_2CUT_N
    NEW M2 ( 70800 145200 ) ( * 149520 ) V2_2CUT_W
    NEW M3 ( 70800 145200 ) ( 72720 * ) V2_XR
    NEW M2 ( 72720 142800 ) ( * 145200 )
    NEW M2 ( 71760 158640 ) ( * 159600 ) V1_2CUT_E
    NEW M2 ( 70800 158640 ) ( 71760 * )
    NEW M2 ( 70800 149520 ) ( * 158640 )
    NEW M3 ( 67920 149520 ) ( 70800 * )
    NEW M2 ( 66960 149040 ) ( 67920 * )
    NEW M2 ( 67920 149040 ) ( * 149520 ) V2_2CUT_E
    NEW M1 ( 66960 149040 ) ( * 149520 0 )
    NEW M1 ( 71760 159600 0 ) ( 74160 * 0 ) V1_2CUT_W
    NEW M3 ( 92400 162480 ) ( * 162960 )
    NEW M3 ( 74160 162960 ) ( 92400 * )
    NEW M2 ( 74160 159600 ) ( * 162960 ) V2_2CUT_E
    NEW M2 ( 102000 143760 ) ( 102480 * )
    NEW M2 ( 102480 143760 ) ( * 146160 ) V1_2CUT_N
    NEW M2 ( 102000 139920 ) ( * 142800 ) V1_2CUT_S
    NEW M2 ( 102000 142800 ) ( * 143760 )
    NEW M2 ( 95760 139440 ) ( 96240 * ) V2_2CUT_W
    NEW M3 ( 96240 139440 ) ( 102000 * )
    NEW M3 ( 102000 139440 ) ( * 139920 ) V2_2CUT_N
    NEW M2 ( 102000 136560 ) ( * 139920 )
    NEW M3 ( 102000 136080 ) ( * 136560 ) V2_2CUT_N
    NEW M3 ( 102000 136080 ) ( 111120 * ) V2_2CUT_N
    NEW M1 ( 95760 136080 0 ) ( 97200 * ) V1_2CUT_S
    NEW M2 ( 97200 133680 ) ( * 136080 )
    NEW M2 ( 96720 133680 ) ( 97200 * )
    NEW M2 ( 96720 132720 ) ( * 133680 )
    NEW M2 ( 95280 138960 ) ( * 139440 ) V1_2CUT_N
    NEW M2 ( 95280 138960 ) ( 95760 * )
    NEW M2 ( 95760 138960 ) ( * 139440 )
    NEW M2 ( 95760 136080 ) ( * 138960 )
    NEW M2 ( 93360 139440 ) ( * 140400 ) V2_2CUT_N
    NEW M1 ( 93360 139440 ) ( 95280 * 0 )
    NEW M2 ( 120240 146640 ) ( * 159120 )
    NEW M2 ( 119760 159120 ) ( 120240 * )
    NEW M2 ( 119760 159120 ) ( * 163920 ) V2_2CUT_E
    NEW M2 ( 119760 163920 ) ( * 166320 ) V1_2CUT_W
    NEW M3 ( 119280 163920 ) ( 119760 * )
    NEW M3 ( 119280 163440 ) ( * 163920 )
    NEW M3 ( 109200 163440 ) ( 110640 * )
    NEW M3 ( 110640 163440 ) ( 119280 * )
    NEW M3 ( 109200 163440 ) ( * 163680 )
    NEW M3 ( 107760 163680 ) ( 109200 * )
    NEW M3 ( 107760 163680 ) ( * 163920 )
    NEW M3 ( 104880 163920 ) ( 107760 * )
    NEW M2 ( 104400 163920 ) ( 104880 * ) V2_2CUT_E
    NEW M2 ( 104400 163920 ) ( * 166320 ) V1_2CUT_N
    NEW M2 ( 104400 166320 ) ( * 168720 ) V1_2CUT_W
    NEW M1 ( 98160 168720 ) ( 104400 * )
    NEW M2 ( 98160 166320 ) ( * 168720 ) V1_2CUT_E
    NEW M3 ( 95280 166320 ) ( 98160 * ) V2_2CUT_W
    NEW M2 ( 94800 166320 ) ( 95280 * ) V2_2CUT_E
    NEW M2 ( 94800 162960 ) ( * 166320 )
    NEW M1 ( 92780 162960 0 ) ( 94800 * 0 ) V1_2CUT_W
    NEW M1 ( 92400 162480 ) ( * 162800 0 )
    NEW M2 ( 92400 158640 ) ( * 162480 ) V1_2CUT_N
    NEW M2 ( 92400 158640 ) ( 92880 * )
    NEW M2 ( 92880 156240 ) ( * 158640 )
    NEW M1 ( 92880 156240 ) ( 93599 * 0 )
    NEW M2 ( 93840 155280 ) ( * 156240 ) V1_2CUT_S
    NEW M3 ( 93330 155280 ) ( 93840 * ) V2_2CUT_S
    NEW TM1 ( 93330 144240 ) ( * 155280 ) TV1_2CUT_S
    NEW M3 ( 93330 144240 ) ( 93360 * ) V2_2CUT_W
    NEW M2 ( 92880 140880 ) ( * 144240 )
    NEW M2 ( 92880 144240 ) ( 93360 * )
    NEW M2 ( 92880 140880 ) ( 93360 * )
    NEW M2 ( 93360 140400 ) ( * 140880 )
    NEW M3 ( 93360 140400 ) ( * 140880 )
    NEW M3 ( 86640 140880 ) ( 93360 * )
    NEW M2 ( 86640 140880 ) ( * 142320 )
    NEW M2 ( 86640 142320 ) ( 87120 * ) V1_H
    NEW M1 ( 87120 142320 ) ( * 142800 0 )
    NEW M3 ( 120240 140400 ) ( 123600 * ) V2_2CUT_N
    NEW M2 ( 120240 140400 ) ( * 146640 )
    NEW M2 ( 120240 146640 ) ( 120720 * ) V1_2CUT_E
    NEW M1 ( 120720 146640 ) ( 121200 * )
    NEW M1 ( 121200 146160 0 ) ( * 146640 )
    NEW M2 ( 126000 138480 ) ( * 140400 ) V2_XR
    NEW M2 ( 126000 140400 ) ( * 141360 )
    NEW M3 ( 123600 140400 ) ( 126000 * )
    NEW M2 ( 123600 139440 ) ( * 140400 )
    NEW M2 ( 126000 126480 ) ( * 138480 )
    NEW M2 ( 126000 138480 ) ( 126480 * ) V2_2CUT_E
    NEW M3 ( 126480 138480 ) ( 133200 * ) V2_2CUT_W
    NEW M2 ( 133200 138480 ) ( 133680 * )
    NEW M2 ( 133680 136080 ) ( * 138480 )
    NEW M1 ( 126000 126480 ) ( 126480 * )
    NEW M1 ( 126480 126000 ) ( * 126480 )
    NEW M1 ( 126480 126000 ) ( 127440 * 0 )
    NEW M2 ( 130320 103440 ) ( * 109200 ) V1_2CUT_E
    NEW M2 ( 128400 103440 ) ( 130320 * )
    NEW M2 ( 128400 102480 ) ( * 103440 )
    NEW M1 ( 130320 109200 0 ) ( 131760 * 0 )
    NEW M3 ( 126000 116880 ) ( 130800 * ) V2_2CUT_W
    NEW M2 ( 130800 113040 ) ( * 116880 )
    NEW M2 ( 130800 112080 ) ( * 113040 ) V1_X
    NEW M2 ( 130320 112080 ) ( 130800 * )
    NEW M2 ( 130320 109200 ) ( * 112080 )
    NEW M2 ( 155760 126960 ) ( 156240 * )
    NEW M3 ( 149040 126960 ) ( 155760 * ) V2_2CUT_E
    NEW M3 ( 141360 126960 ) ( 149040 * )
    NEW M3 ( 138480 126960 ) ( 141360 * ) V2_2CUT_N
    NEW M3 ( 138480 126720 ) ( * 126960 )
    NEW M3 ( 134160 126720 ) ( 138480 * )
    NEW M3 ( 134160 126480 ) ( * 126720 )
    NEW M3 ( 126000 126480 ) ( 134160 * )
    NEW M2 ( 126000 116880 ) ( * 126480 ) V1_2CUT_E
    NEW M3 ( 124560 116880 ) ( 126000 * ) V2_2CUT_E
    NEW M3 ( 124560 116880 ) ( * 117360 )
    NEW M3 ( 112080 117360 ) ( 124560 * )
    NEW M3 ( 100080 116880 ) ( 112080 * )
    NEW M3 ( 112080 116880 ) ( * 117360 )
    NEW M2 ( 100080 116880 ) ( * 119280 ) V1_2CUT_W
    NEW M2 ( 158640 112560 ) ( 159120 * )
    NEW M2 ( 158640 112560 ) ( * 121200 )
    NEW M2 ( 157680 121200 ) ( 158640 * )
    NEW M2 ( 157680 121200 ) ( * 123600 )
    NEW M2 ( 156240 123600 ) ( 157680 * )
    NEW M2 ( 156240 123600 ) ( * 126000 ) V1_2CUT_N
    NEW M2 ( 156240 126000 ) ( * 126960 )
    NEW M3 ( 155760 102000 ) ( 158640 * ) V2_2CUT_W
    NEW M2 ( 158640 102000 ) ( * 107280 )
    NEW M2 ( 158640 107280 ) ( 159120 * )
    NEW M2 ( 159120 107280 ) ( * 109200 ) V1_2CUT_S
    NEW M2 ( 159120 109200 ) ( * 112560 )
    NEW M3 ( 151440 102000 ) ( 155760 * ) V2_2CUT_E
    NEW M2 ( 151440 102000 ) ( * 105840 ) V1_X
    NEW M2 ( 156240 99120 ) ( * 100080 )
    NEW M2 ( 155760 100080 ) ( 156240 * )
    NEW M2 ( 155760 100080 ) ( * 102000 )
    NEW M2 ( 155760 102000 ) ( * 102480 ) V1_2CUT_S
    NEW M2 ( 155280 93840 ) ( * 99120 ) V1_2CUT_S
    NEW M1 ( 155280 99120 ) ( 156240 * 0 ) V1_2CUT_N
    NEW M3 ( 148080 165360 ) ( 152400 * ) V2_2CUT_E
    NEW M2 ( 148080 165360 ) ( * 166320 ) V1_2CUT_E
    NEW M2 ( 152400 160080 ) ( * 162960 ) V1_2CUT_S
    NEW M3 ( 146160 160080 ) ( 152400 * ) V2_2CUT_W
    NEW M2 ( 146160 159600 ) ( * 160080 ) V2_2CUT_E
    NEW M3 ( 161520 166320 ) ( 162960 * ) V2_2CUT_E
    NEW M3 ( 162960 166320 ) ( 174000 * ) V2_2CUT_W
    NEW M3 ( 161520 166320 ) ( * 166800 )
    NEW M3 ( 156720 166800 ) ( 161520 * )
    NEW M3 ( 156720 165360 ) ( * 166800 )
    NEW M3 ( 152400 165360 ) ( 156720 * )
    NEW M2 ( 152400 162960 ) ( * 165360 )
    NEW M2 ( 173520 160560 ) ( 174000 * )
    NEW M2 ( 174000 160560 ) ( * 162960 ) V1_2CUT_S
    NEW M2 ( 174000 162960 ) ( * 166320 )
    NEW M2 ( 173040 154320 ) ( 173520 * )
    NEW M2 ( 173520 154320 ) ( * 159600 ) V1_2CUT_N
    NEW M2 ( 173520 159600 ) ( * 160560 )
    NEW M2 ( 173040 149520 ) ( * 154320 )
    NEW M2 ( 173040 135120 ) ( * 143280 )
    NEW M2 ( 173040 143280 ) ( * 149520 ) V1_2CUT_S
    NEW M2 ( 172560 143280 ) ( 173040 * )
    NEW M2 ( 172560 142800 ) ( * 143280 )
    NEW M2 ( 173040 135120 ) ( 173520 * )
    NEW M2 ( 173520 135120 ) ( * 136080 ) V1_2CUT_S
    NEW M2 ( 173040 132720 ) ( * 135120 )
    NEW M2 ( 173040 120240 ) ( 173520 * )
    NEW M2 ( 173040 120240 ) ( * 126000 ) V1_2CUT_N
    NEW M2 ( 173040 126000 ) ( * 132720 ) V1_2CUT_N
    NEW M2 ( 173040 109200 ) ( * 115920 )
    NEW M2 ( 173040 115920 ) ( 173520 * )
    NEW M2 ( 173520 115920 ) ( * 119280 ) V1_2CUT_N
    NEW M2 ( 173520 119280 ) ( * 120240 )
    NEW M3 ( 170160 109200 ) ( 173040 * ) V2_2CUT_N
    NEW M3 ( 173040 109200 ) ( 174000 * ) V2_2CUT_W
    NEW M2 ( 168720 101040 ) ( 170160 * )
    NEW M2 ( 170160 101040 ) ( * 102480 ) V1_2CUT_S
    NEW M2 ( 170160 102480 ) ( * 109200 ) V2_2CUT_S
    NEW M3 ( 155280 93840 ) ( 168240 * ) V2_2CUT_E
    NEW M2 ( 168240 93840 ) ( 168720 * )
    NEW M2 ( 168720 93840 ) ( * 96240 )
    NEW M2 ( 168720 96240 ) ( * 101040 )
    NEW M2 ( 168600 96240 ) ( 168720 * )
    NEW M2 ( 168600 95855 ) ( * 96240 )
    NEW M2 ( 155280 86640 ) ( * 91440 )
    NEW M2 ( 154800 91440 ) ( 155280 * )
    NEW M2 ( 155280 91440 ) ( * 93840 ) V2_2CUT_E
    NEW M2 ( 154800 91440 ) ( * 92400 ) V1_2CUT_N
    NEW M2 ( 156240 78000 ) ( * 79440 )
    NEW M2 ( 156240 79440 ) ( 156720 * )
    NEW M2 ( 156720 79440 ) ( * 84240 )
    NEW M2 ( 156240 84240 ) ( 156720 * )
    NEW M2 ( 156240 84240 ) ( * 86640 ) V2_XR
    NEW M3 ( 155280 86640 ) ( 156240 * )
    NEW M2 ( 155280 85680 ) ( * 86640 ) V2_XR
    NEW M2 ( 160560 78000 ) ( * 78960 ) V1_2CUT_N
    NEW M3 ( 146640 78000 ) ( 156240 * ) V2_2CUT_E
    NEW M3 ( 156240 78000 ) ( 160560 * ) V2_2CUT_W
    NEW M2 ( 160560 74160 ) ( * 78000 )
    NEW M3 ( 160560 74160 ) ( 174000 * ) V2_2CUT_W
    NEW M2 ( 174000 72240 ) ( * 74160 )
    NEW M2 ( 146160 78000 ) ( 146640 * ) V2_2CUT_W
    NEW M2 ( 146160 78000 ) ( * 78960 ) V1_2CUT_N
    NEW M1 ( 147600 68880 0 ) ( 149520 * ) V1_2CUT_N
    NEW M2 ( 149520 68880 ) ( * 69360 )
    NEW M2 ( 149520 69360 ) ( 150000 * )
    NEW M2 ( 150000 69360 ) ( * 72240 ) V1_2CUT_N
    NEW M2 ( 147600 64080 ) ( * 68880 ) V1_2CUT_S
    NEW M3 ( 142800 64080 ) ( 147600 * ) V2_2CUT_W
    NEW M2 ( 142800 63120 ) ( * 64080 ) V2_2CUT_S
    NEW M2 ( 141840 63120 ) ( 142800 * )
    NEW M2 ( 141840 59280 ) ( * 63120 )
    NEW M1 ( 140400 59280 ) ( 141840 * ) V1_X
    NEW M1 ( 140400 58800 0 ) ( * 59280 )
    NEW M3 ( 139920 78000 ) ( 146640 * )
    NEW M2 ( 146640 78000 ) ( 147120 * )
    NEW M2 ( 147120 70800 ) ( * 78000 )
    NEW M2 ( 147120 70800 ) ( 147600 * )
    NEW M2 ( 147600 68880 ) ( * 70800 )
    NEW M3 ( 139440 92400 ) ( 144720 * ) V2_2CUT_W
    NEW M2 ( 139440 92400 ) ( * 98160 )
    NEW M2 ( 139440 98160 ) ( 140400 * )
    NEW M2 ( 140400 98160 ) ( * 99120 ) V1_2CUT_E
    NEW M2 ( 139920 78000 ) ( * 81840 )
    NEW M2 ( 139440 81840 ) ( 139920 * )
    NEW M2 ( 139440 81840 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 139440 82320 ) ( * 92400 ) V2_2CUT_N
    NEW M2 ( 122640 72240 ) ( * 74160 ) V2_XR
    NEW M3 ( 122640 74160 ) ( 127920 * ) V2_2CUT_N
    NEW M2 ( 127920 74160 ) ( * 78960 ) V1_2CUT_N
    NEW M1 ( 127920 78960 0 ) ( 129840 * 0 ) V1_2CUT_N
    NEW M2 ( 129840 78000 ) ( * 78960 )
    NEW M3 ( 129840 78000 ) ( 133680 * ) V2_XR
    NEW M3 ( 133680 78000 ) ( 139920 * ) V2_2CUT_W
    NEW M2 ( 133680 75120 ) ( * 78000 )
    NEW M3 ( 132720 75120 ) ( 133680 * ) V2_XR
    NEW M1 ( 132720 75120 ) ( * 75600 0 )
    NEW M3 ( 121200 72240 ) ( 122640 * ) V2_2CUT_N
    NEW M2 ( 113040 71760 ) ( 113520 * ) V2_2CUT_E
    NEW M3 ( 113520 71760 ) ( 114480 * )
    NEW M3 ( 114480 71760 ) ( * 72240 )
    NEW M3 ( 114480 72240 ) ( 120240 * ) V2_XR
    NEW M3 ( 120240 72240 ) ( 121200 * ) V2_XR
    NEW M2 ( 120240 68880 ) ( * 72240 )
    NEW M2 ( 112560 61680 ) ( * 69840 )
    NEW M2 ( 112560 69840 ) ( 113040 * )
    NEW M2 ( 113040 69840 ) ( * 71760 )
    NEW M2 ( 113040 71760 ) ( * 87120 ) V2_XR
    NEW M3 ( 113040 87120 ) ( 116400 * ) V2_2CUT_S
    NEW M2 ( 116400 86160 ) ( * 87120 )
    NEW M1 ( 116400 85680 0 ) ( * 86160 ) V1_2CUT_S
    NEW M1 ( 112080 52560 0 ) ( 112560 * ) V1_2CUT_W
    NEW M2 ( 160560 51120 ) ( 161040 * )
    NEW M2 ( 160560 51120 ) ( * 52080 ) V1_2CUT_W
    NEW M1 ( 159600 31920 0 ) ( 161040 * 0 ) V1_2CUT_N
    NEW M3 ( 148080 49200 ) ( * 49680 )
    NEW M3 ( 148080 49680 ) ( 156720 * )
    NEW M3 ( 156720 49680 ) ( * 50160 )
    NEW M3 ( 156720 50160 ) ( 157680 * )
    NEW M3 ( 157680 49680 ) ( * 50160 )
    NEW M3 ( 157680 49680 ) ( 160560 * ) V2_2CUT_W
    NEW M2 ( 160560 49680 ) ( 161040 * )
    NEW M2 ( 161040 49680 ) ( * 51120 )
    NEW M2 ( 161040 48720 ) ( * 49680 )
    NEW M2 ( 161040 42960 ) ( * 48720 ) V1_2CUT_S
    NEW M2 ( 160560 42960 ) ( 161040 * )
    NEW M2 ( 160560 40080 ) ( * 42960 )
    NEW M3 ( 160560 39600 ) ( * 40080 ) V2_2CUT_N
    NEW M3 ( 160560 39600 ) ( 161520 * )
    NEW M3 ( 161520 38160 ) ( * 39600 )
    NEW M3 ( 160560 38160 ) ( 161520 * )
    NEW M2 ( 160560 32400 ) ( * 38160 ) V2_XR
    NEW M2 ( 160560 32400 ) ( 161040 * )
    NEW M2 ( 161040 25200 ) ( * 31920 )
    NEW M2 ( 161040 31920 ) ( * 32400 )
    NEW M3 ( 161040 25200 ) ( 162480 * )
    NEW M3 ( 162480 24720 ) ( * 25200 )
    NEW M3 ( 162480 24720 ) ( 171600 * )
    NEW M3 ( 171600 24720 ) ( * 25200 )
    NEW M3 ( 171600 25200 ) ( 173040 * ) V2_2CUT_W
    NEW M3 ( 127920 48720 ) ( * 49200 )
    NEW M3 ( 127920 49200 ) ( 128880 * )
    NEW M3 ( 128880 48720 ) ( * 49200 )
    NEW M3 ( 128880 48720 ) ( 138480 * )
    NEW M3 ( 138480 48720 ) ( * 49200 )
    NEW M3 ( 138480 49200 ) ( 140400 * ) V2_XR
    NEW M3 ( 140400 49200 ) ( 148080 * )
    NEW M2 ( 140400 47280 ) ( * 49200 )
    NEW M2 ( 140400 47280 ) ( 140880 * )
    NEW M2 ( 140880 45360 ) ( * 47280 )
    NEW M3 ( 126960 11760 ) ( 137040 * ) V2_2CUT_W
    NEW M2 ( 126960 11760 ) ( * 35280 ) V1_2CUT_E
    NEW M3 ( 122640 11760 ) ( 126960 * ) V2_2CUT_N
    NEW M1 ( 126960 35280 0 ) ( 128400 * 0 )
    NEW M2 ( 113040 53040 ) ( * 55440 ) V1_2CUT_S
    NEW M2 ( 112560 53040 ) ( 113040 * )
    NEW M2 ( 112560 49200 ) ( * 52560 )
    NEW M2 ( 112560 52560 ) ( * 53040 )
    NEW M3 ( 112560 49200 ) ( 124080 * )
    NEW M3 ( 124080 48720 ) ( * 49200 )
    NEW M3 ( 124080 48720 ) ( 126480 * ) V2_2CUT_E
    NEW M3 ( 126480 48720 ) ( 127920 * )
    NEW M2 ( 126480 37680 ) ( * 48720 )
    NEW M2 ( 126480 37680 ) ( 126960 * )
    NEW M2 ( 126960 35280 ) ( * 37680 )
    NEW M3 ( 111600 61680 ) ( * 62640 )
    NEW M2 ( 111600 61680 ) ( 112080 * )
    NEW M2 ( 112080 60240 ) ( * 61680 )
    NEW M2 ( 112080 61680 ) ( 112560 * )
    NEW M2 ( 112080 60240 ) ( 113520 * )
    NEW M2 ( 113520 58800 ) ( * 60240 )
    NEW M2 ( 113520 56400 ) ( * 58800 ) V1_2CUT_N
    NEW M2 ( 113040 56400 ) ( 113520 * )
    NEW M2 ( 113040 55440 ) ( * 56400 )
    NEW M2 ( 99120 62640 ) ( 99600 * ) V2_2CUT_E
    NEW M3 ( 99600 62640 ) ( 102960 * )
    NEW M3 ( 102960 62640 ) ( 111600 * )
    NEW M3 ( 102960 62160 ) ( * 62640 )
    NEW M3 ( 80880 65040 ) ( 87600 * )
    NEW M3 ( 87600 64800 ) ( * 65040 )
    NEW M3 ( 87600 64800 ) ( 93840 * )
    NEW M3 ( 93840 64800 ) ( * 65040 )
    NEW M3 ( 93840 65040 ) ( 99120 * ) V2_2CUT_W
    NEW M2 ( 99120 62640 ) ( * 65040 )
    NEW M2 ( 99120 58800 ) ( * 62640 )
    NEW M2 ( 99120 55440 ) ( * 58800 ) V1_2CUT_N
    NEW M2 ( 98640 55440 ) ( 99120 * )
    NEW M3 ( 80880 77040 ) ( 85200 * ) V2_2CUT_W
    NEW M2 ( 85200 77040 ) ( * 78960 ) V1_2CUT_E
    NEW M2 ( 80880 72240 ) ( * 77040 ) V2_2CUT_E
    NEW M3 ( 74640 65040 ) ( 80880 * ) V2_2CUT_N
    NEW M2 ( 80880 65040 ) ( * 65520 ) V1_2CUT_N
    NEW M2 ( 80880 65520 ) ( * 72240 ) V1_2CUT_N
    NEW M2 ( 74160 56880 ) ( * 58800 )
    NEW M2 ( 74160 58800 ) ( 74640 * ) V1_2CUT_N
    NEW M2 ( 74640 58800 ) ( * 65040 ) V2_2CUT_E
    NEW M2 ( 48240 59280 ) ( * 62160 ) V1_2CUT_S
    NEW M1 ( 42480 68880 ) ( 43920 * 0 )
    NEW M2 ( 51600 124080 ) ( 51840 * )
    NEW M2 ( 51840 124080 ) ( * 131280 )
    NEW M2 ( 51600 131280 ) ( 51840 * )
    NEW M2 ( 51600 131280 ) ( * 132720 ) V1_2CUT_W
    NEW M2 ( 42480 117360 ) ( 42960 * ) V2_2CUT_W
    NEW M3 ( 42960 117360 ) ( 52080 * ) V2_2CUT_W
    NEW M2 ( 52080 117360 ) ( * 120720 )
    NEW M2 ( 51600 120720 ) ( 52080 * )
    NEW M2 ( 51600 120720 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 51600 122640 ) ( * 124080 )
    NEW M3 ( 38640 118800 ) ( 42000 * ) V2_2CUT_W
    NEW M2 ( 42000 118800 ) ( 42480 * )
    NEW M2 ( 42480 117360 ) ( * 118800 )
    NEW M2 ( 42480 115920 ) ( * 117360 )
    NEW M1 ( 40560 159600 ) ( 41520 * 0 )
    NEW M3 ( 37680 162480 ) ( 40560 * ) V2_2CUT_W
    NEW M2 ( 40560 159600 ) ( * 162480 )
    NEW M2 ( 40560 158640 ) ( * 159600 ) V1_2CUT_N
    NEW M3 ( 39600 157200 ) ( * 158640 )
    NEW M3 ( 39600 158640 ) ( 40560 * ) V2_2CUT_W
    NEW M3 ( 39600 157200 ) ( 40080 * ) V2_XR
    NEW M2 ( 40080 155760 ) ( * 157200 )
    NEW M3 ( 40080 155760 ) ( 42000 * ) V2_2CUT_W
    NEW M1 ( 42000 155760 ) ( 42960 * )
    NEW M1 ( 42960 155760 ) ( * 156240 0 )
    NEW M3 ( 30960 162480 ) ( 37680 * ) V2_2CUT_E
    NEW M2 ( 37680 162480 ) ( * 162960 ) V1_2CUT_S
    NEW M1 ( 29520 152880 0 ) ( 30960 * ) V1_2CUT_N
    NEW M2 ( 24720 139440 ) ( * 146160 ) V1_2CUT_N
    NEW M2 ( 33840 137040 ) ( * 139440 ) V1_2CUT_N
    NEW M2 ( 33360 137040 ) ( 33840 * )
    NEW M2 ( 33360 136080 ) ( * 137040 )
    NEW M2 ( 25200 116880 ) ( * 120720 ) V2_2CUT_E
    NEW M2 ( 24720 116880 ) ( 25200 * )
    NEW M2 ( 24720 115920 ) ( * 116880 )
    NEW M2 ( 24720 114000 ) ( * 115920 ) V1_2CUT_S
    NEW M2 ( 24240 110160 ) ( * 114000 )
    NEW M2 ( 24240 114000 ) ( 24720 * )
    NEW M2 ( 24240 110160 ) ( 24720 * )
    NEW M2 ( 24720 109200 ) ( * 110160 )
    NEW M2 ( 24720 106800 ) ( * 109200 ) V1_2CUT_S
    NEW M2 ( 24240 106800 ) ( 24720 * )
    NEW M2 ( 24240 103440 ) ( * 106800 )
    NEW M2 ( 23760 101040 ) ( * 103440 )
    NEW M2 ( 23760 103440 ) ( 24240 * )
    NEW M2 ( 23760 101040 ) ( 24240 * )
    NEW M2 ( 24240 97680 ) ( * 99120 ) V1_2CUT_N
    NEW M2 ( 24240 99120 ) ( * 101040 )
    NEW M2 ( 24240 97680 ) ( 24720 * )
    NEW M2 ( 24720 92400 ) ( * 97680 )
    NEW M2 ( 98640 98160 ) ( * 102480 ) V1_2CUT_S
    NEW M2 ( 98640 98160 ) ( 99120 * ) V2_2CUT_N
    NEW M3 ( 99120 98160 ) ( 112080 * ) V2_2CUT_W
    NEW M2 ( 112080 95760 ) ( * 98160 )
    NEW M3 ( 92400 105840 ) ( 94800 * ) V2_XR
    NEW M2 ( 94320 103920 ) ( 94800 * )
    NEW M2 ( 94800 103920 ) ( * 105840 )
    NEW M3 ( 94320 103920 ) ( 96240 * )
    NEW M3 ( 96240 103440 ) ( * 103920 )
    NEW M3 ( 96240 103440 ) ( 97680 * ) V2_2CUT_S
    NEW M2 ( 97680 102480 ) ( * 103440 )
    NEW M1 ( 97680 102480 ) ( 98640 * 0 )
    NEW M3 ( 83280 116400 ) ( 90960 * ) V2_2CUT_S
    NEW M2 ( 90960 112560 ) ( * 116400 )
    NEW M1 ( 91320 112560 0 ) ( 91920 * )
    NEW M1 ( 91920 111600 ) ( * 112560 )
    NEW M2 ( 91920 111600 ) ( 92880 * )
    NEW M2 ( 92880 110160 ) ( * 111600 )
    NEW M2 ( 92400 110160 ) ( 92880 * )
    NEW M2 ( 92400 105840 ) ( * 110160 )
    NEW M3 ( 90960 105840 ) ( 92400 * ) V2_2CUT_W
    NEW M2 ( 76560 114960 ) ( 77040 * )
    NEW M2 ( 77040 114960 ) ( * 116400 ) V2_2CUT_N
    NEW M3 ( 77040 116400 ) ( 83280 * ) V2_2CUT_N
    NEW M2 ( 83280 116400 ) ( * 119223 ) V1_X
    NEW M1 ( 83640 119280 0 ) ( 84240 * ) V1_2CUT_N
    NEW M2 ( 84240 119280 ) ( * 122640 ) V1_2CUT_S
    NEW M3 ( 76080 102480 ) ( * 102960 ) V2_2CUT_S
    NEW M2 ( 76080 102960 ) ( * 103440 )
    NEW M2 ( 76080 103440 ) ( 76560 * )
    NEW M2 ( 76560 103440 ) ( * 105783 ) V1_2CUT_N
    NEW M2 ( 76560 105783 ) ( * 114960 )
    NEW M2 ( 88560 86640 ) ( * 93840 )
    NEW M2 ( 88080 93840 ) ( 88560 * )
    NEW M2 ( 88080 93840 ) ( * 95760 ) V1_2CUT_S
    NEW M3 ( 79920 86640 ) ( * 87120 )
    NEW M3 ( 79920 87120 ) ( 87120 * )
    NEW M3 ( 87120 86640 ) ( * 87120 )
    NEW M3 ( 87120 86640 ) ( 88560 * ) V2_2CUT_N
    NEW M2 ( 88560 82320 ) ( * 86640 )
    NEW M3 ( 74160 86640 ) ( 78480 * ) V2_2CUT_E
    NEW M3 ( 78480 86640 ) ( 79920 * )
    NEW M2 ( 78480 85680 ) ( * 86640 )
    NEW M3 ( 66960 102960 ) ( 68400 * )
    NEW M3 ( 68400 102480 ) ( * 102960 )
    NEW M3 ( 68400 102480 ) ( 73680 * ) V2_2CUT_N
    NEW M3 ( 73680 102480 ) ( 76080 * )
    NEW M2 ( 73680 94800 ) ( * 102480 )
    NEW M2 ( 73680 94800 ) ( 74160 * )
    NEW M2 ( 74160 86640 ) ( * 94800 )
    NEW M2 ( 74160 82320 ) ( * 86640 ) V2_2CUT_E
    NEW M3 ( 63600 102480 ) ( * 102960 )
    NEW M3 ( 63600 102960 ) ( 66960 * ) V2_2CUT_W
    NEW M2 ( 66960 102960 ) ( 67440 * )
    NEW M2 ( 67440 102960 ) ( * 110640 )
    NEW M2 ( 67440 110640 ) ( 67920 * ) V2_2CUT_W
    NEW M3 ( 64560 110640 ) ( 67920 * )
    NEW M3 ( 64560 110640 ) ( * 111120 ) V2_2CUT_S
    NEW M2 ( 64560 111120 ) ( * 112560 ) V1_2CUT_S
    NEW M1 ( 63120 112560 0 ) ( 64560 * )
    NEW M1 ( 61680 102480 0 ) ( 63600 * 0 ) V1_2CUT_S
    NEW M2 ( 63120 92400 ) ( * 95760 )
    NEW M2 ( 63120 95760 ) ( 63600 * )
    NEW M2 ( 63600 95760 ) ( * 102480 ) V2_2CUT_N
    NEW M3 ( 56880 90000 ) ( * 90480 )
    NEW M3 ( 56880 90480 ) ( 60720 * ) V2_2CUT_S
    NEW M2 ( 60720 90480 ) ( * 92400 ) V2_2CUT_S
    NEW M3 ( 60720 92400 ) ( 63120 * ) V2_2CUT_N
    NEW M1 ( 63120 92400 ) ( 64560 * 0 )
    NEW M3 ( 39120 91440 ) ( 46320 * )
    NEW M3 ( 46320 90000 ) ( * 91440 )
    NEW M3 ( 46320 90000 ) ( 53520 * ) V2_2CUT_E
    NEW M3 ( 53520 90000 ) ( 56880 * )
    NEW M2 ( 53520 89040 ) ( * 90000 )
    NEW M2 ( 39120 91440 ) ( * 92400 ) V1_2CUT_N
    NEW M2 ( 37200 88560 ) ( 39120 * )
    NEW M2 ( 39120 88560 ) ( * 89040 ) V1_2CUT_S
    NEW M2 ( 39120 89040 ) ( * 91440 ) V2_2CUT_N
    NEW M2 ( 23280 67920 ) ( * 68400 ) V1_2CUT_W
    NEW M2 ( 13200 19920 ) ( * 25680 ) V1_2CUT_E
    NEW M2 ( 13200 19920 ) ( 13680 * )
    NEW M2 ( 13680 14640 ) ( * 19920 )
    NEW M2 ( 12720 27600 ) ( * 28080 ) V1_2CUT_W
    NEW M2 ( 12720 27600 ) ( 13200 * )
    NEW M2 ( 13200 25680 ) ( * 27600 )
    NEW M2 ( 12240 29520 ) ( * 39120 ) V1_2CUT_E
    NEW M2 ( 12240 29520 ) ( 12720 * )
    NEW M2 ( 12720 28080 ) ( * 29520 )
    NEW M1 ( 11760 28080 0 ) ( 12720 * )
    NEW M2 ( 11760 41040 ) ( * 45840 ) V1_2CUT_E
    NEW M2 ( 11760 41040 ) ( 12240 * )
    NEW M2 ( 12240 39120 ) ( * 41040 )
    NEW M2 ( 11760 45840 ) ( * 52560 ) V1_2CUT_E
    NEW M2 ( 22800 58800 ) ( * 61680 ) V1_2CUT_W
    NEW M3 ( 19440 58800 ) ( 22800 * ) V2_2CUT_W
    NEW M3 ( 13200 58320 ) ( 19440 * )
    NEW M3 ( 19440 58320 ) ( * 58800 )
    NEW M3 ( 13200 58320 ) ( * 58800 )
    NEW M3 ( 11760 58800 ) ( 13200 * )
    NEW M2 ( 11760 52560 ) ( * 58800 ) V2_2CUT_E
    NEW M2 ( 42000 67920 ) ( 42480 * )
    NEW M3 ( 23280 67920 ) ( 42000 * ) V2_2CUT_E
    NEW M2 ( 23280 64080 ) ( * 67920 ) V2_2CUT_E
    NEW M2 ( 22800 64080 ) ( 23280 * )
    NEW M2 ( 22800 61680 ) ( * 64080 )
    NEW M1 ( 68880 55440 ) ( 69840 * 0 )
    NEW M2 ( 66480 39120 ) ( * 42000 ) V1_2CUT_W
    NEW M3 ( 66480 39120 ) ( 67920 * )
    NEW M3 ( 67920 38640 ) ( * 39120 )
    NEW M3 ( 67920 38640 ) ( 80880 * ) V2_2CUT_N
    NEW M3 ( 13214 177780 0 ) ( 25200 * )
    NEW M3 ( 25200 176880 ) ( * 177780 )
    NEW M3 ( 25200 176880 ) ( 30960 * ) V2_2CUT_W
    NEW M2 ( 30960 162960 ) ( * 176880 )
    NEW M2 ( 30960 152880 ) ( * 162480 ) V2_2CUT_E
    NEW M2 ( 30960 162480 ) ( * 162960 ) V1_2CUT_S
    NEW M1 ( 30960 152880 ) ( 32880 * 0 ) V1_2CUT_N
    NEW M2 ( 32880 149040 ) ( * 152880 )
    NEW M2 ( 32880 149040 ) ( 33840 * )
    NEW M2 ( 33840 139440 ) ( * 149040 )
    NEW M3 ( 24720 139440 ) ( 33840 * ) V2_2CUT_W
    NEW M2 ( 24720 135600 ) ( * 139440 ) V2_2CUT_N
    NEW M2 ( 24720 135600 ) ( 25200 * )
    NEW M2 ( 25200 132720 ) ( * 135600 )
    NEW M2 ( 25200 132240 ) ( * 132720 ) V1_2CUT_N
    NEW M2 ( 24240 125520 ) ( * 132240 )
    NEW M2 ( 24240 132240 ) ( 25200 * )
    NEW M2 ( 24240 125520 ) ( 25200 * )
    NEW M2 ( 25200 120720 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 25200 122640 ) ( * 125520 )
    NEW M3 ( 25200 120720 ) ( 35280 * ) V2_2CUT_E
    NEW M2 ( 35280 120720 ) ( 35760 * )
    NEW M2 ( 35760 120720 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 35760 118800 ) ( * 119280 ) V1_2CUT_N
    NEW M2 ( 35760 119280 ) ( * 120720 )
    NEW M2 ( 35760 118800 ) ( 36240 * ) V2_2CUT_E
    NEW M3 ( 36240 118800 ) ( 38640 * ) V2_2CUT_W
    NEW M2 ( 38640 118800 ) ( 39120 * )
    NEW M2 ( 39120 114480 ) ( * 118800 )
    NEW M2 ( 38640 114480 ) ( 39120 * )
    NEW M2 ( 38640 111120 ) ( * 114480 )
    NEW M2 ( 38160 111120 ) ( 38640 * )
    NEW M2 ( 38160 109200 ) ( * 111120 )
    NEW M2 ( 38160 106800 ) ( * 109200 ) V1_2CUT_S
    NEW M2 ( 37680 106800 ) ( 38160 * )
    NEW M2 ( 37680 105840 ) ( * 106800 )
    NEW M2 ( 37680 105360 ) ( * 105840 ) V1_2CUT_N
    NEW M2 ( 36720 93840 ) ( * 105360 )
    NEW M2 ( 36720 105360 ) ( 37680 * )
    NEW M2 ( 36720 93840 ) ( 37200 * )
    NEW M2 ( 37200 88560 ) ( * 93840 )
    NEW M2 ( 37200 80880 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 37200 82320 ) ( * 88560 )
    NEW M2 ( 37200 80880 ) ( 38640 * )
    NEW M2 ( 38640 75600 ) ( * 80880 )
    NEW M1 ( 38640 75600 ) ( 39600 * 0 ) V1_2CUT_S
    NEW M2 ( 39600 72240 ) ( * 75600 )
    NEW M2 ( 39600 72240 ) ( 42480 * )
    NEW M2 ( 42480 68880 ) ( * 72240 )
    NEW M2 ( 42480 59760 ) ( * 67920 )
    NEW M2 ( 42480 67920 ) ( * 68880 ) V1_2CUT_S
    NEW M2 ( 42480 59760 ) ( 42960 * )
    NEW M2 ( 42960 58800 ) ( * 59760 )
    NEW M1 ( 42960 58800 ) ( 45360 * 0 ) V1_2CUT_N
    NEW M3 ( 45360 58800 ) ( * 59280 )
    NEW M3 ( 45360 59280 ) ( 48240 * ) V2_2CUT_W
    NEW M3 ( 48240 59280 ) ( 54000 * )
    NEW M3 ( 54000 58800 ) ( * 59280 )
    NEW M3 ( 54000 58800 ) ( 59280 * )
    NEW M3 ( 59280 58800 ) ( * 59280 )
    NEW M3 ( 59280 59280 ) ( 64560 * )
    NEW M3 ( 64560 56880 ) ( * 59280 )
    NEW M3 ( 64560 56880 ) ( 68880 * ) V2_2CUT_E
    NEW M3 ( 68880 56880 ) ( 74160 * ) V2_XR
    NEW M2 ( 68880 55440 ) ( * 56880 )
    NEW M2 ( 68880 52080 ) ( * 55440 ) V1_2CUT_E
    NEW M2 ( 68880 49200 ) ( * 52080 ) V1_2CUT_N
    NEW M3 ( 66480 49200 ) ( 68880 * ) V2_2CUT_W
    NEW M2 ( 66480 42000 ) ( * 49200 ) V2_2CUT_E
    NEW M1 ( 65040 42000 ) ( 66480 * 0 )
    NEW M2 ( 65040 31920 ) ( * 42000 ) V1_2CUT_S
    NEW M2 ( 65040 15600 ) ( * 31920 ) V1_2CUT_N
    NEW M3 ( 63600 15600 ) ( 65040 * ) V2_2CUT_N
    NEW M3 ( 63600 15600 ) ( * 16080 )
    NEW M3 ( 59760 16080 ) ( 63600 * )
    NEW M3 ( 59760 15600 ) ( * 16080 )
    NEW M3 ( 57840 15600 ) ( 59760 * )
    NEW M2 ( 57840 11760 ) ( * 15600 ) V2_2CUT_E
    NEW M2 ( 90000 11760 ) V1_2CUT_N
    NEW M2 ( 71280 15120 ) V1_2CUT_E
    NEW M2 ( 125040 162960 ) V1_2CUT_W
    NEW M2 ( 110640 162960 ) V1_2CUT_W
    NEW M3 ( 70800 145200 ) V2_XR
    NEW M2 ( 72720 142800 ) V1_2CUT_S
    NEW M2 ( 66960 149040 ) V1_2CUT_E
    NEW M3 ( 92400 162480 ) V2_2CUT_N
    NEW M2 ( 111120 136080 ) V1_2CUT_S
    NEW M2 ( 96720 132720 ) V1_2CUT_N
    NEW M2 ( 95760 136080 ) V1_2CUT_S
    NEW M2 ( 93360 139440 ) V1_2CUT_N
    NEW M2 ( 98160 166320 ) V1_2CUT_N
    NEW M2 ( 92880 156240 ) V1_2CUT_N
    NEW TM1 ( 93330 144240 ) TV1_X
    NEW M3 ( 86640 140880 ) V2_XR
    NEW M3 ( 120240 140400 ) V2_2CUT_N
    NEW M2 ( 123600 139440 ) V1_2CUT_N
    NEW M2 ( 133680 136080 ) V1_2CUT_S
    NEW M2 ( 128400 102480 ) V1_2CUT_S
    NEW M3 ( 126000 126480 ) V2_2CUT_E
    NEW M3 ( 100080 116880 ) V2_2CUT_E
    NEW M3 ( 151440 102000 ) V2_XR
    NEW M2 ( 162960 166320 ) V1_2CUT_E
    NEW M3 ( 148080 165360 ) V2_2CUT_E
    NEW M2 ( 146160 159600 ) V1_2CUT_N
    NEW M2 ( 172560 142800 ) V1_2CUT_S
    NEW M2 ( 174000 109200 ) V1_2CUT_E
    NEW M2 ( 168600 95855 ) V1_2CUT_S
    NEW M2 ( 155280 85680 ) V1_2CUT_N
    NEW M3 ( 160560 74160 ) V2_2CUT_E
    NEW M2 ( 174000 72240 ) V1_2CUT_N
    NEW M2 ( 144720 92400 ) V1_2CUT_E
    NEW M3 ( 129840 78000 ) V2_2CUT_E
    NEW M3 ( 132720 75120 ) V2_XR
    NEW M2 ( 132720 75120 ) V1_2CUT_N
    NEW M2 ( 121200 72240 ) V1_2CUT_N
    NEW M2 ( 120240 68880 ) V1_2CUT_S
    NEW M3 ( 161040 25200 ) V2_2CUT_E
    NEW M2 ( 173040 25200 ) V1_2CUT_E
    NEW M2 ( 140880 45360 ) V1_2CUT_N
    NEW M2 ( 137040 11760 ) V1_2CUT_W
    NEW M3 ( 122640 11760 ) V2_2CUT_E
    NEW M2 ( 122640 11760 ) V1_2CUT_W
    NEW M3 ( 112560 49200 ) V2_2CUT_E
    NEW M3 ( 111600 61680 ) V2_2CUT_N
    NEW M2 ( 111600 61680 ) V1_2CUT_E
    NEW M3 ( 102960 62160 ) V2_2CUT_N
    NEW M2 ( 102960 62160 ) V1_2CUT_S
    NEW M2 ( 98640 55440 ) V1_2CUT_W
    NEW M2 ( 42480 115920 ) V1_2CUT_S
    NEW M3 ( 40080 155760 ) V2_XR
    NEW M2 ( 42000 155760 ) V1_2CUT_N
    NEW M2 ( 33360 136080 ) V1_2CUT_S
    NEW M2 ( 24720 92400 ) V1_2CUT_N
    NEW M2 ( 112080 95760 ) V1_2CUT_S
    NEW M3 ( 94320 103920 ) V2_2CUT_E
    NEW M2 ( 97680 102480 ) V1_2CUT_N
    NEW M2 ( 90960 112560 ) V1_2CUT_N
    NEW M2 ( 91920 111600 ) V1_2CUT_N
    NEW M3 ( 90960 105840 ) V2_2CUT_E
    NEW M2 ( 90960 105840 ) V1_2CUT_N
    NEW M2 ( 88560 82320 ) V1_2CUT_E
    NEW M2 ( 78480 85680 ) V1_2CUT_N
    NEW M2 ( 74160 82320 ) V1_2CUT_E
    NEW M2 ( 63120 92400 ) V1_2CUT_N
    NEW M2 ( 53520 89040 ) V1_2CUT_S
    NEW M2 ( 13680 14640 ) V1_2CUT_E
    NEW M3 ( 66480 39120 ) V2_2CUT_E
    NEW M2 ( 80880 38640 ) V1_2CUT_N
    NEW M2 ( 38640 75600 ) V1_2CUT_N
    NEW M2 ( 42960 58800 ) V1_2CUT_N
    NEW M3 ( 45360 58800 ) V2_2CUT_N
    NEW M2 ( 57840 11760 ) V1_2CUT_N
 ;
- rstn_i
  ( PIN rstn_i ) ( rstn_sync_reg RDN ) ( rstn_temp_reg RDN )
  + ROUTED M3 ( 62640 13680 ) ( 66480 * ) V2_2CUT_W
    NEW M2 ( 66480 13680 ) ( * 15120 ) V1_2CUT_E
    NEW M3 ( 13214 240 0 ) ( 25680 * ) V2_2CUT_W
    NEW M2 ( 25680 240 ) ( * 720 ) V1_2CUT_E
    NEW M1 ( 25680 720 ) ( 40560 * ) V1_2CUT_W
    NEW M2 ( 40560 240 ) ( * 720 )
    NEW M3 ( 40560 240 ) ( 52080 * )
    NEW M3 ( 52080 240 ) ( * 1200 )
    NEW M3 ( 52080 1200 ) ( 54000 * )
    NEW M3 ( 54000 960 ) ( * 1200 )
    NEW M3 ( 54000 960 ) ( 61680 * )
    NEW M3 ( 61680 720 ) ( * 960 )
    NEW M3 ( 61680 720 ) ( 62640 * ) V2_2CUT_W
    NEW M2 ( 62640 720 ) ( * 11760 ) V1_2CUT_W
    NEW M2 ( 62640 11760 ) ( * 13680 ) V2_2CUT_E
    NEW M3 ( 40560 240 ) V2_2CUT_E
 ;
- mosi
  ( PIN mosi ) ( mosi_inout_port/portline_tri Z )
  ( mosi_inout_port/inline_tri I )
  + ROUTED M2 ( 58800 47760 ) ( * 48240 ) V1_X
    NEW M1 ( 58800 48240 ) ( * 48960 0 )
    NEW M1 ( 62160 47546 ) ( 62615 * 0 )
    NEW M2 ( 61680 47546 ) ( 62160 * ) V1_2CUT_E
    NEW M2 ( 61680 47546 ) ( * 47760 )
    NEW M2 ( 58800 47760 ) ( 61680 * )
    NEW M2 ( 58800 36720 ) ( * 47760 )
    NEW M3 ( 58800 36240 ) ( * 36720 ) V2_2CUT_S
    NEW M3 ( 36240 36240 ) ( 58800 * )
    NEW M2 ( 36240 240 ) ( * 36240 ) V2_2CUT_E
    NEW M3 ( 26429 240 0 ) ( 36240 * ) V2_2CUT_W
 ;
- miso
  ( PIN miso ) ( miso_inout_port/portline_tri Z )
  ( miso_inout_port/inline_tri I )
  + ROUTED M2 ( 55920 26160 ) ( * 27600 )
    NEW M2 ( 55440 27600 ) ( 55920 * )
    NEW M2 ( 55440 27600 ) ( * 31440 )
    NEW M2 ( 55440 31440 ) ( 55920 * )
    NEW M2 ( 55920 31440 ) ( * 35760 ) V1_2CUT_S
    NEW M1 ( 55920 35760 ) ( 60240 * 0 )
    NEW M2 ( 55920 14640 ) ( * 26160 ) V1_2CUT_S
    NEW M3 ( 55920 14160 ) ( * 14640 ) V2_2CUT_N
    NEW M3 ( 51030 14160 ) ( 55920 * )
    NEW TM1 ( 51030 1200 ) ( * 14160 ) TV1_2CUT_E
    NEW M3 ( 43440 1200 ) ( 51030 * ) TV1_2CUT_W
    NEW M3 ( 41040 960 ) ( 43440 * )
    NEW M3 ( 43440 960 ) ( * 1200 )
    NEW M3 ( 41040 960 ) ( * 1200 )
    NEW M3 ( 39643 1200 ) ( 41040 * )
    NEW M3 ( 39643 300 0 ) ( * 1200 )
 ;
- sck
  ( PIN sck ) ( sck_inout_port/portline_tri Z ) ( sck_inout_port/inline_tri I )
  + ROUTED M2 ( 85680 15120 ) ( * 23280 ) V2_2CUT_W
    NEW M3 ( 76560 23280 ) ( 85680 * )
    NEW M2 ( 76560 23280 ) ( * 29040 ) V1_2CUT_S
    NEW M2 ( 85680 13200 ) ( * 15120 ) V1_2CUT_S
    NEW M3 ( 85680 13200 ) ( 89520 * )
    NEW M3 ( 89520 12720 ) ( * 13200 )
    NEW M3 ( 89520 12720 ) ( 121680 * )
    NEW M3 ( 121680 12720 ) ( * 13200 )
    NEW M3 ( 121680 13200 ) ( 129360 * )
    NEW M3 ( 129360 12720 ) ( * 13200 )
    NEW M3 ( 129360 12720 ) ( 184560 * )
    NEW M3 ( 184560 12720 ) ( * 13462 )
    NEW M3 ( 184560 13462 ) ( 185460 * 0 )
    NEW M3 ( 76560 23280 ) V2_2CUT_E
    NEW M3 ( 85680 13200 ) V2_2CUT_E
 ;
- ssn_i
  ( PIN ssn_i ) ( spi_SlaveMode_u/U34 I )
  + ROUTED M3 ( 184560 26923 ) ( 185460 * 0 )
    NEW M3 ( 135600 26160 ) ( 184560 * )
    NEW M3 ( 184560 26160 ) ( * 26923 )
    NEW M3 ( 135600 26160 ) ( * 26400 )
    NEW M3 ( 130800 26400 ) ( 135600 * )
    NEW M3 ( 130800 26160 ) ( * 26400 )
    NEW M3 ( 123120 26160 ) ( 130800 * )
    NEW M3 ( 118320 25680 ) ( 123120 * )
    NEW M3 ( 123120 25680 ) ( * 26160 )
    NEW M3 ( 118320 25680 ) ( * 26160 )
    NEW M3 ( 58800 26160 ) ( 118320 * )
    NEW M2 ( 58320 26160 ) ( 58800 * ) V2_2CUT_W
    NEW M2 ( 58320 26160 ) ( * 31920 ) V1_2CUT_S
    NEW M1 ( 57360 31920 0 ) ( 58320 * )
 ;
- ssn_o[7]
  ( PIN ssn_o[7] ) ( spi_MasterMode_u/slave_selector/U2 ZN )
  + ROUTED M1 ( 174480 102960 0 ) ( 176400 * )
    NEW M1 ( 176400 102480 ) ( * 102960 )
    NEW M1 ( 176400 102480 ) ( 180240 * )
    NEW M1 ( 180240 102480 ) ( * 102960 )
    NEW M1 ( 180240 102960 ) ( 185520 * ) V1_2CUT_N
    NEW M2 ( 185520 102960 ) ( * 133680 ) V2_2CUT_N
    NEW M3 ( 185520 133680 ) ( * 134615 0 )
 ;
- ssn_o[6]
  ( PIN ssn_o[6] ) ( spi_MasterMode_u/slave_selector/U3 ZN )
  + ROUTED M2 ( 174480 106800 ) ( * 108240 )
    NEW M2 ( 174480 108240 ) ( 175440 * )
    NEW M2 ( 175440 108240 ) ( * 118800 )
    NEW M2 ( 174480 118800 ) ( 175440 * )
    NEW M2 ( 174480 118800 ) ( * 120240 ) V2_2CUT_S
    NEW M3 ( 174480 120240 ) ( 184560 * )
    NEW M3 ( 184560 120240 ) ( * 121154 )
    NEW M3 ( 184560 121154 ) ( 185460 * 0 )
    NEW M2 ( 174480 106800 ) V1_2CUT_E
 ;
- ssn_o[5]
  ( PIN ssn_o[5] ) ( spi_MasterMode_u/slave_selector/U4 ZN )
  + ROUTED M1 ( 174480 96240 0 ) ( 176400 * )
    NEW M1 ( 176400 95760 ) ( * 96240 )
    NEW M1 ( 176400 95760 ) ( 180240 * )
    NEW M1 ( 180240 95760 ) ( * 96240 )
    NEW M1 ( 180240 96240 ) ( 185040 * ) V1_2CUT_W
    NEW M2 ( 185040 96240 ) ( * 106800 ) V2_XR
    NEW M3 ( 185040 106800 ) ( 185460 * )
    NEW M3 ( 185460 106800 ) ( * 107692 0 )
 ;
- ssn_o[4]
  ( PIN ssn_o[4] ) ( spi_MasterMode_u/slave_selector/U5 ZN )
  + ROUTED M2 ( 174960 93360 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 174960 93360 ) ( 184560 * )
    NEW M3 ( 184560 93360 ) ( * 94231 )
    NEW M3 ( 184560 94231 ) ( 185460 * 0 )
    NEW M2 ( 174960 93360 ) V1_2CUT_E
    NEW M3 ( 174960 93360 ) V2_2CUT_E
 ;
- ssn_o[3]
  ( PIN ssn_o[3] ) ( spi_MasterMode_u/slave_selector/U7 ZN )
  + ROUTED M2 ( 172080 81360 ) ( * 85200 ) V1_2CUT_S
    NEW M3 ( 172080 81360 ) ( 184560 * )
    NEW M3 ( 184560 80769 ) ( * 81360 )
    NEW M3 ( 184560 80769 ) ( 185460 * 0 )
    NEW M3 ( 172080 81360 ) V2_2CUT_N
 ;
- ssn_o[2]
  ( PIN ssn_o[2] ) ( spi_MasterMode_u/slave_selector/U8 ZN )
  + ROUTED M1 ( 174000 75120 0 ) ( 180240 * ) V1_2CUT_W
    NEW M2 ( 180240 67920 ) ( * 75120 )
    NEW M3 ( 180240 67920 ) ( 184560 * )
    NEW M3 ( 184560 67308 ) ( * 67920 )
    NEW M3 ( 184560 67308 ) ( 185460 * 0 )
    NEW M3 ( 180240 67920 ) V2_2CUT_E
 ;
- ssn_o[1]
  ( PIN ssn_o[1] ) ( spi_MasterMode_u/slave_selector/U10 ZN )
  + ROUTED M1 ( 175440 85200 0 ) ( 176880 * ) V1_2CUT_W
    NEW M2 ( 176880 54480 ) ( * 85200 )
    NEW M3 ( 176880 54480 ) ( 184560 * )
    NEW M3 ( 184560 53846 ) ( * 54480 )
    NEW M3 ( 184560 53846 ) ( 185460 * 0 )
    NEW M3 ( 176880 54480 ) V2_2CUT_E
 ;
- ssn_o[0]
  ( PIN ssn_o[0] ) ( spi_MasterMode_u/slave_selector/U11 ZN )
  + ROUTED M2 ( 170160 77520 ) ( * 81360 ) V1_2CUT_N
    NEW M2 ( 170160 77520 ) ( 170640 * )
    NEW M2 ( 170640 75120 ) ( * 77520 )
    NEW M2 ( 170640 75120 ) ( 171120 * ) V2_2CUT_E
    NEW M3 ( 171120 75120 ) ( 173430 * ) TV1_2CUT_W
    NEW TM1 ( 173430 41040 ) ( * 75120 )
    NEW M3 ( 173430 41040 ) ( 184560 * )
    NEW M3 ( 184560 40385 ) ( * 41040 )
    NEW M3 ( 184560 40385 ) ( 185460 * 0 )
    NEW TM1 ( 173430 41040 ) TV1_2CUT_E
 ;
- stb_i
  ( PIN stb_i ) ( U12 B1 ) ( spi_MasterMode_u/U161 A3 )
  ( spi_MasterMode_u/U117 A1 ) ( spi_MasterMode_u/U111 A1 )
  ( spi_MasterMode_u/U114 A2 )
  + ROUTED M3 ( 93360 102960 ) ( 95760 * ) V2_2CUT_S
    NEW M2 ( 95760 102960 ) ( * 104400 )
    NEW M2 ( 95280 104400 ) ( 95760 * )
    NEW M2 ( 95280 104400 ) ( * 106320 )
    NEW M2 ( 95280 106320 ) ( 95760 * ) V1_2CUT_W
    NEW M3 ( 91920 100080 ) ( 97680 * ) V2_XR
    NEW M2 ( 97680 99600 ) ( * 100080 )
    NEW M3 ( 26429 177840 0 ) ( 29040 * ) V2_2CUT_W
    NEW M2 ( 29040 173040 ) ( * 177840 )
    NEW M3 ( 29040 173040 ) ( 29430 * ) TV1_2CUT_S
    NEW TM1 ( 29430 102000 ) ( * 173040 )
    NEW TM1 ( 29430 102000 ) ( 30330 * )
    NEW TM1 ( 30330 101040 ) ( * 102000 )
    NEW M3 ( 30330 101040 ) ( 40080 * )
    NEW M3 ( 40080 101040 ) ( * 101520 )
    NEW M3 ( 40080 101520 ) ( 64560 * )
    NEW M3 ( 64560 101520 ) ( * 101760 )
    NEW M3 ( 64560 101760 ) ( 72240 * )
    NEW M3 ( 72240 101520 ) ( * 101760 )
    NEW M3 ( 72240 101520 ) ( 79920 * ) V2_2CUT_S
    NEW M2 ( 79920 100080 ) ( * 101520 )
    NEW M3 ( 79920 100080 ) ( 81840 * )
    NEW M3 ( 81840 99600 ) ( * 100080 )
    NEW M2 ( 81840 99120 ) ( * 99600 ) V2_2CUT_N
    NEW M2 ( 81840 99120 ) ( 82320 * ) V1_2CUT_W
    NEW M2 ( 82320 98640 ) ( * 99120 )
    NEW M2 ( 82320 98640 ) ( 82800 * ) V2_2CUT_E
    NEW M3 ( 82800 98640 ) ( 87600 * )
    NEW M3 ( 87600 98160 ) ( * 98640 )
    NEW M3 ( 87600 98160 ) ( 90960 * ) V2_2CUT_W
    NEW M2 ( 90960 98160 ) ( * 100080 )
    NEW M2 ( 90960 100080 ) ( 91920 * ) V2_2CUT_E
    NEW M2 ( 91920 100080 ) ( * 102480 ) V1_2CUT_S
    NEW M2 ( 91920 102480 ) ( * 102960 )
    NEW M2 ( 91920 102960 ) ( 93360 * ) V2_2CUT_W
    NEW M2 ( 93360 102960 ) ( * 108240 ) V1_2CUT_N
    NEW M1 ( 93360 108240 ) ( * 108720 )
    NEW M1 ( 93360 108720 ) ( 94320 * 0 )
    NEW M2 ( 97680 99600 ) V1_2CUT_N
    NEW M3 ( 29040 173040 ) V2_2CUT_E
    NEW TM1 ( 30330 101040 ) TV1_2CUT_E
    NEW M3 ( 79920 100080 ) V2_2CUT_W
 ;
- addr_i[1]
  ( PIN addr_i[1] ) ( U12 A1 ) ( spi_MasterMode_u/U36 A1 )
  ( spi_MasterMode_u/U34 A2 ) ( spi_MasterMode_u/U161 A2 )
  ( spi_MasterMode_u/U112 A1 ) ( spi_MasterMode_u/U114 A1 )
  + ROUTED M3 ( 88560 105360 ) ( 96240 * ) V2_2CUT_W
    NEW M2 ( 96240 105360 ) ( 96720 * )
    NEW M2 ( 96720 105360 ) ( * 105840 ) V1_X
    NEW M2 ( 87120 101520 ) ( 87600 * ) V2_2CUT_E
    NEW M3 ( 87600 101520 ) ( 90960 * ) V2_2CUT_W
    NEW M2 ( 90960 101520 ) ( 91440 * )
    NEW M2 ( 91440 101520 ) ( * 102000 ) V1_2CUT_S
    NEW M1 ( 87120 98640 ) ( 87600 * )
    NEW M1 ( 87600 98640 ) ( * 99120 0 )
    NEW M3 ( 87120 92880 ) ( 96240 * ) V2_2CUT_S
    NEW M2 ( 96240 92400 ) ( * 92880 )
    NEW M2 ( 87120 101520 ) ( * 104880 ) V2_2CUT_E
    NEW M2 ( 87120 98640 ) ( * 101520 )
    NEW M2 ( 87120 92880 ) ( * 98640 ) V1_2CUT_E
    NEW M2 ( 87120 92400 ) ( * 92880 ) V2_2CUT_S
    NEW M3 ( 52857 177780 0 ) ( 54000 * )
    NEW M3 ( 54000 177360 ) ( * 177780 )
    NEW M3 ( 54000 177360 ) ( 54630 * ) TV1_2CUT_E
    NEW TM1 ( 54630 175920 ) ( * 177360 )
    NEW TM1 ( 54630 175920 ) ( 58230 * )
    NEW TM1 ( 58230 151920 ) ( * 175920 )
    NEW TM1 ( 58230 151920 ) ( 59130 * )
    NEW TM1 ( 59130 138480 ) ( * 151920 )
    NEW TM1 ( 58230 104880 ) ( * 138480 )
    NEW TM1 ( 58230 138480 ) ( 59130 * )
    NEW M3 ( 58230 104880 ) ( 87120 * )
    NEW M3 ( 87120 104880 ) ( 88560 * )
    NEW M3 ( 88560 104880 ) ( * 105360 ) V2_2CUT_S
    NEW M2 ( 88560 105360 ) ( * 109680 ) V2_XR
    NEW M3 ( 88560 109680 ) ( 90960 * ) V2_2CUT_W
    NEW M2 ( 90960 109680 ) ( 91440 * )
    NEW M2 ( 91440 108720 ) ( * 109680 )
    NEW M2 ( 96240 92400 ) V1_X
    NEW M2 ( 87120 92400 ) V1_X
    NEW TM1 ( 58230 104880 ) TV1_2CUT_N
    NEW M2 ( 91440 108720 ) V1_V
 ;
- addr_i[0]
  ( PIN addr_i[0] ) ( U12 A2 ) ( spi_MasterMode_u/U179 I )
  ( spi_MasterMode_u/U36 A3 ) ( spi_MasterMode_u/U33 A1 )
  ( spi_MasterMode_u/U161 A1 )
  + ROUTED M2 ( 92400 91440 ) ( 92880 * )
    NEW M2 ( 92880 90000 ) ( * 91440 )
    NEW M2 ( 92400 90000 ) ( 92880 * )
    NEW M2 ( 92400 89040 ) ( * 90000 )
    NEW M2 ( 97200 100080 ) ( * 104400 ) V2_2CUT_N
    NEW M2 ( 96240 100080 ) ( 97200 * )
    NEW M2 ( 96240 99120 ) ( * 100080 )
    NEW M1 ( 95280 99120 0 ) ( 96240 * ) V1_2CUT_N
    NEW M2 ( 95280 96720 ) ( * 99120 ) V1_2CUT_N
    NEW M2 ( 94800 96720 ) ( 95280 * )
    NEW M3 ( 92400 96720 ) ( 94800 * ) V2_2CUT_E
    NEW M2 ( 90000 91440 ) ( 92400 * )
    NEW M2 ( 92400 91440 ) ( * 96720 ) V2_2CUT_S
    NEW M2 ( 90000 91440 ) ( * 92400 ) V1_2CUT_S
    NEW M1 ( 89040 92400 0 ) ( 90000 * )
    NEW M3 ( 39643 177840 0 ) ( 48720 * ) V2_2CUT_W
    NEW M2 ( 48720 165840 ) ( * 177840 )
    NEW M3 ( 48720 165840 ) ( 104130 * ) TV1_2CUT_W
    NEW TM1 ( 104130 123120 ) ( * 165840 )
    NEW TM1 ( 103230 120240 ) ( * 123120 )
    NEW TM1 ( 103230 123120 ) ( 104130 * )
    NEW TM1 ( 103230 120240 ) ( 104130 * )
    NEW TM1 ( 104130 104400 ) ( * 120240 )
    NEW M3 ( 97200 104400 ) ( 104130 * ) TV1_2CUT_W
    NEW M2 ( 97200 104400 ) ( * 106320 ) V1_2CUT_S
    NEW M3 ( 90000 106320 ) ( 97200 * ) V2_2CUT_E
    NEW M2 ( 90000 106320 ) ( * 108720 ) V1_2CUT_N
    NEW M1 ( 90000 108720 ) ( 90480 * 0 )
    NEW M2 ( 92400 89040 ) V1_2CUT_N
    NEW M3 ( 48720 165840 ) V2_2CUT_E
    NEW M3 ( 90000 106320 ) V2_2CUT_E
 ;
- we_i
  ( PIN we_i ) ( U12 B2 ) ( spi_MasterMode_u/U113 A1 )
  ( spi_MasterMode_u/U3 A1 ) ( spi_MasterMode_u/U161 A4 )
  ( spi_MasterMode_u/U111 A3 )
  + ROUTED M2 ( 93840 106800 ) ( * 109200 )
    NEW M2 ( 93840 106800 ) ( 94320 * )
    NEW M2 ( 94320 106320 ) ( * 106800 )
    NEW M1 ( 94320 106320 ) ( 94800 * )
    NEW M1 ( 94800 105982 0 ) ( * 106320 )
    NEW M2 ( 98640 108240 ) ( * 109200 ) V1_2CUT_N
    NEW M2 ( 98640 108240 ) ( 99120 * )
    NEW M2 ( 99120 99600 ) ( * 108240 )
    NEW M2 ( 98640 109200 ) ( * 109680 ) V2_2CUT_W
    NEW M1 ( 98640 109200 ) ( 99120 * 0 )
    NEW M3 ( 78000 110160 ) ( 80730 * ) TV1_2CUT_W
    NEW M2 ( 78000 109200 ) ( * 110160 ) V2_2CUT_E
    NEW M3 ( 66071 177780 0 ) ( 78000 * )
    NEW M3 ( 78000 176880 ) ( * 177780 )
    NEW M3 ( 78000 176880 ) ( 78930 * ) TV1_2CUT_W
    NEW TM1 ( 78930 176880 ) ( 80730 * )
    NEW TM1 ( 80730 147120 ) ( * 176880 )
    NEW TM1 ( 78930 130320 ) ( * 147120 )
    NEW TM1 ( 78930 147120 ) ( 80730 * )
    NEW TM1 ( 78930 130320 ) ( 80730 * )
    NEW TM1 ( 80730 110160 ) ( * 130320 )
    NEW M3 ( 80730 110160 ) ( 92400 * )
    NEW M3 ( 92400 109680 ) ( * 110160 )
    NEW M3 ( 92400 109680 ) ( 94320 * ) V2_2CUT_E
    NEW M3 ( 94320 109680 ) ( 98640 * )
    NEW M2 ( 93840 109680 ) ( 94320 * )
    NEW M2 ( 93840 109200 ) ( * 109680 )
    NEW M2 ( 93360 109200 ) ( 93840 * )
    NEW M2 ( 94320 106320 ) V1_2CUT_S
    NEW M2 ( 99120 99600 ) V1_2CUT_S
    NEW M2 ( 78000 109200 ) V1_2CUT_N
    NEW M2 ( 93360 109200 ) V1_2CUT_W
 ;
- data_i[7]
  ( PIN data_i[7] ) ( spi_MasterMode_u/write_fifo/U33 I )
  ( spi_MasterMode_u/U129 A2 ) ( spi_MasterMode_u/U8 B2 ) ( U11 A2 )
  + ROUTED M3 ( 169680 127920 ) RECT ( -260 -120 120 120 )
    NEW M2 ( 143760 99120 ) ( * 103920 ) V2_2CUT_E
    NEW M3 ( 120720 104400 ) ( 125520 * ) V2_2CUT_E
    NEW M2 ( 120720 102480 ) ( * 104400 ) V2_2CUT_E
    NEW M1 ( 118800 102480 0 ) ( 120720 * ) V1_2CUT_N
    NEW M3 ( 169830 177780 ) ( 171786 * 0 )
    NEW TM1 ( 169830 127920 ) ( * 177780 ) TV1_2CUT_E
    NEW M3 ( 169680 127920 ) ( 169830 * ) TV1_2CUT_N
    NEW M2 ( 169680 122640 ) ( * 127920 ) V2_2CUT_N
    NEW M2 ( 169680 117840 ) ( * 122640 ) V1_2CUT_S
    NEW M3 ( 151830 117840 ) ( 169680 * ) V2_2CUT_W
    NEW TM1 ( 151830 103920 ) ( * 117840 ) TV1_2CUT_N
    NEW M3 ( 150480 103920 ) ( 151830 * ) TV1_2CUT_S
    NEW M3 ( 145200 103440 ) ( 150480 * )
    NEW M3 ( 150480 103440 ) ( * 103920 )
    NEW M3 ( 145200 103440 ) ( * 103920 )
    NEW M3 ( 143760 103920 ) ( 145200 * )
    NEW M2 ( 143760 103920 ) ( * 104880 ) V2_2CUT_W
    NEW M3 ( 139440 104880 ) ( 143760 * )
    NEW M3 ( 139440 104400 ) ( * 104880 )
    NEW M3 ( 137040 104400 ) ( 139440 * )
    NEW M3 ( 126960 103920 ) ( 137040 * )
    NEW M3 ( 137040 103920 ) ( * 104400 )
    NEW M3 ( 126960 103920 ) ( * 104400 )
    NEW M3 ( 125520 104400 ) ( 126960 * )
    NEW M2 ( 125520 104400 ) ( * 105840 ) V1_2CUT_S
    NEW M2 ( 143760 99120 ) V1_2CUT_E
 ;
- data_i[6]
  ( PIN data_i[6] ) ( U10 I0 ) ( spi_MasterMode_u/U110 A1 )
  ( spi_MasterMode_u/write_fifo/U35 I ) ( spi_MasterMode_u/U128 A2 )
  + ROUTED M2 ( 155760 106320 ) ( * 106800 ) V2_2CUT_S
    NEW M1 ( 155760 105840 ) ( * 106320 ) V1_2CUT_N
    NEW M1 ( 155760 105840 ) ( 156720 * 0 )
    NEW M3 ( 112080 98640 ) ( 115440 * ) V2_2CUT_S
    NEW M2 ( 111600 98640 ) ( 112080 * ) V2_2CUT_E
    NEW M2 ( 111600 98640 ) ( * 99120 ) V1_2CUT_S
    NEW M3 ( 132240 98160 ) ( 138480 * )
    NEW M3 ( 132240 98160 ) ( * 98400 )
    NEW M3 ( 122160 98400 ) ( 132240 * )
    NEW M3 ( 122160 98400 ) ( * 98640 )
    NEW M3 ( 115440 98640 ) ( 122160 * )
    NEW M2 ( 115440 92400 ) ( * 98640 )
    NEW M3 ( 156720 177840 ) ( 158571 * 0 )
    NEW M2 ( 156720 173040 ) ( * 177840 ) V2_2CUT_E
    NEW M3 ( 156330 173040 ) ( 156720 * ) V2_2CUT_W
    NEW TM1 ( 156330 109200 ) ( * 173040 ) TV1_2CUT_S
    NEW M3 ( 155760 109200 ) ( 156330 * ) TV1_2CUT_W
    NEW M2 ( 155760 106800 ) ( * 109200 ) V2_2CUT_E
    NEW M3 ( 155760 106320 ) ( * 106800 )
    NEW M3 ( 151920 106320 ) ( 155760 * )
    NEW M2 ( 151920 98640 ) ( * 106320 ) V2_2CUT_E
    NEW M3 ( 151920 98160 ) ( * 98640 ) V2_2CUT_S
    NEW M3 ( 138480 96720 ) ( * 98160 )
    NEW M3 ( 138480 98160 ) ( 151920 * )
    NEW M3 ( 138480 96720 ) ( 139920 * ) V2_XR
    NEW M2 ( 139920 95280 ) ( * 96720 )
    NEW M2 ( 115440 92400 ) V1_2CUT_S
    NEW M2 ( 139920 95280 ) V1_X
 ;
- data_i[5]
  ( PIN data_i[5] ) ( spi_MasterMode_u/write_fifo/U34 I )
  ( spi_MasterMode_u/U126 A2 ) ( U9 A2 )
  + ROUTED M2 ( 133200 72240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 132930 72240 ) ( 133200 * ) V2_2CUT_W
    NEW M2 ( 143760 149520 ) ( 144240 * ) V2_2CUT_E
    NEW M3 ( 144240 149520 ) ( 147120 * ) V2_2CUT_W
    NEW M3 ( 143760 177840 ) ( 145357 * 0 )
    NEW M2 ( 143760 149520 ) ( * 177840 ) V2_2CUT_E
    NEW M2 ( 143760 142320 ) ( * 149520 )
    NEW M3 ( 132930 142320 ) ( 143760 * ) V2_2CUT_W
    NEW TM1 ( 132930 141360 ) ( * 142320 ) TV1_2CUT_E
    NEW TM1 ( 132030 138480 ) ( * 141360 )
    NEW TM1 ( 132030 141360 ) ( 132930 * )
    NEW TM1 ( 132030 138480 ) ( 132240 * )
    NEW TM1 ( 132240 137520 ) ( * 138480 )
    NEW TM1 ( 132240 137520 ) ( 132930 * )
    NEW TM1 ( 132930 129840 ) ( * 137520 )
    NEW TM1 ( 132030 116400 ) ( * 129840 )
    NEW TM1 ( 132030 129840 ) ( 132930 * )
    NEW TM1 ( 132030 116400 ) ( 132930 * )
    NEW TM1 ( 132930 72240 ) ( * 116400 )
    NEW M3 ( 123930 72240 ) ( 132930 * ) TV1_2CUT_E
    NEW TM1 ( 123930 62640 ) ( * 72240 ) TV1_2CUT_E
    NEW M3 ( 112560 62640 ) ( 123930 * ) TV1_2CUT_W
    NEW M3 ( 112560 62640 ) ( * 63120 )
    NEW M3 ( 93360 63120 ) ( 112560 * )
    NEW M3 ( 93360 62640 ) ( * 63120 )
    NEW M3 ( 85680 62640 ) ( 93360 * )
    NEW M2 ( 85680 62160 ) ( * 62640 ) V2_2CUT_E
    NEW M2 ( 133200 72240 ) V1_2CUT_W
    NEW M2 ( 147120 149520 ) V1_2CUT_S
    NEW M2 ( 85680 62160 ) V1_2CUT_N
 ;
- data_i[4]
  ( PIN data_i[4] ) ( U8 I0 ) ( spi_MasterMode_u/write_fifo/U36 I )
  ( spi_MasterMode_u/U124 A2 )
  + ROUTED M3 ( 121200 151440 ) ( 123030 * ) TV1_2CUT_S
    NEW M3 ( 115920 150960 ) ( 121200 * )
    NEW M3 ( 121200 150960 ) ( * 151440 )
    NEW M2 ( 115920 150960 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 123600 79920 ) ( * 81840 ) V1_X
    NEW M2 ( 123600 79920 ) ( 124080 * )
    NEW M2 ( 124080 75600 ) ( * 79920 )
    NEW M3 ( 123120 177840 ) ( 132143 * 0 )
    NEW M2 ( 123120 160080 ) ( * 177840 ) V2_2CUT_E
    NEW M2 ( 122160 152880 ) ( * 160080 )
    NEW M2 ( 122160 160080 ) ( 123120 * )
    NEW M2 ( 122160 152880 ) ( 123120 * )
    NEW M2 ( 123120 151440 ) ( * 152880 )
    NEW M3 ( 123030 151440 ) ( 123120 * ) V2_2CUT_N
    NEW TM1 ( 123030 103440 ) ( * 151440 )
    NEW TM1 ( 122130 90480 ) ( * 103440 )
    NEW TM1 ( 122130 103440 ) ( 123030 * )
    NEW TM1 ( 122130 90480 ) ( 123030 * )
    NEW TM1 ( 123030 88080 ) ( * 90480 )
    NEW M3 ( 123030 88080 ) ( 123600 * ) V2_2CUT_W
    NEW M2 ( 123600 81840 ) ( * 88080 )
    NEW M3 ( 115920 150960 ) V2_2CUT_E
    NEW M2 ( 124080 75600 ) V1_2CUT_N
    NEW TM1 ( 123030 88080 ) TV1_2CUT_E
 ;
- data_i[3]
  ( PIN data_i[3] ) ( U7 I0 ) ( spi_MasterMode_u/write_fifo/U30 I )
  ( spi_MasterMode_u/U122 A2 )
  + ROUTED M2 ( 117360 74160 ) ( 117840 * )
    NEW M2 ( 117840 67920 ) ( * 74160 )
    NEW M2 ( 117840 67920 ) ( 118320 * )
    NEW M2 ( 118320 65520 ) ( * 67920 )
    NEW M1 ( 118320 65520 ) ( 119280 * 0 )
    NEW M3 ( 116730 151920 ) ( 117360 * ) V2_2CUT_N
    NEW M2 ( 117360 151920 ) ( * 152880 ) V1_2CUT_S
    NEW M1 ( 117360 152880 ) ( 118320 * 0 )
    NEW M3 ( 116880 177840 ) ( 118929 * 0 )
    NEW M2 ( 116880 158640 ) ( * 177840 ) V2_2CUT_E
    NEW M3 ( 116730 158640 ) ( 116880 * ) V2_2CUT_N
    NEW TM1 ( 116730 151920 ) ( * 158640 ) TV1_2CUT_E
    NEW TM1 ( 116730 118320 ) ( * 151920 ) TV1_2CUT_E
    NEW TM1 ( 115830 118320 ) ( 116730 * )
    NEW TM1 ( 115830 98160 ) ( * 118320 )
    NEW TM1 ( 114930 95280 ) ( * 98160 )
    NEW TM1 ( 114930 98160 ) ( 115830 * )
    NEW TM1 ( 114930 95280 ) ( 115830 * )
    NEW TM1 ( 115830 81840 ) ( * 95280 )
    NEW TM1 ( 114930 78960 ) ( * 81840 )
    NEW TM1 ( 114930 81840 ) ( 115830 * )
    NEW TM1 ( 114930 78960 ) ( 116730 * )
    NEW TM1 ( 116730 74160 ) ( * 78960 )
    NEW M3 ( 116730 74160 ) ( 117360 * ) V2_2CUT_W
    NEW M2 ( 117360 74160 ) ( * 75120 ) V1_X
    NEW M2 ( 118320 65520 ) V1_2CUT_S
    NEW TM1 ( 116730 74160 ) TV1_2CUT_N
 ;
- data_i[2]
  ( PIN data_i[2] ) ( U6 I0 ) ( spi_MasterMode_u/U121 I0 )
  ( spi_MasterMode_u/write_fifo/U31 I )
  + ROUTED M3 ( 152400 139920 ) ( 153630 * ) TV1_2CUT_W
    NEW M2 ( 152400 139440 ) ( * 139920 ) V2_2CUT_S
    NEW M3 ( 132240 76080 ) ( 150960 * ) V2_2CUT_S
    NEW M2 ( 132240 76080 ) ( * 82320 ) V1_2CUT_E
    NEW M3 ( 105714 177840 0 ) ( 107760 * ) V2_2CUT_W
    NEW M2 ( 107760 166320 ) ( * 177840 )
    NEW M3 ( 107760 166320 ) ( 138480 * )
    NEW M3 ( 138480 166320 ) ( * 166800 )
    NEW M3 ( 138480 166800 ) ( 143280 * )
    NEW M3 ( 143280 166320 ) ( * 166800 )
    NEW M3 ( 143280 166320 ) ( 153630 * ) TV1_2CUT_W
    NEW TM1 ( 153630 139920 ) ( * 166320 )
    NEW TM1 ( 153630 76080 ) ( * 139920 )
    NEW M3 ( 150960 76080 ) ( 153630 * ) TV1_2CUT_E
    NEW M2 ( 150960 75120 ) ( * 76080 )
    NEW M2 ( 152400 139440 ) V1_V
    NEW M3 ( 132240 76080 ) V2_2CUT_E
    NEW M3 ( 107760 166320 ) V2_2CUT_E
    NEW M2 ( 150960 75120 ) V1_X
 ;
- data_i[1]
  ( PIN data_i[1] ) ( U5 I0 ) ( spi_MasterMode_u/U120 I0 )
  ( spi_MasterMode_u/write_fifo/U29 I )
  + ROUTED M2 ( 104400 177840 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 148560 148560 ) RECT ( -140 -600 120 820 )
    NEW M2 ( 148560 148560 ) ( * 149520 ) V1_2CUT_S
    NEW M1 ( 148560 149520 ) ( 150480 * 0 )
    NEW M2 ( 150480 98160 ) ( * 99600 ) V1_X
    NEW M2 ( 150480 98160 ) ( 150960 * )
    NEW M2 ( 150960 95760 ) ( * 98160 )
    NEW M3 ( 92500 177840 0 ) ( 104400 * ) V2_2CUT_W
    NEW M1 ( 104400 177840 ) ( 130800 * ) V1_2CUT_W
    NEW M2 ( 130800 165840 ) ( * 177840 )
    NEW M2 ( 130800 165840 ) ( 131280 * )
    NEW M2 ( 131280 161040 ) ( * 165840 )
    NEW M2 ( 130320 150960 ) ( * 161040 )
    NEW M2 ( 130320 161040 ) ( 131280 * )
    NEW M2 ( 130320 150960 ) ( 130800 * )
    NEW M2 ( 130800 148560 ) ( * 150960 )
    NEW M3 ( 130800 148560 ) ( 133680 * )
    NEW M3 ( 133680 148080 ) ( * 148560 )
    NEW M3 ( 133680 148080 ) ( 141360 * )
    NEW M3 ( 141360 148080 ) ( * 148560 )
    NEW M3 ( 141360 148560 ) ( 148230 * ) TV1_2CUT_N
    NEW M3 ( 148230 148560 ) ( 148560 * ) V2_2CUT_N
    NEW TM1 ( 148230 107280 ) ( * 148560 )
    NEW M3 ( 148230 107280 ) ( 150480 * ) V2_2CUT_W
    NEW M2 ( 150480 99600 ) ( * 107280 )
    NEW M2 ( 150960 95760 ) V1_2CUT_W
    NEW M2 ( 104400 177840 ) V1_2CUT_E
    NEW M3 ( 130800 148560 ) V2_2CUT_E
    NEW TM1 ( 148230 107280 ) TV1_2CUT_N
 ;
- data_i[0]
  ( PIN data_i[0] ) ( U4 I0 ) ( spi_MasterMode_u/U119 I0 )
  ( spi_MasterMode_u/write_fifo/U32 I )
  + ROUTED M2 ( 141360 132720 ) ( * 135120 ) V2_2CUT_E
    NEW M1 ( 141360 132720 ) ( 142320 * 0 )
    NEW M3 ( 79286 177840 0 ) ( 85200 * ) V2_2CUT_W
    NEW M2 ( 85200 168720 ) ( * 177840 )
    NEW M3 ( 85200 168720 ) ( 86640 * )
    NEW M3 ( 86640 168240 ) ( * 168720 )
    NEW M3 ( 86640 168240 ) ( 93360 * )
    NEW M3 ( 93360 168240 ) ( * 168720 )
    NEW M3 ( 93360 168720 ) ( 97680 * )
    NEW M3 ( 97680 168240 ) ( * 168720 )
    NEW M3 ( 97680 168240 ) ( 129840 * )
    NEW M3 ( 129840 168240 ) ( * 168720 )
    NEW M3 ( 129840 168720 ) ( 131130 * ) TV1_2CUT_W
    NEW TM1 ( 131130 136560 ) ( * 168720 )
    NEW M3 ( 131130 136560 ) ( 136560 * )
    NEW M3 ( 136560 136320 ) ( * 136560 )
    NEW M3 ( 136560 136320 ) ( 139920 * )
    NEW M3 ( 139920 136320 ) ( * 136560 )
    NEW M3 ( 139920 136560 ) ( 141360 * ) V2_2CUT_W
    NEW M2 ( 141360 135120 ) ( * 136560 )
    NEW M3 ( 141360 135120 ) ( 150030 * ) TV1_2CUT_S
    NEW TM1 ( 150030 132720 ) ( * 135120 )
    NEW TM1 ( 150030 132720 ) ( 150930 * )
    NEW TM1 ( 150930 120240 ) ( * 132720 )
    NEW TM1 ( 150030 94800 ) ( * 120240 )
    NEW TM1 ( 150030 120240 ) ( 150930 * )
    NEW M3 ( 150030 94800 ) ( 150480 * ) V2_2CUT_W
    NEW M2 ( 150480 87600 ) ( * 92400 ) V1_2CUT_W
    NEW M2 ( 150480 92400 ) ( * 94800 )
    NEW M2 ( 150480 87600 ) ( 151920 * )
    NEW M2 ( 151920 86160 ) ( * 87600 )
    NEW M2 ( 141360 132720 ) V1_2CUT_N
    NEW M3 ( 85200 168720 ) V2_2CUT_E
    NEW TM1 ( 131130 136560 ) TV1_2CUT_N
    NEW TM1 ( 150030 94800 ) TV1_2CUT_E
    NEW M2 ( 151920 86160 ) V1_X
 ;
- data_o[7]
  ( spi_MasterMode_u/FE_PHC440_data_o_7_ I ) ( PIN data_o[7] )
  ( spi_MasterMode_u/data_o_reg\[7\] Q )
  + ROUTED M3 ( 118320 77040 ) ( 137430 * ) TV1_2CUT_E
    NEW M2 ( 118320 77040 ) ( * 84240 ) V2_XR
    NEW M3 ( 114000 84240 ) ( 118320 * )
    NEW M2 ( 114000 84240 ) ( * 86640 ) V1_2CUT_S
    NEW M1 ( 114000 86160 ) ( * 86640 )
    NEW M1 ( 114000 86160 ) ( 114480 * )
    NEW M1 ( 114480 85680 0 ) ( * 86160 )
    NEW M2 ( 146160 76080 ) ( * 76560 )
    NEW M2 ( 145680 76560 ) ( 146160 * )
    NEW M3 ( 139440 76560 ) ( 145680 * ) V2_2CUT_W
    NEW M3 ( 139440 76560 ) ( * 77040 )
    NEW M3 ( 137430 77040 ) ( 139440 * )
    NEW TM1 ( 137430 4560 ) ( * 77040 )
    NEW M3 ( 137430 4560 ) ( 143280 * ) V2_2CUT_N
    NEW M2 ( 143280 300 ) ( * 4560 )
    NEW M3 ( 143280 300 ) ( 145357 * 0 )
    NEW M3 ( 118320 77040 ) V2_2CUT_E
    NEW M3 ( 114000 84240 ) V2_XR
    NEW M2 ( 146160 76080 ) V1_2CUT_S
    NEW TM1 ( 137430 4560 ) TV1_2CUT_N
    NEW M3 ( 143280 300 ) V2_2CUT_E
 ;
- data_o[6]
  ( spi_MasterMode_u/FE_PHC357_data_o_6_ I ) ( PIN data_o[6] )
  ( spi_MasterMode_u/data_o_reg\[6\] Q )
  + ROUTED M3 ( 123030 5040 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 89520 61200 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 101520 66000 ) ( * 68400 ) V2_2CUT_S
    NEW M3 ( 101520 68400 ) ( 102960 * ) V2_XR
    NEW M2 ( 102960 68400 ) ( * 72240 ) V2_XR
    NEW M3 ( 99120 72240 ) ( 102960 * )
    NEW M2 ( 99120 72240 ) ( * 78960 ) V1_2CUT_N
    NEW M3 ( 89520 61200 ) ( 94800 * ) V2_2CUT_W
    NEW M2 ( 94800 61200 ) ( * 66000 ) V2_2CUT_E
    NEW M3 ( 94800 66000 ) ( 101520 * ) V2_XR
    NEW M3 ( 101520 66000 ) ( 110430 * ) TV1_2CUT_W
    NEW TM1 ( 110430 43880 ) ( * 66000 )
    NEW MTT2 ( 110430 43880 ) ( 123030 * ) TV2_2CUT_S
    NEW TM1 ( 123030 5040 ) ( * 43880 )
    NEW M3 ( 123030 5040 ) ( 123120 * ) V2_2CUT_S
    NEW M2 ( 123120 240 ) ( * 5040 )
    NEW M3 ( 123120 240 ) ( 132143 * 0 )
    NEW M3 ( 99120 72240 ) V2_XR
    NEW M2 ( 89520 61200 ) V1_2CUT_W
    NEW M3 ( 89520 61200 ) V2_2CUT_E
    NEW MTT2 ( 110430 43880 ) TV2_2CUT_E
    NEW TM1 ( 123030 5040 ) TV1_2CUT_N
    NEW M3 ( 123120 240 ) V2_2CUT_E
 ;
- data_o[5]
  ( PIN data_o[5] ) ( spi_MasterMode_u/U15 B1 )
  ( spi_MasterMode_u/data_o_reg\[5\] Q )
  + ROUTED M3 ( 115440 55440 ) ( 117360 * )
    NEW M3 ( 117360 55440 ) ( * 56400 ) V2_2CUT_S
    NEW M2 ( 117360 56400 ) ( * 58800 ) V1_X
    NEW M1 ( 116880 58800 ) ( 117360 * )
    NEW M1 ( 116880 58800 ) ( * 59280 ) V1_2CUT_N
    NEW M2 ( 116880 59280 ) ( * 61680 )
    NEW M2 ( 116880 61680 ) ( 117360 * ) V2_2CUT_W
    NEW M3 ( 114960 61680 ) ( 117360 * )
    NEW M2 ( 114960 61680 ) ( * 67920 ) V1_X
    NEW M1 ( 114960 67920 ) ( * 68400 )
    NEW M1 ( 114000 68400 0 ) ( 114960 * )
    NEW M3 ( 112080 54960 ) ( 115440 * ) V2_2CUT_S
    NEW M3 ( 115440 54960 ) ( * 55440 )
    NEW M2 ( 115440 47280 ) ( * 54960 )
    NEW M2 ( 115440 47280 ) ( 115920 * )
    NEW M2 ( 115920 39600 ) ( * 47280 )
    NEW M2 ( 115920 39600 ) ( 116400 * )
    NEW M2 ( 116400 37200 ) ( * 39600 )
    NEW M2 ( 115920 33360 ) ( * 37200 )
    NEW M2 ( 115920 37200 ) ( 116400 * )
    NEW M2 ( 115920 33360 ) ( 116400 * )
    NEW M2 ( 116400 22800 ) ( * 33360 )
    NEW M2 ( 116400 22800 ) ( 116880 * )
    NEW M2 ( 116880 14640 ) ( * 22800 )
    NEW M2 ( 116400 240 ) ( * 14640 )
    NEW M2 ( 116400 14640 ) ( 116880 * )
    NEW M3 ( 116400 240 ) ( 118929 * 0 )
    NEW M3 ( 114960 61680 ) V2_2CUT_N
    NEW M2 ( 112080 54960 ) V1_2CUT_N
    NEW M3 ( 112080 54960 ) V2_2CUT_N
    NEW M3 ( 116400 240 ) V2_2CUT_E
 ;
- data_o[4]
  ( spi_MasterMode_u/FE_PHC301_data_o_4_ I ) ( PIN data_o[4] )
  ( spi_MasterMode_u/data_o_reg\[4\] Q )
  + ROUTED M2 ( 114480 57360 ) ( * 59760 )
    NEW M2 ( 114480 59760 ) ( 114960 * ) V1_2CUT_S
    NEW M1 ( 114960 59280 ) ( * 59760 )
    NEW M1 ( 114960 59280 ) ( 115440 * )
    NEW M1 ( 115440 58953 0 ) ( * 59280 )
    NEW M2 ( 100080 57360 ) ( * 58320 ) V1_2CUT_N
    NEW M3 ( 100080 57360 ) ( 105360 * ) V2_2CUT_S
    NEW M3 ( 105360 57360 ) ( 114480 * ) V2_2CUT_W
    NEW M2 ( 105360 42960 ) ( * 57360 )
    NEW M2 ( 105360 42960 ) ( 106320 * )
    NEW M2 ( 106320 37200 ) ( * 42960 )
    NEW M2 ( 106320 37200 ) ( 106800 * )
    NEW M2 ( 106800 30960 ) ( * 37200 )
    NEW M2 ( 106320 30960 ) ( 106800 * )
    NEW M2 ( 106320 300 ) ( * 30960 )
    NEW M3 ( 105714 300 0 ) ( 106320 * ) V2_2CUT_E
    NEW M3 ( 100080 57360 ) V2_2CUT_N
 ;
- data_o[3]
  ( spi_MasterMode_u/FE_PHC361_data_o_3_ I ) ( PIN data_o[3] )
  ( spi_MasterMode_u/data_o_reg\[3\] Q )
  + ROUTED M2 ( 85200 69360 ) RECT ( -120 -440 120 120 )
    NEW TM1 ( 86130 69360 ) ( * 82320 ) TV1_2CUT_E
    NEW M3 ( 86130 82320 ) ( 90000 * ) V2_2CUT_S
    NEW M2 ( 90000 81840 ) ( * 82320 )
    NEW M2 ( 90000 81840 ) ( 90480 * ) V1_XR
    NEW M3 ( 85200 69360 ) ( 86130 * ) TV1_2CUT_E
    NEW M3 ( 86130 69360 ) ( 87120 * ) V2_XR
    NEW M2 ( 87120 54480 ) ( * 69360 )
    NEW M3 ( 87120 54480 ) ( 89520 * ) V2_2CUT_W
    NEW M2 ( 89520 43440 ) ( * 54480 )
    NEW M3 ( 85230 43440 ) ( 89520 * ) V2_2CUT_W
    NEW TM1 ( 85230 4560 ) ( * 43440 ) TV1_2CUT_E
    NEW M3 ( 85230 4560 ) ( 86160 * ) V2_2CUT_N
    NEW M2 ( 86160 240 ) ( * 4560 )
    NEW M3 ( 86160 240 ) ( 92500 * 0 )
    NEW M2 ( 85200 69360 ) V1_2CUT_W
    NEW M3 ( 85200 69360 ) V2_2CUT_E
    NEW M3 ( 87120 54480 ) V2_2CUT_N
    NEW TM1 ( 85230 4560 ) TV1_2CUT_N
    NEW M3 ( 86160 240 ) V2_2CUT_E
 ;
- data_o[2]
  ( PIN data_o[2] ) ( spi_MasterMode_u/U24 B1 )
  ( spi_MasterMode_u/data_o_reg\[2\] Q )
  + ROUTED M2 ( 84240 75120 ) ( * 78000 ) V2_2CUT_W
    NEW M2 ( 71760 78000 ) ( * 78480 ) V1_2CUT_W
    NEW M3 ( 71760 78000 ) ( 78930 * ) TV1_2CUT_S
    NEW M3 ( 78930 78000 ) ( 84240 * )
    NEW TM1 ( 78930 5040 ) ( * 78000 )
    NEW M3 ( 78480 5040 ) ( 78930 * ) TV1_2CUT_W
    NEW M2 ( 78480 240 ) ( * 5040 ) V2_2CUT_E
    NEW M3 ( 78480 240 ) ( 79286 * 0 )
    NEW M2 ( 84240 75120 ) V1_2CUT_N
    NEW M3 ( 71760 78000 ) V2_2CUT_E
    NEW M3 ( 78480 240 ) V2_2CUT_E
 ;
- data_o[1]
  ( spi_MasterMode_u/FE_PHC162_data_o_1_ I ) ( PIN data_o[1] )
  ( spi_MasterMode_u/data_o_reg\[1\] Q )
  + ROUTED M2 ( 64560 85680 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 79920 85680 ) ( * 86160 ) V1_2CUT_N
    NEW M1 ( 64560 85680 ) ( 65040 * 0 )
    NEW M3 ( 64560 85680 ) ( 70320 * ) V2_2CUT_E
    NEW M3 ( 70320 85680 ) ( 79920 * ) V2_XR
    NEW M2 ( 70320 76560 ) ( * 85680 )
    NEW M2 ( 69840 76560 ) ( 70320 * )
    NEW M2 ( 69840 59280 ) ( * 76560 )
    NEW M2 ( 67920 59280 ) ( 69840 * )
    NEW M2 ( 67920 29040 ) ( * 59280 )
    NEW M2 ( 66960 28080 ) ( * 29040 )
    NEW M2 ( 66960 29040 ) ( 67920 * )
    NEW M2 ( 66960 28080 ) ( 67440 * )
    NEW M2 ( 67440 300 ) ( * 28080 )
    NEW M3 ( 66071 300 0 ) ( 67440 * ) V2_2CUT_W
    NEW M2 ( 64560 85680 ) V1_2CUT_N
    NEW M3 ( 64560 85680 ) V2_XR
 ;
- data_o[0]
  ( spi_MasterMode_u/FE_PHC209_data_o_0_ I ) ( PIN data_o[0] )
  ( spi_MasterMode_u/data_o_reg\[0\] Q )
  + ROUTED M3 ( 76230 39600 ) ( 98160 * )
    NEW M3 ( 98160 39600 ) ( * 40080 )
    NEW M3 ( 98160 40080 ) ( 107280 * ) V2_2CUT_N
    NEW M2 ( 107280 40080 ) ( * 42000 ) V1_2CUT_S
    NEW M2 ( 75120 82800 ) ( * 84240 ) V2_2CUT_S
    NEW M3 ( 75120 84240 ) ( 75330 * ) TV1_2CUT_S
    NEW TM1 ( 75330 75600 ) ( * 84240 )
    NEW TM1 ( 75330 75600 ) ( 76230 * )
    NEW TM1 ( 76230 39600 ) ( * 75600 )
    NEW TM1 ( 76230 1200 ) ( * 39600 ) TV1_2CUT_E
    NEW M3 ( 65520 1200 ) ( 76230 * ) TV1_2CUT_W
    NEW M3 ( 65520 240 ) ( * 1200 )
    NEW M3 ( 52857 240 0 ) ( 65520 * )
    NEW M2 ( 75120 82800 ) V1_2CUT_S
 ;
- ack_o
  ( spi_MasterMode_u/FE_PHC152_ack_o I ) ( PIN ack_o )
  ( spi_MasterMode_u/U207 I ) ( spi_MasterMode_u/U114 A3 )
  ( spi_MasterMode_u/ack_o_reg Q )
  + ROUTED M2 ( 80880 101040 ) ( * 102480 ) V1_2CUT_E
    NEW M1 ( 80880 102480 ) ( 82320 * 0 )
    NEW M2 ( 92880 101520 ) ( * 102000 ) V1_2CUT_S
    NEW M2 ( 72240 99120 ) ( * 99600 ) V1_X
    NEW M1 ( 71760 99600 0 ) ( 72240 * )
    NEW M1 ( 72240 96240 ) ( 74640 * 0 )
    NEW M2 ( 72240 96240 ) ( * 99120 ) V2_XR
    NEW M3 ( 72240 99120 ) ( 80880 * ) V2_2CUT_N
    NEW M2 ( 80880 99120 ) ( * 101040 ) V2_2CUT_E
    NEW M3 ( 80880 101040 ) ( 88560 * )
    NEW M3 ( 88560 100560 ) ( * 101040 )
    NEW M3 ( 88560 100560 ) ( 92880 * ) V2_2CUT_W
    NEW M2 ( 92880 100560 ) ( * 101520 )
    NEW M2 ( 92880 101520 ) ( 93360 * )
    NEW M2 ( 93360 101520 ) ( * 102000 ) V2_XR
    NEW M3 ( 93360 102000 ) ( 107730 * ) TV1_2CUT_W
    NEW TM1 ( 107730 93360 ) ( * 102000 )
    NEW TM1 ( 107730 93360 ) ( 108630 * )
    NEW TM1 ( 108630 75120 ) ( * 93360 )
    NEW TM1 ( 107730 58800 ) ( * 75120 )
    NEW TM1 ( 107730 75120 ) ( 108630 * )
    NEW TM1 ( 107730 58800 ) ( 108630 * )
    NEW TM1 ( 108630 16080 ) ( * 58800 )
    NEW M3 ( 108630 16080 ) ( 121200 * )
    NEW M3 ( 121200 15120 ) ( * 16080 )
    NEW M3 ( 121200 15120 ) ( 129840 * )
    NEW M3 ( 129840 15120 ) ( * 15600 )
    NEW M3 ( 129840 15600 ) ( 150000 * )
    NEW M3 ( 150000 15120 ) ( * 15600 )
    NEW M2 ( 150000 300 ) ( * 15120 ) V2_2CUT_N
    NEW M3 ( 150000 300 ) ( 158571 * 0 )
    NEW M2 ( 72240 96240 ) V1_X
    NEW TM1 ( 108630 16080 ) TV1_2CUT_E
    NEW M3 ( 150000 300 ) V2_2CUT_E
 ;
- int_o
  ( spi_MasterMode_u/FE_PHC428_int_o I ) ( PIN int_o )
  ( spi_MasterMode_u/int_o_reg Q )
  + ROUTED M3 ( 146640 17520 ) ( 155430 * ) TV1_2CUT_E
    NEW M2 ( 146640 15120 ) ( * 17520 ) V2_2CUT_E
    NEW M1 ( 152880 81360 0 ) ( 153360 * ) V1_2CUT_N
    NEW M2 ( 153360 71280 ) ( * 81360 )
    NEW M3 ( 153360 71280 ) ( 153630 * ) TV1_2CUT_E
    NEW TM1 ( 153630 71280 ) ( 156330 * )
    NEW TM1 ( 156330 29040 ) ( * 71280 )
    NEW TM1 ( 155430 17520 ) ( * 29040 )
    NEW TM1 ( 155430 29040 ) ( 156330 * )
    NEW M3 ( 155430 17520 ) ( 161520 * ) V2_2CUT_S
    NEW M2 ( 161520 240 ) ( * 17520 )
    NEW M3 ( 161520 240 ) ( 171786 * 0 )
    NEW M2 ( 146640 15120 ) V1_2CUT_N
    NEW M3 ( 153360 71280 ) V2_2CUT_N
    NEW M3 ( 161520 240 ) V2_2CUT_E
 ;
- tx_valid
  ( PIN tx_valid ) ( spi_SlaveMode_u/U51 A2 )
  + ROUTED M3 ( 184560 148077 ) ( 185460 * 0 )
    NEW M3 ( 164880 146640 ) ( 184560 * )
    NEW M3 ( 184560 146640 ) ( * 148077 )
    NEW M3 ( 164880 146640 ) ( * 147120 )
    NEW M3 ( 158640 147120 ) ( 164880 * )
    NEW M3 ( 158640 146640 ) ( * 147120 )
    NEW M3 ( 157680 146640 ) ( 158640 * )
    NEW M3 ( 137520 146160 ) ( 157680 * )
    NEW M3 ( 157680 146160 ) ( * 146640 )
    NEW M3 ( 137520 146160 ) ( * 146640 )
    NEW M3 ( 129840 146640 ) ( 137520 * )
    NEW M3 ( 129840 146640 ) ( * 147120 )
    NEW M3 ( 107280 147120 ) ( 129840 * )
    NEW M3 ( 107280 146640 ) ( * 147120 )
    NEW M3 ( 97200 146640 ) ( 107280 * )
    NEW M3 ( 71760 146160 ) ( 97200 * )
    NEW M3 ( 97200 146160 ) ( * 146640 )
    NEW M3 ( 71760 146160 ) ( * 146640 )
    NEW M3 ( 59760 146640 ) ( 71760 * )
    NEW M3 ( 54960 146160 ) ( 59760 * )
    NEW M3 ( 59760 146160 ) ( * 146640 )
    NEW M3 ( 54960 146160 ) ( * 146640 )
    NEW M3 ( 43440 146640 ) ( 54960 * )
    NEW M3 ( 43440 146640 ) ( * 147120 )
    NEW M3 ( 36720 147120 ) ( 43440 * )
    NEW M3 ( 36720 146640 ) ( * 147120 )
    NEW M3 ( 32880 146640 ) ( 36720 * )
    NEW M2 ( 32880 99120 ) ( * 146640 ) V2_2CUT_E
    NEW M2 ( 32880 99120 ) V1_2CUT_N
 ;
- tx_data[7]
  ( PIN tx_data[7] ) ( spi_SlaveMode_u/U50 I0 )
  + ROUTED M3 ( 300 82353 0 ) ( 16560 * )
    NEW M3 ( 16560 82320 ) ( * 82353 )
    NEW M3 ( 16560 82320 ) ( 17520 * ) V2_2CUT_W
    NEW M2 ( 17520 75600 ) ( * 82320 )
    NEW M2 ( 17520 75600 ) V1_2CUT_W
 ;
- tx_data[6]
  ( PIN tx_data[6] ) ( spi_SlaveMode_u/U49 I0 )
  + ROUTED M2 ( 18480 72240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 300 72059 0 ) ( 14640 * )
    NEW M3 ( 14640 72059 ) ( * 72240 )
    NEW M3 ( 14640 72240 ) ( 18480 * ) V2_2CUT_W
    NEW M2 ( 18480 72240 ) V1_2CUT_W
 ;
- tx_data[5]
  ( PIN tx_data[5] ) ( spi_SlaveMode_u/U48 I0 )
  + ROUTED M3 ( 300 61765 0 ) ( 14640 * )
    NEW M3 ( 14640 61680 ) ( * 61765 )
    NEW M3 ( 14640 61680 ) ( 15120 * ) V2_2CUT_W
    NEW M2 ( 15120 57840 ) ( * 61680 )
    NEW M2 ( 15120 57840 ) ( 15600 * )
    NEW M2 ( 15600 55440 ) ( * 57840 )
    NEW M2 ( 15600 55440 ) V1_2CUT_E
 ;
- tx_data[4]
  ( PIN tx_data[4] ) ( spi_SlaveMode_u/U47 I0 )
  + ROUTED M3 ( 300 51471 0 ) ( 16560 * )
    NEW M3 ( 16560 51120 ) ( * 51471 )
    NEW M3 ( 16560 51120 ) ( 18000 * ) V2_2CUT_W
    NEW M2 ( 18000 48720 ) ( * 51120 )
    NEW M2 ( 18000 48720 ) V1_2CUT_E
 ;
- tx_data[3]
  ( PIN tx_data[3] ) ( spi_SlaveMode_u/U46 I0 )
  + ROUTED M3 ( 300 41177 0 ) ( 16560 * )
    NEW M3 ( 16560 41177 ) ( * 41520 )
    NEW M3 ( 16560 41520 ) ( 17520 * ) V2_2CUT_W
    NEW M2 ( 17520 41520 ) ( * 42000 ) V1_2CUT_E
 ;
- tx_data[2]
  ( PIN tx_data[2] ) ( spi_SlaveMode_u/U45 I0 )
  + ROUTED M3 ( 300 30882 0 ) ( 16560 * )
    NEW M3 ( 16560 30882 ) ( * 30960 )
    NEW M3 ( 16560 30960 ) ( 18000 * ) V2_2CUT_W
    NEW M2 ( 18000 30960 ) ( * 31920 ) V1_2CUT_E
 ;
- tx_data[1]
  ( PIN tx_data[1] ) ( spi_SlaveMode_u/U44 I0 )
  + ROUTED M3 ( 300 20588 0 ) ( 1200 * )
    NEW M3 ( 1200 20588 ) ( * 20880 )
    NEW M3 ( 1200 20880 ) ( 20400 * ) V2_2CUT_W
    NEW M2 ( 20400 20880 ) ( * 21840 ) V1_2CUT_E
 ;
- tx_data[0]
  ( PIN tx_data[0] ) ( spi_SlaveMode_u/U43 I0 )
  + ROUTED M3 ( 300 10294 0 ) ( 5040 * )
    NEW M3 ( 5040 10294 ) ( * 10800 )
    NEW M3 ( 5040 10800 ) ( 21360 * ) V2_2CUT_W
    NEW M2 ( 21360 10800 ) ( * 11760 ) V1_2CUT_E
 ;
- rx_valid
  ( PIN rx_valid ) ( spi_SlaveMode_u/U30 A1 ) ( spi_SlaveMode_u/U10 A1 )
  ( spi_SlaveMode_u/rx_valid_d1_reg Q )
  + ROUTED M3 ( 42480 115920 ) ( 49200 * )
    NEW M3 ( 42480 114960 ) ( * 115920 )
    NEW M3 ( 38160 114960 ) ( 42480 * )
    NEW M2 ( 38160 112560 ) ( * 114960 ) V1_2CUT_N
    NEW M2 ( 37680 112560 ) ( 38160 * )
    NEW M3 ( 36720 112560 ) ( 37680 * ) V2_2CUT_E
    NEW M2 ( 36240 112560 ) ( 36720 * ) V2_2CUT_W
    NEW M2 ( 49200 116400 ) ( * 118800 ) V1_2CUT_N
    NEW M3 ( 49200 115920 ) ( * 116400 ) V2_2CUT_N
    NEW M3 ( 49200 115920 ) ( 51030 * ) TV1_2CUT_W
    NEW TM1 ( 51030 115920 ) ( * 118320 )
    NEW TM1 ( 50130 118320 ) ( 51030 * )
    NEW TM1 ( 50130 118320 ) ( * 128880 )
    NEW TM1 ( 50130 128880 ) ( 51030 * )
    NEW TM1 ( 51030 128880 ) ( * 160560 ) TV1_2CUT_E
    NEW M3 ( 51030 160560 ) ( 66000 * )
    NEW M3 ( 66000 160560 ) ( * 160800 )
    NEW M3 ( 66000 160800 ) ( 69840 * )
    NEW M3 ( 69840 160800 ) ( * 161520 )
    NEW M3 ( 69840 161520 ) ( 88560 * )
    NEW M3 ( 88560 160560 ) ( * 161520 )
    NEW M3 ( 88560 160560 ) ( 102480 * )
    NEW M3 ( 102480 160560 ) ( * 161040 )
    NEW M3 ( 102480 161040 ) ( 109200 * )
    NEW M3 ( 109200 160560 ) ( * 161040 )
    NEW M3 ( 109200 160560 ) ( 114480 * )
    NEW M3 ( 114480 160560 ) ( * 161040 )
    NEW M3 ( 114480 161040 ) ( 119280 * )
    NEW M3 ( 119280 160560 ) ( * 161040 )
    NEW M3 ( 119280 160560 ) ( 147600 * )
    NEW M3 ( 147600 160560 ) ( * 161040 )
    NEW M3 ( 147600 161040 ) ( 155760 * )
    NEW M3 ( 155760 160560 ) ( * 161040 )
    NEW M3 ( 155760 160560 ) ( 184560 * )
    NEW M3 ( 184560 160560 ) ( * 161538 )
    NEW M3 ( 184560 161538 ) ( 185460 * 0 )
    NEW M3 ( 38160 114960 ) V2_2CUT_E
    NEW M2 ( 36240 112560 ) V1_2CUT_S
 ;
- rx_data[7]
  ( spi_SlaveMode_u/FE_PHC25_rx_data_7_ I ) ( PIN rx_data[7] )
  ( spi_SlaveMode_u/rx_data_reg\[7\] Q )
  + ROUTED M3 ( 1200 165360 ) ( 102480 * ) V2_2CUT_W
    NEW M2 ( 102480 162960 ) ( * 165360 )
    NEW M3 ( 102480 162960 ) ( 116400 * ) V2_XR
    NEW M2 ( 116400 156240 ) ( * 162960 )
    NEW M2 ( 116400 156240 ) ( 117360 * ) V1_X
    NEW M1 ( 1200 147120 ) ( 11280 * 0 )
    NEW M2 ( 1200 147120 ) ( * 164706 ) V2_2CUT_W
    NEW M2 ( 1200 164706 ) ( * 165360 ) V2_2CUT_E
    NEW M3 ( 300 164706 0 ) ( 1200 * )
    NEW M3 ( 102480 162960 ) V2_2CUT_E
    NEW M2 ( 1200 147120 ) V1_2CUT_E
 ;
- rx_data[6]
  ( spi_SlaveMode_u/FE_PHC28_rx_data_6_ I ) ( PIN rx_data[6] )
  ( spi_SlaveMode_u/rx_data_reg\[6\] Q )
  + ROUTED M2 ( 8880 2160 ) ( * 155280 ) V2_2CUT_S
    NEW M1 ( 8880 1680 ) ( * 2160 ) V1_2CUT_N
    NEW M1 ( 8880 1680 ) ( 147600 * ) V1_2CUT_W
    NEW M2 ( 147600 1680 ) ( * 28560 ) V1_X
    NEW M2 ( 17520 155280 ) ( * 162000 ) V1_2CUT_N
    NEW M3 ( 8880 155280 ) ( 17520 * ) V2_2CUT_W
    NEW M3 ( 1200 155280 ) ( 8880 * )
    NEW M3 ( 1200 154412 ) ( * 155280 )
    NEW M3 ( 300 154412 0 ) ( 1200 * )
 ;
- rx_data[5]
  ( spi_SlaveMode_u/FE_PHC29_rx_data_5_ I ) ( PIN rx_data[5] )
  ( spi_SlaveMode_u/rx_data_reg\[5\] Q )
  + ROUTED M3 ( 5040 140880 ) RECT ( -270 -120 120 120 )
    NEW M2 ( 5040 140880 ) ( * 144118 ) V2_2CUT_W
    NEW M3 ( 5040 140880 ) ( 5130 * ) TV1_2CUT_S
    NEW TM1 ( 5130 43880 ) ( * 140880 )
    NEW MTT2 ( 5130 43880 ) ( 34830 * ) TV2_2CUT_S
    NEW TM1 ( 34830 23280 ) ( * 43880 )
    NEW M3 ( 34830 23280 ) ( 35760 * )
    NEW M3 ( 35760 22800 ) ( * 23280 )
    NEW M3 ( 35760 22800 ) ( 113760 * ) V2_2CUT_W
    NEW M2 ( 113760 21935 ) ( * 22800 )
    NEW M2 ( 16080 145680 ) ( * 152400 ) V1_2CUT_N
    NEW M3 ( 5040 145680 ) ( 16080 * ) V2_2CUT_W
    NEW M2 ( 5040 144118 ) ( * 145680 ) V2_2CUT_E
    NEW M3 ( 300 144118 0 ) ( 5040 * )
    NEW M3 ( 5040 140880 ) V2_2CUT_N
    NEW MTT2 ( 5130 43880 ) TV2_2CUT_N
    NEW TM1 ( 34830 23280 ) TV1_2CUT_N
    NEW M2 ( 113760 21935 ) V1_2CUT_S
 ;
- rx_data[4]
  ( spi_SlaveMode_u/FE_PHC60_rx_data_4_ I ) ( PIN rx_data[4] )
  ( spi_SlaveMode_u/rx_data_reg\[4\] Q )
  + ROUTED M2 ( 2640 133680 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 11760 133680 ) ( * 136080 ) V1_2CUT_S
    NEW M1 ( 2640 133680 ) ( 11760 * 0 ) V1_2CUT_W
    NEW M3 ( 1200 133680 ) ( 2640 * ) V2_2CUT_W
    NEW M3 ( 1200 133680 ) ( * 133823 )
    NEW M3 ( 300 133823 0 ) ( 1200 * )
    NEW M2 ( 2640 133680 ) V1_2CUT_E
 ;
- rx_data[3]
  ( spi_SlaveMode_u/FE_PHC26_rx_data_3_ I ) ( PIN rx_data[3] )
  ( spi_SlaveMode_u/rx_data_reg\[3\] Q )
  + ROUTED M2 ( 10800 123120 ) ( * 159600 ) V2_2CUT_S
    NEW M3 ( 10800 159600 ) ( 11430 * ) TV1_2CUT_W
    NEW TM1 ( 11430 159600 ) ( * 173880 ) TV2_2CUT_E
    NEW MTT2 ( 11430 173880 ) ( 133830 * ) TV2_2CUT_W
    NEW TM1 ( 133830 168240 ) ( * 173880 )
    NEW M3 ( 133830 168240 ) ( 137430 * ) TV1_2CUT_N
    NEW TM1 ( 137430 150000 ) ( * 168240 )
    NEW TM1 ( 136530 121200 ) ( * 150000 )
    NEW TM1 ( 136530 150000 ) ( 137430 * )
    NEW TM1 ( 136530 121200 ) ( 138330 * ) TV1_H
    NEW M3 ( 138330 121200 ) ( 142800 * ) V2_2CUT_S
    NEW M2 ( 142800 117840 ) ( * 121200 )
    NEW M3 ( 142800 117840 ) ( 148080 * ) V2_2CUT_W
    NEW M2 ( 148080 115920 ) ( * 117840 )
    NEW M1 ( 7440 123120 ) ( 10800 * ) V1_2CUT_N
    NEW M1 ( 10800 123120 ) ( 11760 * 0 )
    NEW M2 ( 7440 123120 ) ( * 123529 ) V2_XR
    NEW M3 ( 300 123529 0 ) ( 7440 * )
    NEW TM1 ( 133830 168240 ) TV1_2CUT_N
    NEW M3 ( 142800 117840 ) V2_2CUT_E
    NEW M2 ( 148080 115920 ) V1_2CUT_E
    NEW M2 ( 7440 123120 ) V1_2CUT_E
 ;
- rx_data[2]
  ( spi_SlaveMode_u/FE_PHC57_rx_data_2_ I ) ( PIN rx_data[2] )
  ( spi_SlaveMode_u/rx_data_reg\[2\] Q )
  + ROUTED M2 ( 12240 112560 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 11280 112560 ) ( * 114960 ) V1_2CUT_N
    NEW M3 ( 11280 112560 ) ( 12240 * ) V2_2CUT_W
    NEW M1 ( 5040 114960 ) ( 11280 * 0 )
    NEW M2 ( 5040 113235 ) ( * 114960 ) V1_2CUT_N
    NEW M3 ( 300 113235 0 ) ( 5040 * ) V2_2CUT_N
    NEW M3 ( 11280 112560 ) V2_2CUT_N
    NEW M2 ( 12240 112560 ) V1_2CUT_N
 ;
- rx_data[1]
  ( spi_SlaveMode_u/FE_PHC20_rx_data_1_ I ) ( PIN rx_data[1] )
  ( spi_SlaveMode_u/rx_data_reg\[1\] Q )
  + ROUTED M1 ( 10800 109680 ) ( 11280 * 0 )
    NEW M2 ( 10800 109680 ) ( * 122160 )
    NEW M2 ( 10800 122160 ) ( 11280 * )
    NEW M2 ( 11280 122160 ) ( * 123120 ) V2_XR
    NEW M3 ( 11280 123120 ) ( 23760 * ) V2_2CUT_W
    NEW M2 ( 23760 123120 ) ( * 128880 ) V2_XR
    NEW M3 ( 23760 128880 ) ( 26160 * ) V2_2CUT_E
    NEW M2 ( 26160 128880 ) ( * 129360 )
    NEW M2 ( 25680 129360 ) ( 26160 * )
    NEW M2 ( 11280 102941 ) ( * 108240 ) V1_2CUT_W
    NEW M3 ( 300 102941 0 ) ( 11280 * ) V2_2CUT_W
    NEW M2 ( 10800 109680 ) V1_2CUT_E
    NEW M2 ( 25680 129360 ) V1_2CUT_E
 ;
- rx_data[0]
  ( spi_SlaveMode_u/FE_PHC24_rx_data_0_ I ) ( PIN rx_data[0] )
  ( spi_SlaveMode_u/rx_data_reg\[0\] Q )
  + ROUTED M2 ( 18960 166320 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 9360 98640 ) ( * 166320 ) V2_2CUT_E
    NEW M3 ( 9360 166320 ) ( 18960 * ) V2_2CUT_N
    NEW M1 ( 9360 98640 ) ( 10800 * 0 )
    NEW M2 ( 9360 92647 ) ( * 98640 ) V1_2CUT_N
    NEW M3 ( 300 92647 0 ) ( 9360 * ) V2_2CUT_N
    NEW M2 ( 18960 166320 ) V1_X
 ;
- FE_PHN8_rstn_temp
  ( FE_PHC19_rstn_temp I ) ( FE_PHC8_rstn_temp Z )
  + ROUTED M2 ( 54480 12720 ) ( * 19440 ) V2_2CUT_W
    NEW M3 ( 54480 19440 ) ( 62640 * ) V2_XR
    NEW M2 ( 62640 19440 ) ( * 21840 ) V1_X
    NEW M2 ( 54480 12720 ) V1_2CUT_W
 ;
- FE_PHN4_rstn_temp
  ( FE_PHC4_rstn_temp Z ) ( FE_PHC8_rstn_temp I )
  + ROUTED M3 ( 54000 12240 ) ( 56880 * ) V2_2CUT_W
    NEW M2 ( 53520 12240 ) ( 54000 * ) V2_2CUT_W
    NEW M2 ( 53520 11760 ) ( * 12240 )
    NEW M2 ( 56880 12240 ) V1_2CUT_S
    NEW M2 ( 53520 11760 ) V1_2CUT_N
 ;
- FE_OFN3_rstn_sync
  ( spi_SlaveMode_u/sfr_rx_reg\[7\]\/U3 I )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[2\] SDN )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[1\] SDN )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[1\] SDN )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[2\] SDN )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[0\] SDN )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[0\] SDN )
  ( spi_SlaveMode_u/rx_data_reg\[0\] RDN )
  ( spi_SlaveMode_u/rx_data_reg\[1\] RDN )
  ( spi_SlaveMode_u/rx_data_reg\[2\] RDN )
  ( spi_SlaveMode_u/rx_data_reg\[3\] RDN )
  ( spi_SlaveMode_u/rx_data_reg\[4\] RDN )
  ( spi_SlaveMode_u/rx_data_reg\[5\] RDN )
  ( spi_SlaveMode_u/rx_data_reg\[6\] RDN )
  ( spi_SlaveMode_u/rx_data_reg\[7\] RDN )
  ( spi_SlaveMode_u/rx_valid_d1_reg RDN )
  ( spi_SlaveMode_u/rx_valid_d0_reg RDN ) ( spi_SlaveMode_u/rx_valid_reg RDN )
  ( spi_SlaveMode_u/sfr_rx_reg\[6\] RDN )
  ( spi_SlaveMode_u/sfr_rx_reg\[5\] RDN )
  ( spi_SlaveMode_u/sfr_rx_reg\[4\] RDN )
  ( spi_SlaveMode_u/sfr_rx_reg\[3\] RDN )
  ( spi_SlaveMode_u/sfr_rx_reg\[2\] RDN )
  ( spi_SlaveMode_u/sfr_rx_reg\[1\] RDN )
  ( spi_SlaveMode_u/sfr_rx_reg\[0\] RDN )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[2\]\/U3 I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[4\] RDN )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[0\] RDN )
  ( spi_MasterMode_u/read_fifo/U6 I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[0\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[1\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[3\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[4\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[5\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[7\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[0\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[1\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[2\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[3\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[4\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[5\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[7\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[0\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[1\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[2\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[3\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[4\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[5\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[6\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[7\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[0\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[1\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[2\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[3\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[4\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[5\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[6\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[7\] RDN )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[2\] RDN )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[1\] RDN )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[0\] RDN )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[2\] RDN )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[1\] RDN )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[0\] RDN )
  ( spi_MasterMode_u/data_o_reg\[1\] RDN )
  ( spi_MasterMode_u/rfifo_wen_reg RDN )
  ( spi_MasterMode_u/data_buf_reg\[7\] RDN )
  ( spi_MasterMode_u/data_buf_reg\[6\] RDN )
  ( spi_MasterMode_u/data_buf_reg\[5\] RDN )
  ( spi_MasterMode_u/data_buf_reg\[4\] RDN )
  ( spi_MasterMode_u/data_buf_reg\[3\] RDN )
  ( spi_MasterMode_u/data_buf_reg\[2\] RDN )
  ( spi_MasterMode_u/data_buf_reg\[1\] RDN )
  ( spi_MasterMode_u/data_buf_reg\[0\] RDN )
  ( spi_MasterMode_u/state_reg\[0\] RDN ) ( FE_OFC3_rstn_sync Z )
  + ROUTED M2 ( 38640 61680 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 50160 58800 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 64080 52080 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 16560 126000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 34320 126000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 26160 136080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 56400 138000 ) RECT ( -330 -120 120 120 )
    NEW M2 ( 93360 160560 ) ( * 166320 ) V1_2CUT_E
    NEW M2 ( 97200 144720 ) ( * 146160 )
    NEW M2 ( 97200 146160 ) ( 97680 * ) V1_2CUT_E
    NEW M2 ( 105840 142800 ) ( 106800 * ) V1_2CUT_W
    NEW M2 ( 104400 127440 ) ( * 132720 )
    NEW M2 ( 104400 127440 ) ( 104880 * )
    NEW M2 ( 104880 119280 ) ( * 127440 )
    NEW M2 ( 104880 118320 ) ( * 119280 ) V1_2CUT_W
    NEW M2 ( 103440 118320 ) ( 104880 * )
    NEW M2 ( 103440 115920 ) ( * 118320 )
    NEW M2 ( 91440 132720 ) ( 91920 * ) V1_2CUT_E
    NEW M2 ( 91440 132720 ) ( * 136080 )
    NEW M2 ( 90960 136080 ) ( 91440 * )
    NEW M2 ( 93360 145200 ) ( * 160560 )
    NEW M2 ( 93360 160560 ) ( 93840 * ) V1_2CUT_W
    NEW M2 ( 93360 145200 ) ( 93840 * ) V2_2CUT_E
    NEW M3 ( 93840 145200 ) ( 97200 * )
    NEW M3 ( 97200 144240 ) ( * 144720 ) V2_2CUT_N
    NEW M3 ( 97200 144720 ) ( * 145200 )
    NEW M3 ( 97200 144240 ) ( 98160 * )
    NEW M3 ( 98160 143760 ) ( * 144240 )
    NEW M3 ( 98160 143760 ) ( 105840 * ) V2_XR
    NEW M2 ( 105840 142800 ) ( * 143760 )
    NEW M2 ( 105840 138000 ) ( * 142800 )
    NEW M2 ( 104400 138000 ) ( 105840 * )
    NEW M2 ( 104400 132720 ) ( * 138000 )
    NEW M2 ( 103920 132720 ) ( 104400 * )
    NEW M3 ( 91920 132720 ) ( 103920 * ) V2_2CUT_E
    NEW M2 ( 78960 143760 ) ( * 146160 ) V1_2CUT_W
    NEW M2 ( 78960 146160 ) ( * 159600 ) V1_2CUT_W
    NEW M3 ( 78960 143760 ) ( 82320 * ) V2_2CUT_W
    NEW M2 ( 82320 142800 ) ( * 143760 )
    NEW M3 ( 78960 160080 ) ( * 160560 ) V2_2CUT_S
    NEW M2 ( 78960 159600 ) ( * 160560 )
    NEW M2 ( 66960 160080 ) ( * 165360 )
    NEW M2 ( 66960 165360 ) ( 68880 * )
    NEW M2 ( 68880 165360 ) ( * 166320 ) V1_2CUT_E
    NEW M2 ( 62160 143760 ) ( * 149520 ) V1_X
    NEW M3 ( 62160 143760 ) ( 67920 * ) V2_2CUT_W
    NEW M2 ( 67920 142800 ) ( * 143760 )
    NEW M2 ( 47760 156240 ) ( * 156720 ) V2_2CUT_S
    NEW M2 ( 46320 156720 ) ( * 159600 ) V1_2CUT_W
    NEW M2 ( 42480 156720 ) ( * 162960 ) V1_X
    NEW M3 ( 53520 149520 ) ( 56430 * ) TV1_2CUT_E
    NEW M2 ( 53520 149520 ) ( * 156720 ) V2_2CUT_W
    NEW M3 ( 47760 156720 ) ( 53520 * )
    NEW M3 ( 46320 156720 ) ( 47760 * )
    NEW M3 ( 42480 156720 ) ( 46320 * ) V2_2CUT_E
    NEW M3 ( 37680 156720 ) ( 42480 * ) V2_2CUT_E
    NEW M2 ( 37680 152880 ) ( * 156720 ) V2_2CUT_S
    NEW M2 ( 56400 122640 ) ( * 123600 ) V2_2CUT_W
    NEW M2 ( 79440 119760 ) ( * 120720 )
    NEW M2 ( 79440 120720 ) ( * 122640 ) V1_X
    NEW M2 ( 78480 120720 ) ( 79440 * )
    NEW M2 ( 78480 119280 ) ( * 120720 )
    NEW M2 ( 86160 112560 ) ( * 119280 ) V1_2CUT_N
    NEW M2 ( 86160 109680 ) ( * 112560 ) V1_2CUT_E
    NEW M2 ( 85680 107280 ) ( * 109680 )
    NEW M2 ( 85680 109680 ) ( 86160 * )
    NEW M2 ( 85680 107280 ) ( 86160 * )
    NEW M2 ( 86160 105840 ) ( * 107280 )
    NEW TM1 ( 75330 106320 ) ( * 119760 ) TV1_2CUT_W
    NEW M3 ( 75330 119760 ) ( 79440 * ) V2_2CUT_N
    NEW M3 ( 79440 119760 ) ( 86160 * ) V2_2CUT_S
    NEW M2 ( 86160 119280 ) ( * 119760 )
    NEW M3 ( 71760 106320 ) ( 75330 * ) TV1_2CUT_W
    NEW M2 ( 71760 105840 ) ( * 106320 ) V2_2CUT_S
    NEW M2 ( 68400 102480 ) ( 68880 * )
    NEW M3 ( 56880 106800 ) ( 57840 * )
    NEW M3 ( 57840 106800 ) ( * 107280 )
    NEW M3 ( 57840 107280 ) ( 62640 * )
    NEW M3 ( 62640 106320 ) ( * 107280 )
    NEW M3 ( 62640 106320 ) ( 68880 * ) V2_2CUT_S
    NEW M3 ( 68880 106320 ) ( 71760 * )
    NEW M2 ( 68880 101040 ) ( * 102480 )
    NEW M2 ( 68880 102480 ) ( * 106320 )
    NEW M2 ( 68880 101040 ) ( 69360 * )
    NEW M2 ( 69360 92400 ) ( * 101040 )
    NEW M2 ( 56880 104880 ) ( * 106800 ) V2_2CUT_S
    NEW M2 ( 56880 106800 ) ( * 111600 )
    NEW M2 ( 56880 111600 ) ( 58320 * )
    NEW M2 ( 58320 111600 ) ( * 112560 ) V1_2CUT_E
    NEW M3 ( 46800 105840 ) ( 47280 * )
    NEW M3 ( 47280 104880 ) ( * 105840 )
    NEW M3 ( 47280 104880 ) ( 56880 * ) V2_2CUT_S
    NEW M2 ( 56880 102480 ) ( * 104880 )
    NEW M2 ( 42480 105840 ) ( * 108720 )
    NEW M2 ( 42480 108720 ) ( 42960 * )
    NEW M2 ( 42960 108720 ) ( * 109200 ) V1_2CUT_W
    NEW M2 ( 47280 115920 ) ( * 123600 ) V2_2CUT_E
    NEW M2 ( 47280 105840 ) ( * 115920 ) V1_2CUT_W
    NEW M2 ( 46800 105840 ) ( 47280 * )
    NEW M3 ( 42480 105840 ) ( 46800 * ) V2_2CUT_E
    NEW M2 ( 40560 122640 ) ( * 123600 ) V2_2CUT_E
    NEW M2 ( 40560 119280 ) ( * 122640 ) V1_2CUT_W
    NEW M3 ( 16560 126000 ) ( 20400 * ) V2_2CUT_E
    NEW M2 ( 38160 136560 ) ( * 137520 )
    NEW M2 ( 38160 137520 ) ( 38640 * )
    NEW M2 ( 38640 137520 ) ( * 139440 ) V1_2CUT_W
    NEW M3 ( 30960 136080 ) ( * 137040 )
    NEW M3 ( 30960 137040 ) ( 35280 * )
    NEW M3 ( 35280 136560 ) ( * 137040 )
    NEW M3 ( 35280 136560 ) ( 38160 * ) V2_2CUT_W
    NEW M2 ( 38160 136080 ) ( * 136560 )
    NEW M3 ( 20400 136080 ) ( 26160 * ) V2_2CUT_N
    NEW M3 ( 26160 136080 ) ( 30960 * )
    NEW M2 ( 24720 158160 ) ( 25680 * )
    NEW M2 ( 25680 158160 ) ( * 162480 )
    NEW M2 ( 25680 162480 ) ( 26160 * )
    NEW M2 ( 26160 162480 ) ( * 162960 ) V1_2CUT_E
    NEW M3 ( 19920 152400 ) ( 24720 * ) V2_2CUT_N
    NEW M2 ( 24720 152400 ) ( * 152880 ) V1_X
    NEW M2 ( 24720 152880 ) ( * 158160 )
    NEW M2 ( 20400 136080 ) ( * 142320 )
    NEW M2 ( 19920 142320 ) ( 20400 * )
    NEW M2 ( 19920 142320 ) ( * 146160 ) V1_2CUT_E
    NEW M2 ( 19920 146160 ) ( * 152400 ) V2_2CUT_E
    NEW M2 ( 20400 126000 ) ( * 132720 ) V1_2CUT_E
    NEW M2 ( 20400 132720 ) ( * 136080 ) V2_2CUT_E
    NEW M3 ( 19920 118320 ) ( 25680 * ) V2_2CUT_N
    NEW M2 ( 25680 118320 ) ( * 119280 ) V1_X
    NEW M3 ( 69360 84240 ) ( 73680 * ) V2_2CUT_N
    NEW M2 ( 73680 84240 ) ( * 85680 ) V1_X
    NEW M3 ( 60720 89040 ) ( * 89520 )
    NEW M3 ( 60720 89040 ) ( 69360 * ) V2_2CUT_W
    NEW M2 ( 69360 84240 ) ( * 89040 )
    NEW M2 ( 69360 82320 ) ( * 84240 ) V2_2CUT_E
    NEW M3 ( 45360 89040 ) ( * 89520 )
    NEW M3 ( 45360 89040 ) ( 56880 * )
    NEW M3 ( 56880 89040 ) ( * 89520 )
    NEW M3 ( 56880 89520 ) ( 58320 * ) V2_2CUT_E
    NEW M3 ( 58320 89520 ) ( 60720 * )
    NEW M2 ( 58320 89040 ) ( * 89520 )
    NEW M2 ( 43920 89520 ) ( * 92400 ) V1_2CUT_W
    NEW M3 ( 43920 89520 ) ( 45360 * )
    NEW M2 ( 43920 89040 ) ( * 89520 ) V2_2CUT_E
    NEW M2 ( 42000 81360 ) ( * 82320 ) V1_2CUT_W
    NEW M2 ( 44400 74640 ) ( * 75600 ) V1_2CUT_W
    NEW M3 ( 42480 74640 ) ( 44400 * ) V2_2CUT_E
    NEW M3 ( 44400 74640 ) ( 48720 * ) V2_2CUT_W
    NEW M2 ( 48720 68880 ) ( * 74640 )
    NEW M2 ( 53040 58320 ) ( * 62160 ) V1_2CUT_W
    NEW M3 ( 53040 57840 ) ( * 58320 ) V2_2CUT_N
    NEW M3 ( 53040 58320 ) ( * 58800 )
    NEW M3 ( 53040 57840 ) ( 58230 * ) TV1_2CUT_W
    NEW TM1 ( 58230 52080 ) ( * 57840 )
    NEW M3 ( 58230 52080 ) ( 64080 * ) V2_2CUT_W
    NEW M2 ( 76080 35760 ) ( * 38640 ) V1_2CUT_E
    NEW M2 ( 50640 35760 ) ( * 37200 ) V2_2CUT_N
    NEW M2 ( 50640 35760 ) ( 51600 * ) V2_2CUT_W
    NEW M3 ( 51600 35760 ) ( 76080 * ) V2_2CUT_W
    NEW M2 ( 76080 25200 ) ( * 35760 )
    NEW M3 ( 76080 25200 ) ( 77520 * )
    NEW M3 ( 77520 24720 ) ( * 25200 )
    NEW M3 ( 77520 24720 ) ( 89040 * )
    NEW M3 ( 89040 24720 ) ( * 25200 )
    NEW M3 ( 89040 25200 ) ( 93840 * ) V2_2CUT_W
    NEW M2 ( 93840 25200 ) ( * 28560 ) V1_2CUT_W
    NEW M2 ( 50160 53520 ) ( * 58800 ) V1_2CUT_W
    NEW M2 ( 50160 53520 ) ( 50640 * )
    NEW M2 ( 50640 37200 ) ( * 53520 )
    NEW M3 ( 44400 37200 ) ( 50640 * )
    NEW M2 ( 43920 37200 ) ( 44400 * ) V2_2CUT_E
    NEW M2 ( 43920 32880 ) ( * 34800 ) V1_X
    NEW M2 ( 43920 34800 ) ( * 37200 )
    NEW M2 ( 43920 32880 ) ( 44400 * )
    NEW M2 ( 44400 27600 ) ( * 32880 )
    NEW M2 ( 43920 27600 ) ( 44400 * )
    NEW M2 ( 43920 24720 ) ( * 27600 )
    NEW M3 ( 40080 24720 ) ( 43920 * ) V2_2CUT_N
    NEW M2 ( 40080 24720 ) ( * 25680 ) V1_X
    NEW M3 ( 43440 57840 ) ( * 58320 ) V2_2CUT_S
    NEW M3 ( 43440 57840 ) ( 46320 * )
    NEW M3 ( 46320 57840 ) ( * 58800 )
    NEW M3 ( 46320 58800 ) ( 50160 * ) V2_2CUT_E
    NEW M3 ( 50160 58800 ) ( 53040 * )
    NEW M2 ( 43440 58320 ) ( * 61680 ) V2_2CUT_E
    NEW M2 ( 43440 52560 ) ( * 58320 )
    NEW M3 ( 37200 61680 ) ( 38640 * ) V2_2CUT_E
    NEW M3 ( 38640 61680 ) ( 43440 * )
    NEW M3 ( 30480 89040 ) ( 39120 * )
    NEW M3 ( 39120 89040 ) ( * 89520 )
    NEW M3 ( 39120 89520 ) ( 42930 * ) TV1_2CUT_S
    NEW M3 ( 42930 89520 ) ( 43920 * )
    NEW TM1 ( 42930 81360 ) ( * 89520 )
    NEW M3 ( 42000 81360 ) ( 42930 * ) TV1_2CUT_S
    NEW M2 ( 42000 78000 ) ( * 81360 ) V2_2CUT_E
    NEW M2 ( 42000 78000 ) ( 42480 * )
    NEW M2 ( 42480 74640 ) ( * 78000 )
    NEW M3 ( 36720 74640 ) ( 42480 * ) V2_2CUT_E
    NEW M2 ( 36720 68400 ) ( * 72720 ) V1_2CUT_E
    NEW M2 ( 36720 72720 ) ( * 74640 ) V2_2CUT_E
    NEW M2 ( 36720 68400 ) ( 37200 * )
    NEW M2 ( 37200 61680 ) ( * 68400 )
    NEW M2 ( 37200 59280 ) ( * 61680 ) V2_2CUT_N
    NEW M3 ( 18960 105840 ) ( 27600 * ) V2_2CUT_N
    NEW M2 ( 27600 105840 ) ( 28080 * ) V1_2CUT_W
    NEW M2 ( 28080 105840 ) ( 29520 * )
    NEW M2 ( 29520 92400 ) ( * 102480 ) V1_X
    NEW M2 ( 29520 102480 ) ( * 105840 )
    NEW M2 ( 29520 92400 ) ( 30480 * )
    NEW M2 ( 30480 89040 ) ( * 92400 )
    NEW M2 ( 30480 85680 ) ( * 89040 ) V2_2CUT_N
    NEW M2 ( 16080 84240 ) ( * 89040 ) V1_X
    NEW M2 ( 16080 84240 ) ( 18000 * )
    NEW M2 ( 18000 83045 ) ( * 84240 )
    NEW M3 ( 78960 160080 ) ( 87600 * )
    NEW M3 ( 75120 160080 ) ( 78960 * )
    NEW M3 ( 68400 159120 ) ( 75120 * )
    NEW M3 ( 75120 159120 ) ( * 160080 )
    NEW M3 ( 68400 159120 ) ( * 160080 )
    NEW M3 ( 66960 160080 ) ( 68400 * )
    NEW M2 ( 66960 159600 ) ( * 160080 ) V2_2CUT_E
    NEW M2 ( 66960 149520 ) ( * 159600 ) V1_2CUT_E
    NEW M3 ( 62160 149520 ) ( 66960 * ) V2_2CUT_W
    NEW M3 ( 56430 149520 ) ( 62160 * ) V2_2CUT_S
    NEW TM1 ( 56430 138000 ) ( * 149520 )
    NEW M3 ( 56400 138000 ) ( 56430 * ) TV1_2CUT_W
    NEW M2 ( 56400 132720 ) ( * 138000 ) V2_2CUT_S
    NEW M2 ( 56400 123600 ) ( * 132720 ) V1_2CUT_W
    NEW M3 ( 47280 123600 ) ( 56400 * )
    NEW M3 ( 34320 123600 ) ( 40560 * )
    NEW M3 ( 40560 123600 ) ( 47280 * )
    NEW M2 ( 34320 123600 ) ( * 126000 ) V1_2CUT_E
    NEW M3 ( 20400 126000 ) ( 34320 * ) V2_2CUT_W
    NEW M2 ( 20400 122640 ) ( * 126000 )
    NEW M2 ( 20400 121680 ) ( * 122640 ) V1_2CUT_E
    NEW M2 ( 19920 121680 ) ( 20400 * )
    NEW M2 ( 19920 118320 ) ( * 121680 )
    NEW M2 ( 19920 115920 ) ( * 118320 ) V2_2CUT_E
    NEW M2 ( 19920 109200 ) ( * 115920 ) V1_2CUT_E
    NEW M2 ( 19920 106800 ) ( * 109200 ) V1_X
    NEW M2 ( 18960 106800 ) ( 19920 * )
    NEW M2 ( 18960 99120 ) ( * 105840 ) V2_2CUT_N
    NEW M2 ( 18960 105840 ) ( * 106800 )
    NEW M2 ( 18960 99120 ) ( 19440 * ) V1_2CUT_E
    NEW M2 ( 19440 99120 ) ( 19920 * )
    NEW M2 ( 19920 89520 ) ( * 99120 )
    NEW M3 ( 16560 89520 ) ( 19920 * ) V2_2CUT_N
    NEW M2 ( 16080 89520 ) ( 16560 * ) V2_2CUT_E
    NEW M2 ( 16080 89040 ) ( * 89520 )
    NEW M1 ( 91440 160080 ) ( 91920 * 0 )
    NEW M3 ( 87600 160080 ) ( 91440 * ) V2_2CUT_W
    NEW M3 ( 87600 160080 ) ( * 160560 ) V2_2CUT_S
    NEW M2 ( 87600 160560 ) ( * 162960 ) V1_2CUT_E
    NEW M2 ( 103440 115920 ) V1_2CUT_S
    NEW M2 ( 90960 136080 ) V1_2CUT_E
    NEW M3 ( 91920 132720 ) V2_2CUT_E
    NEW M3 ( 78960 143760 ) V2_2CUT_E
    NEW M2 ( 82320 142800 ) V1_2CUT_E
    NEW M3 ( 62160 143760 ) V2_2CUT_N
    NEW M2 ( 67920 142800 ) V1_2CUT_E
    NEW M2 ( 47760 156240 ) V1_X
    NEW M3 ( 53520 149520 ) V2_2CUT_E
    NEW M2 ( 37680 152880 ) V1_2CUT_W
    NEW M2 ( 56400 122640 ) V1_2CUT_W
    NEW M2 ( 78480 119280 ) V1_2CUT_E
    NEW M2 ( 86160 105840 ) V1_2CUT_E
    NEW M2 ( 71760 105840 ) V1_X
    NEW M2 ( 68400 102480 ) V1_2CUT_W
    NEW M2 ( 69360 92400 ) V1_2CUT_W
    NEW M2 ( 56880 102480 ) V1_2CUT_E
    NEW M3 ( 42480 105840 ) V2_2CUT_E
    NEW M2 ( 42480 105840 ) V1_2CUT_W
    NEW M2 ( 40560 119280 ) V1_2CUT_W
    NEW M3 ( 16560 126000 ) V2_2CUT_E
    NEW M2 ( 16560 126000 ) V1_2CUT_W
    NEW M2 ( 38160 136080 ) V1_2CUT_W
    NEW M2 ( 26160 136080 ) V1_2CUT_S
    NEW M2 ( 69360 82320 ) V1_2CUT_E
    NEW M2 ( 58320 89040 ) V1_2CUT_W
    NEW M2 ( 43920 89040 ) V1_2CUT_W
    NEW M2 ( 48720 68880 ) V1_2CUT_W
    NEW TM1 ( 58230 52080 ) TV1_2CUT_E
    NEW M2 ( 64080 52080 ) V1_2CUT_E
    NEW M3 ( 76080 25200 ) V2_2CUT_N
    NEW M3 ( 40080 24720 ) V2_2CUT_N
    NEW M2 ( 43440 52560 ) V1_2CUT_E
    NEW M2 ( 38640 61680 ) V1_2CUT_E
    NEW M2 ( 37200 59280 ) V1_2CUT_W
    NEW M2 ( 29520 92400 ) V1_2CUT_W
    NEW M2 ( 30480 85680 ) V1_2CUT_W
    NEW M2 ( 18000 83045 ) V1_V
    NEW M3 ( 34320 123600 ) V2_2CUT_E
    NEW M2 ( 91440 160080 ) V1_2CUT_S
 ;
- FE_OFN2_rstn_sync
  ( spi_MasterMode_u/state_reg\[2\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[0\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[1\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[2\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[3\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[4\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[5\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[6\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[7\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[0\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[1\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[2\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[3\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[4\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[5\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[6\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[7\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[0\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[1\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[2\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[3\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[4\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[5\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[6\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[7\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[0\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[1\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[2\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[3\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[5\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[6\] RDN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[7\] RDN )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[2\] RDN )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[1\] RDN )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[0\] RDN )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[1\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[2\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[6\] RDN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[6\] RDN )
  ( spi_MasterMode_u/data_o_reg\[7\] RDN ) ( spi_MasterMode_u/int_o_reg RDN )
  ( spi_MasterMode_u/trans_cnt_reg\[0\] RDN )
  ( spi_MasterMode_u/data_o_reg\[6\] RDN )
  ( spi_MasterMode_u/data_o_reg\[4\] RDN )
  ( spi_MasterMode_u/data_o_reg\[3\] RDN )
  ( spi_MasterMode_u/data_o_reg\[2\] RDN )
  ( spi_MasterMode_u/data_o_reg\[0\] RDN )
  ( spi_MasterMode_u/bit_cnt_reg\[2\] RDN )
  ( spi_MasterMode_u/bit_cnt_reg\[1\] RDN )
  ( spi_MasterMode_u/bit_cnt_reg\[0\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[11\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[10\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[7\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[6\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[5\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[4\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[3\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[2\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[1\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[0\] RDN )
  ( spi_MasterMode_u/clk_cnt_reg\[8\] RDN )
  ( spi_MasterMode_u/wr_col_f_reg RDN ) ( spi_MasterMode_u/wfifo_ren_reg RDN )
  ( spi_MasterMode_u/ack_o_reg RDN ) ( spi_MasterMode_u/spi_ext_reg\[0\] RDN )
  ( spi_MasterMode_u/spi_ext_reg\[1\] RDN )
  ( spi_MasterMode_u/spi_ext_reg\[5\] RDN )
  ( spi_MasterMode_u/spi_ext_reg\[6\] RDN )
  ( spi_MasterMode_u/spi_ext_reg\[7\] RDN ) ( spi_con_reg\[0\] RDN )
  ( spi_con_reg\[1\] RDN ) ( spi_con_reg\[2\] RDN ) ( spi_con_reg\[7\] RDN )
  ( FE_OFC2_rstn_sync Z ) ( FE_OFC3_rstn_sync I )
  + ROUTED M3 ( 124560 84720 ) RECT ( 120 -190 1410 600 )
    NEW M2 ( 107280 95760 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 165360 78960 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 150960 78960 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 133830 145680 ) RECT ( -190 -600 930 240 )
    NEW M2 ( 142800 165360 ) ( 143280 * )
    NEW M2 ( 143280 165360 ) ( * 166320 ) V1_X
    NEW M2 ( 168720 161040 ) ( 169200 * )
    NEW M2 ( 169200 161040 ) ( * 162960 ) V1_2CUT_E
    NEW M2 ( 168240 136080 ) ( 168720 * ) V1_2CUT_E
    NEW M2 ( 153840 104880 ) ( * 108240 )
    NEW M2 ( 153840 108240 ) ( 154320 * )
    NEW M2 ( 154320 108240 ) ( * 109200 ) V1_2CUT_E
    NEW M2 ( 150960 102480 ) ( * 104880 ) V2_2CUT_S
    NEW M3 ( 132240 127440 ) ( 135600 * ) V2_2CUT_W
    NEW M2 ( 135600 127440 ) ( * 129360 ) V1_2CUT_E
    NEW M2 ( 132720 110160 ) ( * 120720 )
    NEW M2 ( 132240 120720 ) ( 132720 * )
    NEW M2 ( 132240 120720 ) ( * 126000 ) V1_2CUT_W
    NEW M2 ( 132240 126000 ) ( * 127440 ) V2_2CUT_E
    NEW M1 ( 127440 106320 ) ( 130320 * 0 )
    NEW M2 ( 127440 106320 ) ( * 108240 )
    NEW M2 ( 125520 108240 ) ( 127440 * )
    NEW M2 ( 125520 108240 ) ( * 109200 ) V1_2CUT_E
    NEW M2 ( 165360 48720 ) ( 165840 * ) V1_2CUT_W
    NEW M2 ( 165360 48720 ) ( * 52080 ) V1_X
    NEW TM1 ( 169830 30960 ) ( * 36720 )
    NEW TM1 ( 169830 36720 ) ( 170730 * )
    NEW TM1 ( 170730 36720 ) ( * 40560 )
    NEW TM1 ( 169830 40560 ) ( 170730 * )
    NEW TM1 ( 169830 40560 ) ( * 48720 ) TV1_2CUT_W
    NEW M3 ( 166320 48720 ) ( 169830 * )
    NEW M2 ( 165840 48720 ) ( 166320 * ) V2_2CUT_N
    NEW M3 ( 165840 30960 ) ( 168240 * ) V2_2CUT_N
    NEW M3 ( 168240 30960 ) ( 169830 * ) TV1_2CUT_N
    NEW M2 ( 168240 25200 ) ( * 30960 )
    NEW M3 ( 154800 31440 ) ( 164400 * )
    NEW M3 ( 164400 30960 ) ( * 31440 )
    NEW M3 ( 164400 30960 ) ( 165840 * ) V2_2CUT_N
    NEW M2 ( 165840 30960 ) ( * 31920 ) V1_2CUT_W
    NEW M3 ( 135600 36240 ) ( * 37200 )
    NEW M3 ( 135600 36240 ) ( 150960 * ) V2_2CUT_W
    NEW M2 ( 150960 31920 ) ( * 36240 )
    NEW M3 ( 150960 31440 ) ( * 31920 ) V2_2CUT_S
    NEW M3 ( 150960 31440 ) ( 154800 * ) V2_2CUT_E
    NEW M2 ( 154800 31440 ) ( * 31920 ) V1_2CUT_E
    NEW M3 ( 125730 58800 ) ( 135600 * ) V2_2CUT_W
    NEW M2 ( 135600 54000 ) ( * 58800 ) V1_2CUT_E
    NEW M2 ( 135600 54000 ) ( 136080 * )
    NEW M2 ( 136080 45360 ) ( * 54000 )
    NEW M2 ( 136080 37200 ) ( * 45360 ) V1_2CUT_E
    NEW M3 ( 135600 37200 ) ( 136080 * ) V2_2CUT_N
    NEW M3 ( 134160 37200 ) ( 135600 * )
    NEW M2 ( 133680 37200 ) ( 134160 * ) V2_2CUT_E
    NEW M2 ( 133680 35280 ) ( * 37200 )
    NEW M2 ( 133200 35280 ) ( 133680 * )
    NEW M2 ( 108720 58800 ) ( * 59280 ) V2_2CUT_E
    NEW M2 ( 93840 61680 ) ( * 68880 ) V1_2CUT_E
    NEW M2 ( 76080 71280 ) ( * 72240 ) V1_X
    NEW M2 ( 80400 83280 ) ( 81360 * )
    NEW M2 ( 81360 83045 ) ( * 83280 )
    NEW M2 ( 80400 83280 ) ( * 88080 )
    NEW M2 ( 80400 88080 ) ( 80880 * )
    NEW M2 ( 80880 88080 ) ( * 94800 )
    NEW M2 ( 80880 94800 ) ( 83280 * )
    NEW M2 ( 83280 94800 ) ( * 95760 ) V1_2CUT_E
    NEW M3 ( 76080 71280 ) ( 80400 * ) V2_2CUT_N
    NEW M2 ( 80400 71280 ) ( * 72720 )
    NEW M2 ( 79920 72720 ) ( 80400 * )
    NEW M2 ( 79920 72720 ) ( * 77520 )
    NEW M2 ( 79920 77520 ) ( 80400 * )
    NEW M2 ( 80400 77520 ) ( * 78960 ) V1_2CUT_E
    NEW M2 ( 80400 78960 ) ( * 83280 )
    NEW M2 ( 76080 65520 ) ( * 71280 ) V2_2CUT_N
    NEW M2 ( 74640 55440 ) ( * 57840 ) V2_2CUT_S
    NEW M2 ( 69840 57840 ) ( * 58800 ) V1_2CUT_E
    NEW M3 ( 116400 59280 ) ( 117840 * ) V2_2CUT_E
    NEW M3 ( 110160 58800 ) ( 116400 * )
    NEW M3 ( 116400 58800 ) ( * 59280 )
    NEW M3 ( 110160 58800 ) ( * 59280 )
    NEW M3 ( 98160 59280 ) ( 108720 * )
    NEW M3 ( 108720 59280 ) ( 110160 * )
    NEW M2 ( 98160 59280 ) ( * 61680 ) V2_2CUT_W
    NEW M2 ( 98160 61680 ) ( * 62160 ) V1_2CUT_E
    NEW M3 ( 93840 61680 ) ( 98160 * )
    NEW M2 ( 93840 59760 ) ( * 61680 ) V2_2CUT_E
    NEW M2 ( 93840 59760 ) ( 94320 * )
    NEW M2 ( 94320 58800 ) ( * 59760 )
    NEW M2 ( 94320 54480 ) ( * 58800 ) V1_2CUT_E
    NEW M3 ( 93360 54480 ) ( 94320 * ) V2_2CUT_N
    NEW M3 ( 93360 54000 ) ( * 54480 )
    NEW M3 ( 89520 54000 ) ( 93360 * )
    NEW M3 ( 89520 53520 ) ( * 54000 )
    NEW M3 ( 85200 53520 ) ( 89520 * )
    NEW M3 ( 77520 53040 ) ( 85200 * )
    NEW M3 ( 85200 53040 ) ( * 53520 )
    NEW M3 ( 77520 53040 ) ( * 53520 )
    NEW M3 ( 76080 53520 ) ( 77520 * )
    NEW M2 ( 76080 53520 ) ( * 57840 ) V2_2CUT_N
    NEW M2 ( 76080 57840 ) ( * 65520 ) V1_X
    NEW M3 ( 74640 57840 ) ( 76080 * )
    NEW M3 ( 69840 57840 ) ( 74640 * )
    NEW M2 ( 69840 56400 ) ( * 57840 ) V2_2CUT_E
    NEW M2 ( 69840 56400 ) ( 70320 * )
    NEW M2 ( 70320 47280 ) ( * 56400 )
    NEW M3 ( 70320 47280 ) ( 71280 * ) V2_XR
    NEW M2 ( 71280 42000 ) ( * 47280 )
    NEW M2 ( 70800 42000 ) ( 71280 * ) V1_2CUT_W
    NEW M2 ( 70800 31920 ) ( * 42000 )
    NEW M2 ( 70145 31920 ) ( 70800 * )
    NEW M3 ( 124560 84720 ) ( 125730 * ) TV1_2CUT_W
    NEW TM1 ( 125730 82800 ) ( * 84720 )
    NEW TM1 ( 125730 82800 ) ( 127530 * )
    NEW TM1 ( 127530 61200 ) ( * 82800 )
    NEW TM1 ( 125730 61200 ) ( 127530 * )
    NEW TM1 ( 125730 58800 ) ( * 61200 )
    NEW M3 ( 121200 58800 ) ( 125730 * ) TV1_2CUT_E
    NEW M3 ( 121200 58800 ) ( * 59280 )
    NEW M3 ( 117840 59280 ) ( 121200 * )
    NEW M2 ( 117840 55440 ) ( * 59280 )
    NEW M2 ( 124560 84720 ) ( * 90960 ) V2_2CUT_E
    NEW M3 ( 123120 84720 ) ( 124560 * ) V2_2CUT_N
    NEW M2 ( 123120 84720 ) ( * 84960 ) V1_X
    NEW M2 ( 132240 90960 ) ( * 106800 ) V1_2CUT_W
    NEW M3 ( 107760 90960 ) ( 124560 * )
    NEW M3 ( 124560 90960 ) ( 132240 * ) V2_XR
    NEW M2 ( 107760 90960 ) ( * 94320 )
    NEW M2 ( 107280 94320 ) ( 107760 * )
    NEW M2 ( 107280 94320 ) ( * 95760 ) V1_2CUT_E
    NEW M3 ( 103440 95760 ) ( 107280 * ) V2_2CUT_W
    NEW M2 ( 103440 95760 ) ( * 102480 ) V1_X
    NEW M2 ( 169200 72240 ) ( * 78960 ) V2_2CUT_S
    NEW M3 ( 160080 78960 ) ( 165360 * ) V2_2CUT_E
    NEW M3 ( 165360 78960 ) ( 169200 * )
    NEW M2 ( 143760 78960 ) ( * 81360 )
    NEW M2 ( 143760 81360 ) ( 144240 * )
    NEW M2 ( 144240 81360 ) ( * 82320 ) V1_2CUT_W
    NEW M3 ( 137520 75120 ) ( 142800 * ) V2_2CUT_W
    NEW M2 ( 137520 75120 ) ( * 75600 ) V1_2CUT_W
    NEW M2 ( 142800 69840 ) ( 145200 * )
    NEW M2 ( 145200 69840 ) ( * 72240 ) V1_2CUT_E
    NEW M3 ( 143760 78960 ) ( 150960 * ) V2_2CUT_E
    NEW M2 ( 143760 76560 ) ( * 78960 ) V2_2CUT_E
    NEW M2 ( 142800 76560 ) ( 143760 * )
    NEW M2 ( 142800 75120 ) ( * 76560 )
    NEW M2 ( 142800 69840 ) ( * 75120 )
    NEW M2 ( 142800 68880 ) ( * 69840 )
    NEW M2 ( 163440 93360 ) ( * 95760 ) V1_2CUT_E
    NEW M2 ( 163440 95760 ) ( * 98640 ) V2_2CUT_W
    NEW M2 ( 163440 93360 ) ( 163920 * )
    NEW M2 ( 163920 91200 ) ( * 93360 )
    NEW M2 ( 159600 91920 ) ( * 92400 ) V1_2CUT_W
    NEW M2 ( 159600 91920 ) ( 160080 * )
    NEW M2 ( 160080 85680 ) ( * 91920 )
    NEW M2 ( 160080 78960 ) ( * 85680 ) V1_2CUT_W
    NEW M3 ( 150960 78960 ) ( 160080 * ) V2_2CUT_N
    NEW M2 ( 158160 162000 ) ( * 166320 ) V1_2CUT_E
    NEW M2 ( 150960 157200 ) ( * 159600 ) V1_2CUT_W
    NEW M2 ( 150960 159600 ) ( * 162000 ) V2_2CUT_S
    NEW M2 ( 150960 157200 ) ( 151920 * )
    NEW M2 ( 151920 149520 ) ( * 157200 )
    NEW M2 ( 151440 149520 ) ( 151920 * )
    NEW M2 ( 151440 148560 ) ( * 149520 )
    NEW M2 ( 150960 144240 ) ( * 148560 )
    NEW M2 ( 150960 148560 ) ( 151440 * )
    NEW M2 ( 150960 144240 ) ( 151440 * )
    NEW M2 ( 151440 142800 ) ( * 144240 )
    NEW M2 ( 151440 136080 ) ( * 142800 ) V1_2CUT_E
    NEW M3 ( 144240 136080 ) ( 151440 * ) V2_2CUT_W
    NEW M2 ( 144240 135120 ) ( * 136080 ) V1_2CUT_E
    NEW M2 ( 143760 131760 ) ( * 135120 )
    NEW M2 ( 143760 135120 ) ( 144240 * )
    NEW M3 ( 143760 131760 ) ( 147120 * ) V2_2CUT_S
    NEW M2 ( 147120 126480 ) ( * 129360 ) V1_2CUT_W
    NEW M2 ( 147120 129360 ) ( * 131760 )
    NEW M3 ( 147120 126480 ) ( 151440 * ) V2_2CUT_W
    NEW M2 ( 151440 126000 ) ( * 126480 )
    NEW M3 ( 130320 143280 ) ( 132720 * ) V2_2CUT_W
    NEW M2 ( 132720 142800 ) ( * 143280 )
    NEW TM1 ( 132930 159600 ) ( * 164880 ) TV1_2CUT_E
    NEW TM1 ( 132030 147120 ) ( * 159600 )
    NEW TM1 ( 132030 159600 ) ( 132930 * )
    NEW TM1 ( 132030 147120 ) ( 133830 * )
    NEW TM1 ( 133830 145680 ) ( * 147120 )
    NEW M3 ( 133830 145680 ) ( 134640 * )
    NEW M3 ( 134640 145200 ) ( * 145680 )
    NEW M3 ( 130320 145200 ) ( 134640 * )
    NEW M2 ( 130320 143280 ) ( * 145200 ) V2_2CUT_E
    NEW M3 ( 126000 143280 ) ( 130320 * ) V2_2CUT_E
    NEW M2 ( 126000 143280 ) ( * 146160 ) V1_2CUT_W
    NEW M3 ( 129840 164400 ) ( * 164880 )
    NEW M2 ( 129840 162960 ) ( * 164400 ) V2_2CUT_N
    NEW M2 ( 124560 164880 ) ( * 166320 ) V1_2CUT_W
    NEW M2 ( 115440 162960 ) ( * 164880 ) V2_2CUT_E
    NEW M2 ( 109200 164400 ) ( * 166320 ) V1_2CUT_W
    NEW M2 ( 98640 156240 ) ( 99120 * )
    NEW M2 ( 100080 139440 ) ( * 140400 ) V2_2CUT_N
    NEW M2 ( 118800 137040 ) ( * 139440 ) V1_X
    NEW M3 ( 118800 137040 ) ( 128880 * ) V2_2CUT_W
    NEW M2 ( 128880 136080 ) ( * 137040 )
    NEW M2 ( 118800 139440 ) ( * 140880 ) V2_2CUT_W
    NEW M2 ( 99120 156240 ) ( * 161520 ) V2_2CUT_N
    NEW M2 ( 99120 156240 ) ( 99600 * )
    NEW M2 ( 99600 145200 ) ( * 156240 )
    NEW M2 ( 99600 145200 ) ( 100560 * )
    NEW M2 ( 100560 141840 ) ( * 145200 )
    NEW M2 ( 100080 140400 ) ( * 141840 )
    NEW M2 ( 100080 141840 ) ( 100560 * )
    NEW M3 ( 100080 140400 ) ( * 140880 )
    NEW M3 ( 100080 140880 ) ( 106800 * )
    NEW M3 ( 106800 140880 ) ( 118800 * )
    NEW M3 ( 106800 140400 ) ( * 140880 )
    NEW M2 ( 106800 136080 ) ( * 140400 ) V2_2CUT_N
    NEW M2 ( 106320 136080 ) ( 106800 * )
    NEW M2 ( 132240 106800 ) ( * 108240 )
    NEW M2 ( 132240 108240 ) ( 132720 * )
    NEW M2 ( 132720 108240 ) ( * 110160 ) V2_2CUT_N
    NEW M3 ( 132720 110160 ) ( 136560 * ) V2_2CUT_W
    NEW M2 ( 136560 107760 ) ( * 109200 ) V1_2CUT_W
    NEW M2 ( 136560 109200 ) ( * 110160 )
    NEW M2 ( 136560 107760 ) ( 137520 * )
    NEW M2 ( 137520 106320 ) ( * 107760 )
    NEW M3 ( 137520 106320 ) ( 146160 * ) V2_2CUT_W
    NEW M2 ( 146160 106320 ) ( 146640 * )
    NEW M2 ( 146640 104880 ) ( * 105840 ) V1_2CUT_E
    NEW M2 ( 146640 105840 ) ( * 106320 )
    NEW M3 ( 146640 104880 ) ( 150960 * )
    NEW M3 ( 150960 104880 ) ( 153840 * ) V2_2CUT_E
    NEW M3 ( 153840 104880 ) ( 155760 * )
    NEW M3 ( 155760 104880 ) ( * 105360 )
    NEW M3 ( 155760 105360 ) ( 159600 * )
    NEW M3 ( 159600 104880 ) ( * 105360 )
    NEW M3 ( 159600 104880 ) ( 161040 * ) V2_2CUT_W
    NEW M2 ( 161040 98640 ) ( * 99120 ) V1_2CUT_W
    NEW M2 ( 161040 99120 ) ( * 104880 )
    NEW M3 ( 161040 98640 ) ( 163440 * )
    NEW M2 ( 163440 98640 ) ( * 101520 )
    NEW M2 ( 163440 101520 ) ( 165360 * )
    NEW M2 ( 165360 101520 ) ( * 102480 ) V1_2CUT_E
    NEW M2 ( 165360 102480 ) ( * 104400 ) V2_2CUT_E
    NEW M3 ( 165360 104400 ) ( 169200 * ) V2_2CUT_W
    NEW M2 ( 169200 104400 ) ( * 109200 ) V1_2CUT_E
    NEW M2 ( 169200 109200 ) ( * 112080 )
    NEW M2 ( 168720 112080 ) ( 169200 * )
    NEW M2 ( 168720 112080 ) ( * 119280 ) V1_2CUT_E
    NEW M2 ( 168720 119280 ) ( * 121200 )
    NEW M2 ( 168240 121200 ) ( 168720 * )
    NEW M2 ( 168240 121200 ) ( * 126000 ) V1_2CUT_E
    NEW M2 ( 168240 126000 ) ( 168720 * )
    NEW M2 ( 168720 126000 ) ( * 132720 )
    NEW M2 ( 168240 132720 ) ( 168720 * )
    NEW M2 ( 168240 132720 ) ( * 136080 )
    NEW M2 ( 168240 136080 ) ( * 139920 )
    NEW M2 ( 168240 139920 ) ( 168720 * )
    NEW M2 ( 168720 139920 ) ( * 142800 )
    NEW M2 ( 167760 142800 ) ( 168720 * )
    NEW M2 ( 167760 142800 ) ( * 149520 )
    NEW M2 ( 167760 149520 ) ( 168240 * ) V1_2CUT_E
    NEW M2 ( 168240 149520 ) ( * 157680 )
    NEW M2 ( 168240 157680 ) ( 168720 * )
    NEW M2 ( 168720 157680 ) ( * 159600 ) V1_2CUT_E
    NEW M2 ( 168720 159600 ) ( * 161040 )
    NEW M2 ( 168720 161040 ) ( * 161520 ) V2_2CUT_S
    NEW M3 ( 167280 161520 ) ( 168720 * )
    NEW M3 ( 167280 161520 ) ( * 162000 )
    NEW M3 ( 158160 162000 ) ( 167280 * )
    NEW M3 ( 150960 162000 ) ( 158160 * ) V2_2CUT_N
    NEW M3 ( 149520 162000 ) ( 150960 * )
    NEW M2 ( 149040 162000 ) ( 149520 * ) V2_2CUT_W
    NEW M2 ( 149040 162000 ) ( * 162960 )
    NEW M2 ( 147120 162960 ) ( 147600 * ) V1_2CUT_E
    NEW M2 ( 147600 162960 ) ( 149040 * )
    NEW M2 ( 147120 162960 ) ( * 164880 ) V2_2CUT_N
    NEW M3 ( 147120 164880 ) ( * 165360 )
    NEW M3 ( 142800 165360 ) ( 147120 * )
    NEW M3 ( 133680 165360 ) ( 142800 * ) V2_2CUT_W
    NEW M3 ( 133680 164880 ) ( * 165360 )
    NEW M3 ( 132930 164880 ) ( 133680 * )
    NEW M3 ( 129840 164880 ) ( 132930 * )
    NEW M3 ( 124560 164880 ) ( 129840 * )
    NEW M3 ( 115440 164880 ) ( 124560 * ) V2_2CUT_E
    NEW M3 ( 110640 164880 ) ( 115440 * )
    NEW M3 ( 110640 164400 ) ( * 164880 )
    NEW M3 ( 109200 164400 ) ( 110640 * )
    NEW M3 ( 100080 164400 ) ( 109200 * ) V2_2CUT_E
    NEW M2 ( 100080 162960 ) ( * 164400 ) V2_2CUT_S
    NEW M2 ( 99600 162960 ) ( 100080 * )
    NEW M2 ( 99120 162960 ) ( 99600 * ) V1_2CUT_W
    NEW M2 ( 99120 161520 ) ( * 162960 )
    NEW M3 ( 97200 161520 ) ( 99120 * )
    NEW M2 ( 97200 159600 ) ( * 161520 ) V2_2CUT_N
    NEW M1 ( 95760 159600 0 ) ( 97200 * ) V1_2CUT_N
    NEW M2 ( 150960 102480 ) V1_X
    NEW M2 ( 127440 106320 ) V1_2CUT_N
    NEW M2 ( 168240 25200 ) V1_2CUT_E
    NEW M2 ( 133200 35280 ) V1_2CUT_W
    NEW M2 ( 108720 58800 ) V1_2CUT_E
    NEW M2 ( 81360 83045 ) V1_V
    NEW M2 ( 74640 55440 ) V1_2CUT_W
    NEW M3 ( 98160 59280 ) V2_2CUT_E
    NEW M3 ( 76080 53520 ) V2_2CUT_E
    NEW M3 ( 70320 47280 ) V2_2CUT_N
    NEW M2 ( 70145 31920 ) V1_2CUT_W
    NEW M2 ( 117840 55440 ) V1_2CUT_W
    NEW M3 ( 123120 84720 ) V2_2CUT_N
    NEW M3 ( 107760 90960 ) V2_2CUT_N
    NEW M3 ( 103440 95760 ) V2_2CUT_N
    NEW M2 ( 169200 72240 ) V1_2CUT_E
    NEW M2 ( 165360 78960 ) V1_2CUT_W
    NEW M3 ( 137520 75120 ) V2_2CUT_E
    NEW M2 ( 142800 68880 ) V1_2CUT_E
    NEW M2 ( 163920 91200 ) V1_X
    NEW M2 ( 150960 78960 ) V1_2CUT_W
    NEW M3 ( 144240 136080 ) V2_2CUT_E
    NEW M3 ( 143760 131760 ) V2_2CUT_E
    NEW M3 ( 147120 126480 ) V2_2CUT_E
    NEW M2 ( 151440 126000 ) V1_2CUT_E
    NEW M2 ( 132720 142800 ) V1_2CUT_W
    NEW TM1 ( 133830 145680 ) TV1_V
    NEW M3 ( 126000 143280 ) V2_2CUT_E
    NEW M2 ( 129840 162960 ) V1_2CUT_W
    NEW M2 ( 115440 162960 ) V1_2CUT_W
    NEW M2 ( 98640 156240 ) V1_2CUT_W
    NEW M2 ( 100080 139440 ) V1_2CUT_W
    NEW M3 ( 118800 137040 ) V2_2CUT_N
    NEW M2 ( 128880 136080 ) V1_2CUT_E
    NEW M2 ( 106320 136080 ) V1_2CUT_E
    NEW M3 ( 137520 106320 ) V2_2CUT_W
    NEW M3 ( 146640 104880 ) V2_2CUT_E
    NEW M3 ( 161040 98640 ) V2_2CUT_E
    NEW M2 ( 168240 132720 ) V1_2CUT_E
    NEW M2 ( 167760 142800 ) V1_2CUT_E
 ;
- FE_DBTN1_spi_con_5_
  ( U13 A2 ) ( sck_inout_port/inline_tri OE )
  ( miso_inout_port/portline_tri OE ) ( mosi_inout_port/inline_tri OE )
  ( U9 B2 ) ( FE_DBTC1_spi_con_5_ ZN )
  + ROUTED M2 ( 78480 28080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 82800 62160 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 75600 62160 ) ( 82800 * ) V2_2CUT_W
    NEW M3 ( 59760 28080 ) ( 61200 * )
    NEW M3 ( 61200 27600 ) ( * 28080 )
    NEW M3 ( 61200 27600 ) ( 77040 * )
    NEW M3 ( 77040 27600 ) ( * 28080 )
    NEW M3 ( 77040 28080 ) ( 78480 * ) V2_2CUT_W
    NEW M2 ( 59760 28080 ) ( * 38160 ) V1_2CUT_N
    NEW M2 ( 59760 25680 ) ( * 28080 ) V2_2CUT_E
    NEW M1 ( 59760 38160 ) ( 61680 * 0 )
    NEW M2 ( 59760 38160 ) ( * 43920 ) V2_2CUT_W
    NEW M3 ( 57360 43920 ) ( 59760 * )
    NEW M2 ( 57360 43920 ) ( * 48240 )
    NEW M2 ( 56880 48240 ) ( 57360 * )
    NEW M2 ( 56880 48240 ) ( * 56400 ) V2_2CUT_E
    NEW M3 ( 56880 56400 ) ( 63600 * )
    NEW M3 ( 63600 55920 ) ( * 56400 )
    NEW M3 ( 63600 55920 ) ( 72240 * )
    NEW M3 ( 72240 55920 ) ( * 56400 )
    NEW M3 ( 72240 56400 ) ( 75600 * ) V2_2CUT_N
    NEW M2 ( 75600 56400 ) ( * 61680 ) V1_2CUT_N
    NEW M2 ( 75600 61680 ) ( * 62160 ) V2_2CUT_S
    NEW M2 ( 82800 62160 ) V1_2CUT_W
    NEW M2 ( 78480 28080 ) V1_2CUT_E
    NEW M2 ( 59760 25680 ) V1_2CUT_W
    NEW M3 ( 57360 43920 ) V2_2CUT_E
    NEW M2 ( 56880 48240 ) V1_2CUT_W
 ;
- FE_DBTN0_spi_con_7_
  ( U18 A2 ) ( U13 A1 ) ( spi_MasterMode_u/U4 A1 )
  ( spi_MasterMode_u/write_fifo/U24 A1 ) ( spi_MasterMode_u/write_fifo/U14 B )
  ( spi_MasterMode_u/write_fifo/U16 C ) ( spi_MasterMode_u/write_fifo/U10 B )
  ( spi_MasterMode_u/write_fifo/U5 C ) ( spi_MasterMode_u/read_fifo/U24 A1 )
  ( spi_MasterMode_u/read_fifo/U10 B ) ( spi_MasterMode_u/read_fifo/U5 C )
  ( spi_MasterMode_u/read_fifo/U16 C ) ( spi_MasterMode_u/read_fifo/U14 B )
  ( U11 B2 ) ( FE_DBTC0_spi_con_7_ ZN )
  + ROUTED M2 ( 66000 112080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 81840 138960 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 123600 120720 ) ( * 123120 ) V1_2CUT_S
    NEW M1 ( 104400 115440 ) ( 106800 * 0 )
    NEW M2 ( 104400 113040 ) ( * 115440 ) V1_2CUT_N
    NEW M2 ( 104400 113040 ) ( 106800 * )
    NEW M2 ( 106800 112080 ) ( * 113040 )
    NEW M3 ( 106800 112080 ) ( 107760 * )
    NEW M3 ( 107760 111600 ) ( * 112080 )
    NEW M3 ( 107760 111600 ) ( 110160 * ) V2_2CUT_N
    NEW M2 ( 110160 98640 ) ( * 111600 )
    NEW M2 ( 109200 98640 ) ( 110160 * )
    NEW M2 ( 109200 89040 ) ( * 98640 )
    NEW M2 ( 108720 89040 ) ( 109200 * )
    NEW M2 ( 108720 86160 ) ( * 89040 )
    NEW M2 ( 108240 86160 ) ( 108720 * )
    NEW M2 ( 108240 82320 ) ( * 86160 )
    NEW M2 ( 109680 115920 ) ( * 116880 )
    NEW M3 ( 107280 134160 ) ( 115920 * ) V2_2CUT_S
    NEW M2 ( 115920 132720 ) ( * 134160 )
    NEW M2 ( 107280 132240 ) ( * 134160 ) V2_2CUT_S
    NEW TM1 ( 72630 138960 ) ( * 143760 ) TV1_2CUT_S
    NEW M3 ( 72240 143760 ) ( 72630 * )
    NEW M2 ( 72240 143760 ) ( * 149520 ) V1_2CUT_N
    NEW M3 ( 72630 112080 ) ( 75120 * ) V2_2CUT_W
    NEW M2 ( 75120 112080 ) ( * 112560 ) V1_2CUT_S
    NEW M3 ( 66000 112080 ) ( 72630 * ) TV1_2CUT_E
    NEW M3 ( 73530 54480 ) ( 77520 * ) V2_2CUT_W
    NEW M2 ( 77520 54480 ) ( * 61680 ) V1_2CUT_E
    NEW M2 ( 86640 131760 ) ( * 138480 ) V2_2CUT_N
    NEW M3 ( 86640 138480 ) ( * 138960 )
    NEW M3 ( 81840 138960 ) ( 86640 * )
    NEW M3 ( 72630 138960 ) ( 81840 * ) V2_2CUT_E
    NEW TM1 ( 72630 137520 ) ( * 138960 ) TV1_2CUT_E
    NEW TM1 ( 72630 137520 ) ( 73530 * )
    NEW TM1 ( 73530 122160 ) ( * 137520 )
    NEW TM1 ( 72630 122160 ) ( 73530 * )
    NEW TM1 ( 72630 104880 ) ( * 112080 )
    NEW TM1 ( 72630 112080 ) ( * 122160 )
    NEW TM1 ( 72630 104880 ) ( 74430 * )
    NEW TM1 ( 74430 95280 ) ( * 104880 )
    NEW TM1 ( 73530 68400 ) ( * 95280 )
    NEW TM1 ( 73530 95280 ) ( 74430 * )
    NEW TM1 ( 73530 68400 ) ( 74430 * )
    NEW TM1 ( 74430 65520 ) ( * 68400 )
    NEW TM1 ( 73530 65520 ) ( 74430 * )
    NEW TM1 ( 73530 54480 ) ( * 65520 )
    NEW M3 ( 69840 54480 ) ( 73530 * ) TV1_2CUT_E
    NEW M2 ( 69840 53040 ) ( * 54480 ) V2_2CUT_S
    NEW M2 ( 69600 50160 ) ( * 53040 )
    NEW M2 ( 69600 53040 ) ( 69840 * )
    NEW M2 ( 69600 50160 ) ( 69840 * )
    NEW M2 ( 69840 45840 ) ( * 50160 )
    NEW M3 ( 65520 45840 ) ( 69840 * ) V2_2CUT_W
    NEW M2 ( 106800 124080 ) ( 107280 * )
    NEW M2 ( 107280 124080 ) ( * 131280 ) V2_2CUT_W
    NEW M2 ( 107280 131280 ) ( * 132240 ) V1_2CUT_S
    NEW M3 ( 105840 131280 ) ( 107280 * )
    NEW M3 ( 105840 131280 ) ( * 131760 )
    NEW M3 ( 99120 131760 ) ( 105840 * )
    NEW M3 ( 93360 131280 ) ( 99120 * )
    NEW M3 ( 99120 131280 ) ( * 131760 )
    NEW M3 ( 93360 131280 ) ( * 131760 )
    NEW M3 ( 86640 131760 ) ( 93360 * )
    NEW M2 ( 86640 126000 ) ( * 131760 ) V2_2CUT_E
    NEW M2 ( 106800 116880 ) ( * 122640 ) V1_2CUT_N
    NEW M2 ( 106800 122640 ) ( * 124080 )
    NEW M2 ( 106800 116400 ) ( * 116880 )
    NEW M2 ( 106800 116880 ) ( 109680 * )
    NEW M2 ( 109680 116880 ) ( * 120240 ) V2_2CUT_N
    NEW M3 ( 109680 120240 ) ( * 120720 )
    NEW M3 ( 109680 120720 ) ( 113520 * )
    NEW M3 ( 113520 120240 ) ( * 120720 )
    NEW M3 ( 113520 120240 ) ( 119280 * )
    NEW M3 ( 119280 120240 ) ( * 120720 )
    NEW M3 ( 119280 120720 ) ( 123600 * ) V2_2CUT_S
    NEW M2 ( 123600 116880 ) ( * 120720 )
    NEW M2 ( 122640 116880 ) ( 123600 * )
    NEW M2 ( 122640 105840 ) ( * 116880 )
    NEW M3 ( 106800 112080 ) V2_XR
    NEW M2 ( 108240 82320 ) V1_X
    NEW M2 ( 109680 115920 ) V1_2CUT_N
    NEW M2 ( 115920 132720 ) V1_2CUT_S
    NEW M2 ( 81840 138960 ) V1_2CUT_N
    NEW M3 ( 72240 143760 ) V2_XR
    NEW M3 ( 66000 112080 ) V2_2CUT_E
    NEW M2 ( 66000 112080 ) V1_2CUT_N
    NEW M3 ( 65520 45840 ) V2_2CUT_E
    NEW M2 ( 65520 45840 ) V1_2CUT_S
    NEW M2 ( 86640 126000 ) V1_2CUT_S
    NEW M2 ( 106800 116400 ) V1_2CUT_S
    NEW M2 ( 122640 105840 ) V1_2CUT_N
 ;
- *Logic1*
  ( U17 Z ) ( spi_con_reg\[5\] RDN ) ( rstn_temp_reg D )
  + ROUTED M2 ( 70320 22800 ) ( * 24720 ) V1_2CUT_S
    NEW M2 ( 69360 22800 ) ( 70320 * )
    NEW M2 ( 69360 17520 ) ( * 22800 )
    NEW M2 ( 69360 15120 ) ( * 17520 ) V1_2CUT_E
    NEW M2 ( 69360 15120 ) V1_2CUT_W
 ;
- rstn_sync
  ( spi_MasterMode_u/FE_PHC488_rstn_sync I ) ( FE_PHC487_rstn_sync I )
  ( spi_MasterMode_u/FE_PHC486_rstn_sync I )
  ( spi_MasterMode_u/FE_PHC481_rstn_sync I )
  ( spi_MasterMode_u/FE_PHC479_rstn_sync I ) ( spi_con_reg\[5\] SDN )
  ( spi_MasterMode_u/spi_ext_reg\[3\] SDN ) ( spi_MasterMode_u/ssn_reg SDN )
  ( rstn_sync_reg Q )
  + ROUTED M2 ( 45840 15120 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 18480 96240 ) RECT ( -210 -120 120 120 )
    NEW M2 ( 121200 52560 ) ( * 55440 )
    NEW M2 ( 121200 52560 ) ( 121680 * ) V1_2CUT_E
    NEW M2 ( 101040 25200 ) ( * 31920 ) V2_2CUT_E
    NEW M3 ( 101040 31920 ) ( 106320 * ) V2_XR
    NEW M2 ( 106320 31920 ) ( * 36240 ) V2_2CUT_S
    NEW M3 ( 106320 36240 ) ( 113040 * ) V2_2CUT_W
    NEW M2 ( 113040 36240 ) ( * 42480 ) V2_2CUT_E
    NEW M3 ( 113040 42480 ) ( 120240 * ) V2_XR
    NEW M2 ( 120240 42480 ) ( * 55440 )
    NEW M2 ( 120240 55440 ) ( 121200 * )
    NEW M2 ( 121200 55440 ) ( * 61680 ) V1_X
    NEW M2 ( 65520 30480 ) ( * 31440 ) V2_XR
    NEW M3 ( 58800 31440 ) ( 65520 * )
    NEW M2 ( 58800 31440 ) ( * 32400 ) V1_2CUT_E
    NEW M1 ( 58800 32400 ) ( 59280 * )
    NEW M1 ( 59280 31920 0 ) ( * 32400 )
    NEW M2 ( 83280 12240 ) ( * 26640 ) V2_XR
    NEW M3 ( 83280 12240 ) ( 97200 * ) V2_2CUT_W
    NEW M2 ( 97200 12240 ) ( * 16560 ) V2_XR
    NEW M3 ( 97200 16560 ) ( 101040 * ) V2_2CUT_W
    NEW M2 ( 101040 16560 ) ( * 25200 ) V1_2CUT_N
    NEW M1 ( 101040 25200 ) ( 102000 * 0 )
    NEW M1 ( 45840 15120 ) ( 47280 * 0 ) V1_2CUT_W
    NEW M3 ( 30000 15120 ) ( 45840 * ) V2_2CUT_W
    NEW M3 ( 30000 15120 ) ( * 15600 )
    NEW M3 ( 19530 15600 ) ( 30000 * )
    NEW TM1 ( 17730 15600 ) ( 19530 * ) TV1_2CUT_E
    NEW TM1 ( 17730 15600 ) ( * 68400 )
    NEW TM1 ( 17730 68400 ) ( 18630 * )
    NEW TM1 ( 18630 68400 ) ( * 96240 ) TV1_2CUT_S
    NEW M3 ( 18480 96240 ) ( 18630 * )
    NEW M2 ( 18480 96240 ) ( * 102000 ) V1_X
    NEW M1 ( 16080 102000 ) ( 18480 * )
    NEW M2 ( 16080 102000 ) ( * 105840 ) V1_2CUT_E
    NEW M1 ( 16080 105840 ) ( 16560 * 0 )
    NEW M2 ( 65520 16560 ) ( * 18480 ) V2_XR
    NEW M3 ( 47280 16560 ) ( 65520 * ) V2_2CUT_N
    NEW M2 ( 47280 15120 ) ( * 16560 ) V2_2CUT_E
    NEW M2 ( 71280 12720 ) ( * 14640 )
    NEW M2 ( 70320 14640 ) ( 71280 * )
    NEW M2 ( 70320 14640 ) ( * 18480 ) V2_2CUT_W
    NEW M3 ( 65520 18480 ) ( 70320 * )
    NEW M2 ( 65520 18480 ) ( * 18960 ) V1_X
    NEW M2 ( 65520 18960 ) ( * 30480 ) V2_2CUT_N
    NEW M3 ( 65520 30480 ) ( 79920 * ) V2_2CUT_W
    NEW M2 ( 79920 26640 ) ( * 30480 )
    NEW M3 ( 79920 26640 ) ( 83280 * )
    NEW M2 ( 83280 26640 ) ( * 28080 ) V1_2CUT_N
    NEW M1 ( 83280 28080 ) ( * 28560 0 )
    NEW M3 ( 58800 31440 ) V2_XR
    NEW M3 ( 83280 12240 ) V2_XR
    NEW M2 ( 45840 15120 ) V1_2CUT_E
    NEW M3 ( 18480 96240 ) V2_2CUT_N
    NEW M2 ( 16080 102000 ) V1_2CUT_E
    NEW M2 ( 71280 12720 ) V1_2CUT_E
    NEW M3 ( 79920 26640 ) V2_2CUT_E
 ;
- rstn_temp
  ( rstn_temp_reg Q ) ( FE_PHC4_rstn_temp I )
  + ROUTED M1 ( 57360 14160 ) ( 57840 * 0 )
    NEW M2 ( 57360 13680 ) ( * 14160 ) V1_2CUT_N
    NEW M2 ( 55920 13680 ) ( 57360 * )
    NEW M2 ( 55920 11760 ) ( * 13680 )
    NEW M2 ( 55920 11760 ) V1_2CUT_N
 ;
- master_mode_en
  ( U13 ZN ) ( spi_MasterMode_u/U175 A1 ) ( spi_MasterMode_u/U123 A1 )
  ( spi_MasterMode_u/U40 I ) ( spi_MasterMode_u/U116 S )
  ( spi_MasterMode_u/U159 A1 ) ( spi_MasterMode_u/U144 A1 )
  ( spi_MasterMode_u/U34 A1 ) ( spi_MasterMode_u/U7 A2 )
  ( spi_MasterMode_u/U181 A2 ) ( spi_MasterMode_u/U117 A2 )
  ( spi_MasterMode_u/U70 A1 ) ( spi_MasterMode_u/U60 A1 )
  ( spi_MasterMode_u/U109 A1 )
  + ROUTED M2 ( 91920 99120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 82800 99600 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 88560 99120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 167280 59760 ) ( * 68880 ) V1_2CUT_N
    NEW M3 ( 163440 59760 ) ( 167280 * ) V2_2CUT_W
    NEW M2 ( 163440 55440 ) ( * 59760 ) V2_2CUT_E
    NEW M3 ( 139440 89520 ) ( 140400 * )
    NEW M3 ( 140400 89520 ) ( * 90000 )
    NEW M3 ( 140400 90000 ) ( 167280 * ) V2_2CUT_W
    NEW M2 ( 167280 68880 ) ( * 90000 )
    NEW M3 ( 115920 94320 ) ( 118320 * )
    NEW M3 ( 118320 93360 ) ( * 94320 )
    NEW M3 ( 118320 93360 ) ( 138480 * ) V2_2CUT_E
    NEW M2 ( 138480 93360 ) ( 138960 * )
    NEW M2 ( 138960 91440 ) ( * 93360 )
    NEW M3 ( 138960 91440 ) ( 139440 * )
    NEW M3 ( 139440 89520 ) ( * 91440 )
    NEW M3 ( 138960 89520 ) ( 139440 * )
    NEW M2 ( 138960 88560 ) ( * 89520 ) V2_XR
    NEW M3 ( 106830 86640 ) ( 115440 * ) V2_2CUT_E
    NEW M2 ( 115440 86640 ) ( 115920 * )
    NEW M2 ( 115920 86640 ) ( * 89040 ) V1_2CUT_N
    NEW M2 ( 115920 89040 ) ( * 94320 ) V2_2CUT_S
    NEW M3 ( 106830 46800 ) ( 108240 * ) V2_2CUT_N
    NEW M2 ( 108240 46800 ) ( * 48240 ) V1_X
    NEW M2 ( 102480 46800 ) ( * 48720 ) V1_2CUT_S
    NEW M2 ( 102480 45840 ) ( * 46800 ) V2_2CUT_N
    NEW M2 ( 97200 42000 ) ( * 46800 ) V2_2CUT_E
    NEW M3 ( 85680 99120 ) ( 88560 * ) V2_2CUT_N
    NEW M3 ( 85680 99120 ) ( * 99600 )
    NEW M3 ( 82800 99600 ) ( 85680 * )
    NEW M3 ( 91920 99120 ) ( 104880 * ) V2_2CUT_E
    NEW M3 ( 88560 99120 ) ( 91920 * ) V2_2CUT_E
    NEW M1 ( 77040 62160 0 ) ( 81840 * ) V1_2CUT_S
    NEW M2 ( 81840 57840 ) ( * 62160 )
    NEW M3 ( 81840 57840 ) ( 96720 * ) V2_2CUT_S
    NEW M2 ( 96720 54960 ) ( * 57840 )
    NEW M2 ( 96720 54960 ) ( 97200 * )
    NEW M2 ( 97200 46800 ) ( * 48720 ) V1_2CUT_N
    NEW M2 ( 97200 48720 ) ( * 54960 )
    NEW M3 ( 97200 46800 ) ( 102480 * )
    NEW M3 ( 102480 46800 ) ( 106830 * ) TV1_2CUT_W
    NEW TM1 ( 106830 46800 ) ( * 49200 )
    NEW TM1 ( 105930 49200 ) ( 106830 * )
    NEW TM1 ( 105930 49200 ) ( * 57840 )
    NEW TM1 ( 105930 57840 ) ( 106830 * )
    NEW TM1 ( 106830 57840 ) ( * 86640 ) TV1_2CUT_N
    NEW TM1 ( 106830 86640 ) ( * 95280 )
    NEW TM1 ( 105030 95280 ) ( 106830 * )
    NEW TM1 ( 105030 95280 ) ( * 99120 ) TV1_2CUT_N
    NEW M3 ( 104880 99120 ) ( 105030 * )
    NEW M2 ( 104880 99120 ) ( 105360 * ) V1_2CUT_E
    NEW M2 ( 163440 55440 ) V1_2CUT_N
    NEW M3 ( 138960 91440 ) V2_2CUT_N
    NEW M2 ( 138960 88560 ) V1_V
    NEW M2 ( 102480 45840 ) V1_2CUT_N
    NEW M2 ( 97200 42000 ) V1_2CUT_N
    NEW M2 ( 91920 99120 ) V1_2CUT_E
    NEW M3 ( 82800 99600 ) V2_2CUT_N
    NEW M2 ( 82800 99600 ) V1_2CUT_E
    NEW M2 ( 88560 99120 ) V1_2CUT_N
    NEW M3 ( 81840 57840 ) V2_2CUT_E
 ;
- slave_mode_en
  ( U18 ZN ) ( spi_SlaveMode_u/U32 A1 )
  + ROUTED M2 ( 64080 42000 ) ( * 44880 ) V1_2CUT_N
    NEW M3 ( 57840 42000 ) ( 64080 * ) V2_2CUT_N
    NEW M1 ( 56400 42000 0 ) ( 57840 * ) V1_2CUT_S
    NEW M3 ( 57840 42000 ) V2_2CUT_N
 ;
- sck_o
  ( sck_inout_port/portline_tri I ) ( spi_MasterMode_u/U95 I )
  ( spi_MasterMode_u/U200 B1 ) ( spi_MasterMode_u/sck_o_reg Q )
  + ROUTED M2 ( 93360 15120 ) ( * 15600 ) V2_2CUT_S
    NEW M1 ( 93360 15120 ) ( 94320 * 0 )
    NEW M2 ( 79680 15120 ) ( * 15480 ) V1_2CUT_S
    NEW M2 ( 76560 12720 ) ( * 15120 ) V2_2CUT_W
    NEW M3 ( 76560 15120 ) ( 79680 * ) V2_2CUT_E
    NEW M3 ( 79680 15120 ) ( 79920 * )
    NEW M3 ( 79920 15120 ) ( * 15600 )
    NEW M3 ( 79920 15600 ) ( 93360 * )
    NEW M3 ( 93360 15600 ) ( 105840 * ) V2_2CUT_S
    NEW M2 ( 105840 15120 ) ( * 15600 )
    NEW M2 ( 93360 15120 ) V1_2CUT_S
    NEW M2 ( 76560 12720 ) V1_2CUT_S
    NEW M2 ( 105840 15120 ) V1_2CUT_N
 ;
- mosi_o
  ( spi_MasterMode_u/read_fifo/FE_PHC224_mosi_o I )
  ( spi_MasterMode_u/FE_PHC44_mosi_o Z ) ( mosi_inout_port/portline_tri I )
  ( spi_MasterMode_u/U134 A2 )
  + ROUTED M3 ( 65430 78960 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 57840 101520 ) ( * 102480 ) V2_XR
    NEW M2 ( 57360 100080 ) ( * 101520 )
    NEW M2 ( 57360 101520 ) ( 57840 * )
    NEW M3 ( 57360 100080 ) ( 58800 * ) V2_XR
    NEW M2 ( 58800 99600 ) ( * 100080 )
    NEW M2 ( 81360 110640 ) ( * 114000 ) V2_2CUT_W
    NEW M3 ( 81360 110640 ) ( 86640 * ) V2_XR
    NEW M2 ( 86640 108720 ) ( * 110640 )
    NEW M2 ( 78480 114000 ) ( * 114960 ) V1_2CUT_N
    NEW M3 ( 78480 114000 ) ( 78960 * ) V2_2CUT_S
    NEW M3 ( 78960 114000 ) ( 81360 * )
    NEW M2 ( 78960 109680 ) ( * 114000 )
    NEW M3 ( 64560 109680 ) ( 78960 * ) V2_XR
    NEW M3 ( 64560 109680 ) ( * 110160 )
    NEW M3 ( 58800 110160 ) ( 64560 * )
    NEW M3 ( 58800 109680 ) ( * 110160 )
    NEW M3 ( 57840 109680 ) ( 58800 * )
    NEW M2 ( 57840 102480 ) ( * 109680 ) V2_XR
    NEW M3 ( 57840 102480 ) ( 62730 * ) TV1_2CUT_W
    NEW TM1 ( 62730 87120 ) ( * 102480 )
    NEW M3 ( 62730 87120 ) ( 66000 * ) V2_2CUT_S
    NEW M2 ( 66000 80880 ) ( * 87120 )
    NEW M2 ( 65520 80880 ) ( 66000 * )
    NEW M2 ( 65520 78960 ) ( * 80880 )
    NEW M3 ( 65430 78960 ) ( 65520 * ) V2_2CUT_N
    NEW TM1 ( 65430 63600 ) ( * 78960 ) TV1_2CUT_E
    NEW TM1 ( 65430 63600 ) ( 67230 * )
    NEW TM1 ( 67230 47280 ) ( * 63600 )
    NEW M3 ( 67230 47280 ) ( 68400 * ) V2_XR
    NEW M2 ( 68400 47280 ) ( * 48240 ) V1_X
    NEW M1 ( 68400 48240 ) ( * 49200 0 )
    NEW M3 ( 57360 100080 ) V2_XR
    NEW M2 ( 58800 99600 ) V1_2CUT_N
    NEW M3 ( 81360 110640 ) V2_XR
    NEW M2 ( 86640 108720 ) V1_2CUT_S
    NEW M3 ( 78480 114000 ) V2_2CUT_N
    NEW TM1 ( 62730 87120 ) TV1_2CUT_E
    NEW TM1 ( 67230 47280 ) TV1_2CUT_E
 ;
- n2
  ( U12 ZN ) ( U8 S ) ( U5 S ) ( U6 S ) ( U10 S ) ( U7 S ) ( U4 S ) ( U11 B1 )
  ( U11 A1 ) ( U9 B1 ) ( U9 A1 )
  + ROUTED M2 ( 96240 109200 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 124560 105840 ) ( * 106800 )
    NEW M1 ( 124080 105840 0 ) ( 124560 * ) V1_2CUT_W
    NEW M3 ( 124830 101040 ) ( 126480 * ) V2_2CUT_N
    NEW TM1 ( 124830 90000 ) ( * 101040 ) TV1_2CUT_E
    NEW M3 ( 119760 90000 ) ( 124830 * ) TV1_2CUT_E
    NEW M2 ( 119280 86160 ) ( * 90000 )
    NEW M2 ( 119280 90000 ) ( 119760 * ) V2_2CUT_E
    NEW M2 ( 119280 86160 ) ( 119760 * )
    NEW M2 ( 119760 78480 ) ( * 82320 ) V1_V
    NEW M2 ( 119760 82320 ) ( * 86160 )
    NEW M2 ( 119760 78480 ) ( 120240 * ) V2_2CUT_W
    NEW M3 ( 113520 78480 ) ( 120240 * )
    NEW M2 ( 113520 75600 ) ( * 78480 ) V2_XR
    NEW M2 ( 113520 72720 ) ( * 75600 ) V1_V
    NEW M3 ( 97680 72720 ) ( 113520 * ) V2_2CUT_N
    NEW M3 ( 97680 72240 ) ( * 72720 )
    NEW M3 ( 86640 72240 ) ( 97680 * )
    NEW M2 ( 86640 61680 ) ( * 72240 ) V2_2CUT_S
    NEW M2 ( 84720 61200 ) ( 86640 * )
    NEW M2 ( 86640 61200 ) ( * 61680 ) V1_2CUT_N
    NEW M2 ( 84720 61200 ) ( * 62160 ) V1_2CUT_W
    NEW M1 ( 84240 62160 0 ) ( 84720 * )
    NEW M2 ( 152880 86640 ) ( * 90960 )
    NEW M2 ( 152880 90960 ) ( 154320 * )
    NEW M2 ( 154320 90960 ) ( * 99120 ) V1_V
    NEW M2 ( 152880 83280 ) ( * 86640 ) V2_2CUT_W
    NEW M2 ( 152880 83280 ) ( 153840 * )
    NEW M2 ( 153840 81360 ) ( * 83280 )
    NEW M2 ( 153840 81360 ) ( 154800 * )
    NEW M2 ( 154800 75600 ) ( * 81360 )
    NEW M2 ( 136080 86640 ) ( * 95760 ) V1_V
    NEW M3 ( 136080 86640 ) ( 148080 * ) V2_2CUT_E
    NEW M3 ( 148080 86640 ) ( 152880 * )
    NEW M2 ( 148080 85680 ) ( * 86640 )
    NEW M1 ( 94800 109200 0 ) ( 96240 * ) V1_2CUT_W
    NEW M3 ( 96240 109200 ) ( 103920 * )
    NEW M3 ( 103920 109200 ) ( * 110160 )
    NEW M3 ( 103920 110160 ) ( 113520 * )
    NEW M3 ( 113520 109680 ) ( * 110160 )
    NEW M3 ( 113520 109680 ) ( 124560 * ) V2_2CUT_W
    NEW M2 ( 124560 106800 ) ( * 109680 )
    NEW M2 ( 124560 106800 ) ( 126480 * )
    NEW M2 ( 126480 101040 ) ( * 106320 ) V1_2CUT_S
    NEW M2 ( 126480 106320 ) ( * 106800 )
    NEW M3 ( 126480 101040 ) ( 136080 * ) V2_2CUT_S
    NEW M2 ( 136080 95760 ) ( * 101040 )
    NEW M2 ( 154800 75600 ) V1_V
    NEW M3 ( 136080 86640 ) V2_2CUT_N
    NEW M2 ( 148080 85680 ) V1_V
    NEW M3 ( 96240 109200 ) V2_2CUT_E
 ;
- n3
  ( U4 Z ) ( spi_con_reg\[0\] D )
  + ROUTED M1 ( 152880 86640 0 ) ( 154320 * ) V1_2CUT_W
    NEW M2 ( 154320 86160 ) ( * 86640 )
    NEW M3 ( 154320 86160 ) ( 157200 * ) V2_2CUT_W
    NEW M2 ( 157200 85680 ) ( * 86160 )
    NEW M3 ( 154320 86160 ) V2_2CUT_E
    NEW M2 ( 157200 85680 ) V1_2CUT_E
 ;
- n4
  ( U5 Z ) ( spi_con_reg\[1\] D )
  + ROUTED M2 ( 149520 96720 ) ( * 100080 ) V1_2CUT_W
    NEW M3 ( 149520 96720 ) ( 166320 * ) V2_2CUT_W
    NEW M2 ( 166320 95760 ) ( * 96720 )
    NEW M3 ( 149520 96720 ) V2_2CUT_E
    NEW M2 ( 166320 95760 ) V1_2CUT_W
 ;
- n5
  ( U6 Z ) ( spi_con_reg\[2\] D )
  + ROUTED M1 ( 149520 74640 ) ( 150000 * 0 )
    NEW M1 ( 149520 74640 ) ( * 76080 )
    NEW M1 ( 149040 76080 ) ( 149520 * )
    NEW M2 ( 149040 76080 ) ( * 76560 )
    NEW M2 ( 148560 76560 ) ( 149040 * )
    NEW M2 ( 148560 76560 ) ( * 78960 )
    NEW M2 ( 148080 78960 ) ( 148560 * )
    NEW M2 ( 149040 76080 ) V1_2CUT_N
    NEW M2 ( 148080 78960 ) V1_2CUT_E
 ;
- n6
  ( U7 Z ) ( spi_con_reg\[3\] D )
  + ROUTED M1 ( 118320 74640 0 ) ( 118800 * ) V1_2CUT_N
    NEW M2 ( 118800 72240 ) ( * 74640 )
    NEW M2 ( 118800 72240 ) ( 119280 * ) V1_2CUT_W
 ;
- n7
  ( U8 Z ) ( spi_con_reg\[4\] D )
  + ROUTED M1 ( 124560 81360 0 ) ( 126000 * ) V1_2CUT_W
    NEW M2 ( 126000 78960 ) ( * 81360 )
    NEW M2 ( 126000 78960 ) V1_2CUT_W
 ;
- n9
  ( spi_con_reg\[5\] D ) ( U9 ZN )
  + ROUTED M2 ( 83760 59760 ) ( * 61200 ) V1_2CUT_E
    NEW M2 ( 83280 59760 ) ( 83760 * )
    NEW M2 ( 83280 55440 ) ( * 59760 )
    NEW M3 ( 80730 55440 ) ( 83280 * ) V2_2CUT_W
    NEW TM1 ( 80730 44400 ) ( * 55440 ) TV1_2CUT_N
    NEW M3 ( 74160 44400 ) ( 80730 * ) TV1_2CUT_N
    NEW M2 ( 74160 18960 ) ( * 44400 ) V2_2CUT_E
    NEW M2 ( 74160 18960 ) V1_2CUT_W
 ;
- n10
  ( U10 Z ) ( spi_con_reg\[6\] D )
  + ROUTED M1 ( 140880 94800 0 ) ( 142800 * ) V1_2CUT_W
    NEW M2 ( 142800 92400 ) ( * 94800 )
    NEW M2 ( 142800 92400 ) V1_2CUT_W
 ;
- n11
  ( U11 ZN ) ( spi_con_reg\[7\] D )
  + ROUTED M2 ( 123600 106800 ) ( * 107280 ) V2_2CUT_E
    NEW M3 ( 123600 107280 ) ( 128400 * ) V2_2CUT_W
    NEW M2 ( 128400 107280 ) ( * 109200 ) V1_2CUT_W
    NEW M2 ( 123600 106800 ) V1_2CUT_E
 ;
- spi_con[7]
  ( FE_PHC242_spi_con_7_ Z ) ( FE_PHC118_spi_con_7_ I )
  + ROUTED M2 ( 122160 116400 ) ( * 119280 ) V2_XR
    NEW M3 ( 117840 119280 ) ( 122160 * )
    NEW M2 ( 117840 119280 ) ( * 119760 ) V1_2CUT_N
    NEW M1 ( 116880 119760 0 ) ( 117840 * )
    NEW M2 ( 122160 116400 ) V1_2CUT_S
    NEW M3 ( 117840 119280 ) V2_XR
 ;
- spi_con[6]
  ( FE_PHC458_spi_con_6_ I ) ( spi_con_reg\[6\] Q )
  + ROUTED M2 ( 131280 90960 ) ( * 91920 ) V1_2CUT_N
    NEW M2 ( 130800 90960 ) ( 131280 * )
    NEW M2 ( 130800 88080 ) ( * 90960 )
    NEW M3 ( 127440 88080 ) ( 130800 * ) V2_2CUT_N
    NEW M2 ( 127440 79440 ) ( * 88080 ) V2_2CUT_S
    NEW M3 ( 122640 79440 ) ( 127440 * ) V2_XR
    NEW M2 ( 122640 75600 ) ( * 79440 ) V2_2CUT_N
    NEW M3 ( 106320 75600 ) ( 122640 * ) V2_XR
    NEW M2 ( 106320 72240 ) ( * 75600 ) V2_XR
    NEW M2 ( 106320 72240 ) V1_2CUT_N
 ;
- spi_con[5]
  ( U18 A1 ) ( spi_con_reg\[5\] Q ) ( sck_inout_port/portline_tri OE )
  ( miso_inout_port/inline_tri OE ) ( mosi_inout_port/portline_tri OE )
  ( spi_MasterMode_u/U14 A2 ) ( FE_DBTC1_spi_con_5_ I )
  + ROUTED M2 ( 81840 14640 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 65520 48240 ) ( * 58800 ) V2_2CUT_E
    NEW M3 ( 65520 58800 ) ( 81360 * ) V2_2CUT_N
    NEW M2 ( 81360 58800 ) ( * 68880 ) V1_2CUT_S
    NEW M2 ( 64560 44400 ) ( * 47280 )
    NEW M2 ( 64560 47280 ) ( 65520 * )
    NEW M2 ( 65520 47280 ) ( * 48240 ) V1_V
    NEW M1 ( 65520 48240 ) ( 66480 * 0 )
    NEW M2 ( 60720 14640 ) ( * 17520 ) V1_2CUT_E
    NEW M3 ( 60720 14640 ) ( 67920 * )
    NEW M3 ( 67920 14160 ) ( * 14640 )
    NEW M3 ( 67920 14160 ) ( 80400 * )
    NEW M3 ( 80400 14160 ) ( * 14640 )
    NEW M3 ( 80400 14640 ) ( 81840 * ) V2_2CUT_W
    NEW M2 ( 60720 17520 ) ( * 29520 )
    NEW M2 ( 60720 29520 ) ( 62160 * )
    NEW M2 ( 62160 29520 ) ( * 34800 ) V1_2CUT_E
    NEW M2 ( 62160 34800 ) ( * 38160 ) V1_2CUT_N
    NEW M1 ( 62160 38160 ) ( * 38640 0 )
    NEW M1 ( 62160 38640 0 ) ( 64560 * ) V1_2CUT_N
    NEW M2 ( 64560 38640 ) ( * 44400 ) V1_V
    NEW M1 ( 64560 44400 ) ( * 45360 0 )
    NEW M3 ( 60720 14640 ) V2_2CUT_E
    NEW M2 ( 81840 14640 ) V1_2CUT_E
 ;
- spi_con[4]
  ( FE_PHC195_spi_con_4_ I ) ( FE_PHC39_spi_con_4_ Z )
  ( spi_SlaveMode_u/U55 B2 ) ( spi_SlaveMode_u/U55 A2 )
  ( spi_MasterMode_u/U211 I1 ) ( spi_MasterMode_u/U17 A2 )
  ( spi_MasterMode_u/U200 A2 )
  + ROUTED M2 ( 96240 18480 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 85680 29040 ) ( 87600 * )
    NEW M2 ( 85680 29040 ) ( * 31920 ) V1_2CUT_S
    NEW M1 ( 84720 31920 0 ) ( 85680 * )
    NEW M1 ( 92400 78480 ) ( * 78960 ) V1_2CUT_S
    NEW M1 ( 92400 78480 ) ( 93360 * ) V1_2CUT_S
    NEW M2 ( 93360 76080 ) ( * 78480 )
    NEW M3 ( 90960 76080 ) ( 93360 * ) V2_XR
    NEW M2 ( 90960 72720 ) ( * 76080 ) V2_2CUT_E
    NEW M3 ( 89040 72720 ) ( 90960 * ) V2_XR
    NEW M2 ( 89040 69360 ) ( * 72720 ) V2_XR
    NEW M3 ( 88830 69360 ) ( 89040 * ) V2_2CUT_N
    NEW TM1 ( 88830 35280 ) ( * 69360 ) TV1_2CUT_S
    NEW M3 ( 88080 35280 ) ( 88830 * ) TV1_2CUT_N
    NEW M2 ( 87600 35280 ) ( 88080 * ) V2_2CUT_W
    NEW M2 ( 87600 31920 ) ( * 35280 )
    NEW M2 ( 87600 29040 ) ( * 31920 ) V1_2CUT_S
    NEW M2 ( 87600 18960 ) ( * 29040 )
    NEW M3 ( 87600 18480 ) ( * 18960 ) V2_2CUT_S
    NEW M3 ( 87600 18480 ) ( 96240 * ) V2_2CUT_E
    NEW M3 ( 96240 18480 ) ( 97680 * )
    NEW M3 ( 97680 18000 ) ( * 18480 )
    NEW M3 ( 97680 18000 ) ( 102480 * )
    NEW M3 ( 102480 18000 ) ( * 18480 )
    NEW M3 ( 102480 18480 ) ( 107280 * ) V2_2CUT_W
    NEW M2 ( 107280 15120 ) ( * 18480 )
    NEW M2 ( 114000 79920 ) ( * 81360 ) V2_XR
    NEW M3 ( 102960 81360 ) ( 114000 * )
    NEW M3 ( 102960 81360 ) ( * 81840 )
    NEW M3 ( 92400 81840 ) ( 102960 * )
    NEW M2 ( 92400 78960 ) ( * 81840 ) V2_XR
    NEW M1 ( 91440 78960 0 ) ( 92400 * )
    NEW M2 ( 114000 78480 ) ( 114960 * )
    NEW M2 ( 114960 78480 ) ( * 78960 ) V2_XR
    NEW M3 ( 114960 78960 ) ( 119280 * ) V2_XR
    NEW M2 ( 119280 78000 ) ( * 78960 )
    NEW M2 ( 119280 78000 ) ( 120240 * )
    NEW M2 ( 120240 75120 ) ( * 78000 )
    NEW M2 ( 96240 18480 ) V1_2CUT_W
    NEW M2 ( 107280 15120 ) V1_2CUT_N
    NEW M2 ( 114000 79920 ) V1_H
    NEW M2 ( 114000 78480 ) V1_2CUT_N
    NEW M2 ( 120240 75120 ) V1_2CUT_E
 ;
- spi_con[3]
  ( FE_PHC9_spi_con_3_ I ) ( spi_SlaveMode_u/U63 A1 ) ( spi_SlaveMode_u/U60 A2 )
  ( spi_SlaveMode_u/U58 A2 ) ( spi_SlaveMode_u/U61 B2 )
  ( spi_SlaveMode_u/U61 A2 ) ( spi_MasterMode_u/U146 B2 ) ( spi_con_reg\[3\] Q )
  + ROUTED M2 ( 40080 45360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 42960 42000 ) ( * 45360 ) V2_2CUT_S
    NEW M1 ( 36240 45360 ) ( 37200 * 0 )
    NEW M1 ( 36240 38640 ) ( 37680 * 0 ) V1_2CUT_W
    NEW M2 ( 36240 38640 ) ( * 45360 ) V1_2CUT_S
    NEW M3 ( 36240 45360 ) ( 40080 * ) V2_2CUT_E
    NEW M3 ( 40080 45360 ) ( 42960 * )
    NEW M3 ( 37680 29040 ) ( 42000 * ) V2_2CUT_S
    NEW M2 ( 37680 29040 ) ( * 38640 )
    NEW M2 ( 105360 37680 ) ( * 39120 ) V1_2CUT_E
    NEW M3 ( 97830 37680 ) ( 105360 * ) V2_2CUT_N
    NEW TM1 ( 97830 29040 ) ( * 37680 ) TV1_2CUT_S
    NEW M3 ( 42000 29040 ) ( 97830 * ) TV1_H
    NEW M2 ( 42000 28080 ) ( * 29040 )
    NEW M2 ( 106800 66480 ) ( * 73680 )
    NEW M3 ( 104880 66480 ) ( 106800 * ) V2_XR
    NEW M2 ( 104880 42480 ) ( * 66480 ) V2_2CUT_E
    NEW M2 ( 104880 42480 ) ( 105360 * )
    NEW M2 ( 105360 39120 ) ( * 42480 )
    NEW M2 ( 107760 73200 ) ( * 73680 )
    NEW M2 ( 106800 73680 ) ( 107760 * )
    NEW M2 ( 106800 73680 ) ( * 75120 ) V1_X
    NEW M1 ( 106320 75120 0 ) ( 106800 * )
    NEW M2 ( 42960 42000 ) V1_2CUT_S
    NEW M2 ( 36240 38640 ) V1_2CUT_E
    NEW M3 ( 36240 45360 ) V2_2CUT_E
    NEW M2 ( 40080 45360 ) V1_2CUT_W
    NEW M3 ( 37680 29040 ) V2_2CUT_E
    NEW M2 ( 42000 28080 ) V1_2CUT_N
    NEW M2 ( 107760 73200 ) V1_2CUT_S
 ;
- spi_con[2]
  ( FE_PHC235_spi_con_2_ I ) ( spi_con_reg\[2\] Q )
  + ROUTED M2 ( 159600 79920 ) ( * 83760 ) V2_XR
    NEW M3 ( 144720 83760 ) ( 159600 * )
    NEW M2 ( 144720 83760 ) ( * 86160 ) V1_2CUT_N
    NEW M1 ( 143760 86160 0 ) ( 144720 * )
    NEW M2 ( 159600 79920 ) V1_2CUT_S
    NEW M3 ( 144720 83760 ) V2_2CUT_E
 ;
- spi_con[1]
  ( FE_PHC297_spi_con_1_ I ) ( FE_PHC116_spi_con_1_ Z )
  ( spi_MasterMode_u/U158 I ) ( spi_MasterMode_u/U91 A1 )
  ( spi_MasterMode_u/U72 A1 ) ( spi_MasterMode_u/U79 A2 )
  + ROUTED M2 ( 153840 72240 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 157680 72240 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 156720 89520 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 157680 71760 ) ( * 72240 ) V1_X
    NEW M2 ( 157200 71760 ) ( 157680 * )
    NEW M2 ( 157200 68880 ) ( * 71760 )
    NEW M1 ( 156240 68880 0 ) ( 157200 * ) V1_2CUT_N
    NEW M3 ( 153840 72240 ) ( 155280 * ) V2_XR
    NEW M2 ( 155280 72240 ) ( * 82320 ) V1_2CUT_S
    NEW M3 ( 155280 72240 ) ( 157680 * ) V2_XR
    NEW M2 ( 155760 84720 ) ( * 89520 ) V2_XR
    NEW M2 ( 155280 84720 ) ( 155760 * )
    NEW M2 ( 155280 82320 ) ( * 84720 )
    NEW M3 ( 155760 89520 ) ( 156720 * ) V2_2CUT_E
    NEW M3 ( 146640 89520 ) ( 155760 * )
    NEW M2 ( 146640 89040 ) ( * 89520 ) V2_2CUT_E
    NEW M3 ( 153840 72240 ) V2_XR
    NEW M2 ( 153840 72240 ) V1_2CUT_S
    NEW M2 ( 156720 89520 ) V1_2CUT_S
    NEW M2 ( 146640 89040 ) V1_2CUT_S
 ;
- spi_con[0]
  ( FE_PHC204_spi_con_0_ Z ) ( FE_PHC10_spi_con_0_ I )
  + ROUTED M2 ( 173520 82800 ) ( * 83760 ) V2_2CUT_W
    NEW M3 ( 167760 83760 ) ( 173520 * )
    NEW M2 ( 167760 83760 ) ( * 88560 ) V1_2CUT_S
    NEW M2 ( 173520 82800 ) V1_2CUT_E
    NEW M3 ( 167760 83760 ) V2_2CUT_N
 ;
- miso_i
  ( miso_inout_port/inline_tri Z ) ( spi_MasterMode_u/U141 C2 )
  + ROUTED M2 ( 66000 34800 ) ( * 35280 ) V1_2CUT_S
    NEW M3 ( 65430 34800 ) ( 66000 * ) V2_2CUT_W
    NEW TM1 ( 65430 34800 ) ( * 62160 )
    NEW TM1 ( 63630 62160 ) ( 65430 * )
    NEW TM1 ( 63630 62160 ) ( * 85480 ) TV2_2CUT_S
    NEW MTT2 ( 63630 85480 ) ( 64530 * )
    NEW MTT2 ( 64530 85480 ) ( * 90680 ) TV2_2CUT_N
    NEW TM1 ( 64530 90680 ) ( * 106800 )
    NEW TM1 ( 64530 106800 ) ( 65430 * )
    NEW TM1 ( 65430 106800 ) ( * 144720 ) TV1_2CUT_E
    NEW M3 ( 65430 144720 ) ( 80400 * ) V2_2CUT_N
    NEW M2 ( 80400 144720 ) ( * 156240 ) V1_2CUT_N
    NEW M1 ( 80400 156240 ) ( 81840 * 0 )
    NEW TM1 ( 65430 34800 ) TV1_2CUT_E
 ;
- sck_i
  ( sck_inout_port/inline_tri Z ) ( spi_SlaveMode_u/U55 B1 )
  ( spi_SlaveMode_u/U55 A1 )
  + ROUTED M3 ( 82320 31440 ) ( 86160 * ) V2_XR
    NEW M2 ( 86160 31440 ) ( * 31920 ) V1_2CUT_S
    NEW M2 ( 82320 29040 ) ( * 31440 ) V2_2CUT_E
    NEW M2 ( 82320 31440 ) ( * 32400 ) V1_2CUT_S
    NEW M1 ( 82320 32400 ) ( 83760 * 0 )
    NEW M2 ( 82320 29040 ) V1_2CUT_S
 ;
- mosi_i
  ( mosi_inout_port/inline_tri Z ) ( spi_SlaveMode_u/U24 A2 )
  + ROUTED M1 ( 49680 49200 ) ( 53040 * 0 )
    NEW M2 ( 49680 49200 ) ( * 51120 ) V2_2CUT_W
    NEW M3 ( 36240 51120 ) ( 49680 * )
    NEW M3 ( 32400 50640 ) ( 36240 * )
    NEW M3 ( 36240 50640 ) ( * 51120 )
    NEW M3 ( 32400 50640 ) ( * 51120 )
    NEW M3 ( 30000 51120 ) ( 32400 * )
    NEW M3 ( 21840 50640 ) ( 30000 * )
    NEW M3 ( 30000 50640 ) ( * 51120 )
    NEW M2 ( 21840 50640 ) ( * 75600 )
    NEW M2 ( 20400 75600 ) ( 21840 * )
    NEW M2 ( 20400 75600 ) ( * 78960 ) V1_2CUT_S
    NEW M2 ( 49680 49200 ) V1_2CUT_E
    NEW M3 ( 21840 50640 ) V2_2CUT_E
 ;
- miso_o
  ( miso_inout_port/portline_tri I ) ( spi_SlaveMode_u/miso_o_tri Z )
  + ROUTED M1 ( 60720 27600 0 ) ( 61680 * ) V1_2CUT_W
    NEW M2 ( 61680 24720 ) ( * 27600 )
    NEW M2 ( 61680 24720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/rfifo_wen
  ( spi_MasterMode_u/rfifo_wen_reg Q )
  ( spi_MasterMode_u/FE_PHC241_rfifo_wen I )
  + ROUTED M2 ( 67440 39600 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 65520 39600 ) ( 67440 * ) V2_XR
    NEW M2 ( 65520 39120 ) ( * 39600 ) V2_2CUT_S
    NEW M2 ( 67440 39600 ) V1_2CUT_S
    NEW M2 ( 65520 39120 ) V1_2CUT_N
 ;
- spi_MasterMode_u/spi_sta_7
  ( spi_MasterMode_u/FE_PHC196_spi_sta_7 Z ) ( spi_MasterMode_u/U7 A3 )
  ( spi_MasterMode_u/U5 B2 ) ( spi_MasterMode_u/U8 A1 )
  + ROUTED M2 ( 143280 88560 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 139920 88560 ) ( * 89040 ) V1_X
    NEW M1 ( 143280 88560 ) ( 143760 * 0 )
    NEW M3 ( 139920 88560 ) ( 143280 * ) V2_XR
    NEW M2 ( 139920 87600 ) ( * 88560 ) V2_XR
    NEW M3 ( 132720 87600 ) ( 139920 * ) V2_XR
    NEW M2 ( 132720 87600 ) ( * 105360 ) V2_XR
    NEW M3 ( 127920 105360 ) ( 132720 * )
    NEW M3 ( 127920 105360 ) ( * 105840 )
    NEW M3 ( 115440 105840 ) ( 127920 * )
    NEW M3 ( 115440 105360 ) ( * 105840 )
    NEW M3 ( 114960 105360 ) ( 115440 * )
    NEW M2 ( 114960 102000 ) ( * 105360 ) V2_2CUT_E
    NEW M1 ( 113040 102000 ) ( 114960 * 0 ) V1_2CUT_W
    NEW M2 ( 113040 96720 ) ( * 102000 ) V1_2CUT_N
    NEW M2 ( 112560 96720 ) ( 113040 * )
    NEW M2 ( 112560 94800 ) ( * 96720 )
    NEW M2 ( 112080 94800 ) ( 112560 * )
    NEW M2 ( 112080 85680 ) ( * 94800 )
    NEW M2 ( 143280 88560 ) V1_2CUT_S
    NEW M3 ( 132720 87600 ) V2_2CUT_E
    NEW M2 ( 112080 85680 ) V1_2CUT_N
 ;
- spi_MasterMode_u/spi_sta_6
  ( spi_MasterMode_u/FE_PHC85_spi_sta_6 Z ) ( spi_MasterMode_u/U11 A2 )
  ( spi_MasterMode_u/U109 B2 )
  + ROUTED M2 ( 107280 99120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 107280 96720 ) ( * 99120 ) V1_2CUT_S
    NEW M3 ( 105360 96720 ) ( 107280 * ) V2_2CUT_W
    NEW M2 ( 105360 85680 ) ( * 96720 ) V2_2CUT_E
    NEW M1 ( 114000 99600 ) ( 114480 * 0 )
    NEW M2 ( 114000 99120 ) ( * 99600 ) V1_X
    NEW M3 ( 107280 99120 ) ( 114000 * ) V2_XR
    NEW M2 ( 105360 85680 ) V1_2CUT_N
    NEW M3 ( 107280 99120 ) V2_2CUT_E
 ;
- spi_MasterMode_u/wfifo_wen
  ( spi_MasterMode_u/U113 ZN ) ( spi_MasterMode_u/U109 A2 )
  ( spi_MasterMode_u/write_fifo/U41 I ) ( spi_MasterMode_u/write_fifo/U9 A2 )
  ( spi_MasterMode_u/write_fifo/U11 A1 )
  + ROUTED M3 ( 102000 126480 ) ( 103920 * )
    NEW M3 ( 103920 126480 ) ( * 127920 ) V2_XR
    NEW M2 ( 103920 127920 ) ( * 128880 ) V2_XR
    NEW M3 ( 103920 128880 ) ( 104880 * ) V2_XR
    NEW M2 ( 104880 128880 ) ( * 129360 ) V1_2CUT_S
    NEW M2 ( 102000 126000 ) ( * 126480 ) V2_XR
    NEW M3 ( 99120 126480 ) ( 102000 * )
    NEW M2 ( 99120 126000 ) ( * 126480 ) V2_XR
    NEW M1 ( 98160 126000 0 ) ( 99120 * ) V1_2CUT_N
    NEW M2 ( 103440 107760 ) ( * 114480 )
    NEW M2 ( 102960 114480 ) ( 103440 * )
    NEW M2 ( 102960 114480 ) ( * 115440 )
    NEW M2 ( 101520 115440 ) ( 102960 * )
    NEW M2 ( 101520 115440 ) ( * 121200 )
    NEW M2 ( 101520 121200 ) ( 102000 * )
    NEW M2 ( 102000 121200 ) ( * 126000 ) V1_2CUT_S
    NEW M1 ( 102000 126000 ) ( 102865 * 0 )
    NEW M2 ( 97200 107760 ) ( * 108720 ) V1_2CUT_W
    NEW M3 ( 97200 107760 ) ( 103440 * ) V2_2CUT_E
    NEW M3 ( 103440 107760 ) ( 104880 * ) V2_2CUT_W
    NEW M2 ( 104880 106320 ) ( * 107760 )
    NEW M2 ( 104880 106320 ) ( 105360 * )
    NEW M2 ( 105360 101520 ) ( * 106320 )
    NEW M2 ( 104880 101520 ) ( 105360 * )
    NEW M2 ( 104880 99600 ) ( * 101520 )
    NEW M3 ( 97200 107760 ) V2_2CUT_E
    NEW M2 ( 104880 99600 ) V1_2CUT_W
 ;
- spi_MasterMode_u/rfifo_ren
  ( spi_MasterMode_u/U3 ZN ) ( spi_MasterMode_u/read_fifo/U42 I )
  ( spi_MasterMode_u/read_fifo/U16 A2 ) ( spi_MasterMode_u/read_fifo/U14 A2 )
  ( spi_MasterMode_u/read_fifo/U15 A2 )
  + ROUTED M2 ( 66960 113520 ) ( * 114000 )
    NEW M2 ( 66480 114000 ) ( 66960 * )
    NEW M2 ( 66480 114000 ) ( * 115440 ) V1_2CUT_S
    NEW M1 ( 68880 113040 ) ( 71280 * 0 )
    NEW M1 ( 75600 109200 0 ) ( 77520 * 0 )
    NEW M2 ( 75600 109200 ) ( * 110160 ) V2_2CUT_W
    NEW M3 ( 68880 110160 ) ( 75600 * )
    NEW M2 ( 68880 110160 ) ( * 113040 ) V1_2CUT_N
    NEW M2 ( 68880 113040 ) ( * 113520 )
    NEW M2 ( 66960 113520 ) ( 68880 * )
    NEW M2 ( 66960 112560 ) ( * 113520 )
    NEW M2 ( 75600 109200 ) V1_2CUT_E
    NEW M3 ( 68880 110160 ) V2_2CUT_E
    NEW M2 ( 66960 112560 ) V1_2CUT_W
 ;
- spi_MasterMode_u/N86
  ( spi_MasterMode_u/U88 A1 ) ( spi_MasterMode_u/sub_234/U1 ZN )
  + ROUTED M2 ( 133200 38640 ) ( * 41040 ) V1_2CUT_N
    NEW M2 ( 133200 38640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/N87
  ( spi_MasterMode_u/U86 A1 ) ( spi_MasterMode_u/sub_234/U20 Z )
  + ROUTED M2 ( 133680 47760 ) ( * 49200 ) V2_2CUT_E
    NEW M3 ( 133680 49200 ) ( 134640 * )
    NEW M3 ( 134640 49200 ) ( * 49680 )
    NEW M3 ( 134640 49680 ) ( 136560 * ) V2_2CUT_S
    NEW M2 ( 136560 48720 ) ( * 49680 )
    NEW M2 ( 136560 48720 ) ( 137040 * )
    NEW M2 ( 137040 48720 ) ( * 52080 ) V1_2CUT_N
    NEW M2 ( 133680 47760 ) V1_X
 ;
- spi_MasterMode_u/N88
  ( spi_MasterMode_u/U82 A1 ) ( spi_MasterMode_u/sub_234/U19 ZN )
  + ROUTED M2 ( 137520 62640 ) ( * 65520 ) V1_V
    NEW M2 ( 137520 62640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/N89
  ( spi_MasterMode_u/U70 B1 ) ( spi_MasterMode_u/sub_234/U18 Z )
  + ROUTED M1 ( 170160 67920 ) ( 171120 * 0 )
    NEW M2 ( 168240 67440 ) ( 170160 * )
    NEW M2 ( 170160 67440 ) ( * 67920 ) V1_X
    NEW M2 ( 168240 67440 ) ( * 68880 ) V1_2CUT_S
 ;
- spi_MasterMode_u/N90
  ( spi_MasterMode_u/U65 A1 ) ( spi_MasterMode_u/sub_234/U17 ZN )
  + ROUTED M2 ( 168720 62640 ) ( * 63600 )
    NEW M2 ( 168720 63600 ) ( 169680 * )
    NEW M2 ( 169680 63600 ) ( * 65520 ) V1_2CUT_N
    NEW M2 ( 168720 62640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/N91
  ( spi_MasterMode_u/U59 A1 ) ( spi_MasterMode_u/sub_234/U16 Z )
  + ROUTED M1 ( 170160 54480 ) ( 171120 * 0 )
    NEW M2 ( 170160 54480 ) ( * 54960 )
    NEW M2 ( 168240 54960 ) ( 170160 * )
    NEW M2 ( 168240 54960 ) ( * 55440 ) V1_2CUT_N
    NEW M2 ( 170160 54480 ) V1_2CUT_N
 ;
- spi_MasterMode_u/N92
  ( spi_MasterMode_u/U53 A1 ) ( spi_MasterMode_u/sub_234/U15 ZN )
  + ROUTED M1 ( 171120 42000 ) ( 172080 * 0 )
    NEW M1 ( 169200 41520 ) ( 171120 * )
    NEW M1 ( 171120 41520 ) ( * 42000 )
    NEW M1 ( 169200 41520 ) ( * 42000 0 )
 ;
- spi_MasterMode_u/N93
  ( spi_MasterMode_u/U50 A1 ) ( spi_MasterMode_u/sub_234/U14 Z )
  + ROUTED M2 ( 170640 39600 ) ( 171120 * ) V1_H
    NEW M2 ( 170640 39120 ) ( * 39600 )
    NEW M3 ( 168930 39120 ) ( 170640 * ) V2_2CUT_N
    NEW TM1 ( 168930 38680 ) ( * 39120 ) TV1_2CUT_S
    NEW MTT2 ( 164430 38680 ) ( 168930 * ) TV2_2CUT_N
    NEW TM1 ( 164430 38680 ) ( * 39120 ) TV1_H
    NEW M3 ( 164430 39120 ) ( 166320 * ) V2_XR
    NEW M2 ( 166320 39120 ) ( 166800 * ) V1_X
    NEW M1 ( 166800 38640 0 ) ( * 39120 )
    NEW MTT2 ( 164430 38680 ) TV2_2CUT_S
 ;
- spi_MasterMode_u/N94
  ( spi_MasterMode_u/U98 A1 ) ( spi_MasterMode_u/sub_234/U13 ZN )
  + ROUTED M3 ( 163530 15600 ) ( 165360 * ) V2_2CUT_E
    NEW TM1 ( 163530 15600 ) ( * 21360 ) TV1_X
    NEW M3 ( 163530 21360 ) ( 165360 * ) V2_2CUT_W
    NEW M2 ( 165360 21360 ) ( * 21840 ) V1_2CUT_S
    NEW M2 ( 165360 15600 ) V1_2CUT_S
    NEW TM1 ( 163530 15600 ) TV1_2CUT_E
 ;
- spi_MasterMode_u/N95
  ( spi_MasterMode_u/U48 A1 ) ( spi_MasterMode_u/sub_234/U12 Z )
  + ROUTED M2 ( 153360 19440 ) ( * 21840 ) V1_2CUT_S
    NEW M2 ( 153360 19440 ) V1_X
 ;
- spi_MasterMode_u/N96
  ( spi_MasterMode_u/U45 A1 ) ( spi_MasterMode_u/sub_234/U24 ZN )
  + ROUTED M1 ( 145680 15120 0 ) ( 146160 * ) V1_2CUT_S
    NEW M2 ( 146160 15120 ) ( * 16080 ) V2_XR
    NEW M3 ( 146160 16080 ) ( 149040 * ) V2_2CUT_W
    NEW M2 ( 149040 16080 ) ( * 25680 ) V1_2CUT_E
    NEW M1 ( 149040 25680 ) ( 152400 * )
    NEW M1 ( 152400 25200 0 ) ( * 25680 )
 ;
- spi_MasterMode_u/N97
  ( spi_MasterMode_u/U43 A1 ) ( spi_MasterMode_u/sub_234/U23 ZN )
  + ROUTED M1 ( 133680 18480 ) ( 137040 * 0 )
    NEW M2 ( 133680 18480 ) ( * 20400 ) V2_2CUT_S
    NEW M3 ( 132240 20400 ) ( 133680 * )
    NEW M2 ( 132240 20400 ) ( * 28560 ) V1_X
    NEW M2 ( 133680 18480 ) V1_2CUT_E
    NEW M3 ( 132240 20400 ) V2_2CUT_E
 ;
- spi_MasterMode_u/N98
  ( spi_MasterMode_u/U39 C1 ) ( spi_MasterMode_u/sub_234/U21 ZN )
  + ROUTED M1 ( 131760 19440 0 ) ( 133200 * ) V1_2CUT_S
    NEW M2 ( 133200 19440 ) ( * 25680 ) V1_2CUT_N
 ;
- spi_MasterMode_u/trans_en
  ( spi_MasterMode_u/U208 I0 ) ( spi_MasterMode_u/U131 I )
  ( spi_MasterMode_u/U188 A1 ) ( spi_MasterMode_u/U196 ZN )
  + ROUTED M2 ( 115920 38640 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 121680 38640 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 141360 27600 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 115920 38640 ) ( 121680 * ) V2_2CUT_W
    NEW M3 ( 140400 27600 ) ( 141360 * ) V2_2CUT_W
    NEW M3 ( 140400 27600 ) ( * 28080 )
    NEW M3 ( 136560 28080 ) ( 140400 * )
    NEW M3 ( 136560 28080 ) ( * 28560 )
    NEW M3 ( 130320 28560 ) ( 136560 * )
    NEW M3 ( 122640 28080 ) ( 130320 * )
    NEW M3 ( 130320 28080 ) ( * 28560 )
    NEW M2 ( 122640 28080 ) ( * 28560 ) V1_2CUT_S
    NEW M2 ( 122640 28560 ) ( * 36240 )
    NEW M2 ( 121680 36240 ) ( 122640 * )
    NEW M2 ( 121680 36240 ) ( * 38640 ) V1_2CUT_S
    NEW M3 ( 115920 38640 ) V2_2CUT_N
    NEW M2 ( 115920 38640 ) V1_2CUT_N
    NEW M2 ( 141360 27600 ) V1_2CUT_E
    NEW M3 ( 122640 28080 ) V2_2CUT_E
 ;
- spi_MasterMode_u/N187
  ( spi_MasterMode_u/FE_PHC431_N187 I ) ( spi_MasterMode_u/U211 I0 )
  ( spi_MasterMode_u/U95 ZN )
  + ROUTED M2 ( 95280 15600 ) ( * 16080 ) V2_2CUT_E
    NEW M3 ( 95280 16080 ) ( 99120 * ) V2_2CUT_W
    NEW M2 ( 99120 16080 ) ( * 18960 ) V1_2CUT_E
    NEW M1 ( 93840 15600 ) ( 94800 * 0 )
    NEW M1 ( 94800 15600 0 ) ( 95280 * ) V1_2CUT_W
    NEW M2 ( 93840 15600 ) ( * 18000 ) V2_2CUT_W
    NEW M3 ( 47430 18000 ) ( 93840 * )
    NEW TM1 ( 47430 12720 ) ( * 18000 ) TV1_2CUT_S
    NEW M3 ( 46320 12720 ) ( 47430 * ) TV1_2CUT_N
    NEW M2 ( 46320 11760 ) ( * 12720 ) V2_2CUT_E
    NEW M2 ( 93840 15600 ) V1_X
    NEW M2 ( 46320 11760 ) V1_2CUT_N
 ;
- spi_MasterMode_u/wfifo_ren
  ( spi_MasterMode_u/FE_PHC178_wfifo_ren I )
  ( spi_MasterMode_u/wfifo_ren_reg Q )
  + ROUTED M2 ( 126480 50160 ) ( * 54480 ) V1_2CUT_N
    NEW M3 ( 126480 50160 ) ( 127920 * ) V2_2CUT_S
    NEW M2 ( 127920 49680 ) ( * 50160 )
    NEW M2 ( 127920 49680 ) ( 128400 * )
    NEW M2 ( 128400 46320 ) ( * 49680 )
    NEW M3 ( 124080 46320 ) ( 128400 * ) V2_2CUT_N
    NEW M3 ( 124080 45840 ) ( * 46320 )
    NEW M2 ( 124080 34320 ) ( * 45840 ) V2_2CUT_N
    NEW M3 ( 122160 34320 ) ( 124080 * ) V2_2CUT_N
    NEW M2 ( 122160 31920 ) ( * 34320 ) V2_2CUT_S
    NEW M3 ( 126480 50160 ) V2_2CUT_N
    NEW M2 ( 122160 31920 ) V1_2CUT_N
 ;
- spi_MasterMode_u/ssn
  ( spi_MasterMode_u/FE_PHC422_ssn I ) ( spi_MasterMode_u/ssn_reg Q )
  ( spi_MasterMode_u/slave_selector/U6 B1 )
  ( spi_MasterMode_u/slave_selector/U12 A1 )
  + ROUTED M2 ( 162960 82320 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 166320 82320 ) RECT ( -120 -440 120 120 )
    NEW TM1 ( 139230 55920 ) ( * 75080 ) TV2_2CUT_S
    NEW MTT2 ( 139230 75080 ) ( 147330 * ) TV2_2CUT_N
    NEW TM1 ( 147330 75080 ) ( * 80880 ) TV1_X
    NEW M3 ( 147330 80880 ) ( 162960 * ) V2_2CUT_N
    NEW M2 ( 162960 80880 ) ( * 82320 ) V1_X
    NEW M3 ( 162960 82320 ) ( 166320 * ) V2_2CUT_W
    NEW M2 ( 127440 51120 ) ( * 54960 ) V2_2CUT_E
    NEW M3 ( 127440 54960 ) ( 135600 * )
    NEW M3 ( 135600 54960 ) ( * 55920 )
    NEW M3 ( 135600 55920 ) ( 139230 * ) TV1_2CUT_N
    NEW M3 ( 139230 55920 ) ( 140880 * ) V2_2CUT_S
    NEW M2 ( 140880 52080 ) ( * 55920 )
    NEW M3 ( 162960 82320 ) V2_2CUT_S
    NEW M2 ( 166320 82320 ) V1_2CUT_W
    NEW M2 ( 127440 51120 ) V1_2CUT_E
    NEW M2 ( 140880 52080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/N197
  ( spi_MasterMode_u/U212 B1 ) ( spi_MasterMode_u/U208 I1 )
  ( spi_MasterMode_u/U125 ZN ) ( spi_MasterMode_u/U81 A2 )
  ( spi_MasterMode_u/U181 A3 ) ( spi_MasterMode_u/U188 B2 )
  ( spi_MasterMode_u/U200 B2 ) ( spi_MasterMode_u/U200 A1 )
  ( spi_MasterMode_u/U132 A3 )
  + ROUTED M2 ( 119760 28560 ) ( 120240 * ) V1_2CUT_W
    NEW M1 ( 108240 11760 ) ( 113040 * 0 )
    NEW M2 ( 119760 28560 ) ( * 45360 ) V1_2CUT_N
    NEW M2 ( 119760 15120 ) ( * 28560 )
    NEW M2 ( 119760 14640 ) ( * 15120 ) V1_2CUT_N
    NEW M3 ( 108240 14640 ) ( 119760 * ) V2_2CUT_W
    NEW M2 ( 108240 11760 ) ( * 14640 ) V1_2CUT_E
    NEW M1 ( 105360 11760 ) ( 108240 * ) V1_2CUT_E
    NEW M2 ( 105360 11760 ) ( * 12720 )
    NEW M2 ( 104400 12720 ) ( 105360 * )
    NEW M2 ( 104400 12720 ) ( * 15120 ) V1_2CUT_S
    NEW M3 ( 116400 47760 ) ( 119760 * ) V2_XR
    NEW M2 ( 119760 45360 ) ( * 47760 )
    NEW M2 ( 114000 38640 ) ( * 47760 ) V2_2CUT_S
    NEW M3 ( 106800 47760 ) ( 114000 * )
    NEW M3 ( 114000 47760 ) ( 116400 * ) V2_2CUT_W
    NEW M3 ( 106800 47760 ) ( * 48240 )
    NEW M3 ( 103920 48240 ) ( 106800 * )
    NEW M2 ( 103920 45840 ) ( * 48240 ) V2_XR
    NEW M1 ( 103440 45840 0 ) ( 103920 * ) V1_2CUT_S
    NEW M3 ( 108240 14640 ) V2_2CUT_E
    NEW M2 ( 105360 11760 ) V1_2CUT_N
    NEW M2 ( 114000 38640 ) V1_2CUT_S
    NEW M2 ( 116400 47760 ) V1_2CUT_N
 ;
- spi_MasterMode_u/N207
  ( spi_MasterMode_u/U211 I2 ) ( spi_MasterMode_u/U200 ZN )
  + ROUTED M2 ( 105360 14160 ) ( * 18000 )
    NEW M2 ( 102960 18000 ) ( 105360 * )
    NEW M2 ( 102960 18000 ) ( * 18960 ) V1_2CUT_E
    NEW M2 ( 105360 14160 ) V1_2CUT_E
 ;
- spi_MasterMode_u/N226
  ( spi_MasterMode_u/U213 ZN ) ( spi_MasterMode_u/U123 A2 )
  + ROUTED M2 ( 110640 20880 ) ( * 27120 ) V2_2CUT_S
    NEW M3 ( 109200 27120 ) ( 110640 * )
    NEW M3 ( 109200 27120 ) ( * 27600 )
    NEW M3 ( 101040 27600 ) ( 109200 * )
    NEW M3 ( 99600 27120 ) ( 101040 * )
    NEW M3 ( 101040 27120 ) ( * 27600 )
    NEW M2 ( 99600 27120 ) ( * 48720 ) V1_2CUT_W
    NEW M1 ( 98160 48720 0 ) ( 99600 * )
    NEW M2 ( 110640 20880 ) V1_X
    NEW M3 ( 99600 27120 ) V2_2CUT_N
 ;
- spi_MasterMode_u/N229
  ( spi_MasterMode_u/U211 Z ) ( spi_MasterMode_u/U143 A2 )
  + ROUTED M2 ( 103920 19440 ) ( * 20400 ) V2_2CUT_W
    NEW M3 ( 100080 20400 ) ( 103920 * )
    NEW M2 ( 100080 11760 ) ( * 20400 ) V2_2CUT_E
    NEW M2 ( 103920 19440 ) V1_2CUT_E
    NEW M2 ( 100080 11760 ) V1_2CUT_W
 ;
- spi_MasterMode_u/N237
  ( spi_MasterMode_u/U186 Z ) ( spi_MasterMode_u/U116 I1 )
  + ROUTED M2 ( 112080 27600 ) ( * 29520 )
    NEW M2 ( 111600 29520 ) ( 112080 * )
    NEW M3 ( 108240 29520 ) ( 111600 * ) V2_2CUT_W
    NEW M2 ( 107760 29520 ) ( 108240 * ) V2_2CUT_E
    NEW M2 ( 107760 29520 ) ( * 37680 ) V1_X
    NEW M1 ( 107760 37680 ) ( * 38640 ) V1_2CUT_N
    NEW M2 ( 107760 38640 ) ( * 48720 ) V1_V
    NEW M1 ( 107760 48720 ) ( 108720 * 0 )
    NEW M2 ( 112080 27600 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n1
  ( spi_MasterMode_u/U113 B1 ) ( spi_MasterMode_u/U3 A2 )
  ( spi_MasterMode_u/U114 ZN )
  + ROUTED M3 ( 80880 111600 ) ( 88080 * ) V2_2CUT_E
    NEW M2 ( 80880 108720 ) ( * 111600 ) V2_2CUT_S
    NEW M1 ( 78960 108720 0 ) ( 80880 * ) V1_2CUT_W
    NEW M1 ( 90000 102960 ) ( 90480 * 0 )
    NEW M2 ( 90000 102480 ) ( * 102960 ) V1_2CUT_S
    NEW M3 ( 88080 102480 ) ( 90000 * ) V2_XR
    NEW M2 ( 88080 102480 ) ( * 111600 )
    NEW M3 ( 88080 111600 ) ( 96240 * )
    NEW M3 ( 96240 111120 ) ( * 111600 )
    NEW M3 ( 96240 111120 ) ( 97680 * ) V2_2CUT_W
    NEW M2 ( 97680 109200 ) ( * 111120 )
    NEW M3 ( 88080 102480 ) V2_2CUT_N
    NEW M2 ( 97680 109200 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n3
  ( spi_MasterMode_u/U4 B ) ( spi_MasterMode_u/U6 ZN )
  + ROUTED M1 ( 96720 79440 0 ) ( 97680 * ) V1_2CUT_S
    NEW M2 ( 97680 79440 ) ( * 80880 ) V2_XR
    NEW M3 ( 97680 80880 ) ( 100560 * ) V2_2CUT_W
    NEW M2 ( 100560 78960 ) ( * 80880 )
    NEW M3 ( 100560 78960 ) ( 109680 * ) V2_2CUT_W
    NEW M2 ( 109680 78960 ) ( * 81840 ) V1_2CUT_S
    NEW M3 ( 100560 78960 ) V2_2CUT_W
 ;
- spi_MasterMode_u/n4
  ( spi_MasterMode_u/U4 C ) ( spi_MasterMode_u/U5 ZN )
  + ROUTED M3 ( 109680 86160 ) ( 111600 * ) V2_XR
    NEW M2 ( 109680 84720 ) ( * 86160 ) V2_XR
    NEW M2 ( 109200 84720 ) ( 109680 * )
    NEW M2 ( 109200 82320 ) ( * 84720 )
    NEW M2 ( 111600 86160 ) V1_2CUT_N
    NEW M2 ( 109200 82320 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n5
  ( spi_MasterMode_u/U93 I ) ( spi_MasterMode_u/U31 ZN )
  ( spi_MasterMode_u/U18 A1 ) ( spi_MasterMode_u/U15 A1 )
  ( spi_MasterMode_u/U27 B1 ) ( spi_MasterMode_u/U30 B1 )
  ( spi_MasterMode_u/U5 A2 ) ( spi_MasterMode_u/U25 B1 )
  + ROUTED M2 ( 102960 88560 ) ( * 92880 ) V1_2CUT_S
    NEW M2 ( 109680 70320 ) ( * 75600 ) V1_2CUT_S
    NEW M3 ( 109680 70320 ) ( 114960 * ) V2_2CUT_N
    NEW M3 ( 105360 70320 ) ( 109680 * ) V2_2CUT_E
    NEW M2 ( 105360 68880 ) ( * 70320 ) V2_2CUT_E
    NEW M2 ( 93360 93360 ) ( * 95760 ) V1_2CUT_S
    NEW M2 ( 93360 93360 ) ( 95760 * )
    NEW M2 ( 95760 88560 ) ( * 93360 )
    NEW M3 ( 95760 88560 ) ( 102960 * ) V2_2CUT_E
    NEW M2 ( 102960 88560 ) ( 103920 * )
    NEW M2 ( 103920 87120 ) ( * 88560 )
    NEW M3 ( 103920 87120 ) ( 105840 * )
    NEW M3 ( 105840 87120 ) ( * 88080 )
    NEW M3 ( 105840 88080 ) ( 109200 * ) V2_2CUT_S
    NEW M2 ( 109200 85680 ) ( * 88080 )
    NEW M2 ( 109200 85200 ) ( * 85680 ) V1_2CUT_N
    NEW M2 ( 108720 83280 ) ( * 85200 )
    NEW M2 ( 108720 85200 ) ( 109200 * )
    NEW M3 ( 108720 83280 ) ( 115920 * ) V2_2CUT_W
    NEW M2 ( 115920 79440 ) ( * 81840 ) V1_2CUT_N
    NEW M2 ( 115920 81840 ) ( * 83280 )
    NEW M2 ( 115920 79440 ) ( 116400 * )
    NEW M2 ( 116400 73680 ) ( * 79440 )
    NEW M2 ( 115920 73680 ) ( 116400 * )
    NEW M2 ( 115920 70800 ) ( * 73680 )
    NEW M3 ( 115440 70800 ) ( 115920 * ) V2_2CUT_S
    NEW M3 ( 115440 70320 ) ( * 70800 )
    NEW M3 ( 114960 70320 ) ( 115440 * )
    NEW M2 ( 114960 68880 ) ( * 70320 )
    NEW M2 ( 105360 68880 ) V1_V
    NEW M2 ( 95760 88560 ) V1_2CUT_N
    NEW M3 ( 95760 88560 ) V2_2CUT_N
    NEW M3 ( 103920 87120 ) V2_2CUT_N
    NEW M3 ( 108720 83280 ) V2_2CUT_N
    NEW M2 ( 114960 68880 ) V1_V
 ;
- spi_MasterMode_u/n6
  ( spi_MasterMode_u/U112 ZN ) ( spi_MasterMode_u/U20 B1 )
  ( spi_MasterMode_u/U11 A1 ) ( spi_MasterMode_u/U27 A1 )
  ( spi_MasterMode_u/U30 A1 ) ( spi_MasterMode_u/U5 B1 )
  ( spi_MasterMode_u/U25 A2 ) ( spi_MasterMode_u/U111 A2 )
  + ROUTED M2 ( 113520 81840 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 102000 88080 ) ( * 92400 ) V1_2CUT_N
    NEW M2 ( 96720 91440 ) ( 97680 * )
    NEW M2 ( 97680 91440 ) ( * 95760 )
    NEW M2 ( 97680 95760 ) ( 98160 * )
    NEW M2 ( 98160 95760 ) ( * 99120 ) V1_X
    NEW M2 ( 111120 84240 ) ( * 86160 ) V1_2CUT_S
    NEW M3 ( 104400 84240 ) ( 111120 * ) V2_2CUT_W
    NEW M2 ( 111120 84240 ) ( 111600 * )
    NEW M2 ( 111600 81840 ) ( * 84240 )
    NEW M3 ( 111600 81840 ) ( 113520 * ) V2_XR
    NEW M1 ( 113520 81840 ) ( 114000 * )
    NEW M1 ( 114000 81840 ) ( * 82320 0 )
    NEW M2 ( 104400 84240 ) ( * 85680 ) V1_2CUT_N
    NEW M2 ( 104400 81840 ) ( * 84240 ) V2_XR
    NEW M1 ( 102000 81840 0 ) ( 104400 * ) V1_X
    NEW M2 ( 96720 91440 ) ( * 93360 ) V1_2CUT_S
    NEW M2 ( 96720 88080 ) ( * 89040 ) V1_2CUT_S
    NEW M2 ( 96720 89040 ) ( * 91440 )
    NEW M3 ( 96720 88080 ) ( 102000 * ) V2_2CUT_E
    NEW M3 ( 102000 88080 ) ( 104400 * ) V2_2CUT_S
    NEW M2 ( 104400 85680 ) ( * 88080 )
    NEW M3 ( 111600 81840 ) V2_XR
    NEW M2 ( 113520 81840 ) V1_X
    NEW M3 ( 96720 88080 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n7
  ( spi_MasterMode_u/U33 ZN ) ( spi_MasterMode_u/U17 B1 )
  ( spi_MasterMode_u/U14 B1 ) ( spi_MasterMode_u/U21 A2 )
  ( spi_MasterMode_u/U12 A2 ) ( spi_MasterMode_u/U28 A2 )
  ( spi_MasterMode_u/U32 A2 ) ( spi_MasterMode_u/U6 A2 )
  ( spi_MasterMode_u/U24 A2 )
  + ROUTED M1 ( 89520 79440 0 ) ( 93360 * )
    NEW M1 ( 93360 78960 ) ( * 79440 )
    NEW M1 ( 93360 78960 ) ( 94320 * 0 )
    NEW M1 ( 90000 72240 ) ( 90960 * 0 )
    NEW M2 ( 82320 85680 ) ( * 92400 ) V1_2CUT_E
    NEW M1 ( 82320 85680 ) ( 84240 * 0 )
    NEW M2 ( 83280 68400 ) ( * 71760 )
    NEW M2 ( 82320 71760 ) ( 83280 * )
    NEW M2 ( 82320 71760 ) ( * 75600 ) V1_2CUT_S
    NEW M2 ( 82320 75600 ) ( * 85680 ) V1_2CUT_E
    NEW M2 ( 90000 72240 ) ( * 75600 ) V1_2CUT_S
    NEW M2 ( 90000 71760 ) ( * 72240 ) V1_2CUT_N
    NEW M3 ( 87600 71760 ) ( 90000 * ) V2_2CUT_W
    NEW M2 ( 87600 68400 ) ( * 71760 ) V2_XR
    NEW M3 ( 83280 68400 ) ( 87600 * ) V2_XR
    NEW M2 ( 91920 87120 ) ( * 88080 ) V1_2CUT_N
    NEW M2 ( 90000 87120 ) ( 91920 * )
    NEW M2 ( 90000 84720 ) ( * 87120 )
    NEW M2 ( 89520 84720 ) ( 90000 * )
    NEW M2 ( 89520 76080 ) ( * 79440 ) V1_2CUT_E
    NEW M2 ( 89520 79440 ) ( * 84720 )
    NEW M2 ( 89520 76080 ) ( 90000 * )
    NEW M2 ( 90000 75600 ) ( * 76080 )
    NEW M1 ( 90000 75600 ) ( 91440 * 0 )
    NEW M3 ( 83280 68400 ) V2_2CUT_N
    NEW M2 ( 83280 68400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n9
  ( spi_MasterMode_u/U110 A2 ) ( spi_MasterMode_u/U111 Z )
  ( spi_MasterMode_u/U8 B1 )
  + ROUTED M2 ( 101520 100080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 117360 102480 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 109200 100080 ) ( * 102480 ) V2_2CUT_E
    NEW M3 ( 109200 102480 ) ( 110640 * )
    NEW M3 ( 110640 102000 ) ( * 102480 )
    NEW M3 ( 110640 102000 ) ( 114480 * )
    NEW M3 ( 114480 102000 ) ( * 102480 )
    NEW M3 ( 114480 102480 ) ( 117360 * ) V2_2CUT_W
    NEW M1 ( 100080 100080 0 ) ( 101520 * ) V1_2CUT_S
    NEW M3 ( 101520 100080 ) ( 102960 * )
    NEW M3 ( 102960 100080 ) ( * 100560 )
    NEW M3 ( 102960 100560 ) ( 107760 * )
    NEW M3 ( 107760 100080 ) ( * 100560 )
    NEW M3 ( 107760 100080 ) ( 109200 * ) V2_2CUT_W
    NEW M2 ( 109200 99120 ) ( * 100080 )
    NEW M1 ( 109200 99120 ) ( 110640 * 0 )
    NEW M2 ( 117360 102480 ) V1_2CUT_W
    NEW M3 ( 101520 100080 ) V2_2CUT_N
    NEW M2 ( 109200 99120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n10
  ( spi_MasterMode_u/U9 ZN ) ( spi_MasterMode_u/U8 A2 )
  + ROUTED M2 ( 123120 101520 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 115920 101520 ) ( 123120 * ) V2_2CUT_N
    NEW M2 ( 115920 101520 ) ( * 102480 ) V1_2CUT_E
    NEW M2 ( 123120 101520 ) V1_2CUT_N
    NEW M3 ( 115920 101520 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n11
  ( spi_MasterMode_u/U156 A1 ) ( spi_MasterMode_u/U159 ZN )
  ( spi_MasterMode_u/U9 A3 )
  + ROUTED M2 ( 121680 102480 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 119760 100080 ) ( 120240 * )
    NEW M2 ( 120240 100080 ) ( * 102480 ) V2_2CUT_S
    NEW M3 ( 120240 102480 ) ( 121680 * ) V2_2CUT_W
    NEW M1 ( 91440 99600 0 ) ( 93840 * )
    NEW M1 ( 93840 99120 ) ( * 99600 )
    NEW M2 ( 93840 97680 ) ( * 99120 ) V1_2CUT_E
    NEW M3 ( 93840 97680 ) ( 95280 * )
    NEW M3 ( 95280 97440 ) ( * 97680 )
    NEW M3 ( 95280 97440 ) ( 107280 * )
    NEW M3 ( 107280 97440 ) ( * 97680 )
    NEW M3 ( 107280 97680 ) ( 119760 * ) V2_2CUT_S
    NEW M2 ( 119760 97680 ) ( * 99120 ) V1_2CUT_N
    NEW M2 ( 119760 99120 ) ( * 100080 )
    NEW M2 ( 121680 102480 ) V1_V
    NEW M3 ( 93840 97680 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n14
  ( spi_MasterMode_u/U10 B ) ( spi_MasterMode_u/U12 ZN )
  + ROUTED M1 ( 93840 75120 0 ) ( 95760 * ) V1_X
    NEW M2 ( 95760 75120 ) ( 96240 * ) V2_2CUT_E
    NEW M3 ( 96240 75120 ) ( 102000 * ) V2_2CUT_N
    NEW M2 ( 102000 75120 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n15
  ( spi_MasterMode_u/U10 C ) ( spi_MasterMode_u/U11 ZN )
  + ROUTED M2 ( 102960 83280 ) ( * 86160 ) V1_2CUT_N
    NEW M2 ( 102480 83280 ) ( 102960 * )
    NEW M2 ( 102480 75600 ) ( * 83280 )
    NEW M2 ( 102480 75600 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n16
  ( spi_MasterMode_u/U169 I ) ( spi_MasterMode_u/U36 ZN )
  ( spi_MasterMode_u/U17 A1 ) ( spi_MasterMode_u/U14 A1 )
  ( spi_MasterMode_u/U20 A2 ) ( spi_MasterMode_u/U11 B1 )
  + ROUTED M2 ( 90480 78960 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 102000 78960 ) ( * 80880 ) V2_2CUT_N
    NEW M3 ( 81840 78480 ) ( 87600 * ) V2_2CUT_N
    NEW M2 ( 81840 71280 ) ( * 78480 ) V2_XR
    NEW M2 ( 81840 71280 ) ( 82320 * )
    NEW M2 ( 82320 68880 ) ( * 71280 )
    NEW M2 ( 87600 78480 ) ( * 93360 ) V1_2CUT_S
    NEW M3 ( 87600 78480 ) ( * 78960 )
    NEW M3 ( 87600 78960 ) ( 90480 * ) V2_2CUT_W
    NEW M2 ( 90480 78960 ) ( * 81360 )
    NEW M2 ( 90480 81360 ) ( 90960 * ) V2_2CUT_E
    NEW M3 ( 90960 81360 ) ( 102000 * )
    NEW M3 ( 102000 80880 ) ( * 81360 )
    NEW M3 ( 102000 80880 ) ( 103440 * ) V2_2CUT_W
    NEW M2 ( 103440 80880 ) ( 103920 * )
    NEW M2 ( 103920 80880 ) ( * 82320 ) V1_X
    NEW M2 ( 103920 82320 ) ( * 85200 )
    NEW M2 ( 103440 85200 ) ( 103920 * )
    NEW M2 ( 103440 85200 ) ( * 86160 ) V1_2CUT_S
    NEW M2 ( 102000 78960 ) V1_2CUT_N
    NEW M2 ( 82320 68880 ) V1_2CUT_S
    NEW M2 ( 90480 78960 ) V1_X
 ;
- spi_MasterMode_u/n17
  ( spi_MasterMode_u/FE_PHC460_n17 I ) ( spi_MasterMode_u/U15 ZN )
  + ROUTED M2 ( 113520 61200 ) ( * 67920 ) V1_2CUT_N
    NEW M2 ( 113520 61200 ) ( 114000 * )
    NEW M2 ( 114000 59760 ) ( * 61200 )
    NEW M3 ( 105840 59760 ) ( 114000 * ) V2_2CUT_N
    NEW M2 ( 105840 48720 ) ( * 59760 ) V2_XR
    NEW M2 ( 105840 48720 ) V1_V
 ;
- spi_MasterMode_u/n18
  ( spi_MasterMode_u/U13 A2 ) ( spi_MasterMode_u/U14 ZN )
  + ROUTED M3 ( 83760 67920 ) ( 97200 * )
    NEW M3 ( 97200 67440 ) ( * 67920 )
    NEW M2 ( 97200 65520 ) ( * 67440 ) V2_2CUT_N
    NEW M3 ( 97200 65520 ) ( 100080 * )
    NEW M3 ( 100080 65040 ) ( * 65520 )
    NEW M3 ( 100080 65040 ) ( 111600 * ) V2_2CUT_W
    NEW M2 ( 111600 65040 ) ( * 65520 ) V1_X
    NEW M2 ( 83760 67920 ) V1_2CUT_N
    NEW M3 ( 83760 67920 ) V2_2CUT_E
    NEW M3 ( 97200 65520 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n19
  ( spi_MasterMode_u/FE_PHC252_n19 I ) ( spi_MasterMode_u/U18 ZN )
  + ROUTED M2 ( 103920 67440 ) ( * 67920 ) V1_2CUT_N
    NEW M3 ( 103920 67440 ) ( 108240 * ) V2_XR
    NEW M2 ( 108240 62160 ) ( * 67440 )
    NEW M3 ( 103920 67440 ) V2_XR
    NEW M2 ( 108240 62160 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n20
  ( spi_MasterMode_u/U16 A2 ) ( spi_MasterMode_u/U17 ZN )
  + ROUTED M1 ( 88080 79440 ) ( 89040 * 0 )
    NEW M2 ( 88080 76560 ) ( * 79440 ) V1_X
    NEW M2 ( 88080 76560 ) ( 88560 * )
    NEW M2 ( 88560 72240 ) ( * 76560 )
    NEW M2 ( 88080 66480 ) ( * 72240 )
    NEW M2 ( 88080 72240 ) ( 88560 * )
    NEW M3 ( 88080 66480 ) ( 103920 * ) V2_2CUT_W
    NEW M2 ( 103920 62160 ) ( * 66480 )
    NEW M1 ( 103920 62160 ) ( 104880 * 0 )
    NEW M3 ( 88080 66480 ) V2_2CUT_E
    NEW M2 ( 103920 62160 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n22
  ( spi_MasterMode_u/U19 B ) ( spi_MasterMode_u/U21 ZN )
  + ROUTED M1 ( 93360 72720 0 ) ( 95280 * ) V1_2CUT_S
    NEW M2 ( 95280 69840 ) ( * 72720 )
    NEW M3 ( 95280 69840 ) ( 98640 * ) V2_XR
    NEW M2 ( 98640 69840 ) ( * 70800 ) V2_XR
    NEW M3 ( 98640 70800 ) ( 101040 * ) V2_2CUT_W
    NEW M2 ( 101040 70800 ) ( * 72720 ) V1_2CUT_S
    NEW M3 ( 95280 69840 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n23
  ( spi_MasterMode_u/U19 C ) ( spi_MasterMode_u/U20 ZN )
  + ROUTED M2 ( 101520 79920 ) ( * 81360 ) V1_2CUT_N
    NEW M2 ( 101280 74640 ) ( * 79920 )
    NEW M2 ( 101280 79920 ) ( 101520 * )
    NEW M2 ( 101280 74640 ) ( 101520 * )
    NEW M2 ( 101520 72240 ) ( * 74640 )
    NEW M2 ( 101520 72240 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n24
  ( spi_MasterMode_u/U25 ZN ) ( spi_MasterMode_u/U23 B )
  + ROUTED M2 ( 116400 80880 ) ( * 81360 ) V1_2CUT_N
    NEW M3 ( 107280 80880 ) ( 116400 * ) V2_2CUT_N
    NEW M2 ( 107280 78960 ) ( * 80880 ) V2_2CUT_W
    NEW M2 ( 107280 78960 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n25
  ( spi_MasterMode_u/U24 ZN ) ( spi_MasterMode_u/U23 C )
  + ROUTED M2 ( 83760 74520 ) ( 84720 * )
    NEW M2 ( 84720 74520 ) ( * 74640 ) V1_2CUT_N
    NEW M2 ( 83760 74520 ) ( * 76080 ) V2_2CUT_N
    NEW M3 ( 83760 76080 ) ( * 76560 )
    NEW M3 ( 83760 76560 ) ( 95280 * )
    NEW M3 ( 95280 76560 ) ( * 77040 )
    NEW M3 ( 95280 77040 ) ( 97200 * )
    NEW M3 ( 97200 75600 ) ( * 77040 )
    NEW M3 ( 97200 75600 ) ( 98640 * ) V2_XR
    NEW M2 ( 98640 75600 ) ( * 77040 ) V2_XR
    NEW M3 ( 98640 77040 ) ( 106320 * ) V2_2CUT_N
    NEW M2 ( 106320 77040 ) ( * 79440 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n27
  ( spi_MasterMode_u/U26 B ) ( spi_MasterMode_u/U28 ZN )
  + ROUTED M2 ( 86640 85680 ) ( * 86160 ) V1_2CUT_N
    NEW M3 ( 86640 85680 ) ( 91440 * ) V2_2CUT_W
    NEW M2 ( 91440 85200 ) ( * 85680 )
    NEW M2 ( 91440 85200 ) ( 92880 * )
    NEW M2 ( 92880 84240 ) ( * 85200 )
    NEW M2 ( 92880 84240 ) ( 94320 * )
    NEW M2 ( 94320 84240 ) ( * 86160 ) V1_H
    NEW M3 ( 86640 85680 ) V2_XR
 ;
- spi_MasterMode_u/n28
  ( spi_MasterMode_u/U26 C ) ( spi_MasterMode_u/U27 ZN )
  + ROUTED M1 ( 93840 88560 ) ( 95280 * 0 )
    NEW M2 ( 93840 86640 ) ( * 88560 ) V1_2CUT_E
    NEW M2 ( 93840 86640 ) ( 94320 * ) V1_2CUT_E
    NEW M1 ( 94320 86640 ) ( 94800 * )
    NEW M1 ( 94800 85680 0 ) ( * 86640 )
 ;
- spi_MasterMode_u/n30
  ( spi_MasterMode_u/U29 B ) ( spi_MasterMode_u/U32 ZN )
  + ROUTED M1 ( 84720 92880 0 ) ( 85680 * )
    NEW M1 ( 85680 91920 ) ( * 92880 )
    NEW M2 ( 85680 84720 ) ( * 91920 ) V1_2CUT_N
    NEW M3 ( 85680 84720 ) ( 94800 * ) V2_2CUT_S
    NEW M2 ( 94800 81840 ) ( * 84720 )
    NEW M2 ( 94800 81840 ) ( 95280 * ) V1_2CUT_N
    NEW M3 ( 85680 84720 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n31
  ( spi_MasterMode_u/U29 C ) ( spi_MasterMode_u/U30 ZN )
  + ROUTED M1 ( 103440 92880 0 ) ( 104880 * ) V1_2CUT_S
    NEW M2 ( 104880 82800 ) ( * 92880 )
    NEW M3 ( 95760 82800 ) ( 104880 * ) V2_2CUT_N
    NEW M2 ( 95760 82320 ) ( * 82800 ) V2_2CUT_E
    NEW M2 ( 95760 82320 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n33
  ( spi_MasterMode_u/U31 A2 ) ( spi_MasterMode_u/U33 A2 )
  ( spi_MasterMode_u/U34 ZN )
  + ROUTED M2 ( 89520 88560 ) ( * 94320 ) V2_2CUT_N
    NEW M1 ( 89520 88560 ) ( 91440 * 0 )
    NEW M2 ( 89040 94800 ) ( * 100080 ) V1_2CUT_S
    NEW M2 ( 89040 94800 ) ( 89520 * )
    NEW M2 ( 89520 94320 ) ( * 94800 )
    NEW M3 ( 89520 94320 ) ( 91920 * ) V2_2CUT_N
    NEW M2 ( 91920 94320 ) ( * 95280 ) V1_2CUT_N
    NEW M2 ( 89520 88560 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n35
  ( spi_MasterMode_u/U166 ZN ) ( spi_MasterMode_u/U165 B2 )
  ( spi_MasterMode_u/U37 A3 )
  + ROUTED M2 ( 81840 38640 ) ( * 40560 )
    NEW M3 ( 81840 38640 ) ( 84720 * ) V2_2CUT_E
    NEW M1 ( 84720 38640 ) ( 86640 * 0 )
    NEW M2 ( 81840 40560 ) ( * 41040 ) V1_2CUT_N
    NEW M2 ( 80400 40560 ) ( 81840 * )
    NEW M2 ( 80400 35280 ) ( * 40560 )
    NEW M3 ( 81840 38640 ) V2_2CUT_E
    NEW M2 ( 84720 38640 ) V1_2CUT_N
    NEW M2 ( 80400 35280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n36
  ( spi_MasterMode_u/U38 ZN ) ( spi_MasterMode_u/U37 B )
  + ROUTED M2 ( 89520 39120 ) ( * 41040 ) V1_2CUT_E
    NEW M2 ( 89520 39120 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n37
  ( spi_MasterMode_u/U104 I ) ( spi_MasterMode_u/U108 ZN )
  ( spi_MasterMode_u/U92 A2 ) ( spi_MasterMode_u/U44 A2 )
  ( spi_MasterMode_u/U51 A2 ) ( spi_MasterMode_u/U78 B )
  ( spi_MasterMode_u/U39 A1 )
  + ROUTED M2 ( 150480 58800 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 147600 58800 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 147600 58800 ) ( 150480 * ) V2_2CUT_W
    NEW M2 ( 154800 42000 ) ( 155760 * )
    NEW M2 ( 155760 42000 ) ( * 43440 )
    NEW M2 ( 155760 43440 ) ( 156240 * )
    NEW M2 ( 156240 43440 ) ( * 48720 ) V1_2CUT_N
    NEW M1 ( 156240 48720 ) ( 157200 * 0 )
    NEW M2 ( 152400 35760 ) ( * 37680 ) V2_2CUT_S
    NEW M3 ( 152400 37680 ) ( 154800 * ) V2_2CUT_W
    NEW M2 ( 154800 37680 ) ( * 41520 ) V1_2CUT_N
    NEW M2 ( 154800 41520 ) ( * 42000 )
    NEW M3 ( 128880 35280 ) ( 134640 * )
    NEW M3 ( 134640 35280 ) ( * 35760 )
    NEW M3 ( 134640 35760 ) ( 152400 * ) V2_2CUT_W
    NEW M2 ( 152400 35280 ) ( * 35760 )
    NEW M3 ( 128880 63120 ) ( 132720 * ) V2_2CUT_E
    NEW M2 ( 128880 54960 ) ( * 63120 ) V2_XR
    NEW M2 ( 128400 50160 ) ( * 54960 )
    NEW M2 ( 128400 54960 ) ( 128880 * )
    NEW M2 ( 128400 50160 ) ( 128880 * )
    NEW M2 ( 128880 44400 ) ( * 50160 )
    NEW M2 ( 128880 44400 ) ( 129360 * )
    NEW M2 ( 129360 40080 ) ( * 44400 )
    NEW M2 ( 128880 40080 ) ( 129360 * )
    NEW M2 ( 128880 30960 ) ( * 35280 ) V2_2CUT_E
    NEW M2 ( 128880 35280 ) ( * 40080 )
    NEW M2 ( 128880 30960 ) ( 129360 * )
    NEW M2 ( 129360 26160 ) ( * 30960 )
    NEW M2 ( 132720 63120 ) ( * 65040 ) V1_2CUT_S
    NEW M3 ( 132720 63120 ) ( 147600 * ) V2_2CUT_W
    NEW M2 ( 147600 58800 ) ( * 63120 )
    NEW M1 ( 145680 58800 0 ) ( 147600 * ) V1_2CUT_W
    NEW M3 ( 147600 58800 ) V2_2CUT_E
    NEW M2 ( 150480 58800 ) V1_2CUT_N
    NEW M2 ( 152400 35280 ) V1_2CUT_W
    NEW M2 ( 129360 26160 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n39
  ( spi_MasterMode_u/U127 ZN ) ( spi_MasterMode_u/U71 I )
  ( spi_MasterMode_u/U65 A2 ) ( spi_MasterMode_u/U88 A2 )
  ( spi_MasterMode_u/U45 A2 ) ( spi_MasterMode_u/U50 A2 )
  ( spi_MasterMode_u/U98 A2 ) ( spi_MasterMode_u/U53 A2 )
  ( spi_MasterMode_u/U48 A2 ) ( spi_MasterMode_u/U82 A2 )
  ( spi_MasterMode_u/U86 A2 ) ( spi_MasterMode_u/U43 A2 )
  ( spi_MasterMode_u/U39 C2 )
  + ROUTED M2 ( 154320 21840 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 129840 38640 ) ( * 40080 )
    NEW M2 ( 129840 40080 ) ( 130320 * )
    NEW M2 ( 130320 40080 ) ( * 46320 )
    NEW M2 ( 129840 46320 ) ( 130320 * )
    NEW M2 ( 129840 46320 ) ( * 50160 ) V2_2CUT_S
    NEW M3 ( 129840 50160 ) ( 134160 * ) V2_2CUT_W
    NEW M2 ( 134160 50160 ) ( 134640 * )
    NEW M2 ( 134640 50160 ) ( * 51600 ) V1_2CUT_S
    NEW M1 ( 134640 51600 ) ( 135120 * )
    NEW M1 ( 135120 51600 ) ( * 52080 )
    NEW M1 ( 135120 52080 ) ( 136080 * 0 )
    NEW M1 ( 136080 52080 0 ) ( * 52560 )
    NEW M1 ( 136080 52560 ) ( 136560 * ) V1_2CUT_N
    NEW M2 ( 136560 52560 ) ( * 60240 )
    NEW M2 ( 135600 60240 ) ( 136560 * )
    NEW M2 ( 135600 60240 ) ( * 65520 ) V1_2CUT_S
    NEW M1 ( 135600 65520 ) ( 136560 * 0 )
    NEW M1 ( 170640 65520 0 ) ( 172080 * ) V1_2CUT_N
    NEW M2 ( 170160 44400 ) ( 170640 * )
    NEW M2 ( 170640 44400 ) ( * 45360 )
    NEW M2 ( 170640 45360 ) ( 171600 * )
    NEW M2 ( 171600 45360 ) ( * 56400 )
    NEW M2 ( 171120 56400 ) ( 171600 * )
    NEW M2 ( 171120 56400 ) ( * 57840 )
    NEW M2 ( 171120 57840 ) ( 171600 * )
    NEW M2 ( 171600 57840 ) ( * 58320 )
    NEW M2 ( 171600 58320 ) ( 172080 * )
    NEW M2 ( 172080 58320 ) ( * 63120 ) V2_2CUT_N
    NEW M2 ( 172080 63120 ) ( * 65520 )
    NEW M3 ( 169200 63120 ) ( 172080 * )
    NEW M3 ( 169200 62640 ) ( * 63120 )
    NEW M3 ( 166320 62640 ) ( 169200 * )
    NEW M2 ( 166320 62160 ) ( * 62640 ) V2_2CUT_E
    NEW M2 ( 170160 42000 ) ( * 44400 )
    NEW M2 ( 164400 21840 ) ( * 27120 )
    NEW M2 ( 163920 27120 ) ( 164400 * )
    NEW M3 ( 163920 27120 ) ( 170160 * ) V2_2CUT_W
    NEW M2 ( 170160 27120 ) ( * 28560 )
    NEW M2 ( 169680 28560 ) ( 170160 * )
    NEW M2 ( 169680 28560 ) ( * 36240 )
    NEW M2 ( 169680 36240 ) ( 170160 * )
    NEW M2 ( 170160 36240 ) ( * 41040 ) V2_2CUT_S
    NEW M2 ( 170160 41040 ) ( * 42000 ) V1_2CUT_E
    NEW M3 ( 167760 41040 ) ( 170160 * )
    NEW M2 ( 167760 39120 ) ( * 41040 ) V2_XR
    NEW M1 ( 167760 38640 0 ) ( * 39120 ) V1_2CUT_S
    NEW M1 ( 162480 21840 ) ( 164400 * 0 ) V1_2CUT_E
    NEW M3 ( 150480 21840 ) ( 154320 * ) V2_2CUT_E
    NEW M3 ( 154320 21840 ) ( 162480 * ) V2_XR
    NEW M2 ( 133680 21840 ) ( * 23760 ) V2_2CUT_N
    NEW M3 ( 133680 21840 ) ( 137040 * )
    NEW M3 ( 137040 21360 ) ( * 21840 )
    NEW M3 ( 137040 21360 ) ( 143280 * )
    NEW M3 ( 143280 21360 ) ( * 21840 )
    NEW M3 ( 143280 21840 ) ( 150480 * ) V2_2CUT_E
    NEW M2 ( 150480 21840 ) ( * 25200 ) V1_2CUT_S
    NEW M1 ( 150480 25200 ) ( 151440 * 0 )
    NEW M1 ( 127920 38640 0 ) ( 129840 * ) V1_2CUT_E
    NEW M1 ( 129840 38640 ) ( 131280 * ) V1_2CUT_W
    NEW M1 ( 131280 38640 ) ( 132240 * 0 )
    NEW M2 ( 131280 28560 ) ( * 38640 )
    NEW M2 ( 131280 26640 ) ( * 28560 ) V1_2CUT_E
    NEW M2 ( 130800 23760 ) ( * 26640 )
    NEW M2 ( 130800 26640 ) ( 131280 * )
    NEW M2 ( 130800 23760 ) ( 131280 * ) V2_2CUT_E
    NEW M3 ( 131280 23760 ) ( 133680 * )
    NEW M2 ( 133680 23760 ) ( * 25200 ) V1_2CUT_N
    NEW M2 ( 166320 62160 ) V1_2CUT_N
    NEW M3 ( 163920 27120 ) V2_2CUT_E
    NEW M2 ( 162480 21840 ) V1_2CUT_S
    NEW M2 ( 154320 21840 ) V1_2CUT_E
    NEW M3 ( 133680 21840 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n40
  ( spi_MasterMode_u/U202 I ) ( spi_MasterMode_u/U75 ZN )
  ( spi_MasterMode_u/U46 A1 ) ( spi_MasterMode_u/U74 A4 )
  ( spi_MasterMode_u/U41 A2 )
  + ROUTED M2 ( 136080 31920 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 129360 31920 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 146160 65520 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 146160 44400 ) ( 147330 * ) TV1_2CUT_S
    NEW TM1 ( 147330 44400 ) ( * 46800 )
    NEW TM1 ( 147330 46800 ) ( 147780 * )
    NEW TM1 ( 147780 46800 ) ( * 63120 )
    NEW TM1 ( 147330 63120 ) ( 147780 * )
    NEW TM1 ( 147330 63120 ) ( * 65520 ) TV1_2CUT_N
    NEW M3 ( 146160 65520 ) ( 147330 * )
    NEW M2 ( 146160 35280 ) ( * 37680 ) V2_2CUT_W
    NEW M2 ( 146160 42480 ) ( * 44400 ) V2_2CUT_E
    NEW M2 ( 146160 44400 ) ( * 44880 ) V1_2CUT_S
    NEW M2 ( 146160 42480 ) ( 147120 * )
    NEW M2 ( 147120 39600 ) ( * 42480 )
    NEW M2 ( 146160 39600 ) ( 147120 * )
    NEW M2 ( 146160 37680 ) ( * 39600 )
    NEW M3 ( 136560 37680 ) ( 146160 * )
    NEW M2 ( 136560 33840 ) ( * 37680 ) V2_2CUT_S
    NEW M2 ( 136080 33840 ) ( 136560 * )
    NEW M2 ( 136080 31920 ) ( * 33840 )
    NEW M3 ( 129360 31920 ) ( 136080 * ) V2_2CUT_N
    NEW M1 ( 128400 31920 0 ) ( 129360 * ) V1_2CUT_N
    NEW M3 ( 146160 65520 ) V2_2CUT_E
    NEW M2 ( 146160 65520 ) V1_2CUT_E
    NEW M2 ( 146160 35280 ) V1_V
    NEW M2 ( 136080 31920 ) V1_X
    NEW M3 ( 129360 31920 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n41
  ( spi_MasterMode_u/U100 I ) ( spi_MasterMode_u/U57 A1 )
  ( spi_MasterMode_u/U85 A1 ) ( spi_MasterMode_u/U94 ZN )
  ( spi_MasterMode_u/U51 C ) ( spi_MasterMode_u/U83 A1 )
  ( spi_MasterMode_u/U41 A1 ) ( spi_MasterMode_u/U42 B1 )
  + ROUTED M2 ( 150960 39600 ) ( * 42000 ) V1_2CUT_E
    NEW M2 ( 147600 38640 ) ( * 39600 ) V2_2CUT_S
    NEW M2 ( 154320 51600 ) ( * 52080 ) V1_2CUT_S
    NEW M2 ( 154320 51600 ) ( 155280 * )
    NEW M2 ( 155280 49200 ) ( * 51600 )
    NEW M1 ( 154800 49200 ) ( 155280 * ) V1_2CUT_N
    NEW M1 ( 154800 48720 ) ( * 49200 )
    NEW M1 ( 153840 48720 0 ) ( 154800 * )
    NEW M3 ( 147600 52560 ) ( * 53040 )
    NEW M3 ( 147600 53040 ) ( 152880 * )
    NEW M3 ( 152880 52560 ) ( * 53040 )
    NEW M3 ( 152880 52560 ) ( 154320 * ) V2_2CUT_S
    NEW M2 ( 154320 52080 ) ( * 52560 )
    NEW M3 ( 135120 52560 ) ( 136560 * )
    NEW M3 ( 136560 52560 ) ( * 53040 )
    NEW M3 ( 136560 53040 ) ( 143280 * )
    NEW M3 ( 143280 52560 ) ( * 53040 )
    NEW M3 ( 143280 52560 ) ( 145200 * ) V2_2CUT_E
    NEW M3 ( 145200 52560 ) ( 147600 * )
    NEW M2 ( 145200 52080 ) ( * 52560 )
    NEW M2 ( 135120 31920 ) ( * 40080 ) V2_2CUT_E
    NEW M1 ( 132240 62160 0 ) ( 134640 * ) V1_V
    NEW M2 ( 134640 57840 ) ( * 62160 )
    NEW M2 ( 134640 57840 ) ( 135120 * )
    NEW M2 ( 135120 52560 ) ( * 57840 )
    NEW M2 ( 135120 49680 ) ( * 52560 ) V2_2CUT_E
    NEW M2 ( 134640 49680 ) ( 135120 * )
    NEW M2 ( 134640 42480 ) ( * 49680 )
    NEW M2 ( 134160 41520 ) ( * 42480 )
    NEW M2 ( 134160 42480 ) ( 134640 * )
    NEW M2 ( 134160 41520 ) ( 134640 * )
    NEW M2 ( 134640 40080 ) ( * 41520 )
    NEW M2 ( 134640 40080 ) ( 135120 * )
    NEW M3 ( 135120 40080 ) ( 142320 * )
    NEW M3 ( 142320 39600 ) ( * 40080 )
    NEW M3 ( 142320 39600 ) ( 147600 * )
    NEW M3 ( 147600 39600 ) ( 150960 * ) V2_2CUT_N
    NEW M3 ( 150960 39600 ) ( 158640 * )
    NEW M3 ( 158640 39120 ) ( * 39600 )
    NEW M2 ( 158640 35280 ) ( * 39120 ) V2_2CUT_N
    NEW M3 ( 158640 35280 ) ( 160080 * ) V2_XR
    NEW M2 ( 160080 35280 ) ( * 35760 )
    NEW M2 ( 159600 35760 ) ( 160080 * )
    NEW M1 ( 159600 35280 0 ) ( * 35760 ) V1_X
    NEW M2 ( 147600 38640 ) V1_2CUT_N
    NEW M2 ( 145200 52080 ) V1_V
    NEW M2 ( 135120 31920 ) V1_X
    NEW M3 ( 158640 35280 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n42
  ( spi_MasterMode_u/FE_PHC401_n42 I ) ( spi_MasterMode_u/U43 ZN )
  + ROUTED M2 ( 133680 28080 ) ( * 29520 ) V2_2CUT_S
    NEW M3 ( 127920 29520 ) ( 133680 * )
    NEW M2 ( 127920 20880 ) ( * 29520 ) V2_2CUT_S
    NEW M3 ( 73200 20880 ) ( 127920 * ) V2_XR
    NEW M2 ( 73200 15120 ) ( * 20880 ) V2_2CUT_E
    NEW M2 ( 133680 28080 ) V1_2CUT_S
    NEW M2 ( 73200 15120 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n43
  ( spi_MasterMode_u/U41 C ) ( spi_MasterMode_u/U42 ZN )
  + ROUTED M2 ( 148080 30960 ) ( * 38160 ) V1_2CUT_S
    NEW M3 ( 134160 30960 ) ( 148080 * ) V2_2CUT_W
    NEW M2 ( 134160 30960 ) ( * 31920 ) V1_2CUT_N
    NEW M3 ( 134160 30960 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n44
  ( spi_MasterMode_u/U55 ZN ) ( spi_MasterMode_u/U44 A1 )
  ( spi_MasterMode_u/U42 A1 ) ( spi_MasterMode_u/U52 B1 )
  + ROUTED M2 ( 162480 45360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 149040 44880 ) ( * 45360 ) V2_2CUT_E
    NEW M3 ( 149040 45360 ) ( 162480 * ) V2_2CUT_N
    NEW M2 ( 149040 34800 ) ( * 39120 ) V1_2CUT_N
    NEW M3 ( 149040 34800 ) ( 153360 * ) V2_2CUT_N
    NEW M2 ( 153360 34800 ) ( * 35280 ) V1_V
    NEW M1 ( 149040 44880 ) ( 150480 * 0 )
    NEW M2 ( 149040 39120 ) ( * 44880 ) V1_2CUT_E
    NEW M2 ( 162480 45360 ) V1_X
    NEW M3 ( 149040 34800 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n45
  ( spi_MasterMode_u/U44 B ) ( spi_MasterMode_u/U46 C )
  ( spi_MasterMode_u/U47 ZN )
  + ROUTED M3 ( 145200 36720 ) ( 152880 * ) V2_2CUT_N
    NEW M2 ( 145200 35280 ) ( * 36720 ) V2_2CUT_E
    NEW M2 ( 152880 36720 ) ( * 38160 ) V1_2CUT_S
    NEW M3 ( 152880 36720 ) ( 155280 * ) V2_2CUT_W
    NEW M2 ( 155280 34800 ) ( * 36720 )
    NEW M2 ( 154800 34800 ) ( 155280 * )
    NEW M2 ( 145200 35280 ) V1_2CUT_S
    NEW M2 ( 154800 34800 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n46
  ( spi_MasterMode_u/FE_PHC400_n46 I ) ( spi_MasterMode_u/U45 ZN )
  + ROUTED M2 ( 153840 25680 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 148080 25680 ) ( 153840 * ) V2_XR
    NEW M2 ( 148080 6960 ) ( * 25680 ) V2_XR
    NEW M1 ( 63600 6960 ) ( 148080 * ) V1_2CUT_N
    NEW M2 ( 63600 6960 ) ( * 14160 )
    NEW M2 ( 63120 14160 ) ( 63600 * )
    NEW M2 ( 63120 14160 ) ( * 25200 ) V1_2CUT_N
    NEW M2 ( 153840 25680 ) V1_2CUT_N
    NEW M2 ( 63600 6960 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n48
  ( spi_MasterMode_u/FE_PHC279_n48 Z ) ( spi_MasterMode_u/U46 B )
  + ROUTED M1 ( 150000 21360 ) ( 150480 * 0 )
    NEW M2 ( 150000 20880 ) ( * 21360 ) V1_X
    NEW M3 ( 147120 20880 ) ( 150000 * ) V2_2CUT_E
    NEW M2 ( 147120 20880 ) ( * 34320 ) V2_2CUT_W
    NEW M3 ( 144720 34320 ) ( 147120 * )
    NEW M2 ( 144720 34320 ) ( * 34800 ) V1_2CUT_S
    NEW M3 ( 147120 20880 ) V2_2CUT_N
    NEW M3 ( 144720 34320 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n49
  ( spi_MasterMode_u/U92 ZN ) ( spi_MasterMode_u/U56 A2 )
  ( spi_MasterMode_u/U47 A1 ) ( spi_MasterMode_u/U77 A2 )
  ( spi_MasterMode_u/U90 A2 ) ( spi_MasterMode_u/U72 A2 )
  + ROUTED M2 ( 154800 44880 ) ( 155760 * )
    NEW M2 ( 155760 44880 ) ( * 45360 ) V1_V
    NEW M3 ( 151440 69360 ) ( 156240 * ) V2_2CUT_N
    NEW M2 ( 156240 69360 ) ( * 71280 )
    NEW M2 ( 156240 71280 ) ( 156720 * )
    NEW M2 ( 156720 71280 ) ( * 72240 ) V1_2CUT_E
    NEW M2 ( 151440 55440 ) ( * 68400 ) V1_2CUT_N
    NEW M2 ( 151440 68400 ) ( * 69360 ) V2_2CUT_E
    NEW M2 ( 154800 48240 ) ( * 51120 )
    NEW M2 ( 153840 51120 ) ( 154800 * )
    NEW M2 ( 153840 51120 ) ( * 52560 )
    NEW M2 ( 153360 52560 ) ( 153840 * )
    NEW M2 ( 153360 52560 ) ( * 55440 ) V1_2CUT_N
    NEW M1 ( 151440 55440 0 ) ( 153360 * )
    NEW M1 ( 154800 48240 ) ( 157680 * 0 )
    NEW M2 ( 154800 44880 ) ( * 48240 ) V1_2CUT_E
    NEW M2 ( 154800 42480 ) ( * 44880 )
    NEW M2 ( 154320 42480 ) ( 154800 * )
    NEW M2 ( 154320 40080 ) ( * 42480 )
    NEW M2 ( 153840 40080 ) ( 154320 * )
    NEW M2 ( 153840 39120 ) ( * 40080 )
    NEW M2 ( 151440 55440 ) V1_2CUT_E
    NEW M2 ( 153840 39120 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n50
  ( spi_MasterMode_u/U67 I ) ( spi_MasterMode_u/U75 A2 )
  ( spi_MasterMode_u/U101 ZN ) ( spi_MasterMode_u/U55 A2 )
  ( spi_MasterMode_u/U47 B1 ) ( spi_MasterMode_u/U84 B )
  + ROUTED M2 ( 155760 38640 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 150480 38640 ) ( 155760 * ) V2_2CUT_W
    NEW M1 ( 155760 38640 ) ( 156720 * 0 )
    NEW M2 ( 147120 45360 ) ( * 47760 )
    NEW M2 ( 146640 47760 ) ( 147120 * )
    NEW M2 ( 146640 47760 ) ( * 48720 ) V1_2CUT_N
    NEW M1 ( 147120 45360 0 ) ( 150000 * 0 ) V1_2CUT_N
    NEW M2 ( 150000 41040 ) ( * 45360 )
    NEW M2 ( 150000 45360 ) ( * 51600 ) V1_2CUT_N
    NEW M2 ( 150000 41040 ) ( 150480 * )
    NEW M2 ( 150480 38640 ) ( * 41040 )
    NEW M1 ( 150480 38640 ) ( 152400 * 0 )
    NEW M3 ( 150480 38640 ) V2_2CUT_E
    NEW M2 ( 155760 38640 ) V1_2CUT_W
    NEW M2 ( 147120 45360 ) V1_2CUT_N
    NEW M2 ( 150480 38640 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n51
  ( spi_MasterMode_u/U49 A1 ) ( spi_MasterMode_u/U51 ZN )
  + ROUTED M2 ( 153360 41040 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 153360 41040 ) ( 154800 * )
    NEW M3 ( 154800 41040 ) ( * 41520 )
    NEW M3 ( 154800 41520 ) ( 158640 * ) V2_2CUT_W
    NEW M2 ( 158640 41520 ) ( * 42000 ) V1_V
    NEW M2 ( 153360 41040 ) V1_2CUT_E
    NEW M3 ( 153360 41040 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n52
  ( spi_MasterMode_u/U102 ZN ) ( spi_MasterMode_u/U85 A2 )
  ( spi_MasterMode_u/U101 A2 ) ( spi_MasterMode_u/U49 A2 )
  ( spi_MasterMode_u/U56 B ) ( spi_MasterMode_u/U90 C )
  ( spi_MasterMode_u/U97 A1 )
  + ROUTED M1 ( 155280 52560 0 ) ( 156240 * ) V1_2CUT_N
    NEW M3 ( 156720 42480 ) ( 162960 * ) V2_2CUT_W
    NEW M2 ( 162960 41520 ) ( * 42480 )
    NEW M2 ( 156240 49680 ) ( * 52560 )
    NEW M2 ( 156240 52560 ) ( * 54960 ) V1_2CUT_S
    NEW M2 ( 156240 49680 ) ( 156720 * )
    NEW M2 ( 156720 44880 ) ( * 49680 )
    NEW M2 ( 156720 42000 ) ( * 42480 ) V2_2CUT_E
    NEW M2 ( 156720 42480 ) ( * 44880 ) V1_2CUT_N
    NEW M1 ( 156720 42000 ) ( 157680 * 0 )
    NEW M2 ( 150000 53040 ) ( 151440 * )
    NEW M2 ( 150000 53040 ) ( * 55440 )
    NEW M2 ( 149520 55440 ) ( 150000 * )
    NEW M1 ( 154800 54960 0 ) ( 156240 * )
    NEW M1 ( 152400 54960 ) ( 154800 * 0 )
    NEW M2 ( 152400 53520 ) ( * 54960 ) V1_2CUT_S
    NEW M2 ( 151440 53520 ) ( 152400 * )
    NEW M2 ( 151440 53040 ) ( * 53520 )
    NEW M2 ( 151440 52560 ) ( * 53040 )
    NEW M2 ( 162960 41520 ) V1_2CUT_W
    NEW M2 ( 156720 42000 ) V1_2CUT_N
    NEW M2 ( 149520 55440 ) V1_2CUT_S
    NEW M2 ( 151440 52560 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n53
  ( spi_MasterMode_u/FE_PHC392_n53 I ) ( spi_MasterMode_u/U50 ZN )
  + ROUTED M1 ( 163440 39120 ) ( 165360 * 0 )
    NEW M2 ( 163440 32400 ) ( * 39120 ) V1_2CUT_N
    NEW M2 ( 163440 32400 ) ( 163920 * )
    NEW M2 ( 163920 29040 ) ( * 32400 )
    NEW M3 ( 163920 29040 ) ( 168720 * ) V2_XR
    NEW M2 ( 168720 27600 ) ( * 29040 )
    NEW M2 ( 168720 27600 ) ( 169200 * )
    NEW M2 ( 169200 11760 ) ( * 27600 )
    NEW M1 ( 169200 11760 ) ( 169680 * 0 )
    NEW M3 ( 163920 29040 ) V2_2CUT_E
    NEW M2 ( 169200 11760 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n56
  ( spi_MasterMode_u/U56 ZN ) ( spi_MasterMode_u/U52 A1 )
  + ROUTED M1 ( 157200 46320 0 ) ( 158640 * ) V1_2CUT_W
    NEW M2 ( 158640 46320 ) ( 159600 * )
    NEW M2 ( 159600 45360 ) ( * 46320 )
    NEW M2 ( 159600 45360 ) V1_V
 ;
- spi_MasterMode_u/n57
  ( spi_MasterMode_u/U54 ZN ) ( spi_MasterMode_u/U52 B2 )
  + ROUTED M2 ( 155760 54000 ) ( * 61200 ) V1_2CUT_N
    NEW M3 ( 155760 54000 ) ( 161520 * ) V2_2CUT_W
    NEW M2 ( 161520 45360 ) ( * 54000 )
    NEW M3 ( 155760 54000 ) V2_2CUT_N
    NEW M2 ( 161520 45360 ) V1_X
 ;
- spi_MasterMode_u/n58
  ( spi_MasterMode_u/U53 ZN ) ( spi_MasterMode_u/U52 B3 )
  + ROUTED M1 ( 165840 41520 ) ( 167760 * 0 )
    NEW M2 ( 165840 41520 ) ( * 44400 ) V2_2CUT_W
    NEW M3 ( 160560 44400 ) ( 165840 * )
    NEW M2 ( 160560 44400 ) ( * 45360 ) V1_V
    NEW M2 ( 165840 41520 ) V1_2CUT_S
    NEW M3 ( 160560 44400 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n60
  ( spi_MasterMode_u/U66 A2 ) ( spi_MasterMode_u/U54 A2 )
  ( spi_MasterMode_u/U76 A2 ) ( spi_MasterMode_u/U78 ZN )
  + ROUTED M1 ( 150960 65520 ) ( 152880 * 0 )
    NEW M2 ( 150960 62160 ) ( * 65520 ) V1_2CUT_N
    NEW M2 ( 150960 65520 ) ( * 67440 )
    NEW M2 ( 149040 67440 ) ( 150960 * )
    NEW M2 ( 149040 65520 ) ( * 67440 )
    NEW M2 ( 150960 59760 ) ( * 62160 ) V1_2CUT_S
    NEW M1 ( 150960 62160 ) ( 154320 * )
    NEW M1 ( 154320 61680 0 ) ( * 62160 )
    NEW M2 ( 149040 65520 ) V1_2CUT_W
    NEW M2 ( 150960 59760 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n61
  ( spi_MasterMode_u/U57 ZN ) ( spi_MasterMode_u/U56 A1 )
  + ROUTED M2 ( 153360 45360 ) ( * 47760 ) V1_2CUT_E
    NEW M1 ( 153360 45360 ) ( 154800 * 0 )
    NEW M2 ( 153360 45360 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n62
  ( spi_MasterMode_u/U76 A1 ) ( spi_MasterMode_u/U58 A2 )
  ( spi_MasterMode_u/U79 ZN )
  + ROUTED M3 ( 150000 66960 ) ( 154320 * ) V2_2CUT_S
    NEW M2 ( 150000 65520 ) ( * 66960 ) V2_2CUT_E
    NEW M2 ( 154320 66960 ) ( * 73200 ) V1_2CUT_S
    NEW M3 ( 154320 66960 ) ( 161040 * ) V2_2CUT_S
    NEW M2 ( 161040 59280 ) ( * 66960 )
    NEW M2 ( 150000 65520 ) V1_X
    NEW M2 ( 161040 59280 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n63
  ( spi_MasterMode_u/U58 B ) ( spi_MasterMode_u/U60 ZN )
  + ROUTED M2 ( 162000 55920 ) ( * 57840 )
    NEW M2 ( 162000 57840 ) ( 162960 * )
    NEW M2 ( 162960 57840 ) ( * 58800 ) V1_2CUT_S
    NEW M2 ( 162000 55920 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n64
  ( spi_MasterMode_u/U58 C ) ( spi_MasterMode_u/U59 ZN )
  + ROUTED M1 ( 165360 55440 ) ( 166800 * 0 )
    NEW M2 ( 165360 55440 ) ( * 58800 ) V1_2CUT_W
    NEW M1 ( 164400 58800 0 ) ( 165360 * )
    NEW M2 ( 165360 55440 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n66
  ( spi_MasterMode_u/U60 B2 ) ( spi_MasterMode_u/U61 ZN )
  + ROUTED M1 ( 160080 54960 0 ) ( 161520 * 0 )
 ;
- spi_MasterMode_u/n67
  ( spi_MasterMode_u/U35 I ) ( spi_MasterMode_u/U102 A2 )
  ( spi_MasterMode_u/U91 A2 ) ( spi_MasterMode_u/U103 ZN )
  ( spi_MasterMode_u/U63 C ) ( spi_MasterMode_u/U89 A3 )
  ( spi_MasterMode_u/U61 B )
  + ROUTED M2 ( 154800 66960 ) ( * 68880 ) V1_2CUT_S
    NEW M2 ( 155280 55920 ) ( * 60240 )
    NEW M2 ( 154800 60240 ) ( 155280 * )
    NEW M2 ( 154800 60240 ) ( * 66960 )
    NEW M2 ( 154800 66960 ) ( 156240 * )
    NEW M2 ( 156240 66480 ) ( * 66960 )
    NEW M1 ( 156240 66000 ) ( * 66480 ) V1_V
    NEW M1 ( 156240 66000 ) ( 157200 * )
    NEW M1 ( 157200 65520 0 ) ( * 66000 )
    NEW M2 ( 159600 55920 ) ( * 61200 ) V1_2CUT_N
    NEW M1 ( 159600 61200 ) ( * 62160 0 )
    NEW M2 ( 159600 55440 ) ( * 55920 ) V2_2CUT_N
    NEW M1 ( 146160 41520 0 ) ( 148560 * ) V1_2CUT_N
    NEW M1 ( 129360 42480 0 ) ( 131280 * ) V1_2CUT_W
    NEW M2 ( 131280 40560 ) ( * 42480 )
    NEW M3 ( 131280 40560 ) ( 132720 * )
    NEW M3 ( 132720 40560 ) ( * 41040 )
    NEW M3 ( 132720 41040 ) ( 138000 * )
    NEW M3 ( 138000 40560 ) ( * 41040 )
    NEW M3 ( 138000 40560 ) ( 141360 * )
    NEW M3 ( 141360 40560 ) ( * 41040 )
    NEW M3 ( 141360 41040 ) ( 148560 * ) V2_2CUT_N
    NEW M2 ( 148560 41040 ) ( * 41520 )
    NEW M2 ( 148560 41520 ) ( * 42480 ) V2_XR
    NEW M3 ( 148560 42480 ) ( 150960 * )
    NEW M3 ( 150960 42480 ) ( * 43440 )
    NEW M3 ( 150030 43440 ) ( 150960 * )
    NEW TM1 ( 150030 43440 ) ( * 55920 ) TV1_2CUT_E
    NEW M3 ( 150030 55920 ) ( 155280 * ) V2_2CUT_N
    NEW M3 ( 155280 55920 ) ( 159600 * )
    NEW M2 ( 155280 55440 ) ( * 55920 )
    NEW M2 ( 159600 55440 ) V1_2CUT_S
    NEW M3 ( 131280 40560 ) V2_2CUT_E
    NEW TM1 ( 150030 43440 ) TV1_2CUT_E
    NEW M2 ( 155280 55440 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n68
  ( spi_MasterMode_u/U85 ZN ) ( spi_MasterMode_u/U80 B )
  ( spi_MasterMode_u/U84 C ) ( spi_MasterMode_u/U62 A1 )
  + ROUTED M2 ( 152880 51600 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 142800 51120 ) ( 145200 * ) V2_2CUT_E
    NEW M2 ( 142800 51120 ) ( * 57840 )
    NEW M2 ( 142800 57840 ) ( 143760 * )
    NEW M2 ( 143760 57840 ) ( * 61680 ) V1_2CUT_W
    NEW M3 ( 146160 51600 ) ( 152880 * ) V2_2CUT_W
    NEW M3 ( 146160 51120 ) ( * 51600 )
    NEW M3 ( 145200 51120 ) ( 146160 * )
    NEW M2 ( 145200 48720 ) ( * 51120 )
    NEW M1 ( 152880 51600 ) ( 153840 * 0 )
    NEW M2 ( 152880 51600 ) ( * 60240 ) V2_2CUT_S
    NEW M3 ( 152880 60240 ) ( 161520 * )
    NEW M3 ( 161520 60240 ) ( * 60720 )
    NEW M3 ( 161520 60720 ) ( 162000 * ) V2_2CUT_W
    NEW M2 ( 162000 60720 ) ( * 61200 ) V1_2CUT_N
    NEW M1 ( 162000 61200 ) ( * 61680 )
    NEW M1 ( 161520 61680 ) ( 162000 * )
    NEW M1 ( 161520 61680 ) ( * 62640 )
    NEW M1 ( 161520 62640 ) ( 162000 * ) V1_2CUT_W
    NEW M2 ( 162000 62640 ) ( * 65520 ) V1_V
    NEW M3 ( 142800 51120 ) V2_2CUT_N
    NEW M2 ( 145200 48720 ) V1_2CUT_N
    NEW M2 ( 152880 51600 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n69
  ( spi_MasterMode_u/U66 ZN ) ( spi_MasterMode_u/U62 B1 )
  + ROUTED M1 ( 154800 65520 0 ) ( 156240 * ) V1_2CUT_S
    NEW M2 ( 156240 65040 ) ( * 65520 )
    NEW M3 ( 156240 65040 ) ( 164400 * ) V2_2CUT_E
    NEW M2 ( 164400 65040 ) ( 164880 * )
    NEW M2 ( 164880 65040 ) ( * 65520 ) V1_X
    NEW M3 ( 156240 65040 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n70
  ( spi_MasterMode_u/U65 ZN ) ( spi_MasterMode_u/U62 B2 )
  + ROUTED M1 ( 166800 66000 ) ( 168240 * 0 )
    NEW M2 ( 166800 66000 ) ( * 66960 ) V2_2CUT_S
    NEW M3 ( 163920 66960 ) ( 166800 * )
    NEW M2 ( 163920 65520 ) ( * 66960 ) V2_2CUT_E
    NEW M2 ( 166800 66000 ) V1_2CUT_N
    NEW M2 ( 163920 65520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n71
  ( spi_MasterMode_u/U63 ZN ) ( spi_MasterMode_u/U62 B3 )
  + ROUTED M2 ( 160080 62640 ) ( * 62880 ) V1_X
    NEW M2 ( 160080 62640 ) ( 160560 * )
    NEW M2 ( 160560 62160 ) ( * 62640 )
    NEW M3 ( 160560 62160 ) ( 162960 * ) V2_2CUT_N
    NEW M2 ( 162960 62160 ) ( * 65520 ) V1_X
    NEW M3 ( 160560 62160 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n72
  ( spi_MasterMode_u/U63 A2 ) ( spi_MasterMode_u/U64 ZN )
  + ROUTED M2 ( 158160 59760 ) ( * 60240 )
    NEW M2 ( 157680 60240 ) ( 158160 * )
    NEW M2 ( 157680 60240 ) ( * 62160 ) V1_X
    NEW M2 ( 158160 59760 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n73
  ( spi_MasterMode_u/U66 B1 ) ( spi_MasterMode_u/U76 B )
  ( spi_MasterMode_u/U77 ZN )
  + ROUTED M2 ( 148080 65040 ) ( * 65520 ) V2_2CUT_N
    NEW M1 ( 148560 68400 ) ( 150000 * 0 )
    NEW M2 ( 148560 67440 ) ( * 68400 ) V1_2CUT_S
    NEW M2 ( 148080 65520 ) ( * 67440 )
    NEW M2 ( 148080 67440 ) ( 148560 * )
    NEW M3 ( 148080 65520 ) ( 154320 * ) V2_2CUT_N
    NEW M2 ( 148080 65040 ) V1_2CUT_N
    NEW M2 ( 154320 65520 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n74
  ( spi_MasterMode_u/U68 A1 ) ( spi_MasterMode_u/U73 ZN )
  + ROUTED M1 ( 159600 68880 0 ) ( 162000 * 0 )
 ;
- spi_MasterMode_u/n75
  ( spi_MasterMode_u/U68 A2 ) ( spi_MasterMode_u/U72 ZN )
  + ROUTED M1 ( 159120 71760 0 ) ( 160080 * ) V1_2CUT_S
    NEW M2 ( 160080 68400 ) ( * 71760 )
    NEW M1 ( 160080 68400 ) ( 161040 * 0 )
    NEW M2 ( 160080 68400 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n76
  ( spi_MasterMode_u/U68 B ) ( spi_MasterMode_u/U70 ZN )
  + ROUTED M2 ( 162960 68880 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 168720 68880 ) ( * 69360 ) V1_2CUT_S
    NEW M3 ( 162960 68880 ) ( 168720 * ) V2_2CUT_N
    NEW M3 ( 162960 68880 ) V2_2CUT_E
    NEW M2 ( 162960 68880 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n77
  ( spi_MasterMode_u/U68 C ) ( spi_MasterMode_u/U69 ZN )
  + ROUTED M1 ( 165360 59760 ) ( 165840 * 0 )
    NEW M2 ( 165360 59760 ) ( * 68880 ) V1_2CUT_W
    NEW M1 ( 164400 68880 0 ) ( 165360 * )
    NEW M2 ( 165360 59760 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n78
  ( spi_MasterMode_u/U195 I ) ( spi_MasterMode_u/U91 ZN )
  ( spi_MasterMode_u/U77 A1 ) ( spi_MasterMode_u/U83 A2 )
  ( spi_MasterMode_u/U90 B ) ( spi_MasterMode_u/U69 A1 )
  + ROUTED M2 ( 155760 68400 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 150480 68400 ) ( 152880 * ) V2_2CUT_N
    NEW M2 ( 150480 68400 ) ( * 68880 ) V1_2CUT_E
    NEW M3 ( 152400 56880 ) ( 167280 * )
    NEW M3 ( 167280 56880 ) ( * 57360 )
    NEW M3 ( 167280 57360 ) ( 168240 * ) V2_2CUT_W
    NEW M2 ( 168240 57360 ) ( * 58800 ) V1_2CUT_E
    NEW M2 ( 149040 54480 ) ( * 54960 ) V1_2CUT_S
    NEW M3 ( 148080 54480 ) ( 149040 * ) V2_2CUT_W
    NEW M3 ( 148080 54000 ) ( * 54480 )
    NEW M3 ( 147000 54000 ) ( 148080 * )
    NEW M3 ( 147000 53040 ) ( * 54000 )
    NEW M3 ( 146160 53040 ) ( 147000 * )
    NEW M2 ( 146160 52080 ) ( * 53040 ) V2_2CUT_E
    NEW M2 ( 152880 66960 ) ( * 68400 )
    NEW M2 ( 152400 66960 ) ( 152880 * )
    NEW M2 ( 152400 56880 ) ( * 66960 )
    NEW M3 ( 149520 56880 ) ( 152400 * ) V2_2CUT_S
    NEW M2 ( 149040 56880 ) ( 149520 * ) V2_2CUT_W
    NEW M2 ( 149040 54960 ) ( * 56880 )
    NEW M3 ( 152880 68400 ) ( 155760 * ) V2_2CUT_W
    NEW M2 ( 152880 68400 ) ( * 68880 ) V1_V
    NEW M3 ( 150480 68400 ) V2_2CUT_E
    NEW M2 ( 146160 52080 ) V1_2CUT_E
    NEW M2 ( 155760 68400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n79
  ( spi_MasterMode_u/U96 C ) ( spi_MasterMode_u/U69 A2 )
  ( spi_MasterMode_u/U97 ZN )
  + ROUTED M2 ( 164880 40560 ) ( * 41040 ) V1_2CUT_N
    NEW M2 ( 164400 37680 ) ( * 40560 )
    NEW M2 ( 164400 40560 ) ( 164880 * )
    NEW M2 ( 164400 37680 ) ( 165360 * )
    NEW M2 ( 165360 35280 ) ( * 37680 )
    NEW M2 ( 164880 41040 ) ( * 53040 )
    NEW M2 ( 164880 53040 ) ( 166800 * )
    NEW M2 ( 166800 53040 ) ( * 56880 )
    NEW M2 ( 166800 56880 ) ( 167280 * )
    NEW M2 ( 167280 56880 ) ( * 58800 ) V1_2CUT_W
    NEW M2 ( 165360 35280 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n81
  ( spi_MasterMode_u/FE_PHC386_n81 Z ) ( spi_MasterMode_u/U74 A1 )
  + ROUTED M2 ( 143760 49200 ) ( * 51120 )
    NEW M2 ( 143280 51120 ) ( 143760 * )
    NEW M2 ( 143280 51120 ) ( * 56880 ) V2_2CUT_N
    NEW M3 ( 143280 56880 ) ( * 57840 )
    NEW M3 ( 140880 57840 ) ( 143280 * )
    NEW M2 ( 140880 57840 ) ( * 60240 ) V2_XR
    NEW M3 ( 140880 60240 ) ( 142320 * ) V2_XR
    NEW M2 ( 142320 60240 ) ( * 61200 ) V1_2CUT_N
    NEW M1 ( 142320 61200 ) ( 142800 * )
    NEW M1 ( 142800 61200 ) ( * 62640 ) V1_2CUT_W
    NEW M2 ( 142800 62640 ) ( 143280 * )
    NEW M2 ( 143280 62640 ) ( * 63600 )
    NEW M2 ( 143280 63600 ) ( 143760 * )
    NEW M2 ( 143760 63600 ) ( * 66000 ) V1_2CUT_S
    NEW M2 ( 143760 49200 ) V1_X
    NEW M3 ( 140880 57840 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n82
  ( spi_MasterMode_u/U74 A2 ) ( spi_MasterMode_u/U80 ZN )
  + ROUTED M2 ( 143760 62640 ) ( * 63120 )
    NEW M2 ( 143760 63120 ) ( 144240 * )
    NEW M2 ( 144240 63120 ) ( * 65520 ) V1_2CUT_N
    NEW M2 ( 143760 62640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n83
  ( spi_MasterMode_u/U74 A3 ) ( spi_MasterMode_u/U76 ZN )
  + ROUTED M1 ( 145200 66000 0 ) ( 147600 * 0 )
 ;
- spi_MasterMode_u/n84
  ( spi_MasterMode_u/FE_PHC472_n84 I ) ( spi_MasterMode_u/FE_PHC393_n84 Z )
  + ROUTED M2 ( 119760 12240 ) ( * 13680 ) V2_2CUT_S
    NEW M3 ( 119430 13680 ) ( 119760 * )
    NEW TM1 ( 119430 13680 ) ( * 51600 ) TV1_2CUT_S
    NEW M3 ( 119430 51600 ) ( 120720 * ) V2_2CUT_N
    NEW M2 ( 120720 51600 ) ( * 54480 ) V2_XR
    NEW M3 ( 120720 54480 ) ( 147120 * ) V2_2CUT_W
    NEW M2 ( 147120 51120 ) ( * 54480 )
    NEW M3 ( 147120 51120 ) ( 149040 * ) V2_XR
    NEW M2 ( 149040 49200 ) ( * 51120 )
    NEW M3 ( 149040 49200 ) ( 150960 * )
    NEW M3 ( 150960 48720 ) ( * 49200 )
    NEW M3 ( 150960 48720 ) ( 151920 * ) V2_XR
    NEW M2 ( 151920 48240 ) ( * 48720 )
    NEW M2 ( 150960 48240 ) ( 151920 * )
    NEW M1 ( 150480 48240 ) ( 150960 * ) V1_2CUT_W
    NEW M1 ( 150480 48240 ) ( * 48720 0 )
    NEW M2 ( 119760 12240 ) V1_2CUT_E
    NEW TM1 ( 119430 13680 ) TV1_2CUT_E
    NEW M3 ( 147120 51120 ) V2_XR
    NEW M3 ( 149040 49200 ) V2_XR
 ;
- spi_MasterMode_u/n85
  ( spi_MasterMode_u/U83 C ) ( spi_MasterMode_u/U84 ZN )
  + ROUTED M2 ( 145680 49200 ) ( * 49680 ) V2_XR
    NEW M3 ( 144240 49680 ) ( 145680 * )
    NEW M2 ( 144240 49680 ) ( * 52080 ) V1_2CUT_N
    NEW M2 ( 145680 49200 ) V1_2CUT_N
    NEW M3 ( 144240 49680 ) V2_XR
 ;
- spi_MasterMode_u/n86
  ( spi_MasterMode_u/U87 A1 ) ( spi_MasterMode_u/U84 A2 )
  ( spi_MasterMode_u/U90 ZN )
  + ROUTED M3 ( 144240 48720 ) ( 148560 * ) V2_2CUT_W
    NEW M2 ( 144240 47760 ) ( * 48720 ) V2_2CUT_E
    NEW M3 ( 143280 47760 ) ( 144240 * ) V2_2CUT_E
    NEW M3 ( 143280 47280 ) ( * 47760 )
    NEW M3 ( 139230 47280 ) ( 143280 * )
    NEW TM1 ( 139230 41520 ) ( * 47280 ) TV1_2CUT_S
    NEW M3 ( 139230 41520 ) ( 139920 * ) V2_2CUT_W
    NEW M2 ( 139920 41520 ) ( * 42000 ) V1_2CUT_N
    NEW M2 ( 148080 48720 ) ( * 55440 ) V1_2CUT_W
    NEW M2 ( 148080 48720 ) ( 148560 * )
    NEW M2 ( 148560 48240 ) ( * 48720 )
    NEW TM1 ( 139230 41520 ) TV1_X
    NEW M2 ( 148560 48240 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n87
  ( spi_MasterMode_u/U87 B1 ) ( spi_MasterMode_u/U89 ZN )
  + ROUTED M2 ( 143760 42480 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 138000 42480 ) ( 143760 * ) V2_2CUT_N
    NEW M2 ( 138000 42000 ) ( * 42480 ) V2_2CUT_E
    NEW M2 ( 143760 42480 ) V1_2CUT_N
    NEW M2 ( 138000 42000 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n88
  ( spi_MasterMode_u/U87 B2 ) ( spi_MasterMode_u/U88 ZN )
  + ROUTED M2 ( 134640 38640 ) ( * 39120 ) V1_2CUT_N
    NEW M3 ( 133680 38640 ) ( 134640 * ) V2_XR
    NEW M2 ( 133680 38640 ) ( * 40080 ) V2_XR
    NEW M3 ( 133680 40080 ) ( * 40560 )
    NEW M3 ( 133680 40560 ) ( 137040 * ) V2_XR
    NEW M2 ( 137040 38160 ) ( * 40560 )
    NEW M3 ( 137040 38160 ) ( 139440 * ) V2_2CUT_W
    NEW M2 ( 139440 38160 ) ( * 38640 )
    NEW M2 ( 138960 38640 ) ( 139440 * )
    NEW M2 ( 138960 38640 ) ( * 42000 ) V1_X
    NEW M3 ( 133680 38640 ) V2_XR
    NEW M3 ( 137040 38160 ) V2_XR
 ;
- spi_MasterMode_u/n90
  ( spi_MasterMode_u/FE_PHC399_n90 I ) ( spi_MasterMode_u/U98 ZN )
  + ROUTED M2 ( 166800 19440 ) ( * 20880 ) V1_2CUT_N
    NEW M2 ( 166800 19440 ) ( 167280 * )
    NEW M2 ( 167280 5040 ) ( * 19440 )
    NEW M1 ( 77520 5040 ) ( 167280 * ) V1_2CUT_W
    NEW M2 ( 77520 5040 ) ( * 18480 ) V1_2CUT_E
    NEW M1 ( 77520 18480 ) ( 78000 * 0 )
    NEW M2 ( 77520 5040 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n91
  ( spi_MasterMode_u/U130 I ) ( spi_MasterMode_u/U127 A2 )
  ( spi_MasterMode_u/U105 ZN )
  + ROUTED M2 ( 119280 41520 ) ( * 42000 ) V1_X
    NEW M3 ( 119280 41520 ) ( 120240 * ) V2_XR
    NEW M2 ( 120240 40560 ) ( * 41520 )
    NEW M3 ( 120240 40560 ) ( 122160 * ) V2_2CUT_S
    NEW M2 ( 122160 40560 ) ( * 42000 ) V1_2CUT_S
    NEW M1 ( 122160 42000 ) ( 123120 * 0 ) V1_2CUT_W
    NEW M2 ( 123120 39120 ) ( * 42000 )
    NEW M1 ( 123120 39120 ) ( 126480 * 0 )
    NEW M3 ( 119280 41520 ) V2_XR
    NEW M3 ( 120240 40560 ) V2_XR
    NEW M2 ( 123120 39120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n93
  ( spi_MasterMode_u/U118 I ) ( spi_MasterMode_u/U105 A2 )
  ( spi_MasterMode_u/U190 ZN ) ( spi_MasterMode_u/U145 B )
  ( spi_MasterMode_u/U133 A2 ) ( spi_MasterMode_u/U132 A2 )
  + ROUTED M2 ( 120720 45360 ) ( * 48720 )
    NEW M2 ( 120720 48720 ) ( 121200 * ) V1_2CUT_E
    NEW M1 ( 121200 48720 ) ( 122640 * 0 )
    NEW M2 ( 114960 42000 ) ( * 45360 ) V2_2CUT_E
    NEW M3 ( 114960 45360 ) ( 120720 * ) V2_2CUT_S
    NEW M2 ( 120720 44880 ) ( * 45360 )
    NEW M2 ( 111120 42000 ) ( * 45360 ) V1_2CUT_S
    NEW M1 ( 111120 45360 ) ( 111935 * 0 )
    NEW M2 ( 102960 41040 ) ( * 41520 ) V1_2CUT_S
    NEW M1 ( 102960 35760 ) ( 104880 * 0 )
    NEW M2 ( 102960 35760 ) ( * 41040 )
    NEW M2 ( 102960 41040 ) ( 103440 * ) V2_2CUT_E
    NEW M3 ( 103440 41040 ) ( 111120 * ) V2_2CUT_N
    NEW M2 ( 111120 41040 ) ( * 42000 )
    NEW M2 ( 111120 42000 ) ( 111600 * ) V1_X
    NEW M1 ( 111600 42000 ) ( 114960 * ) V1_2CUT_N
    NEW M1 ( 114960 42000 ) ( 115920 * 0 )
    NEW M2 ( 120720 44880 ) V1_2CUT_N
    NEW M2 ( 102960 35760 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n94
  ( spi_MasterMode_u/U110 ZN ) ( spi_MasterMode_u/U109 B1 )
  + ROUTED M1 ( 108240 99600 ) ( 111120 * 0 )
    NEW M2 ( 108240 99600 ) ( * 100080 )
    NEW M2 ( 106320 100080 ) ( 108240 * )
    NEW M2 ( 106320 99600 ) ( * 100080 )
    NEW M2 ( 108240 99600 ) V1_2CUT_N
    NEW M2 ( 106320 99600 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n96
  ( spi_MasterMode_u/U175 ZN ) ( spi_MasterMode_u/U119 S )
  ( spi_MasterMode_u/U120 S ) ( spi_MasterMode_u/U121 S )
  ( spi_MasterMode_u/U156 A2 ) ( spi_MasterMode_u/U129 B1 )
  ( spi_MasterMode_u/U129 A1 ) ( spi_MasterMode_u/U128 B1 )
  ( spi_MasterMode_u/U128 A1 ) ( spi_MasterMode_u/U126 B1 )
  ( spi_MasterMode_u/U126 A1 ) ( spi_MasterMode_u/U124 B1 )
  ( spi_MasterMode_u/U124 A1 ) ( spi_MasterMode_u/U122 B1 )
  ( spi_MasterMode_u/U122 A1 )
  + ROUTED M2 ( 148080 95280 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 144720 99120 ) ( 145200 * 0 )
    NEW M2 ( 125520 75120 ) ( * 75600 ) V1_2CUT_S
    NEW M2 ( 121680 74640 ) ( * 75120 ) V1_2CUT_N
    NEW M1 ( 121680 75120 ) ( 123120 * 0 )
    NEW M2 ( 132240 72240 ) ( * 72720 )
    NEW M1 ( 131760 72240 0 ) ( 132240 * ) V1_2CUT_S
    NEW M2 ( 133680 72720 ) ( * 74160 )
    NEW M2 ( 133680 74160 ) ( 134160 * )
    NEW M2 ( 134160 74160 ) ( * 81840 ) V1_2CUT_S
    NEW M2 ( 120720 74640 ) ( 121680 * ) V2_2CUT_E
    NEW M3 ( 121680 74640 ) ( 122160 * )
    NEW M3 ( 122160 74640 ) ( * 75120 )
    NEW M3 ( 122160 75120 ) ( 125520 * ) V2_2CUT_N
    NEW M3 ( 125520 75120 ) ( 131760 * ) V2_2CUT_W
    NEW M2 ( 131760 75120 ) ( 132240 * )
    NEW M2 ( 132240 72720 ) ( * 75120 )
    NEW M2 ( 132240 72720 ) ( 133680 * )
    NEW M2 ( 133680 72720 ) ( 134160 * ) V1_2CUT_E
    NEW M2 ( 117360 76080 ) ( * 92880 ) V1_X
    NEW M2 ( 117360 76080 ) ( 119280 * )
    NEW M2 ( 119280 74160 ) ( * 76080 )
    NEW M2 ( 119280 74160 ) ( 120720 * )
    NEW M2 ( 120720 74160 ) ( * 74640 )
    NEW M2 ( 120720 66000 ) ( * 74160 )
    NEW M2 ( 120240 66000 ) ( 120720 * )
    NEW M2 ( 120240 65520 ) ( * 66000 ) V1_2CUT_E
    NEW M3 ( 117840 65520 ) ( 120240 * ) V2_2CUT_W
    NEW M3 ( 114480 92400 ) ( 116400 * ) V2_2CUT_N
    NEW M1 ( 114000 92400 0 ) ( 114480 * ) V1_2CUT_S
    NEW M2 ( 142800 99120 ) ( * 99600 ) V1_2CUT_S
    NEW M2 ( 116400 88080 ) ( * 92400 )
    NEW M2 ( 116400 92400 ) ( * 92880 ) V1_2CUT_S
    NEW M1 ( 116400 92880 0 ) ( 117360 * )
    NEW M2 ( 117360 92880 ) ( * 93360 )
    NEW M2 ( 117360 93360 ) ( 117840 * )
    NEW M2 ( 117840 93360 ) ( * 98640 ) V1_2CUT_S
    NEW M1 ( 117840 98640 ) ( * 99120 )
    NEW M1 ( 117840 99120 ) ( 118320 * 0 )
    NEW M3 ( 118800 99120 ) ( 131760 * )
    NEW M3 ( 131760 99120 ) ( * 99600 )
    NEW M3 ( 131760 99600 ) ( 141360 * )
    NEW M3 ( 141360 99120 ) ( * 99600 )
    NEW M3 ( 141360 99120 ) ( 142800 * ) V2_2CUT_N
    NEW M2 ( 142800 98640 ) ( * 99120 )
    NEW M2 ( 142800 98640 ) ( 143280 * )
    NEW M2 ( 143280 98160 ) ( * 98640 )
    NEW M2 ( 143280 98160 ) ( 144720 * )
    NEW M2 ( 144720 95280 ) ( * 98160 )
    NEW M2 ( 144720 98160 ) ( * 99120 ) V1_2CUT_S
    NEW M3 ( 144720 95280 ) ( 148080 * ) V2_2CUT_S
    NEW M2 ( 148080 93360 ) ( * 95280 ) V1_X
    NEW M1 ( 148080 92880 0 ) ( * 93360 ) V1_2CUT_S
    NEW M3 ( 117840 65520 ) V2_XR
    NEW M2 ( 117840 65520 ) V1_2CUT_N
    NEW M3 ( 114480 92400 ) V2_2CUT_N
    NEW M2 ( 116400 88080 ) V1_2CUT_N
    NEW M2 ( 118800 99120 ) V1_2CUT_N
    NEW M3 ( 118800 99120 ) V2_XR
    NEW M3 ( 144720 95280 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n99
  ( spi_MasterMode_u/U133 ZN ) ( spi_MasterMode_u/U132 B )
  + ROUTED M2 ( 125040 48240 ) ( 125520 * )
    NEW M2 ( 125520 46800 ) ( * 48240 )
    NEW M3 ( 122640 46800 ) ( 125520 * ) V2_XR
    NEW M2 ( 122640 45840 ) ( * 46800 ) V2_2CUT_E
    NEW M2 ( 125040 48240 ) V1_2CUT_N
    NEW M2 ( 122640 45840 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n100
  ( spi_MasterMode_u/U123 ZN ) ( spi_MasterMode_u/U115 I )
  ( spi_MasterMode_u/U106 A2 ) ( spi_MasterMode_u/U138 A1 )
  ( spi_MasterMode_u/U137 A1 ) ( spi_MasterMode_u/U140 A1 )
  ( spi_MasterMode_u/U135 A1 ) ( spi_MasterMode_u/U134 A1 )
  ( spi_MasterMode_u/U139 A1 ) ( spi_MasterMode_u/U136 A1 )
  ( spi_MasterMode_u/U141 A1 )
  + ROUTED M2 ( 93360 48720 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 86160 108240 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 85200 148560 ) ( * 149520 )
    NEW M2 ( 85200 149520 ) ( 86160 * )
    NEW M2 ( 85200 148560 ) ( 85680 * ) V1_2CUT_E
    NEW M2 ( 86160 151920 ) ( * 155280 ) V1_2CUT_E
    NEW M2 ( 93840 151920 ) ( * 153840 )
    NEW M2 ( 93840 153840 ) ( 94800 * ) V1_2CUT_E
    NEW M3 ( 87600 142800 ) ( 90960 * ) V2_XR
    NEW M2 ( 87120 142800 ) ( 87600 * ) V2_XR
    NEW M2 ( 87120 142800 ) ( * 149520 )
    NEW M2 ( 86160 149520 ) ( 87120 * )
    NEW M2 ( 86160 149520 ) ( * 151920 ) V2_2CUT_E
    NEW M3 ( 86160 151920 ) ( 93840 * ) V2_2CUT_N
    NEW M2 ( 93840 146160 ) ( * 151920 )
    NEW M2 ( 93840 146160 ) ( 94800 * )
    NEW M2 ( 94800 142320 ) ( * 146160 )
    NEW M2 ( 94800 142320 ) ( 95760 * )
    NEW M2 ( 95760 141840 ) ( * 142320 )
    NEW M2 ( 93360 128400 ) ( * 129360 )
    NEW M2 ( 92880 129360 ) ( 93360 * )
    NEW M2 ( 92880 129360 ) ( * 138480 ) V2_2CUT_N
    NEW M3 ( 90960 138480 ) ( 92880 * )
    NEW M2 ( 90960 138480 ) ( * 140400 ) V1_X
    NEW M2 ( 90960 140400 ) ( * 142800 )
    NEW M2 ( 86640 118320 ) ( 88080 * )
    NEW M2 ( 88080 118320 ) ( * 119280 )
    NEW M2 ( 88080 119280 ) ( 88560 * )
    NEW M2 ( 88560 119280 ) ( * 125040 )
    NEW M2 ( 88560 125040 ) ( 89040 * )
    NEW M2 ( 89040 125040 ) ( * 125520 ) V2_XR
    NEW M3 ( 89040 125520 ) ( 91440 * ) V2_2CUT_W
    NEW M2 ( 90960 125520 ) ( 91440 * )
    NEW M2 ( 90960 125520 ) ( * 128400 )
    NEW M2 ( 90960 128400 ) ( 91920 * ) V1_2CUT_E
    NEW M2 ( 91920 128400 ) ( 93360 * )
    NEW M2 ( 87120 108240 ) ( * 113520 )
    NEW M2 ( 86640 113520 ) ( 87120 * )
    NEW M2 ( 86640 113520 ) ( * 114960 ) V1_X
    NEW M2 ( 86640 114960 ) ( * 118320 )
    NEW M1 ( 93360 48240 ) ( * 48720 ) V1_2CUT_S
    NEW M3 ( 93360 48720 ) ( 101430 * ) TV1_2CUT_W
    NEW TM1 ( 101430 48720 ) ( * 106800 ) TV1_2CUT_W
    NEW M3 ( 93360 106800 ) ( 101430 * )
    NEW M3 ( 93360 106800 ) ( * 107280 )
    NEW M3 ( 90480 107280 ) ( 93360 * )
    NEW M3 ( 90480 107280 ) ( * 108240 )
    NEW M3 ( 87120 108240 ) ( 90480 * )
    NEW M3 ( 86160 108240 ) ( 87120 * ) V2_XR
    NEW M1 ( 91920 48240 0 ) ( 93360 * )
    NEW M1 ( 93360 48240 ) ( 97680 * 0 )
    NEW M2 ( 91920 48240 ) ( * 48720 ) V2_2CUT_S
    NEW M3 ( 88080 48720 ) ( 91920 * )
    NEW M2 ( 88080 48720 ) ( * 52080 ) V1_V
    NEW M2 ( 95760 141840 ) V1_X
    NEW M3 ( 90960 138480 ) V2_2CUT_N
    NEW M3 ( 93360 48720 ) V2_2CUT_E
    NEW M3 ( 86160 108240 ) V2_XR
    NEW M2 ( 86160 108240 ) V1_X
    NEW M2 ( 91920 48240 ) V1_2CUT_N
    NEW M3 ( 88080 48720 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n102
  ( spi_MasterMode_u/U106 ZN ) ( spi_MasterMode_u/U174 A1 )
  ( spi_MasterMode_u/U171 B2 ) ( spi_MasterMode_u/U138 C1 )
  ( spi_MasterMode_u/U137 C1 ) ( spi_MasterMode_u/U140 C1 )
  ( spi_MasterMode_u/U135 C1 ) ( spi_MasterMode_u/U134 C1 )
  ( spi_MasterMode_u/U139 C1 ) ( spi_MasterMode_u/U136 C1 )
  ( spi_MasterMode_u/U141 C1 ) ( spi_MasterMode_u/U167 A2N )
  + ROUTED M2 ( 82800 114480 ) ( * 115440 ) V1_2CUT_S
    NEW M3 ( 83430 144240 ) ( 87600 * )
    NEW M3 ( 87600 143760 ) ( * 144240 )
    NEW M3 ( 87600 143760 ) ( 91440 * ) V2_2CUT_W
    NEW M2 ( 91440 143760 ) ( 91920 * )
    NEW M2 ( 91920 142320 ) ( * 143760 )
    NEW M3 ( 82530 133680 ) ( 87120 * ) V2_2CUT_S
    NEW M2 ( 87120 133680 ) ( * 139920 ) V1_2CUT_N
    NEW M2 ( 82320 153840 ) ( * 155760 ) V1_2CUT_S
    NEW M2 ( 81840 152880 ) ( 82320 * )
    NEW M2 ( 82320 152880 ) ( * 153840 ) V2_2CUT_S
    NEW M3 ( 82320 153840 ) ( 90480 * ) V2_2CUT_E
    NEW M2 ( 90480 153840 ) ( 90960 * )
    NEW M2 ( 90960 153360 ) ( * 153840 )
    NEW TM1 ( 82530 128400 ) ( * 133680 ) TV1_2CUT_S
    NEW TM1 ( 82530 133680 ) ( * 142320 )
    NEW TM1 ( 82530 142320 ) ( 83430 * )
    NEW TM1 ( 83430 142320 ) ( * 144240 ) TV1_2CUT_S
    NEW M3 ( 81840 144240 ) ( 83430 * )
    NEW M3 ( 81840 144240 ) ( * 144720 ) V2_2CUT_N
    NEW M2 ( 81840 144720 ) ( * 149040 ) V1_2CUT_S
    NEW M2 ( 81840 149040 ) ( * 152880 )
    NEW TM1 ( 82530 114480 ) ( * 128400 ) TV1_2CUT_E
    NEW M3 ( 82530 128400 ) ( 87960 * ) V2_2CUT_E
    NEW M2 ( 87960 128400 ) ( * 128760 ) V1_2CUT_S
    NEW M1 ( 89040 52080 ) ( 93840 * 0 )
    NEW M2 ( 78480 45840 ) ( * 49680 )
    NEW M1 ( 78000 45840 0 ) ( 78480 * ) V1_2CUT_S
    NEW M1 ( 89040 49200 ) ( 90480 * 0 )
    NEW M2 ( 89040 49200 ) ( * 49680 ) V2_2CUT_S
    NEW M2 ( 89040 49680 ) ( * 52080 ) V1_2CUT_S
    NEW M3 ( 78960 49680 ) ( 89040 * )
    NEW M2 ( 78480 49680 ) ( 78960 * ) V2_2CUT_E
    NEW M2 ( 78480 49680 ) ( * 52080 ) V1_2CUT_S
    NEW M1 ( 78480 52080 ) ( 78960 * 0 ) V1_2CUT_N
    NEW M2 ( 78960 52080 ) ( * 63120 ) V2_2CUT_N
    NEW M3 ( 78960 63120 ) ( 81630 * ) TV1_2CUT_N
    NEW TM1 ( 81630 63120 ) ( * 75600 )
    NEW TM1 ( 81630 75600 ) ( 82530 * )
    NEW TM1 ( 82530 75600 ) ( * 80400 )
    NEW TM1 ( 81630 80400 ) ( 82530 * )
    NEW TM1 ( 81630 80400 ) ( * 105360 )
    NEW TM1 ( 81630 105360 ) ( 82530 * )
    NEW TM1 ( 82530 105360 ) ( * 114480 ) TV1_2CUT_S
    NEW M3 ( 82530 114480 ) ( 82800 * ) V2_2CUT_N
    NEW M2 ( 82800 111600 ) ( * 114480 )
    NEW M2 ( 82320 111600 ) ( 82800 * )
    NEW M2 ( 82320 108720 ) ( * 111600 )
    NEW M2 ( 91920 142320 ) V1_2CUT_S
    NEW M2 ( 90960 153360 ) V1_2CUT_N
    NEW M2 ( 89040 49200 ) V1_2CUT_N
    NEW M2 ( 82320 108720 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n103
  ( spi_MasterMode_u/U107 I ) ( spi_MasterMode_u/U170 A1 )
  ( spi_MasterMode_u/U176 ZN ) ( spi_MasterMode_u/U173 B )
  ( spi_MasterMode_u/U167 C )
  + ROUTED M3 ( 89040 54960 ) ( 92880 * ) V2_2CUT_E
    NEW M2 ( 92880 54960 ) ( 93360 * ) V1_H
    NEW M2 ( 73200 47280 ) ( * 48240 )
    NEW M2 ( 72720 48240 ) ( 73200 * )
    NEW M2 ( 72720 48240 ) ( * 52080 ) V1_2CUT_N
    NEW M1 ( 72720 52080 ) ( 74160 * 0 )
    NEW M3 ( 73200 47760 ) ( 88560 * ) V2_2CUT_W
    NEW M3 ( 73200 47280 ) ( * 47760 )
    NEW M2 ( 73200 45840 ) ( * 47280 ) V2_2CUT_N
    NEW M1 ( 88560 46320 ) ( 91920 * 0 )
    NEW M2 ( 88560 46320 ) ( * 47760 )
    NEW M2 ( 88560 47760 ) ( * 54960 )
    NEW M2 ( 88080 54960 ) ( 88560 * )
    NEW M2 ( 88560 54960 ) ( 89040 * ) V2_2CUT_W
    NEW M2 ( 88080 54960 ) ( * 60720 ) V2_2CUT_S
    NEW M3 ( 85230 60720 ) ( 88080 * )
    NEW TM1 ( 85230 60720 ) ( * 61680 )
    NEW TM1 ( 84330 61680 ) ( 85230 * )
    NEW TM1 ( 84330 61680 ) ( * 102960 ) TV1_2CUT_E
    NEW M3 ( 84330 102960 ) ( 85200 * ) V2_2CUT_W
    NEW M2 ( 85200 102480 ) ( * 102960 )
    NEW M2 ( 73200 45840 ) V1_2CUT_S
    NEW M2 ( 88560 46320 ) V1_2CUT_S
    NEW TM1 ( 85230 60720 ) TV1_2CUT_E
    NEW M2 ( 85200 102480 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n104
  ( spi_MasterMode_u/U144 ZN ) ( spi_MasterMode_u/U143 B1 )
  ( spi_MasterMode_u/U143 A1 )
  + ROUTED M2 ( 97680 40560 ) ( * 41040 ) V1_2CUT_W
    NEW M2 ( 97680 40560 ) ( 98160 * )
    NEW M2 ( 98160 39120 ) ( * 40560 )
    NEW M2 ( 98160 39120 ) ( 98400 * )
    NEW M2 ( 98400 35760 ) ( * 39120 )
    NEW M2 ( 98160 24720 ) ( * 35760 )
    NEW M2 ( 98160 35760 ) ( 98400 * )
    NEW M3 ( 98160 24720 ) ( 99600 * ) V2_2CUT_S
    NEW M2 ( 99600 20880 ) ( * 24720 )
    NEW M2 ( 98160 14160 ) ( * 20880 )
    NEW M2 ( 98160 20880 ) ( 99600 * )
    NEW M2 ( 98160 14160 ) ( 98640 * )
    NEW M2 ( 98640 10800 ) ( * 11760 ) V1_2CUT_N
    NEW M2 ( 98640 11760 ) ( * 14160 )
    NEW M2 ( 98640 10800 ) ( 101040 * )
    NEW M2 ( 101040 10800 ) ( * 12240 ) V1_2CUT_S
    NEW M3 ( 98160 24720 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n105
  ( spi_MasterMode_u/U144 A2 ) ( spi_MasterMode_u/U145 ZN )
  + ROUTED M1 ( 98160 42000 0 ) ( 102000 * 0 )
 ;
- spi_MasterMode_u/n106
  ( spi_MasterMode_u/U145 A2 ) ( spi_MasterMode_u/U146 ZN )
  + ROUTED M1 ( 104880 38640 0 ) ( 106800 * ) V1_2CUT_N
    NEW M2 ( 106800 38640 ) ( * 41520 ) V1_X
    NEW M1 ( 106320 41520 ) ( 106800 * )
    NEW M1 ( 106320 41520 ) ( * 42000 )
    NEW M1 ( 105360 42000 0 ) ( 106320 * )
 ;
- spi_MasterMode_u/n108
  ( spi_MasterMode_u/U146 A2 ) ( spi_MasterMode_u/U166 A1 )
  ( spi_MasterMode_u/U182 A3 ) ( spi_MasterMode_u/U183 ZN )
  ( spi_MasterMode_u/U167 A1 )
  + ROUTED M2 ( 86640 34800 ) ( * 42000 ) V2_2CUT_E
    NEW M1 ( 86640 34800 ) ( 90480 * 0 )
    NEW M3 ( 75120 45840 ) ( 80880 * ) V2_2CUT_N
    NEW M2 ( 75120 45360 ) ( * 45840 ) V2_2CUT_E
    NEW M2 ( 83760 41520 ) ( * 42000 ) V2_2CUT_E
    NEW M2 ( 80880 45840 ) ( * 46320 ) V1_2CUT_S
    NEW M3 ( 80880 45840 ) ( 84240 * ) V2_2CUT_W
    NEW M2 ( 84240 43920 ) ( * 45840 )
    NEW M2 ( 83760 42000 ) ( * 43920 )
    NEW M2 ( 83760 43920 ) ( 84240 * )
    NEW M3 ( 83760 42000 ) ( 86640 * )
    NEW M3 ( 86640 42000 ) ( 101040 * ) V2_2CUT_W
    NEW M2 ( 101040 38160 ) ( * 42000 )
    NEW M1 ( 101040 38160 ) ( 102480 * 0 )
    NEW M2 ( 86640 34800 ) V1_2CUT_E
    NEW M2 ( 75120 45360 ) V1_2CUT_E
    NEW M2 ( 83760 41520 ) V1_2CUT_E
    NEW M2 ( 101040 38160 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n109
  ( spi_MasterMode_u/U205 I ) ( spi_MasterMode_u/U156 ZN )
  ( spi_MasterMode_u/U148 A1 ) ( spi_MasterMode_u/U153 A2 )
  + ROUTED M2 ( 123600 92400 ) ( * 92880 ) V2_2CUT_W
    NEW M1 ( 123600 92400 ) ( 124560 * 0 )
    NEW M2 ( 128400 95760 ) ( * 96720 ) V2_XR
    NEW M1 ( 128400 95760 ) ( 129360 * 0 )
    NEW M2 ( 119280 96720 ) ( * 98640 ) V1_2CUT_S
    NEW M3 ( 119280 96720 ) ( 123600 * ) V2_2CUT_E
    NEW M3 ( 123600 96720 ) ( 128400 * )
    NEW M2 ( 123600 92880 ) ( * 96720 )
    NEW M3 ( 121680 92880 ) ( 123600 * )
    NEW M2 ( 121680 88560 ) ( * 92880 ) V2_XR
    NEW M2 ( 123600 92400 ) V1_2CUT_W
    NEW M2 ( 128400 95760 ) V1_X
    NEW M3 ( 119280 96720 ) V2_2CUT_E
    NEW M2 ( 121680 88560 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n110
  ( spi_MasterMode_u/U151 ZN ) ( spi_MasterMode_u/U148 A2 )
  + ROUTED M2 ( 111120 88080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 111120 88080 ) ( 117360 * )
    NEW M3 ( 117360 87120 ) ( * 88080 )
    NEW M3 ( 117360 87120 ) ( 119760 * ) V2_XR
    NEW M2 ( 119760 87120 ) ( * 89040 ) V1_X
    NEW M1 ( 119760 89040 ) ( 121200 * 0 )
    NEW M2 ( 111120 88080 ) V1_2CUT_E
    NEW M3 ( 111120 88080 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n111
  ( spi_MasterMode_u/U148 A3 ) ( spi_MasterMode_u/U149 Z )
  + ROUTED M2 ( 122640 94320 ) ( * 94800 ) V1_X
    NEW M2 ( 121200 94320 ) ( 122640 * )
    NEW M2 ( 121200 88560 ) ( * 94320 )
    NEW M1 ( 120240 88560 0 ) ( 121200 * ) V1_2CUT_S
 ;
- spi_MasterMode_u/n114
  ( spi_MasterMode_u/U160 ZN ) ( spi_MasterMode_u/U149 A1 )
  ( spi_MasterMode_u/U152 A2 )
  + ROUTED M2 ( 127440 89040 ) ( * 94800 )
    NEW M1 ( 126960 101520 0 ) ( * 102000 )
    NEW M1 ( 126960 102000 ) ( 127440 * ) V1_X
    NEW M2 ( 127440 94800 ) ( * 102000 )
    NEW M2 ( 126960 94800 ) ( 127440 * )
    NEW M3 ( 120720 94800 ) ( 126960 * ) V2_2CUT_W
    NEW M2 ( 120240 94800 ) ( 120720 * ) V2_2CUT_W
    NEW M2 ( 120240 94800 ) ( * 95760 ) V1_X
    NEW M2 ( 127440 89040 ) V1_X
 ;
- spi_MasterMode_u/n116
  ( spi_MasterMode_u/U152 B ) ( spi_MasterMode_u/U153 ZN )
  + ROUTED M2 ( 130320 94800 ) ( 130800 * ) V1_2CUT_E
    NEW M2 ( 130320 93360 ) ( * 94800 )
    NEW M2 ( 129360 93360 ) ( 130320 * )
    NEW M2 ( 129360 89040 ) ( * 93360 )
    NEW M2 ( 129360 89040 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n117
  ( spi_MasterMode_u/U153 A3 ) ( spi_MasterMode_u/U155 ZN )
  + ROUTED M2 ( 125520 97680 ) ( * 98640 ) V1_2CUT_N
    NEW M3 ( 125520 97680 ) ( 129360 * ) V2_XR
    NEW M2 ( 129360 95280 ) ( * 97680 )
    NEW M1 ( 128400 95280 0 ) ( 129360 * ) V1_2CUT_S
    NEW M3 ( 125520 97680 ) V2_2CUT_S
 ;
- spi_MasterMode_u/n118
  ( spi_MasterMode_u/U206 I ) ( spi_MasterMode_u/U160 A2 )
  ( spi_MasterMode_u/U161 ZN ) ( spi_MasterMode_u/U155 B )
  + ROUTED M2 ( 118320 95760 ) ( * 103440 ) V2_2CUT_E
    NEW M1 ( 115920 95760 0 ) ( 118320 * ) V1_2CUT_N
    NEW M2 ( 98160 103440 ) ( * 105360 ) V1_X
    NEW M3 ( 98160 103440 ) ( 118320 * )
    NEW M3 ( 118320 103440 ) ( 125520 * ) V2_2CUT_W
    NEW M2 ( 125520 102480 ) ( * 103440 )
    NEW M2 ( 125520 100080 ) ( * 102480 ) V1_2CUT_S
    NEW M2 ( 125040 100080 ) ( 125520 * )
    NEW M2 ( 125040 99120 ) ( * 100080 )
    NEW M3 ( 98160 103440 ) V2_2CUT_N
    NEW M2 ( 125040 99120 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n119
  ( spi_MasterMode_u/U185 ZN ) ( spi_MasterMode_u/U164 A1 )
  ( spi_MasterMode_u/U163 A1 ) ( spi_MasterMode_u/U180 A1 )
  ( spi_MasterMode_u/U182 B2 ) ( spi_MasterMode_u/U182 A2 )
  ( spi_MasterMode_u/U165 B1 ) ( spi_MasterMode_u/U165 A2 )
  + ROUTED M2 ( 111120 31920 ) ( * 39600 ) V1_2CUT_E
    NEW M1 ( 108240 35280 ) ( 109200 * 0 )
    NEW M2 ( 89040 34320 ) ( * 35280 ) V1_2CUT_E
    NEW M1 ( 89040 35280 ) ( 91440 * 0 )
    NEW M1 ( 81840 35280 0 ) ( 83280 * 0 ) V1_2CUT_W
    NEW M2 ( 94800 32400 ) ( * 32880 )
    NEW M2 ( 93840 32880 ) ( 94800 * )
    NEW M2 ( 93840 32880 ) ( * 34320 ) V2_2CUT_N
    NEW M2 ( 93840 34320 ) ( * 34800 ) V1_2CUT_N
    NEW M3 ( 83280 34320 ) ( 89040 * ) V2_2CUT_E
    NEW M3 ( 89040 34320 ) ( 93840 * )
    NEW M2 ( 83280 34320 ) ( * 35280 )
    NEW M1 ( 108240 38160 ) ( 108720 * 0 )
    NEW M2 ( 108240 35280 ) ( * 38160 ) V1_2CUT_E
    NEW M2 ( 108240 32400 ) ( * 35280 ) V1_2CUT_N
    NEW M3 ( 101520 32400 ) ( 108240 * ) V2_2CUT_N
    NEW M3 ( 101520 32400 ) ( * 32880 )
    NEW M3 ( 97680 32880 ) ( 101520 * )
    NEW M3 ( 97680 32400 ) ( * 32880 )
    NEW M3 ( 94800 32400 ) ( 97680 * )
    NEW M2 ( 94800 31920 ) ( * 32400 ) V2_2CUT_E
    NEW M2 ( 111120 31920 ) V1_V
    NEW M3 ( 83280 34320 ) V2_2CUT_E
    NEW M2 ( 94800 31920 ) V1_V
 ;
- spi_MasterMode_u/n121
  ( spi_MasterMode_u/U164 ZN ) ( spi_MasterMode_u/U163 B )
  + ROUTED M1 ( 109680 34800 0 ) ( 112080 * ) V1_2CUT_S
    NEW M2 ( 112080 32880 ) ( * 34800 )
    NEW M2 ( 112080 32880 ) ( 112560 * ) V1_2CUT_W
    NEW M1 ( 112560 32520 0 ) ( * 32880 )
 ;
- spi_MasterMode_u/n122
  ( spi_MasterMode_u/U163 C ) ( spi_MasterMode_u/U180 C )
  ( spi_MasterMode_u/U181 ZN )
  + ROUTED M3 ( 94320 31440 ) ( 99120 * )
    NEW M2 ( 93840 31440 ) ( 94320 * ) V2_2CUT_W
    NEW M2 ( 93840 31440 ) ( * 31920 ) V1_2CUT_N
    NEW M2 ( 101040 46320 ) ( * 47760 ) V1_2CUT_N
    NEW M1 ( 99120 47760 ) ( 101040 * )
    NEW M2 ( 99120 47280 ) ( * 47760 ) V1_2CUT_N
    NEW M2 ( 98640 44880 ) ( * 47280 )
    NEW M2 ( 98640 47280 ) ( 99120 * )
    NEW M2 ( 98640 44880 ) ( 99120 * )
    NEW M2 ( 99120 31920 ) ( * 44880 )
    NEW M3 ( 99120 31440 ) ( * 31920 ) V2_2CUT_S
    NEW M3 ( 99120 31440 ) ( 100080 * )
    NEW M3 ( 100080 30960 ) ( * 31440 )
    NEW M3 ( 100080 30960 ) ( 111935 * ) V2_2CUT_N
    NEW M2 ( 111935 30960 ) ( * 31800 ) V1_2CUT_N
    NEW M2 ( 101040 46320 ) V1_H
 ;
- spi_MasterMode_u/n123
  ( spi_MasterMode_u/U192 ZN ) ( spi_MasterMode_u/U164 A2 )
  ( spi_MasterMode_u/U188 A2 )
  + ROUTED M2 ( 101040 34320 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 110160 34320 ) ( 116880 * ) V2_2CUT_W
    NEW M2 ( 116880 34320 ) ( * 38640 ) V1_2CUT_N
    NEW M3 ( 101040 34320 ) ( 110160 * ) V2_2CUT_E
    NEW M2 ( 110160 34320 ) ( * 35280 ) V1_2CUT_E
    NEW M2 ( 101040 34320 ) V1_2CUT_N
    NEW M3 ( 101040 34320 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n125
  ( spi_MasterMode_u/U168 ZN ) ( spi_MasterMode_u/U167 B )
  + ROUTED M1 ( 74160 48720 ) ( 75120 * 0 )
    NEW M2 ( 74160 45360 ) ( * 48720 ) V1_2CUT_W
    NEW M2 ( 74160 45360 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n126
  ( spi_MasterMode_u/U171 A2 ) ( spi_MasterMode_u/U168 B1 )
  ( spi_MasterMode_u/U172 ZN )
  + ROUTED M2 ( 81840 49680 ) ( * 52080 ) V1_2CUT_N
    NEW M2 ( 83760 49200 ) ( * 49680 )
    NEW M2 ( 81840 48720 ) ( * 49680 )
    NEW M2 ( 81840 49680 ) ( 83760 * )
    NEW M2 ( 81840 48720 ) ( 82320 * ) V2_2CUT_W
    NEW M3 ( 75600 48720 ) ( 82320 * )
    NEW M2 ( 83760 49200 ) V1_2CUT_S
    NEW M3 ( 75600 48720 ) V2_2CUT_E
    NEW M2 ( 75600 48720 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n127
  ( spi_MasterMode_u/U189 I ) ( spi_MasterMode_u/U106 A1 )
  ( spi_MasterMode_u/U192 A2 ) ( spi_MasterMode_u/U193 ZN )
  ( spi_MasterMode_u/U172 A1 )
  + ROUTED M2 ( 86640 45360 ) ( * 47760 )
    NEW M2 ( 85200 47760 ) ( 86640 * )
    NEW M2 ( 85200 47760 ) ( * 48720 ) V1_X
    NEW M1 ( 86640 45360 0 ) ( 90960 * ) V1_2CUT_N
    NEW M2 ( 97680 35280 ) ( * 39600 ) V1_2CUT_S
    NEW M1 ( 97680 35280 ) ( 99600 * 0 )
    NEW M1 ( 93840 39120 ) ( 96720 * 0 )
    NEW M1 ( 93840 39120 ) ( * 39600 )
    NEW M1 ( 92880 39600 ) ( 93840 * )
    NEW M2 ( 92880 39600 ) ( * 44400 ) V2_2CUT_W
    NEW M3 ( 90960 44400 ) ( 92880 * )
    NEW M2 ( 90960 44400 ) ( * 45360 )
    NEW M2 ( 90960 45360 ) ( * 48720 ) V1_2CUT_N
    NEW M2 ( 86640 45360 ) V1_2CUT_N
    NEW M2 ( 97680 35280 ) V1_2CUT_N
    NEW M2 ( 92880 39600 ) V1_2CUT_E
    NEW M3 ( 90960 44400 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n128
  ( spi_MasterMode_u/FE_PHC288_n128 I ) ( spi_MasterMode_u/U171 ZN )
  + ROUTED M2 ( 77040 52080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 79440 52080 ) ( * 52560 ) V1_2CUT_N
    NEW M3 ( 77040 52080 ) ( 79440 * ) V2_XR
    NEW M3 ( 77040 52080 ) V2_XR
    NEW M2 ( 77040 52080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n129
  ( spi_MasterMode_u/U171 B1 ) ( spi_MasterMode_u/U183 B1 )
  ( spi_MasterMode_u/U184 ZN )
  + ROUTED M2 ( 79920 49200 ) ( * 52560 ) V1_2CUT_S
    NEW M2 ( 78960 45360 ) ( * 49200 )
    NEW M2 ( 78960 49200 ) ( 79920 * )
    NEW M1 ( 78960 45360 ) ( 80880 * 0 )
    NEW M2 ( 79920 52560 ) ( * 58320 ) V1_2CUT_N
    NEW M2 ( 78960 45360 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n132
  ( spi_MasterMode_u/U174 ZN ) ( spi_MasterMode_u/U173 C )
  + ROUTED M2 ( 93360 53040 ) ( * 54480 ) V1_2CUT_W
    NEW M1 ( 92880 54480 ) ( 93360 * )
    NEW M1 ( 92880 54480 ) ( * 55440 0 )
    NEW M2 ( 93360 53040 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n135
  ( spi_MasterMode_u/U180 B ) ( spi_MasterMode_u/U182 ZN )
  + ROUTED M2 ( 93360 32400 ) ( * 34320 ) V1_V
    NEW M2 ( 93360 32400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n136
  ( spi_MasterMode_u/U194 ZN ) ( spi_MasterMode_u/U193 A2 )
  ( spi_MasterMode_u/U182 A1 )
  + ROUTED M2 ( 91920 36240 ) ( 92880 * )
    NEW M2 ( 92880 36240 ) ( * 38640 ) V1_2CUT_E
    NEW M1 ( 92880 38640 ) ( 96240 * 0 )
    NEW M1 ( 89520 21840 ) ( 91920 * 0 )
    NEW M2 ( 89520 21840 ) ( * 30960 ) V1_2CUT_N
    NEW M1 ( 89520 30960 ) ( 91920 * ) V1_2CUT_N
    NEW M2 ( 91920 30960 ) ( * 34800 ) V1_2CUT_N
    NEW M2 ( 91920 34800 ) ( * 36240 )
    NEW M2 ( 89520 21840 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n137
  ( spi_MasterMode_u/U185 A1 ) ( spi_MasterMode_u/U188 ZN )
  + ROUTED M1 ( 113040 39120 ) ( 114480 * 0 )
    NEW M1 ( 113040 38640 ) ( * 39120 )
    NEW M1 ( 111120 38640 0 ) ( 113040 * )
 ;
- spi_MasterMode_u/n138
  ( spi_MasterMode_u/U196 A4 ) ( spi_MasterMode_u/U197 ZN )
  + ROUTED M2 ( 144240 36240 ) ( * 38160 ) V1_2CUT_S
    NEW M2 ( 142800 36240 ) ( 144240 * )
    NEW M2 ( 142800 29520 ) ( * 36240 )
    NEW M2 ( 140880 29520 ) ( 142800 * )
    NEW M2 ( 140880 28560 ) ( * 29520 )
    NEW M2 ( 140880 28560 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n139
  ( spi_MasterMode_u/U197 B1 ) ( spi_MasterMode_u/U199 ZN )
  + ROUTED M2 ( 166800 46320 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 143280 46320 ) ( 166800 * ) V2_2CUT_W
    NEW M2 ( 143280 40560 ) ( * 46320 ) V2_2CUT_S
    NEW M2 ( 143280 40560 ) ( 143760 * )
    NEW M2 ( 143760 39120 ) ( * 40560 )
    NEW M2 ( 166800 46320 ) V1_2CUT_E
    NEW M2 ( 143760 39120 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n140
  ( spi_MasterMode_u/U197 B2 ) ( spi_MasterMode_u/U198 ZN )
  + ROUTED M2 ( 141360 47760 ) ( * 48240 ) V1_2CUT_N
    NEW M2 ( 141360 47760 ) ( 142800 * )
    NEW M2 ( 142800 38640 ) ( * 47760 )
    NEW M2 ( 142800 38640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n142
  ( spi_MasterMode_u/FE_PHC402_n142 I ) ( spi_MasterMode_u/U4 ZN )
  + ROUTED M2 ( 104880 79440 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 110640 79440 ) ( * 82320 ) V1_X
    NEW M3 ( 104880 79440 ) ( 110640 * ) V2_XR
    NEW M1 ( 103920 79440 0 ) ( 104880 * ) V1_2CUT_N
    NEW M3 ( 104880 79440 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n143
  ( spi_MasterMode_u/FE_PHC283_n143 I ) ( spi_MasterMode_u/U7 Z )
  + ROUTED M2 ( 133200 88560 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 141360 88080 ) ( * 89040 ) V1_2CUT_S
    NEW M3 ( 138480 88080 ) ( 141360 * ) V2_2CUT_W
    NEW M3 ( 138480 88080 ) ( * 88560 )
    NEW M3 ( 133200 88560 ) ( 138480 * )
    NEW M1 ( 132240 88560 0 ) ( 133200 * ) V1_2CUT_S
    NEW M3 ( 133200 88560 ) V2_XR
 ;
- spi_MasterMode_u/n144
  ( spi_MasterMode_u/FE_PHC139_n144 Z ) ( spi_MasterMode_u/spi_int_f_reg D )
  + ROUTED M2 ( 136560 85080 ) ( * 97680 ) V2_XR
    NEW M3 ( 130320 97680 ) ( 136560 * )
    NEW M2 ( 130320 97680 ) ( * 102480 ) V1_2CUT_E
    NEW M2 ( 136560 85080 ) V1_2CUT_E
    NEW M3 ( 130320 97680 ) V2_XR
 ;
- spi_MasterMode_u/n145
  ( spi_MasterMode_u/FE_PHC265_n145 I ) ( spi_MasterMode_u/U10 ZN )
  + ROUTED M1 ( 100560 75600 ) ( 101040 * 0 )
    NEW M2 ( 100560 74160 ) ( * 75600 ) V1_2CUT_S
    NEW M3 ( 100560 74160 ) ( 102000 * ) V2_2CUT_S
    NEW M2 ( 102000 54000 ) ( * 74160 )
    NEW M3 ( 98160 54000 ) ( 102000 * ) V2_2CUT_N
    NEW M2 ( 98160 45360 ) ( * 54000 ) V2_2CUT_S
    NEW M3 ( 92400 45360 ) ( 98160 * ) V2_XR
    NEW M3 ( 92400 44880 ) ( * 45360 )
    NEW M3 ( 81840 44880 ) ( 92400 * )
    NEW M3 ( 73200 43440 ) ( 81840 * )
    NEW M3 ( 81840 43440 ) ( * 44880 )
    NEW M3 ( 73200 43440 ) ( * 44880 )
    NEW M3 ( 54960 44880 ) ( 73200 * )
    NEW M3 ( 42480 44400 ) ( 54960 * )
    NEW M3 ( 54960 44400 ) ( * 44880 )
    NEW M3 ( 42480 44400 ) ( * 44880 )
    NEW M3 ( 23760 44880 ) ( 42480 * )
    NEW M2 ( 23760 44880 ) ( * 48240 ) V1_2CUT_E
    NEW M3 ( 100560 74160 ) V2_2CUT_E
    NEW M3 ( 23760 44880 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n146
  ( spi_MasterMode_u/FE_PHC144_n146 I ) ( spi_MasterMode_u/U13 ZN )
  + ROUTED M1 ( 110640 66000 ) ( 112080 * 0 )
    NEW M2 ( 110640 53040 ) ( * 66000 ) V1_2CUT_S
    NEW M3 ( 96720 53040 ) ( 110640 * ) V2_XR
    NEW M2 ( 96720 52560 ) ( * 53040 ) V2_XR
    NEW M2 ( 96720 52560 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n147
  ( spi_MasterMode_u/FE_PHC140_n147 I ) ( spi_MasterMode_u/U16 ZN )
  + ROUTED M1 ( 103440 61680 ) ( 105840 * 0 )
    NEW M2 ( 103440 57840 ) ( * 61680 ) V1_X
    NEW M3 ( 101520 57840 ) ( 103440 * ) V2_2CUT_W
    NEW M2 ( 101520 52080 ) ( * 57840 ) V2_XR
    NEW M2 ( 101520 52080 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n148
  ( spi_MasterMode_u/FE_PHC282_n148 I ) ( spi_MasterMode_u/U19 ZN )
  + ROUTED M1 ( 98640 72240 ) ( 100080 * 0 )
    NEW M2 ( 98640 72240 ) ( * 73200 ) V2_XR
    NEW M3 ( 96240 73200 ) ( 98640 * )
    NEW M2 ( 96240 72720 ) ( * 73200 ) V2_2CUT_E
    NEW M2 ( 98640 72240 ) V1_2CUT_N
    NEW M2 ( 96240 72720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n149
  ( spi_MasterMode_u/FE_PHC133_n149 I ) ( spi_MasterMode_u/U23 ZN )
  + ROUTED M3 ( 103920 78480 ) ( 105840 * ) V2_XR
    NEW M2 ( 103920 78480 ) ( * 79440 ) V2_2CUT_W
    NEW M3 ( 77040 79440 ) ( 103920 * )
    NEW M2 ( 77040 79440 ) ( * 87120 ) V2_XR
    NEW M3 ( 70320 87120 ) ( 77040 * )
    NEW M2 ( 70320 87120 ) ( * 88560 ) V1_2CUT_W
    NEW M1 ( 69840 88560 0 ) ( 70320 * )
    NEW M2 ( 105840 78480 ) V1_2CUT_N
    NEW M3 ( 103920 78480 ) V2_2CUT_E
    NEW M3 ( 77040 79440 ) V2_XR
    NEW M3 ( 70320 87120 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n150
  ( spi_MasterMode_u/FE_PHC136_n150 I ) ( spi_MasterMode_u/U26 ZN )
  + ROUTED M2 ( 93360 85200 ) ( * 85680 ) V1_2CUT_W
    NEW M3 ( 58230 85200 ) ( 93360 * ) V2_XR
    NEW TM1 ( 58230 83280 ) ( * 85200 ) TV1_H
    NEW M3 ( 43920 83280 ) ( 58230 * ) TV1_2CUT_W
    NEW M2 ( 43920 79440 ) ( * 83280 ) V2_2CUT_E
    NEW M1 ( 43440 79440 0 ) ( 43920 * ) V1_2CUT_S
 ;
- spi_MasterMode_u/n151
  ( spi_MasterMode_u/FE_PHC130_n151 I ) ( spi_MasterMode_u/U29 ZN )
  + ROUTED M1 ( 92880 82320 ) ( 94320 * 0 )
    NEW M2 ( 92880 75600 ) ( * 82320 ) V1_2CUT_E
    NEW M3 ( 87120 75600 ) ( 92880 * ) V2_2CUT_W
    NEW M2 ( 87120 73680 ) ( * 75600 ) V2_XR
    NEW M2 ( 86640 73680 ) ( 87120 * )
    NEW M2 ( 86640 73200 ) ( * 73680 )
    NEW M3 ( 84720 73200 ) ( 86640 * ) V2_XR
    NEW M2 ( 84720 72720 ) ( * 73200 ) V2_XR
    NEW M2 ( 84240 72720 ) ( 84720 * )
    NEW M1 ( 84240 72240 0 ) ( * 72720 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n152
  ( spi_MasterMode_u/FE_PHC142_n152 I ) ( spi_MasterMode_u/U37 ZN )
  + ROUTED M2 ( 90000 37680 ) ( * 38160 ) V1_2CUT_E
    NEW M3 ( 70320 37680 ) ( 90000 * ) V2_2CUT_W
    NEW M2 ( 70320 35280 ) ( * 37680 ) V2_2CUT_N
    NEW M2 ( 70320 35280 ) V1_X
 ;
- spi_MasterMode_u/n153
  ( spi_MasterMode_u/FE_PHC135_n153 I ) ( spi_MasterMode_u/U39 Z )
  + ROUTED M2 ( 127440 16560 ) ( * 24720 ) V1_2CUT_S
    NEW M3 ( 127440 16560 ) ( 133680 * ) V2_2CUT_W
    NEW M2 ( 133680 15120 ) ( * 16560 )
    NEW M1 ( 133680 15120 ) ( 134640 * 0 )
    NEW M3 ( 127440 16560 ) V2_2CUT_N
    NEW M2 ( 133680 15120 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n154
  ( spi_MasterMode_u/FE_PHC287_n154 I ) ( spi_MasterMode_u/U41 ZN )
  + ROUTED M2 ( 132720 31440 ) ( * 31920 ) V1_V
    NEW M3 ( 131760 31440 ) ( 132720 * ) V2_2CUT_W
    NEW M2 ( 131760 31440 ) ( * 32400 ) V1_X
    NEW M1 ( 131280 32400 ) ( 131760 * )
    NEW M1 ( 131280 31920 0 ) ( * 32400 )
    NEW M3 ( 131760 31440 ) V2_XR
 ;
- spi_MasterMode_u/n155
  ( spi_MasterMode_u/FE_PHC285_n155 I ) ( spi_MasterMode_u/U44 ZN )
  + ROUTED M1 ( 155760 35280 0 ) ( 156240 * ) V1_2CUT_W
    NEW M2 ( 156240 27600 ) ( * 35280 )
    NEW M2 ( 156240 27600 ) ( 157200 * )
    NEW M2 ( 157200 22320 ) ( * 27600 )
    NEW M2 ( 157200 22320 ) ( 157680 * )
    NEW M2 ( 157680 21840 ) ( * 22320 )
    NEW M2 ( 157680 21840 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n156
  ( spi_MasterMode_u/U46 ZN ) ( spi_MasterMode_u/clk_cnt_reg\[9\] D )
  + ROUTED M2 ( 143760 29520 ) ( * 35280 ) V1_2CUT_W
    NEW M3 ( 138960 29520 ) ( 143760 * ) V2_2CUT_W
    NEW M2 ( 138960 11760 ) ( * 29520 ) V2_2CUT_E
    NEW M2 ( 138960 11760 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n157
  ( spi_MasterMode_u/U49 ZN ) ( spi_MasterMode_u/clk_cnt_reg\[7\] D )
  + ROUTED M2 ( 161040 32880 ) ( * 42000 ) V1_X
    NEW M2 ( 161040 32880 ) ( 162960 * )
    NEW M2 ( 162960 31920 ) ( * 32880 )
    NEW M2 ( 162960 31920 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n158
  ( spi_MasterMode_u/FE_PHC261_n158 I ) ( spi_MasterMode_u/U52 ZN )
  + ROUTED M2 ( 163920 44880 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 166230 32400 ) RECT ( -350 -120 120 120 )
    NEW M3 ( 166230 18000 ) RECT ( -350 -120 120 120 )
    NEW M3 ( 163920 44880 ) ( 166800 * ) V2_2CUT_S
    NEW M2 ( 166800 40080 ) ( * 44880 )
    NEW M2 ( 166800 40080 ) ( 167280 * )
    NEW M2 ( 167280 34800 ) ( * 40080 )
    NEW M3 ( 166320 34800 ) ( 167280 * ) V2_2CUT_N
    NEW M2 ( 166320 32400 ) ( * 34800 ) V2_2CUT_N
    NEW M3 ( 166230 32400 ) ( 166320 * ) V2_2CUT_N
    NEW TM1 ( 166230 18000 ) ( * 32400 ) TV1_2CUT_W
    NEW M3 ( 166230 18000 ) ( 166320 * ) V2_2CUT_S
    NEW M2 ( 166320 14640 ) ( * 18000 )
    NEW M2 ( 163920 44880 ) V1_X
    NEW M3 ( 163920 44880 ) V2_XR
    NEW TM1 ( 166230 18000 ) TV1_2CUT_N
    NEW M2 ( 166320 14640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n159
  ( spi_MasterMode_u/FE_PHC141_n159 I ) ( spi_MasterMode_u/U58 ZN )
  + ROUTED M2 ( 163920 53520 ) ( * 58320 ) V1_2CUT_S
    NEW M2 ( 163440 53520 ) ( 163920 * )
    NEW M2 ( 163440 46320 ) ( * 53520 )
    NEW M2 ( 162960 46320 ) ( 163440 * )
    NEW M2 ( 162960 43920 ) ( * 46320 )
    NEW M3 ( 161520 43920 ) ( 162960 * ) V2_2CUT_W
    NEW M2 ( 161520 42000 ) ( * 43920 ) V2_XR
    NEW M3 ( 159600 42000 ) ( 161520 * ) V2_XR
    NEW M3 ( 159600 41040 ) ( * 42000 )
    NEW M3 ( 159120 41040 ) ( 159600 * )
    NEW M2 ( 159120 32880 ) ( * 41040 ) V2_2CUT_S
    NEW M2 ( 159120 32880 ) ( 160080 * )
    NEW M2 ( 160080 19920 ) ( * 32880 )
    NEW M2 ( 159600 19920 ) ( 160080 * )
    NEW M2 ( 159600 18480 ) ( * 19920 )
    NEW M2 ( 159600 18480 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n160
  ( spi_MasterMode_u/FE_PHC131_n160 I ) ( spi_MasterMode_u/U62 ZN )
  + ROUTED M2 ( 166320 65040 ) ( * 74640 ) V2_2CUT_W
    NEW M3 ( 164880 74640 ) ( 166320 * )
    NEW M2 ( 164880 74640 ) ( * 75120 ) V1_2CUT_W
    NEW M1 ( 164400 75120 0 ) ( 164880 * )
    NEW M2 ( 166320 65040 ) V1_2CUT_E
    NEW M3 ( 164880 74640 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n161
  ( spi_MasterMode_u/FE_PHC258_n161 I ) ( spi_MasterMode_u/FE_PHC143_n161 Z )
  + ROUTED M2 ( 164400 61200 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 154800 61200 ) ( 164400 * ) V2_2CUT_N
    NEW M3 ( 154800 61200 ) ( * 61680 )
    NEW M3 ( 154320 61680 ) ( 154800 * )
    NEW M2 ( 154320 61680 ) ( * 63120 )
    NEW M2 ( 153840 63120 ) ( 154320 * )
    NEW M2 ( 153840 63120 ) ( * 65040 ) V2_XR
    NEW M3 ( 150480 65040 ) ( 153840 * )
    NEW M2 ( 150480 64560 ) ( * 65040 ) V2_XR
    NEW M2 ( 150000 64560 ) ( 150480 * )
    NEW M2 ( 150000 61680 ) ( * 64560 )
    NEW M1 ( 149040 61680 0 ) ( 150000 * ) V1_2CUT_S
    NEW M2 ( 164400 61200 ) V1_2CUT_N
    NEW M3 ( 154320 61680 ) V2_XR
 ;
- spi_MasterMode_u/n162
  ( spi_MasterMode_u/FE_PHC284_n162 Z ) ( spi_MasterMode_u/clk_cnt_reg\[2\] D )
  + ROUTED M2 ( 148560 72720 ) ( * 74640 ) V1_2CUT_N
    NEW M3 ( 146160 72720 ) ( 148560 * ) V2_XR
    NEW M2 ( 146160 71760 ) ( * 72720 ) V2_2CUT_E
    NEW M2 ( 145680 71760 ) ( 146160 * )
    NEW M2 ( 145680 68880 ) ( * 71760 )
    NEW M2 ( 145680 68880 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n163
  ( spi_MasterMode_u/U83 ZN ) ( spi_MasterMode_u/clk_cnt_reg\[1\] D )
  + ROUTED M1 ( 142320 52080 ) ( 142800 * 0 )
    NEW M2 ( 142320 52080 ) ( * 54960 ) V2_XR
    NEW M3 ( 138960 54960 ) ( 142320 * )
    NEW M2 ( 138960 54960 ) ( * 58800 )
    NEW M2 ( 138480 58800 ) ( 138960 * )
    NEW M2 ( 142320 52080 ) V1_2CUT_N
    NEW M3 ( 138960 54960 ) V2_XR
    NEW M2 ( 138480 58800 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n164
  ( spi_MasterMode_u/FE_PHC257_n164 Z ) ( spi_MasterMode_u/clk_cnt_reg\[0\] D )
  + ROUTED M2 ( 117360 45840 ) ( * 47280 ) V2_XR
    NEW M3 ( 117360 47280 ) ( 138480 * ) V2_2CUT_W
    NEW M2 ( 138480 47280 ) ( 138960 * )
    NEW M2 ( 138960 45360 ) ( * 47280 )
    NEW M2 ( 117360 45840 ) V1_2CUT_S
    NEW M2 ( 138960 45360 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n165
  ( spi_MasterMode_u/FE_PHC145_n165 I ) ( spi_MasterMode_u/U96 ZN )
  + ROUTED M1 ( 166800 35280 0 ) ( 167760 * ) V1_2CUT_S
    NEW M2 ( 167760 32400 ) ( * 35280 )
    NEW M3 ( 167760 32400 ) ( 171120 * ) V2_2CUT_S
    NEW M2 ( 171120 29520 ) ( * 32400 )
    NEW M2 ( 171120 29520 ) ( 171600 * )
    NEW M2 ( 171600 21360 ) ( * 29520 )
    NEW M3 ( 167760 32400 ) V2_2CUT_S
    NEW M2 ( 171600 21360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n166
  ( spi_MasterMode_u/U109 Z ) ( spi_MasterMode_u/wr_col_f_reg D )
  + ROUTED M1 ( 101040 99120 ) ( 102480 * 0 )
    NEW M2 ( 101040 99120 ) ( * 101040 )
    NEW M2 ( 100560 101040 ) ( 101040 * )
    NEW M2 ( 100560 101040 ) ( * 102480 ) V1_X
    NEW M2 ( 101040 99120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n167
  ( spi_MasterMode_u/U116 Z ) ( spi_MasterMode_u/wfifo_ren_reg D )
  + ROUTED M1 ( 112560 49200 0 ) ( 114480 * ) V1_2CUT_W
    NEW M2 ( 114480 49200 ) ( * 51120 )
    NEW M2 ( 114480 51120 ) ( 114960 * )
    NEW M2 ( 114960 51120 ) ( * 55440 ) V1_X
 ;
- spi_MasterMode_u/n168
  ( spi_MasterMode_u/FE_PHC127_n168 I ) ( spi_MasterMode_u/U117 Z )
  + ROUTED M2 ( 85200 98640 ) ( * 99120 ) V1_2CUT_S
    NEW M2 ( 84240 97680 ) ( * 98640 )
    NEW M2 ( 84240 98640 ) ( 85200 * )
    NEW M2 ( 84240 97680 ) ( 84720 * )
    NEW M2 ( 84720 90960 ) ( * 97680 )
    NEW M3 ( 84720 90960 ) ( 85680 * )
    NEW M3 ( 85680 90480 ) ( * 90960 )
    NEW M3 ( 85680 90480 ) ( 86160 * ) V2_2CUT_S
    NEW M2 ( 86160 88560 ) ( * 90480 )
    NEW M3 ( 84720 90960 ) V2_XR
    NEW M2 ( 86160 88560 ) V1_V
 ;
- spi_MasterMode_u/n169
  ( spi_MasterMode_u/U119 Z ) ( spi_MasterMode_u/spi_ext_reg\[0\] D )
  + ROUTED M2 ( 153360 91920 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 151920 91920 0 ) ( 153360 * ) V1_2CUT_W
    NEW M3 ( 153360 91920 ) ( 156720 * ) V2_2CUT_W
    NEW M2 ( 156720 91920 ) ( * 92400 ) V1_2CUT_E
    NEW M3 ( 153360 91920 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n170
  ( spi_MasterMode_u/U120 Z ) ( spi_MasterMode_u/spi_ext_reg\[1\] D )
  + ROUTED M1 ( 152400 96240 0 ) ( 153840 * ) V1_2CUT_N
    NEW M2 ( 153840 96240 ) ( * 98160 ) V2_2CUT_S
    NEW M3 ( 153840 98160 ) ( 158160 * ) V2_2CUT_W
    NEW M2 ( 158160 98160 ) ( * 99120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n171
  ( spi_MasterMode_u/U121 Z ) ( spi_MasterMode_u/spi_ext_reg\[2\] D )
  + ROUTED M2 ( 130800 80880 ) ( * 81360 ) V1_2CUT_W
    NEW M2 ( 130800 80880 ) ( 131760 * )
    NEW M2 ( 131760 78960 ) ( * 80880 )
    NEW M2 ( 131760 78960 ) V1_X
 ;
- spi_MasterMode_u/n173
  ( spi_MasterMode_u/spi_ext_reg\[3\] D ) ( spi_MasterMode_u/U122 ZN )
  + ROUTED M2 ( 117360 66480 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 114480 66480 ) ( 117360 * ) V2_2CUT_W
    NEW M2 ( 114480 61680 ) ( * 66480 ) V2_2CUT_S
    NEW M1 ( 113520 61680 0 ) ( 114480 * ) V1_2CUT_S
    NEW M2 ( 117360 66480 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n174
  ( spi_MasterMode_u/U124 ZN ) ( spi_MasterMode_u/spi_ext_reg\[4\] D )
  + ROUTED M2 ( 122160 68880 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 126000 69360 ) ( * 74640 ) V1_2CUT_E
    NEW M3 ( 126000 68880 ) ( * 69360 ) V2_2CUT_S
    NEW M3 ( 122160 68880 ) ( 126000 * )
    NEW M3 ( 122160 68880 ) V2_2CUT_E
    NEW M2 ( 122160 68880 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n175
  ( spi_MasterMode_u/U126 ZN ) ( spi_MasterMode_u/spi_ext_reg\[5\] D )
  + ROUTED M2 ( 131280 73200 ) ( * 74640 ) V2_2CUT_E
    NEW M3 ( 131280 74640 ) ( 148080 * ) V2_2CUT_S
    NEW M2 ( 148080 72240 ) ( * 74640 )
    NEW M2 ( 131280 73200 ) V1_2CUT_E
    NEW M2 ( 148080 72240 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n176
  ( spi_MasterMode_u/U128 ZN ) ( spi_MasterMode_u/spi_ext_reg\[6\] D )
  + ROUTED M2 ( 113520 93360 ) ( * 94800 ) V2_2CUT_S
    NEW M3 ( 110160 94800 ) ( 113520 * )
    NEW M2 ( 110160 94800 ) ( * 95760 ) V1_2CUT_W
    NEW M2 ( 113520 93360 ) V1_X
    NEW M3 ( 110160 94800 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n177
  ( spi_MasterMode_u/U129 ZN ) ( spi_MasterMode_u/spi_ext_reg\[7\] D )
  + ROUTED M2 ( 145680 100080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 145680 100080 ) ( 153840 * ) V2_2CUT_W
    NEW M2 ( 153840 100080 ) ( * 102480 ) V1_2CUT_W
    NEW M2 ( 145680 100080 ) V1_2CUT_E
    NEW M3 ( 145680 100080 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n179
  ( spi_MasterMode_u/ssn_reg D ) ( spi_MasterMode_u/U132 ZN )
  + ROUTED M2 ( 123120 45840 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 122160 45840 ) ( 123120 * ) V2_2CUT_N
    NEW M3 ( 122160 45840 ) ( * 46320 )
    NEW M3 ( 113520 46320 ) ( 122160 * )
    NEW M2 ( 113520 46320 ) ( * 50160 )
    NEW M2 ( 113520 50160 ) ( 114000 * )
    NEW M2 ( 114000 50160 ) ( * 52560 ) V1_2CUT_E
    NEW M2 ( 123120 45840 ) V1_2CUT_S
    NEW M3 ( 113520 46320 ) V2_2CUT_N
 ;
- spi_MasterMode_u/n180
  ( spi_MasterMode_u/FE_PHC134_n180 I ) ( spi_MasterMode_u/U134 Z )
  + ROUTED M2 ( 89520 109200 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 88080 109200 0 ) ( 89520 * ) V1_2CUT_N
    NEW M3 ( 89520 109200 ) ( 95280 * ) V2_XR
    NEW M2 ( 95280 109200 ) ( * 112080 ) V2_2CUT_E
    NEW M3 ( 95280 112080 ) ( 97830 * ) TV1_X
    NEW TM1 ( 97830 93360 ) ( * 112080 )
    NEW M3 ( 97830 93360 ) ( 99600 * ) V2_2CUT_S
    NEW M2 ( 99600 89040 ) ( * 93360 )
    NEW M3 ( 89520 109200 ) V2_XR
    NEW TM1 ( 97830 93360 ) TV1_X
    NEW M2 ( 99600 89040 ) V1_X
 ;
- spi_MasterMode_u/n181
  ( spi_MasterMode_u/FE_PHC137_n181 I ) ( spi_MasterMode_u/U135 Z )
  + ROUTED M2 ( 89040 114960 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 88560 114960 0 ) ( 89040 * ) V1_2CUT_N
    NEW M3 ( 89040 114960 ) ( 112560 * )
    NEW M3 ( 112560 114960 ) ( * 115440 )
    NEW M3 ( 112560 115440 ) ( 127440 * ) V2_XR
    NEW M2 ( 127440 111600 ) ( * 115440 )
    NEW M3 ( 127440 111600 ) ( 136530 * ) TV1_2CUT_W
    NEW TM1 ( 136530 111600 ) ( * 117840 ) TV1_2CUT_W
    NEW M3 ( 136530 117840 ) ( 138000 * ) V2_2CUT_N
    NEW M2 ( 138000 117840 ) ( * 119280 ) V1_V
    NEW M3 ( 89040 114960 ) V2_XR
    NEW M3 ( 127440 111600 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n182
  ( spi_MasterMode_u/FE_PHC250_n182 I ) ( spi_MasterMode_u/U136 Z )
  + ROUTED M1 ( 92880 138960 0 ) ( 93360 * )
    NEW M1 ( 93360 138480 ) ( * 138960 )
    NEW M2 ( 93360 137040 ) ( * 138480 ) V1_X
    NEW M3 ( 76560 137040 ) ( 93360 * ) V2_2CUT_N
    NEW M2 ( 76560 137040 ) ( * 139920 ) V1_2CUT_N
    NEW M1 ( 75600 139920 0 ) ( 76560 * )
    NEW M3 ( 76560 137040 ) V2_XR
 ;
- spi_MasterMode_u/n183
  ( spi_MasterMode_u/FE_PHC132_n183 I ) ( spi_MasterMode_u/U137 Z )
  + ROUTED M2 ( 96720 152880 ) ( 97680 * )
    NEW M2 ( 97680 152880 ) ( * 165840 )
    NEW M2 ( 97200 165840 ) ( 97680 * )
    NEW M2 ( 97200 165840 ) ( * 168720 )
    NEW M2 ( 96720 168720 ) ( 97200 * )
    NEW M2 ( 96720 168720 ) ( * 174480 ) V1_2CUT_W
    NEW M1 ( 32880 174480 ) ( 96720 * )
    NEW M2 ( 32880 160080 ) ( * 174480 ) V1_2CUT_E
    NEW M1 ( 32400 160080 0 ) ( 32880 * ) V1_2CUT_S
    NEW M2 ( 96720 152880 ) V1_H
 ;
- spi_MasterMode_u/n184
  ( spi_MasterMode_u/U138 Z ) ( spi_MasterMode_u/data_buf_reg\[3\] D )
  + ROUTED M2 ( 100560 146160 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 97680 143280 ) ( 98640 * )
    NEW M2 ( 98640 143280 ) ( * 146160 ) V2_XR
    NEW M3 ( 98640 146160 ) ( 100560 * ) V2_2CUT_W
    NEW M2 ( 97680 143280 ) V1_2CUT_N
    NEW M2 ( 100560 146160 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n185
  ( spi_MasterMode_u/FE_PHC138_n185 I ) ( spi_MasterMode_u/U139 Z )
  + ROUTED M2 ( 93840 129840 ) ( * 132240 ) V2_XR
    NEW M3 ( 89040 132240 ) ( 93840 * )
    NEW M2 ( 89040 132240 ) ( * 134640 ) V2_2CUT_S
    NEW M3 ( 87030 134640 ) ( 89040 * )
    NEW TM1 ( 87030 132280 ) ( * 134640 ) TV1_2CUT_N
    NEW MTT2 ( 52830 132280 ) ( 87030 * ) TV2_2CUT_N
    NEW TM1 ( 52830 132280 ) ( * 135600 ) TV1_2CUT_E
    NEW M3 ( 52830 135600 ) ( 53520 * ) V2_2CUT_W
    NEW M2 ( 53520 135600 ) ( * 136080 ) V1_2CUT_E
    NEW M2 ( 93840 129840 ) V1_2CUT_N
    NEW M3 ( 89040 132240 ) V2_XR
    NEW MTT2 ( 52830 132280 ) TV2_2CUT_N
 ;
- spi_MasterMode_u/n186
  ( spi_MasterMode_u/FE_PHC382_n186 I ) ( spi_MasterMode_u/U140 Z )
  + ROUTED M2 ( 87600 150000 ) ( * 150480 ) V2_2CUT_W
    NEW M3 ( 34320 150480 ) ( 87600 * )
    NEW M2 ( 34320 142320 ) ( * 150480 ) V2_XR
    NEW M1 ( 33840 142320 0 ) ( 34320 * ) V1_2CUT_S
    NEW M2 ( 87600 150000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n187
  ( spi_MasterMode_u/FE_PHC128_n187 I ) ( spi_MasterMode_u/U141 Z )
  + ROUTED M2 ( 88080 156240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 88080 156240 ) ( 100080 * ) V2_XR
    NEW M2 ( 100080 155760 ) ( * 156240 )
    NEW M2 ( 100080 155760 ) ( 100560 * )
    NEW M2 ( 100560 151440 ) ( * 155760 )
    NEW M2 ( 100560 151440 ) ( 101040 * )
    NEW M2 ( 101040 149520 ) ( * 151440 )
    NEW M1 ( 101040 149520 ) ( 109200 * 0 )
    NEW M2 ( 88080 156240 ) V1_2CUT_N
    NEW M3 ( 88080 156240 ) V2_2CUT_E
    NEW M2 ( 101040 149520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n188
  ( spi_MasterMode_u/FE_PHC286_n188 I ) ( spi_MasterMode_u/U143 ZN )
  + ROUTED M2 ( 98160 11760 ) ( * 12720 ) V1_X
    NEW M3 ( 87600 11760 ) ( 98160 * ) V2_2CUT_N
    NEW M2 ( 87600 11760 ) ( * 15120 ) V1_2CUT_S
    NEW M3 ( 87600 11760 ) V2_XR
 ;
- spi_MasterMode_u/n189
  ( spi_MasterMode_u/FE_PHC256_n189 I ) ( spi_MasterMode_u/U148 ZN )
  + ROUTED M2 ( 122640 81840 ) ( * 88080 ) V1_X
    NEW M3 ( 122640 81840 ) ( 131130 * ) TV1_2CUT_S
    NEW TM1 ( 131130 71280 ) ( * 81840 )
    NEW TM1 ( 131130 71280 ) ( 132030 * )
    NEW TM1 ( 132030 46320 ) ( * 71280 )
    NEW M3 ( 132030 46320 ) ( 132240 * ) V2_2CUT_S
    NEW M2 ( 132240 36240 ) ( * 46320 )
    NEW M3 ( 132240 36240 ) ( 134160 * ) V2_2CUT_S
    NEW M2 ( 134160 33840 ) ( * 36240 )
    NEW M3 ( 134160 33840 ) ( 135600 * )
    NEW M3 ( 135600 32880 ) ( * 33840 )
    NEW M3 ( 135600 32880 ) ( 136560 * ) V2_2CUT_S
    NEW M2 ( 136560 25680 ) ( * 32880 )
    NEW M2 ( 135600 25680 ) ( 136560 * )
    NEW M1 ( 135600 25200 0 ) ( * 25680 ) V1_2CUT_S
    NEW M3 ( 122640 81840 ) V2_XR
    NEW TM1 ( 132030 46320 ) TV1_2CUT_S
    NEW M3 ( 132240 36240 ) V2_2CUT_E
    NEW M3 ( 134160 33840 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n190
  ( spi_MasterMode_u/FE_PHC413_n190 I ) ( spi_MasterMode_u/FE_PHC397_n190 Z )
  + ROUTED M2 ( 110160 18960 ) ( * 21360 ) V2_XR
    NEW M3 ( 110160 21360 ) ( 132030 * ) TV1_2CUT_N
    NEW TM1 ( 132030 21360 ) ( * 42480 ) TV1_2CUT_S
    NEW M3 ( 132030 42480 ) ( 133200 * ) V2_2CUT_N
    NEW M2 ( 133200 42480 ) ( * 46320 ) V2_2CUT_S
    NEW M3 ( 133200 46320 ) ( 133830 * ) TV1_2CUT_S
    NEW TM1 ( 133830 46320 ) ( * 71280 )
    NEW TM1 ( 133830 71280 ) ( 135630 * )
    NEW TM1 ( 135630 71280 ) ( * 91440 ) TV1_2CUT_N
    NEW M3 ( 135630 91440 ) ( 137520 * ) V2_2CUT_N
    NEW M2 ( 137520 91440 ) ( * 94320 ) V2_XR
    NEW M3 ( 124080 94320 ) ( 137520 * )
    NEW M2 ( 124080 94320 ) ( * 95760 ) V1_2CUT_S
    NEW M2 ( 110160 18960 ) V1_2CUT_E
    NEW M3 ( 124080 94320 ) V2_XR
 ;
- spi_MasterMode_u/n191
  ( spi_MasterMode_u/FE_PHC246_n191 I ) ( spi_MasterMode_u/FE_PHC129_n191 Z )
  + ROUTED M2 ( 115920 30960 ) ( * 31440 ) V1_2CUT_N
    NEW M3 ( 115920 30960 ) ( 123600 * ) V2_2CUT_S
    NEW M2 ( 123600 25680 ) ( * 30960 )
    NEW M3 ( 115920 30960 ) V2_2CUT_N
    NEW M2 ( 123600 25680 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n192
  ( spi_MasterMode_u/FE_PHC125_n192 I ) ( spi_MasterMode_u/U165 ZN )
  + ROUTED M2 ( 81360 29520 ) ( * 34320 ) V1_X
    NEW M3 ( 68400 29520 ) ( 81360 * ) V2_XR
    NEW M2 ( 68400 28560 ) ( * 29520 ) V2_XR
    NEW M2 ( 67920 28560 ) ( 68400 * )
    NEW M2 ( 67920 28560 ) V1_H
 ;
- spi_MasterMode_u/n193
  ( spi_MasterMode_u/FE_PHC468_n193 I ) ( spi_MasterMode_u/U167 ZN )
  + ROUTED M1 ( 72240 46320 ) ( 72720 * 0 )
    NEW M2 ( 72240 46320 ) ( * 46800 ) V2_2CUT_W
    NEW M3 ( 70800 46800 ) ( 72240 * )
    NEW M2 ( 70800 46800 ) ( * 52080 ) V1_2CUT_N
    NEW M2 ( 72240 46320 ) V1_2CUT_E
    NEW M3 ( 70800 46800 ) V2_XR
 ;
- spi_MasterMode_u/n194
  ( spi_MasterMode_u/U170 ZN ) ( spi_MasterMode_u/bit_cnt_reg\[1\] D )
  + ROUTED M2 ( 74640 53040 ) ( * 53520 ) V2_2CUT_S
    NEW M3 ( 72240 53520 ) ( 74640 * )
    NEW M2 ( 72240 53520 ) ( * 55440 )
    NEW M2 ( 71760 55440 ) ( 72240 * )
    NEW M2 ( 74640 53040 ) V1_2CUT_S
    NEW M3 ( 72240 53520 ) V2_2CUT_N
    NEW M2 ( 71760 55440 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n195
  ( spi_MasterMode_u/U173 ZN ) ( spi_MasterMode_u/bit_cnt_reg\[0\] D )
  + ROUTED M2 ( 97200 58800 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 94320 55440 0 ) ( 94800 * ) V1_2CUT_N
    NEW M2 ( 94800 55440 ) ( * 58320 )
    NEW M2 ( 94800 58320 ) ( 95280 * )
    NEW M2 ( 95280 58320 ) ( * 58800 ) V2_2CUT_S
    NEW M3 ( 95280 58800 ) ( 97200 * ) V2_2CUT_W
    NEW M2 ( 97200 58800 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n196
  ( spi_MasterMode_u/FE_PHC126_n196 I ) ( spi_MasterMode_u/U180 ZN )
  + ROUTED M2 ( 92400 31920 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 92400 30960 ) ( * 31920 ) V2_2CUT_S
    NEW M3 ( 92400 30960 ) ( 94800 * ) V2_2CUT_W
    NEW M2 ( 94800 27600 ) ( * 30960 )
    NEW M1 ( 93360 27600 ) ( 94800 * ) V1_2CUT_W
    NEW M2 ( 93360 27120 ) ( * 27600 ) V1_X
    NEW M3 ( 92400 27120 ) ( 93360 * ) V2_XR
    NEW M2 ( 92400 25360 ) ( * 27120 ) V2_2CUT_E
    NEW M2 ( 92400 25360 ) ( 92880 * ) V1_2CUT_N
    NEW M2 ( 92400 31920 ) V1_X
 ;
- spi_MasterMode_u/n2
  ( spi_MasterMode_u/U22 Z ) ( spi_MasterMode_u/spi_ext_reg\[3\] RDN )
  ( spi_MasterMode_u/ssn_reg RDN )
  + ROUTED M1 ( 116880 58320 ) ( 117535 * 0 )
    NEW M2 ( 116880 51120 ) ( * 58320 ) V1_2CUT_S
    NEW M1 ( 117840 58440 0 ) ( * 58800 )
    NEW M1 ( 117840 58800 ) ( 119280 * ) V1_2CUT_N
    NEW M2 ( 119280 58800 ) ( * 62640 ) V1_2CUT_W
    NEW M2 ( 116880 51120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n8
  ( spi_MasterMode_u/U209 B ) ( spi_MasterMode_u/U208 ZN )
  ( spi_MasterMode_u/U201 A2 )
  + ROUTED M1 ( 120240 27600 ) ( 121200 * 0 )
    NEW M2 ( 120240 19440 ) ( * 24720 ) V1_2CUT_N
    NEW M2 ( 120240 24720 ) ( * 27600 ) V1_X
    NEW M2 ( 120240 19440 ) ( 120720 * )
    NEW M2 ( 120720 18480 ) ( * 19440 )
    NEW M2 ( 120720 18480 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n12
  ( spi_MasterMode_u/U213 I1 ) ( spi_MasterMode_u/U209 A1 )
  ( spi_MasterMode_u/U187 I ) ( spi_MasterMode_u/U81 ZN )
  + ROUTED M3 ( 113520 19920 ) ( 115920 * ) V2_2CUT_W
    NEW M2 ( 115920 19920 ) ( * 25200 ) V1_2CUT_S
    NEW M1 ( 115920 25200 ) ( 118320 * 0 )
    NEW M3 ( 109680 19920 ) ( 113520 * ) V2_2CUT_E
    NEW M2 ( 109680 19920 ) ( * 21840 ) V1_2CUT_W
    NEW M2 ( 114000 12720 ) ( * 13680 )
    NEW M2 ( 113520 13680 ) ( 114000 * )
    NEW M2 ( 113520 13680 ) ( * 18480 ) V1_2CUT_N
    NEW M2 ( 113520 18480 ) ( * 19920 )
    NEW M3 ( 109680 19920 ) V2_2CUT_S
    NEW M2 ( 114000 12720 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n13
  ( spi_MasterMode_u/U209 ZN ) ( spi_MasterMode_u/U186 I1 )
  + ROUTED M1 ( 114480 26160 ) ( 118320 * 0 )
    NEW M2 ( 114480 26160 ) ( * 28080 ) V2_2CUT_W
    NEW M3 ( 108240 28080 ) ( 114480 * )
    NEW M2 ( 108240 28080 ) ( * 28560 ) V1_2CUT_N
    NEW M2 ( 114480 26160 ) V1_2CUT_S
    NEW M3 ( 108240 28080 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n21
  ( spi_MasterMode_u/U211 S0 ) ( spi_MasterMode_u/U210 ZN )
  + ROUTED M1 ( 97200 24720 ) ( 98640 * 0 )
    NEW M1 ( 97200 24240 ) ( * 24720 )
    NEW M2 ( 97200 19440 ) ( * 24240 ) V1_2CUT_N
    NEW M3 ( 95280 19440 ) ( 97200 * ) V2_XR
    NEW M2 ( 95280 18480 ) ( * 19440 ) V2_2CUT_E
    NEW M2 ( 95280 18480 ) V1_V
 ;
- spi_MasterMode_u/n26
  ( spi_MasterMode_u/U212 A ) ( spi_MasterMode_u/U201 ZN )
  + ROUTED M2 ( 119280 18480 ) ( * 19440 ) V1_2CUT_S
    NEW M2 ( 118800 18480 ) ( 119280 * )
    NEW M2 ( 118800 15120 ) ( * 18480 )
    NEW M2 ( 118800 15120 ) V1_2CUT_W
 ;
- spi_MasterMode_u/n29
  ( spi_MasterMode_u/U213 I0 ) ( spi_MasterMode_u/U212 ZN )
  + ROUTED M1 ( 117360 15600 ) ( 117840 * 0 )
    NEW M2 ( 117360 15600 ) ( * 21840 ) V2_XR
    NEW M3 ( 112560 21840 ) ( 117360 * )
    NEW M1 ( 112080 21840 0 ) ( 112560 * ) V1_2CUT_S
    NEW M2 ( 117360 15600 ) V1_2CUT_N
    NEW M3 ( 112560 21840 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n32
  ( spi_MasterMode_u/U187 ZN ) ( spi_MasterMode_u/U186 I0 )
  + ROUTED M1 ( 112560 19440 ) ( 113040 * 0 )
    NEW M2 ( 112560 19440 ) ( * 20400 )
    NEW M2 ( 111600 20400 ) ( 112560 * )
    NEW M2 ( 111600 20400 ) ( * 26160 )
    NEW M2 ( 111120 26160 ) ( 111600 * )
    NEW M2 ( 111120 26160 ) ( * 28080 ) V1_X
    NEW M2 ( 112560 19440 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n34
  ( spi_MasterMode_u/U107 ZN ) ( spi_MasterMode_u/U138 B1 )
  ( spi_MasterMode_u/U137 B1 ) ( spi_MasterMode_u/U140 B1 )
  ( spi_MasterMode_u/U135 B1 ) ( spi_MasterMode_u/U134 B1 )
  ( spi_MasterMode_u/U139 B1 ) ( spi_MasterMode_u/U136 B1 )
  ( spi_MasterMode_u/U141 B1 )
  + ROUTED M3 ( 88560 154320 ) ( 91920 * ) V2_2CUT_W
    NEW M2 ( 91920 154320 ) ( 92400 * )
    NEW M2 ( 92400 153840 ) ( * 154320 )
    NEW M2 ( 83280 154320 ) ( * 155280 )
    NEW M2 ( 83280 155280 ) ( 83760 * ) V1_2CUT_E
    NEW M2 ( 88560 143280 ) ( * 154320 ) V2_2CUT_E
    NEW M3 ( 83760 154320 ) ( 88560 * )
    NEW M2 ( 83280 154320 ) ( 83760 * ) V2_2CUT_E
    NEW M2 ( 83280 148560 ) ( * 154320 )
    NEW M2 ( 88080 140400 ) ( * 143280 )
    NEW M2 ( 88080 143280 ) ( 88560 * ) V2_2CUT_E
    NEW M3 ( 88560 143280 ) ( 93360 * )
    NEW M3 ( 93360 142800 ) ( * 143280 )
    NEW M2 ( 93360 141840 ) ( * 142800 ) V2_2CUT_N
    NEW M2 ( 88080 139440 ) ( 89520 * )
    NEW M2 ( 88080 139440 ) ( * 140400 )
    NEW M2 ( 88080 140400 ) ( 88560 * ) V1_2CUT_E
    NEW M2 ( 83760 114960 ) ( * 118320 )
    NEW M2 ( 83760 118320 ) ( 84720 * )
    NEW M2 ( 84720 118320 ) ( * 123120 )
    NEW M2 ( 84720 123120 ) ( 85200 * )
    NEW M2 ( 85200 123120 ) ( * 129360 ) V2_XR
    NEW M3 ( 85200 129360 ) ( 89040 * ) V2_2CUT_W
    NEW M2 ( 89040 129360 ) ( 89520 * )
    NEW M2 ( 89520 129360 ) ( * 139440 )
    NEW M2 ( 89520 128400 ) ( * 129360 )
    NEW M2 ( 83760 114960 ) ( 84240 * ) V1_2CUT_E
    NEW M1 ( 83760 102960 ) ( 85680 * 0 )
    NEW M2 ( 83760 102960 ) ( * 108240 ) V1_2CUT_N
    NEW M2 ( 83760 108240 ) ( * 114960 )
    NEW M2 ( 92400 153840 ) V1_2CUT_S
    NEW M2 ( 83280 148560 ) V1_2CUT_N
    NEW M2 ( 93360 141840 ) V1_2CUT_N
    NEW M2 ( 89520 128400 ) V1_2CUT_N
    NEW M2 ( 83760 102960 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n38
  ( spi_MasterMode_u/U115 ZN ) ( spi_MasterMode_u/U176 B )
  ( spi_MasterMode_u/U173 A1 ) ( spi_MasterMode_u/U172 B )
  + ROUTED M1 ( 87120 53040 ) ( 87600 * 0 )
    NEW M2 ( 86640 53040 ) ( 87120 * ) V1_X
    NEW M2 ( 86640 48720 ) ( * 53040 )
    NEW M3 ( 84240 48720 ) ( 86640 * ) V2_XR
    NEW M2 ( 91920 51120 ) ( * 52560 ) V1_2CUT_N
    NEW M2 ( 91920 51120 ) ( 92880 * )
    NEW M2 ( 92880 49680 ) ( * 51120 )
    NEW M2 ( 92400 49680 ) ( 92880 * )
    NEW M2 ( 92400 45360 ) ( * 49680 )
    NEW M1 ( 87600 52560 0 ) ( 91920 * )
    NEW M2 ( 91920 52560 ) ( * 55440 ) V1_X
    NEW M3 ( 84240 48720 ) V2_XR
    NEW M2 ( 84240 48720 ) V1_2CUT_S
    NEW M2 ( 92400 45360 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n47
  ( spi_MasterMode_u/FE_PHC441_n47 I ) ( spi_MasterMode_u/U204 ZN )
  + ROUTED M1 ( 141360 95280 ) ( 144720 * 0 )
    NEW M2 ( 141360 94800 ) ( * 95280 ) V1_2CUT_N
    NEW M3 ( 138000 94800 ) ( 141360 * ) V2_2CUT_W
    NEW M2 ( 138000 93840 ) ( * 94800 ) V2_XR
    NEW M3 ( 124560 93840 ) ( 138000 * ) V2_XR
    NEW M2 ( 124560 91440 ) ( * 93840 ) V2_2CUT_E
    NEW M2 ( 123600 91440 ) ( 124560 * )
    NEW M2 ( 123600 90480 ) ( * 91440 )
    NEW M3 ( 114000 90480 ) ( 123600 * ) V2_2CUT_W
    NEW M2 ( 113520 90480 ) ( 114000 * ) V2_2CUT_E
    NEW M2 ( 113520 89520 ) ( * 90480 )
    NEW M2 ( 113040 89520 ) ( 113520 * )
    NEW M2 ( 113040 89040 ) ( * 89520 )
    NEW M2 ( 113040 89040 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n54
  ( spi_MasterMode_u/FE_PHC449_n54 I ) ( spi_MasterMode_u/U157 ZN )
  ( spi_MasterMode_u/U149 A2 ) ( spi_MasterMode_u/U10 A1 )
  + ROUTED M1 ( 106320 92880 0 ) ( 107280 * ) V1_X
    NEW M2 ( 107280 92880 ) ( * 93360 ) V2_2CUT_S
    NEW M3 ( 107280 93360 ) ( 116880 * ) V2_2CUT_N
    NEW M2 ( 116880 93360 ) ( * 95280 ) V1_2CUT_E
    NEW M1 ( 116880 95280 ) ( 119280 * 0 )
    NEW M2 ( 106800 82800 ) ( * 86640 ) V1_2CUT_S
    NEW M2 ( 106320 80400 ) ( * 82800 )
    NEW M2 ( 106320 82800 ) ( 106800 * )
    NEW M3 ( 106320 80400 ) ( 107760 * ) V2_XR
    NEW M2 ( 107760 78000 ) ( * 80400 )
    NEW M2 ( 107280 78000 ) ( 107760 * )
    NEW M2 ( 107280 76080 ) ( * 78000 )
    NEW M3 ( 103440 76080 ) ( 107280 * ) V2_2CUT_W
    NEW M2 ( 103440 75600 ) ( * 76080 ) V2_2CUT_E
    NEW M2 ( 106320 90960 ) ( * 91920 ) V1_2CUT_N
    NEW M2 ( 105840 88080 ) ( * 90960 )
    NEW M2 ( 105840 90960 ) ( 106320 * )
    NEW M2 ( 105840 88080 ) ( 106800 * )
    NEW M2 ( 106800 86640 ) ( * 88080 )
    NEW M1 ( 106800 86160 ) ( * 86640 )
    NEW M1 ( 106800 86160 ) ( 107280 * )
    NEW M1 ( 107280 85680 0 ) ( * 86160 )
    NEW M3 ( 106320 80400 ) V2_2CUT_E
    NEW M2 ( 103440 75600 ) V1_X
 ;
- spi_MasterMode_u/n55
  ( spi_MasterMode_u/U100 ZN ) ( spi_MasterMode_u/U92 A1 )
  ( spi_MasterMode_u/U64 A2 ) ( spi_MasterMode_u/U46 A2 )
  ( spi_MasterMode_u/U78 A2 ) ( spi_MasterMode_u/U69 B )
  ( spi_MasterMode_u/U59 B2 ) ( spi_MasterMode_u/U61 A2 )
  + ROUTED M2 ( 166320 57840 ) ( * 58320 ) V1_2CUT_S
    NEW M3 ( 166230 57840 ) ( 166320 * ) V2_2CUT_W
    NEW M2 ( 166320 54960 ) ( * 57840 )
    NEW M2 ( 158640 57840 ) ( * 59280 ) V1_2CUT_S
    NEW M3 ( 156240 57840 ) ( 157680 * ) V2_2CUT_S
    NEW M3 ( 150000 57600 ) ( 156240 * )
    NEW M3 ( 156240 57600 ) ( * 57840 )
    NEW M3 ( 150000 57600 ) ( * 57840 )
    NEW M3 ( 148560 57840 ) ( 150000 * )
    NEW M2 ( 148560 57840 ) ( * 58800 ) V1_X
    NEW M3 ( 160080 33840 ) ( 166230 * ) TV1_2CUT_W
    NEW TM1 ( 166230 33840 ) ( * 57840 ) TV1_2CUT_N
    NEW M3 ( 158640 57840 ) ( 166230 * )
    NEW M3 ( 157680 57840 ) ( 158640 * ) V2_2CUT_E
    NEW M2 ( 157680 54000 ) ( * 55440 ) V1_X
    NEW M2 ( 157680 55440 ) ( * 57840 )
    NEW M2 ( 157680 54000 ) ( 157920 * )
    NEW M2 ( 157920 49200 ) ( * 54000 )
    NEW M2 ( 157920 49200 ) ( 158160 * )
    NEW M2 ( 158160 48720 ) ( * 49200 )
    NEW M2 ( 160080 33840 ) ( * 34320 ) V1_X
    NEW M3 ( 151920 33840 ) ( 160080 * ) V2_2CUT_N
    NEW M2 ( 151440 33840 ) ( 151920 * ) V2_2CUT_E
    NEW M2 ( 151440 33840 ) ( * 35280 ) V1_2CUT_S
    NEW M1 ( 147120 35280 0 ) ( 151440 * )
    NEW M2 ( 166320 54960 ) V1_X
    NEW M3 ( 148560 57840 ) V2_2CUT_N
    NEW M2 ( 158160 48720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n59
  ( spi_MasterMode_u/U104 ZN ) ( spi_MasterMode_u/U89 A2 )
  ( spi_MasterMode_u/U51 B2 ) ( spi_MasterMode_u/U96 A1 )
  ( spi_MasterMode_u/U80 A3 ) ( spi_MasterMode_u/U58 A1 )
  + ROUTED M2 ( 151920 42000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 162000 58800 ) ( * 59280 ) V2_2CUT_E
    NEW M2 ( 148080 59760 ) ( * 62160 ) V1_2CUT_N
    NEW M1 ( 146640 62160 0 ) ( 148080 * )
    NEW TM1 ( 162630 36720 ) ( * 47280 ) TV1_2CUT_W
    NEW M3 ( 162630 36720 ) ( 164400 * ) V2_2CUT_W
    NEW M2 ( 164400 35280 ) ( * 36720 )
    NEW M3 ( 145200 42000 ) ( 151920 * ) V2_2CUT_N
    NEW M2 ( 145200 41520 ) ( * 42000 ) V2_2CUT_E
    NEW M1 ( 145200 59280 0 ) ( 146640 * ) V1_2CUT_W
    NEW M2 ( 146640 59280 ) ( * 59760 ) V2_2CUT_E
    NEW M3 ( 146640 59760 ) ( 148080 * ) V2_2CUT_N
    NEW M3 ( 148080 59760 ) ( 151920 * )
    NEW M3 ( 151920 59280 ) ( * 59760 )
    NEW M3 ( 151920 59280 ) ( 162000 * )
    NEW M3 ( 162000 59280 ) ( 162630 * ) TV1_2CUT_W
    NEW TM1 ( 162630 47280 ) ( * 59280 )
    NEW M3 ( 151920 47280 ) ( 162630 * )
    NEW M2 ( 151920 42000 ) ( * 47280 ) V2_2CUT_S
    NEW M2 ( 162000 58800 ) V1_2CUT_W
    NEW TM1 ( 162630 36720 ) TV1_2CUT_E
    NEW M2 ( 164400 35280 ) V1_V
    NEW M2 ( 145200 41520 ) V1_2CUT_N
    NEW M2 ( 151920 42000 ) V1_X
 ;
- spi_MasterMode_u/n65
  ( spi_MasterMode_u/FE_PHC325_n65 I ) ( spi_MasterMode_u/U150 ZN )
  ( spi_MasterMode_u/U94 A3 ) ( spi_MasterMode_u/U108 A2 )
  + ROUTED M3 ( 123600 63600 ) ( 128400 * ) V2_2CUT_N
    NEW M2 ( 128400 62160 ) ( * 63600 )
    NEW M1 ( 128400 62160 ) ( 129840 * 0 ) V1_V
    NEW M2 ( 129840 62160 ) ( * 65520 ) V1_2CUT_E
    NEW M1 ( 129840 65520 ) ( 131280 * )
    NEW M1 ( 131280 65520 ) ( * 66000 0 )
    NEW M2 ( 123600 63600 ) ( * 65040 ) V1_2CUT_S
    NEW M2 ( 123600 61200 ) ( * 63600 ) V2_2CUT_E
    NEW M2 ( 123120 61200 ) ( 123600 * )
    NEW M2 ( 123120 59280 ) ( * 61200 )
    NEW M2 ( 122640 59280 ) ( 123120 * )
    NEW M2 ( 128400 62160 ) V1_2CUT_N
    NEW M2 ( 122640 59280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n80
  ( spi_MasterMode_u/FE_PHC310_n80 I ) ( spi_MasterMode_u/U203 ZN )
  + ROUTED M1 ( 125040 72720 ) ( 126000 * 0 )
    NEW M2 ( 125040 72720 ) ( * 73680 ) V2_XR
    NEW M3 ( 121680 73680 ) ( 125040 * )
    NEW M2 ( 121680 71760 ) ( * 73680 ) V2_2CUT_E
    NEW M3 ( 120240 71760 ) ( 121680 * ) V2_2CUT_E
    NEW M3 ( 120240 71280 ) ( * 71760 )
    NEW M3 ( 118800 71280 ) ( 120240 * )
    NEW M2 ( 118800 68400 ) ( * 71280 ) V2_2CUT_E
    NEW M1 ( 117840 68400 0 ) ( 118800 * ) V1_2CUT_S
    NEW M2 ( 125040 72720 ) V1_X
 ;
- spi_MasterMode_u/n89
  ( spi_MasterMode_u/FE_PHC332_n89 I ) ( spi_MasterMode_u/U154 ZN )
  ( spi_MasterMode_u/U108 A3 ) ( spi_MasterMode_u/U19 A1 )
  + ROUTED M3 ( 102480 67920 ) ( 114000 * ) V2_XR
    NEW M2 ( 102480 67920 ) ( * 72240 ) V1_X
    NEW M1 ( 126480 66000 0 ) ( 130320 * 0 )
    NEW M1 ( 124080 66480 ) ( 126480 * 0 )
    NEW M2 ( 124080 66480 ) ( * 67920 ) V2_XR
    NEW M3 ( 114000 67920 ) ( 124080 * )
    NEW M2 ( 114000 66480 ) ( * 67920 )
    NEW M1 ( 114000 66000 ) ( * 66480 ) V1_2CUT_S
    NEW M1 ( 114000 66000 ) ( 114480 * )
    NEW M1 ( 114480 65520 0 ) ( * 66000 )
    NEW M3 ( 102480 67920 ) V2_XR
    NEW M2 ( 124080 66480 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n92
  ( spi_MasterMode_u/U207 ZN ) ( spi_MasterMode_u/U117 A3 )
  + ROUTED M1 ( 82800 101520 0 ) ( 83760 * ) V1_2CUT_W
    NEW M2 ( 83760 99120 ) ( * 101520 )
    NEW M2 ( 83760 99120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n95
  ( spi_MasterMode_u/U118 ZN ) ( spi_MasterMode_u/U176 A2 )
  ( spi_MasterMode_u/U188 B1 )
  + ROUTED M3 ( 98160 43920 ) ( 108720 * ) V2_2CUT_W
    NEW M2 ( 97680 43920 ) ( 98160 * ) V2_2CUT_E
    NEW M2 ( 97680 43920 ) ( * 45360 ) V1_2CUT_S
    NEW M1 ( 94320 45360 0 ) ( 97680 * )
    NEW M1 ( 109680 45840 ) ( 112560 * 0 )
    NEW M2 ( 109680 43920 ) ( * 45840 ) V1_2CUT_S
    NEW M3 ( 108720 43920 ) ( 109680 * ) V2_XR
    NEW M2 ( 108240 39600 ) ( * 43920 )
    NEW M2 ( 108240 43920 ) ( 108720 * )
    NEW M3 ( 108240 39600 ) ( 114960 * ) V2_2CUT_N
    NEW M2 ( 114960 39120 ) ( * 39600 )
    NEW M3 ( 108240 39600 ) V2_2CUT_N
    NEW M2 ( 114960 39120 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n97
  ( spi_MasterMode_u/U35 ZN ) ( spi_MasterMode_u/U90 A1 )
  ( spi_MasterMode_u/U73 A2 ) ( spi_MasterMode_u/U79 A3 )
  + ROUTED M2 ( 156720 68400 ) ( * 70320 ) V2_2CUT_S
    NEW M3 ( 152880 70320 ) ( 156720 * )
    NEW M2 ( 152880 70320 ) ( * 72240 ) V1_V
    NEW M2 ( 156720 63600 ) ( * 65040 ) V1_X
    NEW M2 ( 156480 56400 ) ( * 63600 )
    NEW M2 ( 156480 63600 ) ( 156720 * )
    NEW M2 ( 156480 56400 ) ( 156720 * )
    NEW M2 ( 156720 54960 ) ( * 56400 )
    NEW M3 ( 150480 54960 ) ( 156720 * ) V2_2CUT_N
    NEW M2 ( 150480 54960 ) ( * 55440 ) V1_V
    NEW M1 ( 156720 65040 ) ( 157680 * 0 )
    NEW M2 ( 156720 65040 ) ( * 68400 ) V1_X
    NEW M1 ( 156720 68400 ) ( 158160 * 0 )
    NEW M3 ( 152880 70320 ) V2_2CUT_E
    NEW M3 ( 150480 54960 ) V2_2CUT_S
 ;
- spi_MasterMode_u/n98
  ( spi_MasterMode_u/U67 ZN ) ( spi_MasterMode_u/U49 C )
  ( spi_MasterMode_u/U96 A2 ) ( spi_MasterMode_u/U59 B1 )
  + ROUTED M3 ( 159600 43440 ) ( 162000 * ) V2_XR
    NEW M2 ( 162000 43440 ) ( * 52080 ) V2_2CUT_S
    NEW M3 ( 162000 52080 ) ( 167280 * ) V2_2CUT_W
    NEW M2 ( 167280 52080 ) ( * 55440 ) V1_2CUT_S
    NEW M2 ( 159600 37200 ) ( * 39600 ) V1_2CUT_S
    NEW M3 ( 159600 37200 ) ( 161520 * ) V2_XR
    NEW M2 ( 161520 35280 ) ( * 37200 )
    NEW M1 ( 161520 35280 ) ( 163440 * 0 )
    NEW M1 ( 157200 39600 0 ) ( 159600 * )
    NEW M2 ( 159600 39600 ) ( * 42000 ) V1_2CUT_S
    NEW M2 ( 159600 42000 ) ( * 43440 ) V2_2CUT_E
    NEW M3 ( 159600 37200 ) V2_2CUT_S
    NEW M2 ( 161520 35280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n101
  ( spi_MasterMode_u/U202 ZN ) ( spi_MasterMode_u/U39 A2 )
  + ROUTED M2 ( 127920 30960 ) ( * 31440 ) V1_2CUT_S
    NEW M2 ( 127920 30960 ) ( 128400 * )
    NEW M2 ( 128400 25680 ) ( * 30960 )
    NEW M2 ( 128400 25680 ) ( 128880 * ) V1_2CUT_W
 ;
- spi_MasterMode_u/n107
  ( spi_MasterMode_u/U195 ZN ) ( spi_MasterMode_u/U66 A3 )
  ( spi_MasterMode_u/U54 A1 ) ( spi_MasterMode_u/U80 A1 )
  + ROUTED M2 ( 145200 62160 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 145200 62160 ) ( 151920 * ) V2_2CUT_S
    NEW M1 ( 152400 68400 ) ( 153360 * 0 )
    NEW M2 ( 152400 67920 ) ( * 68400 ) V1_X
    NEW M2 ( 151920 67920 ) ( 152400 * )
    NEW M2 ( 151920 62160 ) ( * 66000 ) V1_X
    NEW M2 ( 151920 66000 ) ( * 67920 )
    NEW M3 ( 151920 62160 ) ( 155280 * ) V2_2CUT_S
    NEW M2 ( 155280 61680 ) ( * 62160 )
    NEW M3 ( 145200 62160 ) V2_2CUT_E
    NEW M2 ( 145200 62160 ) V1_2CUT_E
    NEW M2 ( 155280 61680 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n112
  ( spi_MasterMode_u/U130 ZN ) ( spi_MasterMode_u/U103 A1 )
  + ROUTED M1 ( 123600 42480 0 ) ( 126960 * ) V1_2CUT_N
    NEW M2 ( 126960 42480 ) ( * 42960 )
    NEW M2 ( 126960 42960 ) ( 128880 * )
    NEW M2 ( 128880 42000 ) ( * 42960 )
    NEW M2 ( 128880 42000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n113
  ( spi_MasterMode_u/U71 ZN ) ( spi_MasterMode_u/U70 B2 )
  ( spi_MasterMode_u/U59 A2 )
  + ROUTED M2 ( 168240 61200 ) ( * 64560 )
    NEW M2 ( 168240 64560 ) ( 169200 * )
    NEW M2 ( 169200 64560 ) ( * 66480 )
    NEW M2 ( 169200 66480 ) ( 170640 * )
    NEW M2 ( 170640 66480 ) ( * 68400 ) V1_2CUT_N
    NEW M1 ( 169200 68400 0 ) ( 170640 * )
    NEW M1 ( 166800 61200 0 ) ( 168240 * ) V1_2CUT_W
    NEW M2 ( 168240 59760 ) ( * 61200 )
    NEW M2 ( 168240 59760 ) ( 169200 * )
    NEW M2 ( 169200 55920 ) ( * 59760 )
    NEW M2 ( 169200 55920 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n115
  ( spi_MasterMode_u/FE_PHC211_n115 I ) ( spi_MasterMode_u/U142 ZN )
  ( spi_MasterMode_u/U192 A1 ) ( spi_MasterMode_u/U190 A2 )
  + ROUTED M1 ( 100560 35280 0 ) ( 101520 * ) V1_2CUT_E
    NEW M2 ( 101520 32880 ) ( * 35280 )
    NEW M1 ( 101520 35280 ) ( 104400 * 0 )
    NEW M1 ( 101040 32880 ) ( 101520 * 0 ) V1_2CUT_S
    NEW M2 ( 101040 32880 ) ( * 33360 ) V2_XR
    NEW M3 ( 97680 33360 ) ( 101040 * )
    NEW M2 ( 97680 31920 ) ( * 33360 ) V2_XR
    NEW M2 ( 101040 32880 ) V1_2CUT_S
    NEW M2 ( 97680 31920 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n120
  ( spi_MasterMode_u/U189 ZN ) ( spi_MasterMode_u/U168 A3 )
  ( spi_MasterMode_u/U166 B1 )
  + ROUTED M3 ( 78000 47280 ) ( 81360 * ) V2_2CUT_E
    NEW M2 ( 78000 47280 ) ( * 48240 ) V1_2CUT_N
    NEW M1 ( 84240 46320 ) ( 86160 * 0 )
    NEW M2 ( 83760 46320 ) ( 84240 * ) V1_2CUT_E
    NEW M2 ( 83760 46320 ) ( * 47280 ) V2_XR
    NEW M3 ( 81360 47280 ) ( 83760 * )
    NEW M2 ( 81360 42000 ) ( * 47280 )
    NEW M1 ( 81360 42000 ) ( 82320 * 0 )
    NEW M3 ( 78000 47280 ) V2_XR
    NEW M2 ( 81360 42000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n124
  ( spi_MasterMode_u/U131 ZN ) ( spi_MasterMode_u/U105 C )
  ( spi_MasterMode_u/U145 A1 ) ( spi_MasterMode_u/U37 A2 )
  + ROUTED M2 ( 104400 42000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 117840 42000 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 116400 42000 ) ( 117840 * ) V2_2CUT_E
    NEW M3 ( 112560 41520 ) ( 116400 * )
    NEW M3 ( 116400 41520 ) ( * 42000 )
    NEW M3 ( 112560 41520 ) ( * 42000 )
    NEW M3 ( 104400 42000 ) ( 112560 * )
    NEW M3 ( 102000 42000 ) ( 104400 * ) V2_2CUT_W
    NEW M3 ( 102000 41040 ) ( * 42000 )
    NEW M3 ( 87600 41040 ) ( 102000 * )
    NEW M2 ( 87600 38160 ) ( * 41040 ) V2_2CUT_E
    NEW M2 ( 121200 39600 ) ( * 42000 ) V2_2CUT_S
    NEW M3 ( 117840 42000 ) ( 121200 * )
    NEW M2 ( 104400 42000 ) V1_X
    NEW M2 ( 87600 38160 ) V1_2CUT_N
    NEW M2 ( 121200 39600 ) V1_2CUT_S
    NEW M2 ( 117840 42000 ) V1_X
 ;
- spi_MasterMode_u/n130
  ( spi_MasterMode_u/U191 ZN ) ( spi_MasterMode_u/U185 A2 )
  ( spi_MasterMode_u/U145 C )
  + ROUTED M3 ( 109200 44400 ) ( 110160 * ) V2_XR
    NEW M2 ( 110160 38640 ) ( * 44400 )
    NEW M2 ( 109200 44400 ) ( * 44880 ) V1_2CUT_N
    NEW M3 ( 103440 44400 ) ( 109200 * ) V2_XR
    NEW M2 ( 103440 42000 ) ( * 44400 ) V2_XR
    NEW M2 ( 110160 38640 ) V1_2CUT_W
    NEW M2 ( 103440 42000 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n131
  ( spi_MasterMode_u/U147 ZN ) ( spi_MasterMode_u/U190 A1 )
  ( spi_MasterMode_u/U163 A2 ) ( spi_MasterMode_u/U182 B1 )
  + ROUTED M2 ( 92880 35280 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 105360 35280 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 105360 31920 0 ) ( 110160 * 0 )
    NEW M3 ( 103920 35280 ) ( 105360 * ) V2_2CUT_S
    NEW M3 ( 103920 35280 ) ( * 35760 )
    NEW M3 ( 100080 35760 ) ( 103920 * )
    NEW M3 ( 100080 35280 ) ( * 35760 )
    NEW M3 ( 92880 35280 ) ( 100080 * )
    NEW M2 ( 105360 32880 ) ( * 35280 ) V1_2CUT_S
    NEW M3 ( 92880 35280 ) V2_2CUT_E
    NEW M2 ( 92880 35280 ) V1_2CUT_W
    NEW M2 ( 105360 32880 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n133
  ( spi_MasterMode_u/FE_PHC340_n133 I ) ( spi_MasterMode_u/U99 ZN )
  ( spi_MasterMode_u/U174 A2 ) ( spi_MasterMode_u/U172 A2 )
  + ROUTED M2 ( 84720 58320 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 86160 53040 ) ( 94800 * ) V2_2CUT_W
    NEW M2 ( 94800 52080 ) ( * 53040 )
    NEW M2 ( 86160 53040 ) ( * 58320 ) V2_2CUT_E
    NEW M2 ( 86160 48720 ) ( * 53040 ) V2_XR
    NEW M3 ( 84720 58320 ) ( 86160 * )
    NEW M3 ( 86160 58320 ) ( 89040 * ) V2_2CUT_W
    NEW M2 ( 89040 55440 ) ( * 58320 )
    NEW M2 ( 94800 52080 ) V1_2CUT_N
    NEW M2 ( 86160 48720 ) V1_X
    NEW M2 ( 84720 58320 ) V1_2CUT_N
    NEW M3 ( 84720 58320 ) V2_XR
    NEW M2 ( 89040 55440 ) V1_XR
 ;
- spi_MasterMode_u/n134
  ( spi_MasterMode_u/U205 ZN ) ( spi_MasterMode_u/U148 B1 )
  ( spi_MasterMode_u/U153 B2 )
  + ROUTED M2 ( 126000 92880 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 122640 92880 ) ( 125040 * 0 )
    NEW M2 ( 122640 89040 ) ( * 92880 ) V1_X
    NEW M1 ( 125040 92880 0 ) ( 126000 * ) V1_2CUT_W
    NEW M3 ( 126000 92880 ) ( 128400 * ) V2_XR
    NEW M2 ( 128400 92880 ) ( * 94800 ) V2_2CUT_E
    NEW M3 ( 128400 94800 ) ( 131760 * ) V2_XR
    NEW M2 ( 131760 94800 ) ( * 95280 ) V1_2CUT_N
    NEW M2 ( 122640 89040 ) V1_2CUT_W
    NEW M3 ( 126000 92880 ) V2_2CUT_E
 ;
- spi_MasterMode_u/n141
  ( spi_MasterMode_u/U177 ZN ) ( spi_MasterMode_u/U148 B2 )
  ( spi_MasterMode_u/U152 A1 )
  + ROUTED M2 ( 128400 82800 ) ( * 89040 ) V1_X
    NEW M1 ( 125520 82800 ) ( 127440 * 0 )
    NEW M1 ( 127440 82800 0 ) ( 128400 * ) V1_2CUT_W
    NEW M2 ( 125520 82800 ) ( * 88560 ) V1_2CUT_W
    NEW M1 ( 123600 88560 0 ) ( 125520 * )
    NEW M2 ( 125520 82800 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n172
  ( spi_MasterMode_u/U206 ZN ) ( spi_MasterMode_u/U175 A2 )
  ( spi_MasterMode_u/U151 A1 )
  + ROUTED M2 ( 110640 88560 ) ( * 89040 ) V1_2CUT_S
    NEW M3 ( 110640 88560 ) ( 114960 * ) V2_XR
    NEW M2 ( 114960 88560 ) ( * 89040 ) V1_2CUT_S
    NEW M1 ( 113040 94800 ) ( 115440 * 0 )
    NEW M2 ( 113040 90480 ) ( * 94800 ) V1_2CUT_N
    NEW M3 ( 110160 90480 ) ( 113040 * ) V2_XR
    NEW M2 ( 110160 89040 ) ( * 90480 ) V2_XR
    NEW M2 ( 110160 89040 ) ( 110640 * )
    NEW M3 ( 110640 88560 ) V2_2CUT_W
 ;
- spi_MasterMode_u/n197
  ( spi_MasterMode_u/U93 ZN ) ( spi_MasterMode_u/U19 A2 )
  ( spi_MasterMode_u/U10 A2 )
  + ROUTED M2 ( 104400 72240 ) ( * 75120 ) V2_2CUT_E
    NEW M1 ( 103440 72240 0 ) ( 104400 * ) V1_2CUT_N
    NEW M1 ( 107760 75600 ) ( 109200 * 0 )
    NEW M2 ( 107760 75120 ) ( * 75600 ) V1_2CUT_E
    NEW M3 ( 104400 75120 ) ( 107760 * ) V2_XR
    NEW M2 ( 104400 75120 ) ( * 75600 ) V1_2CUT_E
 ;
- spi_MasterMode_u/n198
  ( spi_MasterMode_u/U169 ZN ) ( spi_MasterMode_u/U26 A2 )
  ( spi_MasterMode_u/U29 A2 ) ( spi_MasterMode_u/U4 A2 )
  ( spi_MasterMode_u/U23 A1 )
  + ROUTED M2 ( 97680 82320 ) ( * 86160 )
    NEW M2 ( 96720 86160 ) ( 97680 * )
    NEW M2 ( 96720 85680 ) ( * 86160 )
    NEW M1 ( 102480 78480 0 ) ( 102960 * ) V1_2CUT_N
    NEW M3 ( 98160 78480 ) ( 102960 * ) V2_XR
    NEW M2 ( 98160 78480 ) ( * 82320 )
    NEW M2 ( 97680 82320 ) ( 98160 * )
    NEW M1 ( 102480 79920 0 ) ( 102960 * ) V1_2CUT_S
    NEW M2 ( 102960 79920 ) ( * 80400 )
    NEW M2 ( 102960 80400 ) ( 105360 * )
    NEW M2 ( 105360 80400 ) ( * 82320 ) V1_2CUT_S
    NEW M1 ( 105360 82320 ) ( 107280 * 0 ) V1_2CUT_W
    NEW M2 ( 107280 81840 ) ( * 82320 )
    NEW M2 ( 107280 81840 ) ( 107760 * )
    NEW M2 ( 107760 81360 ) ( * 81840 )
    NEW M2 ( 107760 81360 ) ( 108240 * )
    NEW M2 ( 108240 78960 ) ( * 81360 )
    NEW M2 ( 96720 85680 ) V1_X
    NEW M3 ( 98160 78480 ) V2_XR
    NEW M2 ( 97680 82320 ) V1_2CUT_E
    NEW M2 ( 108240 78960 ) V1_X
 ;
- spi_MasterMode_u/n199
  ( spi_MasterMode_u/U179 ZN ) ( spi_MasterMode_u/U31 A1 )
  ( spi_MasterMode_u/U112 A2 ) ( spi_MasterMode_u/U114 A4 )
  + ROUTED M1 ( 93840 100080 ) ( 94800 * 0 )
    NEW M2 ( 93840 100080 ) ( * 102480 ) V1_2CUT_S
    NEW M1 ( 92880 98640 ) ( 94800 * 0 )
    NEW M2 ( 92880 95760 ) ( * 98640 ) V1_2CUT_S
    NEW M3 ( 92880 95760 ) ( 97200 * ) V2_2CUT_S
    NEW M2 ( 97200 92400 ) ( * 95760 )
    NEW M2 ( 93840 100080 ) V1_2CUT_E
    NEW M2 ( 92880 95760 ) V1_2CUT_N
    NEW M3 ( 92880 95760 ) V2_2CUT_N
    NEW M2 ( 97200 92400 ) V1_2CUT_S
 ;
- spi_MasterMode_u/n200
  ( spi_MasterMode_u/U127 A1 ) ( spi_MasterMode_u/U40 ZN )
  ( spi_MasterMode_u/U185 B ) ( spi_MasterMode_u/U103 A2 )
  ( spi_MasterMode_u/U36 A2 ) ( spi_MasterMode_u/U38 A2 )
  ( spi_MasterMode_u/U112 A3 ) ( spi_MasterMode_u/U7 B1 )
  ( spi_MasterMode_u/U133 A1 ) ( spi_MasterMode_u/U65 B2 )
  ( spi_MasterMode_u/U88 B2 ) ( spi_MasterMode_u/U117 B1 )
  ( spi_MasterMode_u/U45 B2 ) ( spi_MasterMode_u/U50 B2 )
  ( spi_MasterMode_u/U98 B2 ) ( spi_MasterMode_u/U53 B2 )
  ( spi_MasterMode_u/U48 B2 ) ( spi_MasterMode_u/U82 B2 )
  ( spi_MasterMode_u/U86 B2 ) ( spi_MasterMode_u/U43 B2 )
  ( spi_MasterMode_u/U39 B1 ) ( spi_MasterMode_u/U18 B2 )
  ( spi_MasterMode_u/U15 B2 ) ( spi_MasterMode_u/U21 B2 )
  ( spi_MasterMode_u/U12 B2 ) ( spi_MasterMode_u/U28 B2 )
  ( spi_MasterMode_u/U32 B2 ) ( spi_MasterMode_u/U6 B2 )
  ( spi_MasterMode_u/U24 B2 ) ( spi_MasterMode_u/U132 A1 )
  ( spi_MasterMode_u/U37 A1 )
  + ROUTED M1 ( 135120 38640 0 ) ( 135600 * ) V1_2CUT_N
    NEW M2 ( 133680 27120 ) ( 134160 * )
    NEW M3 ( 131760 27120 ) ( 133680 * ) V2_2CUT_W
    NEW M2 ( 131760 26160 ) ( * 27120 ) V2_XR
    NEW M1 ( 165360 42000 ) ( 167280 * 0 )
    NEW M2 ( 167280 22320 ) ( * 33840 )
    NEW M2 ( 166800 33840 ) ( 167280 * )
    NEW M2 ( 166800 33840 ) ( * 38160 ) V2_XR
    NEW M3 ( 166320 38160 ) ( 166800 * )
    NEW M3 ( 166320 38160 ) ( * 38640 )
    NEW M3 ( 165360 38640 ) ( 166320 * )
    NEW M2 ( 165360 38640 ) ( * 40080 )
    NEW M2 ( 165360 40080 ) ( * 42000 ) V1_2CUT_S
    NEW M2 ( 164880 40080 ) ( 165360 * )
    NEW M2 ( 164880 38640 ) ( * 40080 )
    NEW M2 ( 154320 22320 ) ( * 24720 )
    NEW M2 ( 154320 22320 ) ( 154800 * ) V2_2CUT_W
    NEW M3 ( 154800 22320 ) ( 167280 * ) V2_2CUT_N
    NEW M2 ( 167280 21840 ) ( * 22320 )
    NEW M2 ( 151440 22800 ) ( * 24720 ) V2_2CUT_E
    NEW M3 ( 151440 24720 ) ( 153840 * ) V2_2CUT_W
    NEW M2 ( 153840 24720 ) ( 154320 * )
    NEW M2 ( 154320 24720 ) ( * 25200 ) V1_2CUT_S
    NEW M3 ( 127920 39120 ) ( 135600 * )
    NEW M3 ( 135600 38640 ) ( * 39120 )
    NEW M2 ( 135600 30960 ) ( * 38640 ) V2_2CUT_N
    NEW M2 ( 135120 30960 ) ( 135600 * )
    NEW M2 ( 135120 30480 ) ( * 30960 )
    NEW M2 ( 134160 30480 ) ( 135120 * )
    NEW M2 ( 134160 27120 ) ( * 28560 ) V1_2CUT_S
    NEW M2 ( 134160 28560 ) ( * 30480 )
    NEW M2 ( 134160 27120 ) ( 134640 * )
    NEW M2 ( 134640 23280 ) ( * 27120 )
    NEW M3 ( 134640 22800 ) ( * 23280 ) V2_2CUT_N
    NEW M3 ( 134640 22800 ) ( 151440 * ) V2_2CUT_E
    NEW M2 ( 151440 21840 ) ( * 22800 )
    NEW M2 ( 127920 39120 ) ( * 41520 ) V1_2CUT_N
    NEW M2 ( 127440 39120 ) ( 127920 * ) V2_2CUT_E
    NEW M2 ( 127440 38640 ) ( * 39120 )
    NEW M3 ( 123600 52080 ) ( 137520 * )
    NEW M3 ( 137520 52080 ) ( * 52560 )
    NEW M3 ( 137520 52560 ) ( 138960 * ) V2_XR
    NEW M2 ( 138960 52080 ) ( * 52560 )
    NEW M2 ( 123600 48720 ) ( * 52080 ) V2_2CUT_E
    NEW M2 ( 109200 38160 ) ( * 42960 ) V2_2CUT_S
    NEW M2 ( 90960 39120 ) ( * 42000 ) V1_2CUT_S
    NEW M3 ( 88560 39120 ) ( 90960 * ) V2_2CUT_W
    NEW M2 ( 88560 38640 ) ( * 39120 ) V2_2CUT_E
    NEW M3 ( 90960 42960 ) ( 102960 * ) V2_2CUT_N
    NEW M2 ( 90960 42000 ) ( * 42960 ) V2_2CUT_E
    NEW M2 ( 139440 67920 ) ( * 72240 )
    NEW M2 ( 138960 72240 ) ( 139440 * )
    NEW M2 ( 138960 72240 ) ( * 81360 )
    NEW M2 ( 137520 81360 ) ( 138960 * )
    NEW M2 ( 137520 81360 ) ( * 88560 ) V1_2CUT_N
    NEW M2 ( 139440 67920 ) ( 139920 * ) V2_2CUT_E
    NEW M3 ( 139920 67920 ) ( 150960 * )
    NEW M3 ( 150960 67680 ) ( * 67920 )
    NEW M3 ( 150960 67680 ) ( 156720 * )
    NEW M3 ( 156720 67680 ) ( * 67920 )
    NEW M3 ( 156720 67920 ) ( 167760 * ) V2_2CUT_S
    NEW M2 ( 167760 65520 ) ( * 67920 )
    NEW M3 ( 103440 71280 ) ( 111600 * ) V2_2CUT_S
    NEW M2 ( 111600 68880 ) ( * 71280 )
    NEW M1 ( 111600 68880 ) ( 113040 * 0 ) V1_2CUT_S
    NEW M2 ( 113040 67440 ) ( * 68880 )
    NEW M3 ( 113040 67440 ) ( 122160 * )
    NEW M3 ( 122160 67200 ) ( * 67440 )
    NEW M3 ( 122160 67200 ) ( 124080 * )
    NEW M3 ( 124080 66960 ) ( * 67200 )
    NEW M3 ( 124080 66960 ) ( 138960 * ) V2_2CUT_E
    NEW M2 ( 138960 66960 ) ( 139440 * )
    NEW M2 ( 139440 66960 ) ( * 67920 )
    NEW M2 ( 139440 65520 ) ( * 66960 )
    NEW M2 ( 97200 71280 ) ( * 78480 )
    NEW M2 ( 97200 78480 ) ( * 78960 ) V1_2CUT_S
    NEW M2 ( 96720 78480 ) ( 97200 * )
    NEW M3 ( 94320 78480 ) ( 96720 * ) V2_2CUT_E
    NEW M2 ( 94320 75600 ) ( * 78480 ) V2_2CUT_E
    NEW M2 ( 93840 71280 ) ( * 72240 ) V1_2CUT_S
    NEW M2 ( 88080 91920 ) ( * 92400 ) V1_2CUT_S
    NEW M3 ( 87120 90960 ) ( 88080 * ) V2_2CUT_N
    NEW M2 ( 88080 90960 ) ( * 91920 ) V2_XR
    NEW M3 ( 88080 91920 ) ( 98160 * ) V2_2CUT_N
    NEW M2 ( 98160 91920 ) ( * 92400 ) V1_V
    NEW M2 ( 85200 92880 ) ( * 98160 ) V2_2CUT_W
    NEW M3 ( 81360 98160 ) ( 85200 * )
    NEW M2 ( 81360 98160 ) ( * 99600 ) V1_2CUT_S
    NEW M2 ( 87120 90960 ) ( * 91440 )
    NEW M2 ( 86160 91440 ) ( 87120 * )
    NEW M2 ( 86160 91440 ) ( * 92880 )
    NEW M2 ( 85200 92880 ) ( 86160 * )
    NEW M2 ( 85200 92400 ) ( * 92880 )
    NEW M2 ( 86640 76080 ) ( * 77520 )
    NEW M2 ( 86640 77520 ) ( 87120 * )
    NEW M2 ( 87120 77520 ) ( * 85680 ) V1_2CUT_N
    NEW M2 ( 87120 85680 ) ( * 90960 ) V2_2CUT_N
    NEW M3 ( 97200 71280 ) ( 103440 * ) V2_2CUT_S
    NEW M3 ( 93840 71280 ) ( 97200 * ) V2_2CUT_N
    NEW M3 ( 89520 71280 ) ( 93840 * ) V2_2CUT_W
    NEW M3 ( 86160 70800 ) ( 89520 * )
    NEW M3 ( 89520 70800 ) ( * 71280 )
    NEW M2 ( 86160 70800 ) ( * 76080 )
    NEW M2 ( 86160 76080 ) ( 86640 * )
    NEW M2 ( 85680 76080 ) ( 86160 * )
    NEW M2 ( 85680 75600 ) ( * 76080 )
    NEW M1 ( 85200 75600 0 ) ( 85680 * ) V1_2CUT_N
    NEW M2 ( 102960 49200 ) ( * 54480 )
    NEW M2 ( 102480 54480 ) ( 102960 * )
    NEW M2 ( 102480 54480 ) ( * 66960 )
    NEW M2 ( 102480 66960 ) ( 103440 * )
    NEW M2 ( 103440 66960 ) ( * 68880 ) V1_2CUT_S
    NEW M2 ( 103440 68880 ) ( * 71280 )
    NEW M2 ( 102960 42960 ) ( * 49200 ) V1_2CUT_N
    NEW M3 ( 102960 42960 ) ( 109200 * )
    NEW M3 ( 109200 42960 ) ( 121200 * ) V2_XR
    NEW M2 ( 121200 42960 ) ( 121680 * )
    NEW M2 ( 121680 42960 ) ( * 45360 ) V1_X
    NEW M2 ( 121680 45360 ) ( * 48240 )
    NEW M2 ( 121680 48240 ) ( 123600 * )
    NEW M2 ( 123600 46800 ) ( * 48240 )
    NEW M2 ( 123600 48240 ) ( * 48720 ) V1_X
    NEW M2 ( 123600 46800 ) ( 124560 * )
    NEW M2 ( 124560 41520 ) ( * 46800 )
    NEW M1 ( 124560 41520 ) ( 127920 * 0 )
    NEW M2 ( 131760 26160 ) V1_2CUT_S
    NEW M3 ( 165360 38640 ) V2_XR
    NEW M2 ( 164880 38640 ) V1_2CUT_S
    NEW M2 ( 167280 21840 ) V1_2CUT_N
    NEW M2 ( 151440 21840 ) V1_2CUT_N
    NEW M2 ( 127440 38640 ) V1_2CUT_S
    NEW M2 ( 138960 52080 ) V1_2CUT_N
    NEW M2 ( 109200 38160 ) V1_2CUT_N
    NEW M2 ( 88560 38640 ) V1_X
    NEW M2 ( 167760 65520 ) V1_2CUT_S
    NEW M2 ( 111600 68880 ) V1_2CUT_S
    NEW M3 ( 113040 67440 ) V2_XR
    NEW M2 ( 139440 65520 ) V1_2CUT_S
    NEW M2 ( 94320 75600 ) V1_2CUT_N
    NEW M3 ( 81360 98160 ) V2_2CUT_E
    NEW M2 ( 85200 92400 ) V1_2CUT_S
    NEW M3 ( 86160 70800 ) V2_XR
    NEW M2 ( 124560 41520 ) V1_2CUT_N
 ;
- spi_MasterMode_u/n201
  ( spi_MasterMode_u/U158 ZN ) ( spi_MasterMode_u/U57 A2 )
  ( spi_MasterMode_u/U101 A1 ) ( spi_MasterMode_u/U63 B )
  ( spi_MasterMode_u/U61 A1 ) ( spi_MasterMode_u/U26 A1 )
  + ROUTED M2 ( 158640 54480 ) ( * 55440 ) V1_X
    NEW M3 ( 138480 82320 ) ( 151830 * ) TV1_2CUT_W
    NEW M3 ( 138480 82320 ) ( * 82800 )
    NEW M3 ( 127920 82800 ) ( 138480 * )
    NEW M3 ( 122160 82320 ) ( 127920 * )
    NEW M3 ( 127920 82320 ) ( * 82800 )
    NEW M3 ( 122160 82320 ) ( * 82800 )
    NEW M3 ( 116880 82800 ) ( 122160 * )
    NEW M3 ( 107280 82560 ) ( 116880 * )
    NEW M3 ( 116880 82560 ) ( * 82800 )
    NEW M3 ( 107280 82560 ) ( * 82800 )
    NEW M3 ( 105840 82800 ) ( 107280 * )
    NEW M3 ( 105840 82800 ) ( * 83760 )
    NEW M3 ( 102960 83760 ) ( 105840 * )
    NEW M3 ( 102960 83760 ) ( * 84240 )
    NEW M3 ( 97200 84240 ) ( 102960 * )
    NEW M3 ( 95760 83760 ) ( 97200 * )
    NEW M3 ( 97200 83760 ) ( * 84240 )
    NEW M2 ( 95760 83760 ) ( * 85680 ) V1_V
    NEW M2 ( 150480 50160 ) ( * 50640 )
    NEW M2 ( 150480 50160 ) ( 151920 * )
    NEW M2 ( 151920 49680 ) ( * 50160 )
    NEW M1 ( 151920 49200 ) ( * 49680 ) V1_X
    NEW M1 ( 151920 49200 ) ( 152880 * )
    NEW M1 ( 152880 48720 0 ) ( * 49200 )
    NEW M1 ( 154320 82800 ) ( 155760 * 0 )
    NEW M2 ( 154320 82320 ) ( * 82800 ) V1_2CUT_S
    NEW M3 ( 151830 82320 ) ( 154320 * ) V2_2CUT_N
    NEW TM1 ( 151830 63120 ) ( * 82320 )
    NEW M3 ( 151830 63120 ) ( 159600 * )
    NEW M3 ( 159600 62640 ) ( * 63120 )
    NEW M2 ( 159600 62160 ) ( * 62640 ) V2_2CUT_N
    NEW M2 ( 159600 62160 ) ( 160080 * )
    NEW M2 ( 160080 61680 ) ( * 62160 )
    NEW M2 ( 160080 54480 ) ( * 61680 ) V1_2CUT_N
    NEW M2 ( 158640 54480 ) ( 160080 * )
    NEW M2 ( 158640 50640 ) ( * 54480 )
    NEW M3 ( 150960 50640 ) ( 158640 * ) V2_2CUT_N
    NEW M2 ( 150480 50640 ) ( 150960 * ) V2_2CUT_W
    NEW M2 ( 150480 50640 ) ( * 52080 ) V1_2CUT_S
    NEW M3 ( 95760 83760 ) V2_2CUT_E
    NEW TM1 ( 151830 63120 ) TV1_2CUT_W
 ;
- spi_MasterMode_u/n202
  ( spi_MasterMode_u/U162 ZN ) ( spi_MasterMode_u/U55 A1 )
  ( spi_MasterMode_u/U64 A1 ) ( spi_MasterMode_u/U66 A1 )
  ( spi_MasterMode_u/U51 B1 ) ( spi_MasterMode_u/U29 A1 )
  + ROUTED M2 ( 157200 59760 ) ( 157680 * )
    NEW M2 ( 157680 58800 ) ( * 59760 )
    NEW M2 ( 152400 42960 ) ( * 45360 ) V1_2CUT_N
    NEW M2 ( 152400 42960 ) ( 152880 * )
    NEW M2 ( 152880 42000 ) ( * 42960 )
    NEW M2 ( 157200 59760 ) ( * 63600 ) V2_XR
    NEW M2 ( 157200 49200 ) ( * 59760 )
    NEW M3 ( 152400 49200 ) ( 157200 * ) V2_2CUT_S
    NEW M2 ( 152400 45360 ) ( * 49200 ) V2_2CUT_E
    NEW M1 ( 150960 45360 0 ) ( 152400 * )
    NEW M2 ( 158160 78480 ) ( * 79920 ) V2_2CUT_N
    NEW M2 ( 157680 73680 ) ( * 78480 )
    NEW M2 ( 157680 78480 ) ( 158160 * )
    NEW M2 ( 157680 73680 ) ( 158160 * )
    NEW M2 ( 158160 68880 ) ( * 73680 )
    NEW M2 ( 157680 68880 ) ( 158160 * )
    NEW M2 ( 157680 64560 ) ( * 68880 )
    NEW M2 ( 157200 64560 ) ( 157680 * )
    NEW M2 ( 157200 63600 ) ( * 64560 )
    NEW M3 ( 152880 63600 ) ( 157200 * )
    NEW M2 ( 152880 63600 ) ( * 66000 ) V1_2CUT_N
    NEW M1 ( 152880 66000 ) ( 153360 * 0 )
    NEW M2 ( 158160 79920 ) ( * 81360 ) V1_2CUT_N
    NEW M3 ( 127920 79920 ) ( 158160 * )
    NEW M3 ( 127920 79920 ) ( * 80400 )
    NEW M3 ( 117840 80400 ) ( 127920 * )
    NEW M3 ( 104400 79920 ) ( 117840 * )
    NEW M3 ( 117840 79920 ) ( * 80400 )
    NEW M3 ( 104400 79920 ) ( * 80160 )
    NEW M3 ( 98640 80160 ) ( 104400 * )
    NEW M3 ( 97200 79920 ) ( 98640 * )
    NEW M3 ( 98640 79920 ) ( * 80160 )
    NEW M2 ( 97200 79920 ) ( * 81360 )
    NEW M2 ( 96720 81360 ) ( 97200 * )
    NEW M2 ( 96720 81360 ) ( * 82320 ) V1_V
    NEW M2 ( 157680 58800 ) V1_X
    NEW M2 ( 152880 42000 ) V1_X
    NEW M3 ( 152880 63600 ) V2_XR
    NEW M3 ( 97200 79920 ) V2_XR
 ;
- spi_MasterMode_u/spi_ext[7]
  ( spi_MasterMode_u/FE_PHC37_spi_ext_7_ Z ) ( spi_MasterMode_u/U204 I )
  ( spi_MasterMode_u/U5 A1 ) ( spi_MasterMode_u/U153 A1 )
  + ROUTED M3 ( 126000 96240 ) ( 129840 * ) V2_XR
    NEW M3 ( 126000 95760 ) ( * 96240 )
    NEW M3 ( 114480 95760 ) ( 126000 * )
    NEW M3 ( 114480 93840 ) ( * 95760 )
    NEW M3 ( 112560 93840 ) ( 114480 * )
    NEW M2 ( 112560 91920 ) ( * 93840 ) V2_XR
    NEW M3 ( 108240 91920 ) ( 112560 * ) V2_XR
    NEW M2 ( 108240 87120 ) ( * 91920 ) V2_2CUT_S
    NEW M3 ( 108240 87120 ) ( 110160 * ) V2_2CUT_W
    NEW M2 ( 110160 86160 ) ( * 87120 )
    NEW M1 ( 110160 85680 0 ) ( * 86160 ) V1_X
    NEW M3 ( 138000 96240 ) ( 141840 * ) V2_2CUT_W
    NEW M2 ( 141840 95760 ) ( * 96240 )
    NEW M1 ( 141840 95760 ) ( 144240 * 0 )
    NEW M2 ( 137520 99600 ) ( * 105360 ) V1_2CUT_N
    NEW M2 ( 137520 99600 ) ( 138000 * )
    NEW M2 ( 138000 96240 ) ( * 99600 )
    NEW M3 ( 129840 96240 ) ( 138000 * ) V2_2CUT_N
    NEW M2 ( 129840 95280 ) ( * 96240 )
    NEW M3 ( 108240 87120 ) V2_XR
    NEW M2 ( 141840 95760 ) V1_2CUT_N
    NEW M2 ( 129840 95280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/spi_ext[6]
  ( spi_MasterMode_u/FE_PHC62_spi_ext_6_ Z ) ( spi_MasterMode_u/U157 I )
  ( spi_MasterMode_u/U151 A2 )
  + ROUTED M2 ( 98160 94320 ) ( * 94800 ) V1_2CUT_N
    NEW M3 ( 98160 94320 ) ( 106800 * ) V2_XR
    NEW M2 ( 106800 89040 ) ( * 92400 ) V1_2CUT_S
    NEW M2 ( 106800 92400 ) ( * 94320 )
    NEW M1 ( 106800 89040 ) ( 109680 * 0 )
    NEW M3 ( 98160 94320 ) V2_XR
    NEW M2 ( 106800 89040 ) V1_X
 ;
- spi_MasterMode_u/spi_ext[5]
  ( spi_MasterMode_u/FE_PHC244_spi_ext_5_ I )
  ( spi_MasterMode_u/spi_ext_reg\[5\] Q )
  + ROUTED M2 ( 136560 69360 ) ( * 71760 ) V1_2CUT_W
    NEW M3 ( 136560 69360 ) ( 141360 * ) V2_2CUT_W
    NEW M2 ( 141360 65520 ) ( * 69360 )
    NEW M3 ( 136560 69360 ) V2_2CUT_E
    NEW M2 ( 141360 65520 ) V1_2CUT_N
 ;
- spi_MasterMode_u/spi_ext[4]
  ( spi_MasterMode_u/FE_PHC243_spi_ext_4_ I )
  ( spi_MasterMode_u/spi_ext_reg\[4\] Q )
  + ROUTED M2 ( 133680 69360 ) ( * 69840 ) V2_2CUT_W
    NEW M3 ( 128400 69840 ) ( 133680 * )
    NEW M2 ( 128400 69840 ) ( * 72240 ) V1_2CUT_N
    NEW M2 ( 133680 69360 ) V1_2CUT_S
    NEW M3 ( 128400 69840 ) V2_2CUT_E
 ;
- spi_MasterMode_u/spi_ext[3]
  ( spi_MasterMode_u/FE_PHC99_spi_ext_3_ Z ) ( spi_MasterMode_u/U154 I )
  ( spi_MasterMode_u/U94 A2 )
  + ROUTED M3 ( 126960 62640 ) ( 130800 * ) V2_XR
    NEW M2 ( 130800 62160 ) ( * 62640 )
    NEW M2 ( 126480 59760 ) ( * 62160 )
    NEW M2 ( 126480 62160 ) ( 126960 * )
    NEW M2 ( 126960 62160 ) ( * 62640 ) V2_2CUT_N
    NEW M2 ( 126960 62640 ) ( * 65520 ) V1_V
    NEW M2 ( 130800 62160 ) V1_2CUT_N
    NEW M2 ( 126480 59760 ) V1_2CUT_S
 ;
- spi_MasterMode_u/spi_ext[2]
  ( spi_MasterMode_u/FE_PHC48_spi_ext_2_ I )
  ( spi_MasterMode_u/slave_selector/U6 A1 )
  ( spi_MasterMode_u/slave_selector/U12 A2 )
  ( spi_MasterMode_u/spi_ext_reg\[2\] Q )
  + ROUTED M2 ( 137040 81840 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 161520 82320 ) ( * 83280 ) V2_2CUT_E
    NEW M3 ( 143280 83280 ) ( 161520 * )
    NEW M3 ( 161520 83280 ) ( 163920 * ) V2_2CUT_S
    NEW M2 ( 163920 81840 ) ( * 83280 )
    NEW M1 ( 163920 81840 ) ( 165360 * 0 )
    NEW M2 ( 143280 79920 ) ( * 81840 ) V2_XR
    NEW M2 ( 143280 81840 ) ( * 83280 ) V2_2CUT_S
    NEW M3 ( 137040 81840 ) ( 143280 * )
    NEW M2 ( 161520 82320 ) V1_2CUT_E
    NEW M2 ( 163920 81840 ) V1_2CUT_E
    NEW M2 ( 143280 79920 ) V1_2CUT_S
    NEW M3 ( 137040 81840 ) V2_2CUT_N
    NEW M2 ( 137040 81840 ) V1_2CUT_S
 ;
- spi_MasterMode_u/spi_ext[1]
  ( spi_MasterMode_u/FE_PHC11_spi_ext_1_ I )
  ( spi_MasterMode_u/slave_selector/U14 I )
  ( spi_MasterMode_u/slave_selector/U13 A1 )
  ( spi_MasterMode_u/slave_selector/U2 A1 )
  ( spi_MasterMode_u/slave_selector/U7 A1 )
  ( spi_MasterMode_u/spi_ext_reg\[1\] Q )
  + ROUTED M2 ( 166320 88560 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 170160 100080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 171120 86640 ) ( * 88560 ) V2_XR
    NEW M1 ( 171120 86640 ) ( 171600 * )
    NEW M1 ( 171600 86160 0 ) ( * 86640 )
    NEW M3 ( 170160 100080 ) ( 174000 * ) V2_2CUT_W
    NEW M2 ( 174000 100080 ) ( * 102000 ) V1_2CUT_S
    NEW M1 ( 169680 100080 0 ) ( 170160 * ) V1_2CUT_W
    NEW M2 ( 170160 98160 ) ( * 100080 ) V2_2CUT_E
    NEW M2 ( 170160 98160 ) ( 171120 * )
    NEW M2 ( 171120 92400 ) ( * 98160 )
    NEW M2 ( 171120 89040 ) ( * 92400 ) V1_2CUT_N
    NEW M2 ( 171120 88560 ) ( * 89040 ) V1_2CUT_N
    NEW M3 ( 166320 88560 ) ( 171120 * )
    NEW M1 ( 165360 88560 0 ) ( 166320 * ) V1_2CUT_S
    NEW M2 ( 171120 86640 ) V1_X
    NEW M3 ( 166320 88560 ) V2_XR
 ;
- spi_MasterMode_u/spi_ext[0]
  ( spi_MasterMode_u/FE_PHC12_spi_ext_0_ I )
  ( spi_MasterMode_u/slave_selector/U13 A2 )
  ( spi_MasterMode_u/slave_selector/U9 A1 )
  ( spi_MasterMode_u/slave_selector/U10 A1 )
  ( spi_MasterMode_u/slave_selector/U2 A2 )
  ( spi_MasterMode_u/slave_selector/U7 A2 )
  ( spi_MasterMode_u/slave_selector/U4 A1 )
  ( spi_MasterMode_u/spi_ext_reg\[0\] Q )
  + ROUTED M2 ( 170160 85680 ) ( * 88560 ) V1_2CUT_N
    NEW M1 ( 170160 85680 ) ( 170640 * )
    NEW M1 ( 170640 85680 ) ( * 86160 0 )
    NEW M1 ( 168240 93360 0 ) ( 169200 * ) V1_2CUT_W
    NEW M2 ( 169200 93360 ) ( * 94800 ) V2_2CUT_S
    NEW M3 ( 169200 94800 ) ( 174000 * ) V2_2CUT_W
    NEW M2 ( 174000 94800 ) ( * 95280 ) V1_2CUT_N
    NEW M2 ( 174000 95280 ) ( * 97680 )
    NEW M2 ( 173040 97680 ) ( 174000 * )
    NEW M2 ( 173040 97680 ) ( * 102000 ) V1_2CUT_S
    NEW M2 ( 170160 88560 ) ( * 89040 ) V2_2CUT_E
    NEW M3 ( 168240 89040 ) ( 170160 * )
    NEW M3 ( 170160 89040 ) ( 174480 * ) V2_2CUT_W
    NEW M2 ( 174480 88560 ) ( * 89040 ) V1_2CUT_W
    NEW M2 ( 174480 88560 ) ( 174960 * )
    NEW M2 ( 174960 86160 ) ( * 88560 )
    NEW M2 ( 168240 89040 ) ( * 91920 ) V1_2CUT_E
    NEW M3 ( 161520 89040 ) ( 168240 * ) V2_2CUT_E
    NEW M2 ( 161520 88560 ) ( * 89040 ) V2_2CUT_E
    NEW M1 ( 160560 88560 0 ) ( 161520 * ) V1_2CUT_S
    NEW M2 ( 170160 85680 ) V1_X
    NEW M2 ( 174960 86160 ) V1_2CUT_N
 ;
- spi_MasterMode_u/trans_cnt[1]
  ( spi_MasterMode_u/FE_PHC61_trans_cnt_1_ Z ) ( spi_MasterMode_u/U160 A1 )
  ( spi_MasterMode_u/U9 A1 ) ( spi_MasterMode_u/U153 B1 )
  ( spi_MasterMode_u/U155 A1 )
  + ROUTED M2 ( 126960 102480 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 126960 97200 ) ( 127920 * ) V2_XR
    NEW M2 ( 126960 97200 ) ( * 102480 ) V1_X
    NEW M3 ( 123600 102480 ) ( 126960 * ) V2_XR
    NEW M2 ( 123600 101040 ) ( * 102480 ) V1_2CUT_W
    NEW M2 ( 123600 101040 ) ( 124080 * )
    NEW M2 ( 124080 99120 ) ( * 101040 )
    NEW M1 ( 127440 95760 0 ) ( 127920 * ) V1_V
    NEW M2 ( 127920 95760 ) ( * 97200 )
    NEW M3 ( 127920 97200 ) ( 130800 * ) V2_2CUT_E
    NEW M2 ( 130800 95760 ) ( * 97200 )
    NEW M3 ( 126960 97200 ) V2_XR
    NEW M3 ( 123600 102480 ) V2_2CUT_E
    NEW M2 ( 124080 99120 ) V1_X
    NEW M2 ( 130800 95760 ) V1_2CUT_W
 ;
- spi_MasterMode_u/trans_cnt[0]
  ( spi_MasterMode_u/FE_PHC337_trans_cnt_0_ Z )
  ( spi_MasterMode_u/FE_PHC38_trans_cnt_0_ I )
  + ROUTED M2 ( 109680 91440 ) ( * 91920 ) V1_2CUT_N
    NEW M3 ( 109680 91440 ) ( 130320 * ) V2_XR
    NEW M2 ( 130320 86640 ) ( * 91440 )
    NEW M2 ( 130320 86640 ) ( 130800 * )
    NEW M2 ( 130800 86160 ) ( * 86640 )
    NEW M3 ( 109680 91440 ) V2_XR
    NEW M2 ( 130800 86160 ) V1_2CUT_N
 ;
- spi_MasterMode_u/spi_sta[3]
  ( spi_MasterMode_u/U20 B2 ) ( spi_MasterMode_u/U109 A3 )
  ( spi_MasterMode_u/write_fifo/full_reg Q )
  + ROUTED M2 ( 103920 93840 ) ( * 99120 ) V1_X
    NEW M2 ( 101520 93840 ) ( 103920 * )
    NEW M2 ( 101520 91440 ) ( * 93840 )
    NEW M2 ( 101040 91440 ) ( 101520 * )
    NEW M2 ( 101040 82320 ) ( * 91440 )
    NEW M2 ( 101520 105360 ) ( * 105840 ) V1_2CUT_S
    NEW M3 ( 101520 105360 ) ( 103920 * ) V2_2CUT_W
    NEW M2 ( 103920 99120 ) ( * 105360 )
    NEW M2 ( 101040 82320 ) V1_2CUT_N
    NEW M3 ( 101520 105360 ) V2_2CUT_E
 ;
- spi_MasterMode_u/spi_sta[2]
  ( spi_MasterMode_u/U125 I ) ( spi_MasterMode_u/U25 A1 )
  ( spi_MasterMode_u/write_fifo/empty_reg Q )
  + ROUTED M1 ( 119280 105840 ) ( 119760 * 0 )
    NEW M2 ( 119280 100560 ) ( * 105840 ) V1_2CUT_N
    NEW M3 ( 116880 100560 ) ( 119280 * ) V2_2CUT_W
    NEW M2 ( 116880 99600 ) ( * 100560 ) V2_2CUT_E
    NEW M3 ( 114960 99600 ) ( 116880 * ) V2_XR
    NEW M2 ( 114960 90000 ) ( * 99600 ) V2_2CUT_W
    NEW M2 ( 114480 86160 ) ( * 90000 )
    NEW M2 ( 114480 90000 ) ( 114960 * )
    NEW M2 ( 114480 86160 ) ( 114960 * )
    NEW M2 ( 114960 79920 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 114960 82320 ) ( * 86160 )
    NEW M2 ( 114960 79920 ) ( 115440 * )
    NEW M2 ( 115440 69360 ) ( * 79920 )
    NEW M2 ( 115440 69360 ) ( 115680 * )
    NEW M2 ( 115680 64560 ) ( * 69360 )
    NEW M2 ( 115440 60240 ) ( * 64560 )
    NEW M2 ( 115440 64560 ) ( 115680 * )
    NEW M2 ( 115440 60240 ) ( 115920 * )
    NEW M2 ( 115920 58705 ) ( * 60240 )
    NEW M2 ( 115440 57840 ) ( * 58705 )
    NEW M2 ( 115440 58705 ) ( 115920 * )
    NEW M2 ( 115440 57840 ) ( 115920 * )
    NEW M2 ( 115920 48720 ) ( * 57840 )
    NEW M2 ( 115920 48720 ) V1_2CUT_S
 ;
- spi_MasterMode_u/spi_sta[1]
  ( spi_MasterMode_u/U27 A2 ) ( spi_MasterMode_u/read_fifo/full_reg Q )
  + ROUTED M2 ( 100080 89040 ) ( * 114960 ) V1_2CUT_E
    NEW M3 ( 97680 89040 ) ( 100080 * ) V2_XR
    NEW M3 ( 97680 89040 ) V2_2CUT_E
    NEW M2 ( 97680 89040 ) V1_2CUT_S
 ;
- spi_MasterMode_u/spi_sta[0]
  ( spi_MasterMode_u/U30 A2 ) ( spi_MasterMode_u/read_fifo/empty_reg Q )
  + ROUTED M2 ( 102480 111120 ) ( * 112560 ) V1_2CUT_S
    NEW M2 ( 102000 107280 ) ( * 111120 )
    NEW M2 ( 102000 111120 ) ( 102480 * )
    NEW M2 ( 102000 107280 ) ( 102480 * )
    NEW M2 ( 102480 94320 ) ( * 107280 )
    NEW M2 ( 101040 94320 ) ( 102480 * )
    NEW M2 ( 101040 92400 ) ( * 94320 )
    NEW M2 ( 101040 92400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/rfifo_dout[7]
  ( spi_MasterMode_u/U6 A1 ) ( spi_MasterMode_u/read_fifo/U79 ZN )
  + ROUTED M2 ( 60647 78000 ) ( * 78480 ) V1_2CUT_N
    NEW M3 ( 60647 78000 ) ( 69360 * ) V2_2CUT_W
    NEW M2 ( 69360 66480 ) ( * 78000 )
    NEW M3 ( 69360 66480 ) ( 70320 * )
    NEW M3 ( 70320 66000 ) ( * 66480 )
    NEW M3 ( 70320 66000 ) ( 92880 * ) V2_2CUT_E
    NEW M2 ( 92880 66000 ) ( * 71760 )
    NEW M2 ( 92880 71760 ) ( 93360 * )
    NEW M2 ( 93360 71760 ) ( * 74640 )
    NEW M2 ( 93360 74640 ) ( 95280 * )
    NEW M2 ( 95280 74640 ) ( * 78960 ) V1_2CUT_N
    NEW M3 ( 60647 78000 ) V2_2CUT_W
    NEW M3 ( 69360 66480 ) V2_XR
 ;
- spi_MasterMode_u/rfifo_dout[6]
  ( spi_MasterMode_u/U12 A1 ) ( spi_MasterMode_u/read_fifo/U82 ZN )
  + ROUTED M2 ( 91920 75120 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 64560 74640 ) ( 72720 * )
    NEW M3 ( 72720 74640 ) ( * 74880 )
    NEW M3 ( 72720 74880 ) ( 79920 * )
    NEW M3 ( 79920 74640 ) ( * 74880 )
    NEW M3 ( 79920 74640 ) ( 84720 * )
    NEW M3 ( 84720 74640 ) ( * 75120 )
    NEW M3 ( 84720 75120 ) ( 91920 * ) V2_2CUT_W
    NEW M1 ( 91920 75120 ) ( 92400 * )
    NEW M1 ( 92400 75120 ) ( * 75600 0 )
    NEW M2 ( 64560 74640 ) V1_X
    NEW M3 ( 64560 74640 ) V2_2CUT_S
    NEW M2 ( 91920 75120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/rfifo_dout[5]
  ( spi_MasterMode_u/U14 B2 ) ( spi_MasterMode_u/read_fifo/U85 ZN )
  + ROUTED M2 ( 60720 93360 ) ( * 94800 ) V1_2CUT_N
    NEW M3 ( 60720 93360 ) ( 63600 * ) V2_2CUT_S
    NEW M2 ( 63600 74640 ) ( * 93360 )
    NEW M2 ( 63600 74640 ) ( 64080 * )
    NEW M2 ( 64080 72240 ) ( * 74640 )
    NEW M3 ( 64080 72240 ) ( 84240 * ) V2_2CUT_W
    NEW M2 ( 84240 68880 ) ( * 72240 )
    NEW M3 ( 60720 93360 ) V2_2CUT_N
    NEW M3 ( 64080 72240 ) V2_2CUT_N
    NEW M2 ( 84240 68880 ) V1_2CUT_N
 ;
- spi_MasterMode_u/rfifo_dout[4]
  ( spi_MasterMode_u/U17 B2 ) ( spi_MasterMode_u/read_fifo/U88 ZN )
  + ROUTED M2 ( 58800 121200 ) ( * 128400 ) V1_2CUT_N
    NEW M3 ( 58800 121200 ) ( 60240 * )
    NEW M3 ( 60240 121200 ) ( * 121680 )
    NEW M3 ( 60240 121680 ) ( 64560 * )
    NEW M3 ( 64560 121200 ) ( * 121680 )
    NEW M3 ( 64560 121200 ) ( 67230 * ) TV1_X
    NEW TM1 ( 67230 83280 ) ( * 121200 )
    NEW M3 ( 67230 83280 ) ( 68880 * )
    NEW M3 ( 68880 82320 ) ( * 83280 )
    NEW M3 ( 68880 82320 ) ( 76080 * )
    NEW M3 ( 76080 82320 ) ( * 82800 )
    NEW M3 ( 76080 82800 ) ( 84240 * )
    NEW M3 ( 84240 82800 ) ( * 83280 )
    NEW M3 ( 84240 83280 ) ( 85680 * ) V2_2CUT_W
    NEW M2 ( 85680 80400 ) ( * 83280 )
    NEW M2 ( 85680 80400 ) ( 86160 * )
    NEW M2 ( 86160 78960 ) ( * 80400 )
    NEW M1 ( 86160 78960 ) ( 88560 * 0 )
    NEW M3 ( 58800 121200 ) V2_2CUT_E
    NEW TM1 ( 67230 83280 ) TV1_2CUT_E
    NEW M2 ( 86160 78960 ) V1_2CUT_N
 ;
- spi_MasterMode_u/rfifo_dout[3]
  ( spi_MasterMode_u/U21 A1 ) ( spi_MasterMode_u/read_fifo/U91 ZN )
  + ROUTED M2 ( 53040 126480 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 52830 126480 ) ( 53040 * ) V2_2CUT_N
    NEW TM1 ( 52830 73680 ) ( * 126480 ) TV1_2CUT_S
    NEW M3 ( 52830 73680 ) ( 54480 * )
    NEW M3 ( 54480 73680 ) ( * 74160 )
    NEW M3 ( 54480 74160 ) ( 61200 * )
    NEW M3 ( 61200 73680 ) ( * 74160 )
    NEW M3 ( 61200 73680 ) ( 66480 * )
    NEW M3 ( 66480 73680 ) ( * 73920 )
    NEW M3 ( 66480 73920 ) ( 73680 * )
    NEW M3 ( 73680 73920 ) ( * 74160 )
    NEW M3 ( 73680 74160 ) ( 80400 * )
    NEW M3 ( 80400 73920 ) ( * 74160 )
    NEW M3 ( 80400 73920 ) ( 88560 * )
    NEW M3 ( 88560 73680 ) ( * 73920 )
    NEW M3 ( 88560 73680 ) ( 91920 * ) V2_2CUT_W
    NEW M2 ( 91920 72240 ) ( * 73680 )
    NEW M2 ( 53040 126480 ) V1_2CUT_N
    NEW TM1 ( 52830 73680 ) TV1_2CUT_E
    NEW M2 ( 91920 72240 ) V1_V
 ;
- spi_MasterMode_u/rfifo_dout[2]
  ( spi_MasterMode_u/U24 A1 ) ( spi_MasterMode_u/read_fifo/U94 ZN )
  + ROUTED M3 ( 59760 74640 ) ( 62640 * )
    NEW M3 ( 62640 74640 ) ( * 75600 )
    NEW M3 ( 62640 75600 ) ( 64560 * )
    NEW M3 ( 64560 75360 ) ( * 75600 )
    NEW M3 ( 64560 75360 ) ( 68880 * )
    NEW M3 ( 68880 75360 ) ( * 75600 )
    NEW M3 ( 68880 75600 ) ( 83280 * ) V2_2CUT_N
    NEW M2 ( 59760 74640 ) V1_2CUT_N
    NEW M3 ( 59760 74640 ) V2_2CUT_E
    NEW M2 ( 83280 75600 ) V1_2CUT_S
 ;
- spi_MasterMode_u/rfifo_dout[1]
  ( spi_MasterMode_u/U28 A1 ) ( spi_MasterMode_u/read_fifo/U97 ZN )
  + ROUTED M2 ( 61680 90000 ) ( * 92880 ) V1_2CUT_N
    NEW M3 ( 61680 90000 ) ( 74640 * )
    NEW M3 ( 74640 89520 ) ( * 90000 )
    NEW M3 ( 74640 89520 ) ( 79920 * )
    NEW M3 ( 79920 89520 ) ( * 90000 )
    NEW M3 ( 79920 90000 ) ( 85200 * ) V2_2CUT_S
    NEW M2 ( 85200 85680 ) ( * 90000 )
    NEW M3 ( 61680 90000 ) V2_2CUT_N
    NEW M2 ( 85200 85680 ) V1_2CUT_N
 ;
- spi_MasterMode_u/rfifo_dout[0]
  ( spi_MasterMode_u/U32 A1 ) ( spi_MasterMode_u/read_fifo/U100 ZN )
  + ROUTED M1 ( 64080 126480 0 ) ( 66000 * ) V1_2CUT_W
    NEW M2 ( 66000 122160 ) ( * 126480 )
    NEW M3 ( 66000 122160 ) ( 77130 * ) TV1_2CUT_W
    NEW TM1 ( 77130 107760 ) ( * 122160 )
    NEW TM1 ( 77130 107760 ) ( 78030 * )
    NEW TM1 ( 78030 96240 ) ( * 107760 )
    NEW TM1 ( 77130 93840 ) ( * 96240 )
    NEW TM1 ( 77130 96240 ) ( 78030 * )
    NEW M3 ( 77130 93840 ) ( 83280 * ) V2_2CUT_W
    NEW M2 ( 83280 92400 ) ( * 93840 )
    NEW M3 ( 66000 122160 ) V2_2CUT_E
    NEW TM1 ( 77130 93840 ) TV1_2CUT_E
    NEW M2 ( 83280 92400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/clk_cnt[12]
  ( spi_MasterMode_u/FE_PHC358_clk_cnt_12_ I ) ( spi_MasterMode_u/U198 A2 )
  ( spi_MasterMode_u/sub_234/U22 B ) ( spi_MasterMode_u/sub_234/U21 A2 )
  ( spi_MasterMode_u/clk_cnt_reg\[12\] Q )
  + ROUTED M3 ( 130800 15120 ) ( 136080 * ) V2_2CUT_W
    NEW M2 ( 129360 15120 ) ( 130800 * ) V1_2CUT_S
    NEW M2 ( 129360 15120 ) ( * 18000 ) V1_2CUT_S
    NEW TM1 ( 135630 29520 ) ( * 32880 )
    NEW TM1 ( 133830 32880 ) ( 135630 * )
    NEW TM1 ( 133830 32880 ) ( * 44400 ) TV1_2CUT_W
    NEW M3 ( 133830 44400 ) ( 139920 * ) V2_2CUT_W
    NEW M2 ( 139920 44400 ) ( * 48720 ) V1_2CUT_N
    NEW M2 ( 136080 12720 ) ( * 15120 )
    NEW M2 ( 136080 15120 ) ( * 20880 ) V2_2CUT_W
    NEW M3 ( 135630 20880 ) ( 136080 * )
    NEW TM1 ( 135630 20880 ) ( * 29520 ) TV1_2CUT_N
    NEW M3 ( 135630 29520 ) ( 136080 * ) V2_XR
    NEW M2 ( 136080 28560 ) ( * 29520 )
    NEW M3 ( 130800 15120 ) V2_2CUT_E
    NEW M2 ( 136080 12720 ) V1_2CUT_S
    NEW TM1 ( 135630 20880 ) TV1_2CUT_W
    NEW M2 ( 136080 28560 ) V1_2CUT_S
 ;
- spi_MasterMode_u/clk_cnt[11]
  ( spi_MasterMode_u/U43 B1 ) ( spi_MasterMode_u/U197 A2 )
  ( spi_MasterMode_u/sub_234/U23 A1 ) ( spi_MasterMode_u/sub_234/U22 A1 )
  ( spi_MasterMode_u/sub_234/U21 A1 ) ( spi_MasterMode_u/clk_cnt_reg\[11\] Q )
  + ROUTED M2 ( 138480 18960 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 130320 19920 ) ( * 28080 ) V1_2CUT_E
    NEW M1 ( 130320 28080 ) ( 133200 * 0 )
    NEW M2 ( 131760 18960 ) ( * 19920 )
    NEW M2 ( 130320 19920 ) ( 131760 * )
    NEW M2 ( 130320 18480 ) ( * 19920 )
    NEW M3 ( 137040 18960 ) ( 138480 * ) V2_2CUT_N
    NEW M3 ( 137040 18960 ) ( * 19440 )
    NEW M3 ( 133200 19440 ) ( 137040 * )
    NEW M3 ( 133200 18960 ) ( * 19440 )
    NEW M3 ( 131760 18960 ) ( 133200 * )
    NEW M2 ( 131760 15120 ) ( * 18960 ) V2_2CUT_N
    NEW M2 ( 138480 34320 ) ( * 35280 )
    NEW M3 ( 138480 33840 ) ( * 34320 ) V2_2CUT_S
    NEW M3 ( 137520 33840 ) ( 138480 * )
    NEW M2 ( 137520 20400 ) ( * 33840 ) V2_2CUT_W
    NEW M2 ( 137520 20400 ) ( 138480 * )
    NEW M2 ( 138480 18960 ) ( * 20400 )
    NEW M3 ( 138960 35280 ) ( 141840 * ) V2_2CUT_W
    NEW M2 ( 138480 35280 ) ( 138960 * ) V2_2CUT_E
    NEW M2 ( 138480 35280 ) ( * 39120 ) V1_2CUT_S
    NEW M1 ( 138480 39120 ) ( 139920 * 0 )
    NEW M2 ( 130320 18480 ) V1_X
    NEW M2 ( 131760 15120 ) V1_X
    NEW M2 ( 138480 18960 ) V1_2CUT_S
    NEW M2 ( 141840 35280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/clk_cnt[10]
  ( spi_MasterMode_u/U45 B1 ) ( spi_MasterMode_u/U196 A3 )
  ( spi_MasterMode_u/sub_234/U3 I ) ( spi_MasterMode_u/clk_cnt_reg\[10\] Q )
  + ROUTED M2 ( 141840 28560 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 144720 25200 ) ( 153360 * ) V2_2CUT_W
    NEW M2 ( 153360 25200 ) ( * 25680 ) V1_2CUT_S
    NEW M2 ( 144720 27600 ) ( * 28560 ) V2_2CUT_W
    NEW M2 ( 143760 26160 ) ( * 27600 )
    NEW M2 ( 143760 27600 ) ( 144720 * )
    NEW M2 ( 143760 26160 ) ( 144720 * )
    NEW M2 ( 144720 25200 ) ( * 26160 )
    NEW M1 ( 144720 31440 ) ( 146160 * 0 )
    NEW M2 ( 144720 28560 ) ( * 31440 ) V1_2CUT_E
    NEW M3 ( 141840 28560 ) ( 144720 * )
    NEW M3 ( 144720 25200 ) V2_2CUT_E
    NEW M2 ( 144720 25200 ) V1_2CUT_N
    NEW M3 ( 141840 28560 ) V2_2CUT_E
    NEW M2 ( 141840 28560 ) V1_2CUT_N
 ;
- spi_MasterMode_u/clk_cnt[9]
  ( spi_MasterMode_u/clk_cnt_reg\[9\] Q )
  ( spi_MasterMode_u/FE_PHC122_clk_cnt_9_ I )
  + ROUTED M1 ( 150480 12240 0 ) ( 150960 * ) V1_2CUT_W
    NEW M2 ( 150960 12240 ) ( 151920 * ) V1_2CUT_N
 ;
- spi_MasterMode_u/clk_cnt[8]
  ( spi_MasterMode_u/U98 B1 ) ( spi_MasterMode_u/U196 A2 )
  ( spi_MasterMode_u/sub_234/U11 I ) ( spi_MasterMode_u/clk_cnt_reg\[8\] Q )
  + ROUTED M3 ( 166320 20400 ) ( 167280 * ) V2_XR
    NEW M2 ( 167280 19920 ) ( * 20400 )
    NEW M2 ( 167280 19920 ) ( 168720 * )
    NEW M2 ( 168720 18960 ) ( * 19920 )
    NEW M1 ( 168720 18960 ) ( 169680 * )
    NEW M1 ( 169680 18480 0 ) ( * 18960 )
    NEW M2 ( 159120 20400 ) ( * 23760 ) V2_2CUT_W
    NEW M3 ( 159120 20400 ) ( 166320 * ) V2_XR
    NEW M2 ( 166320 20400 ) ( * 21360 ) V1_2CUT_N
    NEW M1 ( 159120 24720 ) ( 159600 * 0 )
    NEW M2 ( 159120 23760 ) ( * 24720 ) V1_2CUT_S
    NEW M3 ( 142800 23760 ) ( 159120 * )
    NEW M2 ( 142800 23760 ) ( * 28560 ) V1_2CUT_N
    NEW M2 ( 168720 18960 ) V1_2CUT_S
    NEW M3 ( 159120 20400 ) V2_2CUT_N
    NEW M3 ( 142800 23760 ) V2_2CUT_N
 ;
- spi_MasterMode_u/clk_cnt[7]
  ( spi_MasterMode_u/FE_PHC429_clk_cnt_7_ I ) ( spi_MasterMode_u/U199 A1 )
  ( spi_MasterMode_u/sub_234/U26 A1 ) ( spi_MasterMode_u/sub_234/U14 A1 )
  ( spi_MasterMode_u/clk_cnt_reg\[7\] Q )
  + ROUTED M2 ( 172080 28560 ) ( * 29040 ) V2_2CUT_S
    NEW M2 ( 174480 32880 ) ( * 38640 ) V2_2CUT_W
    NEW M3 ( 173520 38640 ) ( 174480 * )
    NEW M2 ( 173520 38640 ) ( * 40080 ) V2_2CUT_W
    NEW M3 ( 169200 40080 ) ( 173520 * )
    NEW M2 ( 169200 40080 ) ( * 45360 ) V1_V
    NEW M2 ( 174480 29040 ) ( * 32880 ) V1_2CUT_S
    NEW M3 ( 170160 29040 ) ( 172080 * )
    NEW M3 ( 172080 29040 ) ( 174480 * ) V2_2CUT_N
    NEW M3 ( 170160 29040 ) ( * 29520 )
    NEW M3 ( 166320 29520 ) ( 170160 * )
    NEW M2 ( 166320 28080 ) ( * 29520 ) V2_2CUT_E
    NEW M2 ( 172080 28560 ) V1_2CUT_N
    NEW M3 ( 173520 38640 ) V2_2CUT_N
    NEW M2 ( 173520 38640 ) V1_X
    NEW M3 ( 169200 40080 ) V2_XR
    NEW M2 ( 166320 28080 ) V1_2CUT_S
 ;
- spi_MasterMode_u/clk_cnt[6]
  ( spi_MasterMode_u/FE_PHC339_clk_cnt_6_ I ) ( spi_MasterMode_u/U199 A2 )
  ( spi_MasterMode_u/sub_234/U10 I ) ( spi_MasterMode_u/clk_cnt_reg\[6\] Q )
  + ROUTED M2 ( 170160 45360 ) ( * 45840 ) V2_2CUT_S
    NEW M1 ( 170160 45360 ) ( 171120 * 0 )
    NEW M2 ( 174480 46320 ) ( * 47760 ) V1_2CUT_E
    NEW M3 ( 174000 46320 ) ( 174480 * ) V2_2CUT_W
    NEW M3 ( 174000 45840 ) ( * 46320 )
    NEW M3 ( 170160 45840 ) ( 174000 * )
    NEW M3 ( 168240 45840 ) ( 170160 * )
    NEW M2 ( 168240 42480 ) ( * 45360 ) V1_2CUT_S
    NEW M2 ( 168240 45360 ) ( * 45840 ) V2_XR
    NEW M2 ( 168240 42480 ) ( 168720 * )
    NEW M2 ( 168720 41520 ) ( * 42480 )
    NEW M3 ( 168720 41520 ) ( 169680 * ) V2_XR
    NEW M2 ( 169680 38640 ) ( * 41520 )
    NEW M2 ( 170160 45360 ) V1_2CUT_N
    NEW M3 ( 168720 41520 ) V2_XR
    NEW M2 ( 169680 38640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/clk_cnt[5]
  ( spi_MasterMode_u/clk_cnt_reg\[5\] Q )
  ( spi_MasterMode_u/FE_PHC245_clk_cnt_5_ I )
  + ROUTED M2 ( 160560 39120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 174000 50640 ) ( * 51600 ) V1_2CUT_E
    NEW M3 ( 161520 50640 ) ( 174000 * ) V2_2CUT_W
    NEW M3 ( 161520 49200 ) ( * 50640 )
    NEW M3 ( 158640 49200 ) ( 161520 * )
    NEW M2 ( 158640 46800 ) ( * 49200 ) V2_XR
    NEW M2 ( 157680 40080 ) ( * 46800 )
    NEW M2 ( 157680 46800 ) ( 158640 * )
    NEW M3 ( 157680 40080 ) ( 159600 * )
    NEW M3 ( 159600 39120 ) ( * 40080 )
    NEW M3 ( 159600 39120 ) ( 160560 * ) V2_XR
    NEW M3 ( 157680 40080 ) V2_2CUT_E
    NEW M2 ( 160560 39120 ) V1_V
 ;
- spi_MasterMode_u/clk_cnt[4]
  ( spi_MasterMode_u/FE_PHC183_clk_cnt_4_ I ) ( spi_MasterMode_u/U198 A1 )
  ( spi_MasterMode_u/sub_234/U9 I ) ( spi_MasterMode_u/clk_cnt_reg\[4\] Q )
  + ROUTED M3 ( 164430 58800 ) ( 165360 * )
    NEW M3 ( 165360 58800 ) ( * 59280 )
    NEW M3 ( 165360 59280 ) ( 170160 * ) V2_2CUT_W
    NEW M2 ( 170160 58800 ) ( * 59280 )
    NEW M3 ( 150960 48240 ) ( 164430 * ) TV1_2CUT_N
    NEW M3 ( 150000 47280 ) ( 150960 * )
    NEW M3 ( 150960 47280 ) ( * 48240 )
    NEW M3 ( 150000 47280 ) ( * 48240 )
    NEW M3 ( 140880 48240 ) ( 150000 * )
    NEW M2 ( 140880 48240 ) ( * 48720 ) V1_V
    NEW M2 ( 160560 70800 ) ( * 71760 ) V1_2CUT_N
    NEW M3 ( 160560 70800 ) ( 163530 * ) TV1_2CUT_N
    NEW TM1 ( 163530 68400 ) ( * 70800 )
    NEW TM1 ( 163530 68400 ) ( 164430 * )
    NEW TM1 ( 164430 58800 ) ( * 68400 )
    NEW TM1 ( 164430 40560 ) ( * 48240 )
    NEW TM1 ( 164430 48240 ) ( * 58800 ) TV1_X
    NEW M3 ( 164430 40560 ) ( 168720 * ) V2_XR
    NEW M2 ( 168720 39120 ) ( * 40560 )
    NEW M2 ( 168720 39120 ) ( 169200 * )
    NEW M2 ( 169200 34800 ) ( * 39120 )
    NEW M2 ( 170160 58800 ) V1_2CUT_N
    NEW M3 ( 140880 48240 ) V2_2CUT_N
    NEW M3 ( 160560 70800 ) V2_2CUT_N
    NEW TM1 ( 164430 40560 ) TV1_2CUT_N
    NEW M2 ( 169200 34800 ) V1_V
 ;
- spi_MasterMode_u/clk_cnt[3]
  ( spi_MasterMode_u/FE_PHC313_clk_cnt_3_ I ) ( spi_MasterMode_u/U199 A3 )
  ( spi_MasterMode_u/sub_234/U28 A1 ) ( spi_MasterMode_u/sub_234/U18 A1 )
  ( spi_MasterMode_u/clk_cnt_reg\[3\] Q )
  + ROUTED M2 ( 167280 45360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 173520 65520 ) ( * 68880 ) V1_X
    NEW M2 ( 173520 68880 ) ( * 69840 ) V2_2CUT_E
    NEW M2 ( 160080 64080 ) ( * 65520 ) V1_V
    NEW M3 ( 160080 64080 ) ( 163920 * ) V2_2CUT_E
    NEW M2 ( 163920 60240 ) ( * 64080 )
    NEW M2 ( 163920 60240 ) ( 164400 * )
    NEW M2 ( 164400 56880 ) ( * 60240 )
    NEW M2 ( 164400 56880 ) ( 164880 * )
    NEW M2 ( 164880 56400 ) ( * 56880 )
    NEW M3 ( 164880 56400 ) ( 167760 * ) V2_2CUT_W
    NEW M2 ( 167760 54480 ) ( * 56400 )
    NEW M2 ( 167760 54480 ) ( 168720 * )
    NEW M2 ( 168720 45360 ) ( * 54480 )
    NEW M3 ( 167280 45360 ) ( 168720 * ) V2_XR
    NEW M1 ( 174000 78480 0 ) ( 174960 * ) V1_2CUT_S
    NEW M2 ( 174960 69840 ) ( * 78480 )
    NEW M3 ( 173520 69840 ) ( 174960 * ) V2_2CUT_W
    NEW M3 ( 160560 69840 ) ( 173520 * )
    NEW M2 ( 160560 67440 ) ( * 69840 ) V2_XR
    NEW M2 ( 160080 67440 ) ( 160560 * )
    NEW M2 ( 160080 65520 ) ( * 67440 )
    NEW M2 ( 173520 65520 ) V1_2CUT_E
    NEW M3 ( 160080 64080 ) V2_2CUT_E
    NEW M3 ( 164880 56400 ) V2_XR
    NEW M3 ( 167280 45360 ) V2_2CUT_E
    NEW M2 ( 167280 45360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/clk_cnt[2]
  ( spi_MasterMode_u/FE_PHC408_clk_cnt_2_ I ) ( spi_MasterMode_u/U198 A3 )
  ( spi_MasterMode_u/sub_234/U8 I ) ( spi_MasterMode_u/clk_cnt_reg\[2\] Q )
  + ROUTED M2 ( 134160 67920 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 139440 61200 ) ( 141360 * ) V2_2CUT_S
    NEW M2 ( 141360 58800 ) ( * 61200 )
    NEW M1 ( 141360 58800 ) ( 142320 * 0 )
    NEW M3 ( 134160 67920 ) ( 136080 * ) V2_2CUT_W
    NEW M2 ( 136080 63600 ) ( * 67920 )
    NEW M3 ( 136080 63600 ) ( 139440 * ) V2_XR
    NEW M2 ( 139440 56400 ) ( * 61200 ) V2_2CUT_N
    NEW M2 ( 139440 61200 ) ( * 63600 )
    NEW M2 ( 139440 56400 ) ( 140400 * )
    NEW M2 ( 140400 51120 ) ( * 56400 )
    NEW M2 ( 138960 51120 ) ( 140400 * )
    NEW M2 ( 138960 48720 ) ( * 51120 )
    NEW M2 ( 138960 48240 ) ( * 48720 ) V1_2CUT_N
    NEW M3 ( 135600 48240 ) ( 138960 * ) V2_2CUT_W
    NEW M3 ( 135120 47760 ) ( 135600 * )
    NEW M3 ( 135600 47760 ) ( * 48240 )
    NEW M2 ( 135120 47760 ) ( * 48720 ) V1_2CUT_S
    NEW M2 ( 141360 58800 ) V1_2CUT_S
    NEW M2 ( 134160 67920 ) V1_X
    NEW M3 ( 134160 67920 ) V2_2CUT_S
    NEW M3 ( 136080 63600 ) V2_XR
    NEW M3 ( 135120 47760 ) V2_XR
 ;
- spi_MasterMode_u/clk_cnt[1]
  ( spi_MasterMode_u/U86 B1 ) ( spi_MasterMode_u/U198 A4 )
  ( spi_MasterMode_u/sub_234/U29 A2 ) ( spi_MasterMode_u/sub_234/U20 A1 )
  ( spi_MasterMode_u/clk_cnt_reg\[1\] Q )
  + ROUTED M2 ( 129360 52560 ) ( * 57360 ) V2_2CUT_N
    NEW M1 ( 129360 52560 ) ( 130320 * 0 ) V1_2CUT_S
    NEW M2 ( 130320 46800 ) ( * 52560 )
    NEW M2 ( 130320 46800 ) ( 131280 * )
    NEW M2 ( 131280 46800 ) ( * 48720 ) V1_X
    NEW M3 ( 126960 59760 ) ( 129360 * ) V2_2CUT_S
    NEW M2 ( 129360 57360 ) ( * 59760 )
    NEW M3 ( 129360 57360 ) ( 138000 * ) V2_2CUT_S
    NEW M2 ( 138000 52560 ) ( * 57360 )
    NEW M2 ( 138000 48720 ) ( * 52560 ) V1_2CUT_S
    NEW M2 ( 129360 52560 ) V1_2CUT_N
    NEW M2 ( 126960 59760 ) V1_2CUT_S
    NEW M3 ( 126960 59760 ) V2_2CUT_S
    NEW M2 ( 138000 48720 ) V1_2CUT_W
 ;
- spi_MasterMode_u/clk_cnt[0]
  ( spi_MasterMode_u/FE_PHC373_clk_cnt_0_ I )
  ( spi_MasterMode_u/FE_PHC123_clk_cnt_0_ Z ) ( spi_MasterMode_u/U197 A1 )
  ( spi_MasterMode_u/sub_234/U29 A1 ) ( spi_MasterMode_u/sub_234/U20 A2 )
  ( spi_MasterMode_u/sub_234/U1 I )
  + ROUTED M2 ( 136560 39120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 140880 39120 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 130800 47760 ) ( * 51120 ) V1_X
    NEW M1 ( 130800 51120 ) ( 131280 * )
    NEW M1 ( 131280 51120 ) ( * 51985 0 )
    NEW M3 ( 136560 39120 ) ( 140880 * ) V2_2CUT_W
    NEW M2 ( 126960 46320 ) ( * 46800 )
    NEW M2 ( 126960 46800 ) ( 127920 * )
    NEW M2 ( 127920 46800 ) ( * 48240 ) V1_2CUT_S
    NEW M1 ( 127920 48240 ) ( 129360 * ) V1_2CUT_S
    NEW M1 ( 129360 48240 ) ( 130320 * 0 )
    NEW M2 ( 129360 47760 ) ( * 48240 )
    NEW M3 ( 129360 47760 ) ( 130800 * ) V2_XR
    NEW M3 ( 130800 47760 ) ( 132720 * ) V2_2CUT_W
    NEW M2 ( 132720 39600 ) ( * 42000 ) V1_2CUT_N
    NEW M2 ( 132720 42000 ) ( * 47760 )
    NEW M3 ( 132720 39600 ) ( 136560 * )
    NEW M3 ( 136560 39120 ) ( * 39600 )
    NEW M2 ( 140880 39120 ) V1_V
    NEW M2 ( 126960 46320 ) V1_2CUT_S
    NEW M3 ( 129360 47760 ) V2_XR
    NEW M3 ( 132720 39600 ) V2_XR
    NEW M3 ( 136560 39120 ) V2_2CUT_N
    NEW M2 ( 136560 39120 ) V1_2CUT_N
 ;
- spi_MasterMode_u/state[2]
  ( spi_MasterMode_u/FE_PHC203_state_2_ I ) ( spi_MasterMode_u/U212 B2 )
  ( spi_MasterMode_u/U211 S1 ) ( spi_MasterMode_u/U208 S )
  ( spi_MasterMode_u/U191 I ) ( spi_MasterMode_u/U81 A1 )
  ( spi_MasterMode_u/U194 A1 ) ( spi_MasterMode_u/U176 A1 )
  ( spi_MasterMode_u/U105 A1 ) ( spi_MasterMode_u/state_reg\[2\] Q )
  ( spi_MasterMode_u/U165 A1 )
  + ROUTED M2 ( 84240 34800 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 115440 11760 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 101430 28560 ) RECT ( -350 -120 120 120 )
    NEW M2 ( 122160 12240 ) ( * 15120 ) V1_2CUT_S
    NEW M2 ( 121680 12240 ) ( 122160 * )
    NEW M2 ( 121680 11760 ) ( * 12240 )
    NEW M3 ( 115440 11760 ) ( 121680 * ) V2_2CUT_N
    NEW M1 ( 114480 11760 0 ) ( 115440 * ) V1_2CUT_N
    NEW M2 ( 116880 40080 ) ( * 42000 ) V1_X
    NEW M3 ( 116880 40080 ) ( 119280 * ) V2_2CUT_S
    NEW M2 ( 119280 28080 ) ( * 40080 )
    NEW M2 ( 120720 19920 ) ( * 28080 ) V1_X
    NEW M2 ( 120720 19920 ) ( 122160 * )
    NEW M2 ( 122160 15120 ) ( * 19920 )
    NEW M2 ( 101520 18960 ) ( * 22320 ) V2_XR
    NEW M2 ( 92400 21840 ) ( * 22320 ) V2_2CUT_E
    NEW M2 ( 108720 44880 ) ( * 45360 ) V1_2CUT_S
    NEW M3 ( 93360 44880 ) ( 99120 * )
    NEW M2 ( 93360 44880 ) ( * 45360 ) V1_X
    NEW M2 ( 80880 32880 ) ( * 34320 ) V2_2CUT_S
    NEW M3 ( 80880 34320 ) ( * 34800 )
    NEW M3 ( 80880 34800 ) ( 84240 * ) V2_2CUT_E
    NEW M3 ( 101430 44880 ) ( 108720 * ) V2_XR
    NEW M3 ( 108720 44880 ) ( 116880 * ) V2_2CUT_W
    NEW M2 ( 116880 42000 ) ( * 44880 )
    NEW M1 ( 78480 32880 0 ) ( 80880 * ) V1_2CUT_S
    NEW M2 ( 80880 22320 ) ( * 32880 )
    NEW M2 ( 80880 22320 ) ( 81360 * ) V2_2CUT_E
    NEW M3 ( 81360 22320 ) ( 92400 * )
    NEW M3 ( 92400 22320 ) ( 101520 * )
    NEW M2 ( 101520 22320 ) ( * 28560 ) V2_2CUT_S
    NEW M3 ( 101430 28560 ) ( 101520 * )
    NEW TM1 ( 101430 28560 ) ( * 44880 ) TV1_X
    NEW M3 ( 99120 44880 ) ( 101430 * )
    NEW M3 ( 99120 44880 ) ( * 45840 ) V2_2CUT_N
    NEW M2 ( 99120 45840 ) ( * 46320 ) V1_2CUT_S
    NEW M1 ( 99120 45840 ) ( * 46320 )
    NEW M1 ( 99120 45840 ) ( 99600 * )
    NEW M1 ( 99600 45360 0 ) ( * 45840 )
    NEW M3 ( 115440 11760 ) V2_XR
    NEW M3 ( 116880 40080 ) V2_2CUT_E
    NEW M2 ( 119280 28080 ) V1_X
    NEW M2 ( 101520 18960 ) V1_2CUT_S
    NEW M2 ( 92400 21840 ) V1_2CUT_N
    NEW M3 ( 93360 44880 ) V2_2CUT_E
    NEW M2 ( 84240 34800 ) V1_2CUT_E
    NEW TM1 ( 101430 28560 ) TV1_2CUT_N
 ;
- spi_MasterMode_u/state[1]
  ( spi_MasterMode_u/U210 A2 ) ( spi_MasterMode_u/U209 A2 )
  ( spi_MasterMode_u/U201 A1 ) ( spi_MasterMode_u/U147 I )
  ( spi_MasterMode_u/U193 A1 ) ( spi_MasterMode_u/U146 B1 )
  ( spi_MasterMode_u/state_reg\[1\] Q )
  + ROUTED M2 ( 100080 38640 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 104400 38640 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 114480 24240 ) ( 119280 * ) V2_2CUT_N
    NEW M2 ( 119280 24240 ) ( * 25200 ) V1_V
    NEW M2 ( 113520 26160 ) ( * 34320 ) V1_2CUT_W
    NEW M2 ( 113520 26160 ) ( 114000 * )
    NEW M2 ( 114000 25200 ) ( * 26160 )
    NEW M2 ( 114000 25200 ) ( 114480 * )
    NEW M2 ( 114480 18480 ) ( * 24240 ) V2_2CUT_E
    NEW M2 ( 114480 24240 ) ( * 25200 )
    NEW M1 ( 114480 18480 ) ( 119760 * 0 )
    NEW M1 ( 97200 38640 0 ) ( 100080 * ) V1_2CUT_S
    NEW M3 ( 100080 38640 ) ( 104400 * ) V2_2CUT_E
    NEW M2 ( 100080 37200 ) ( * 38640 ) V2_2CUT_S
    NEW M2 ( 100080 37200 ) ( 100320 * )
    NEW M2 ( 100320 31440 ) ( * 37200 )
    NEW M2 ( 100320 31440 ) ( 100560 * )
    NEW M2 ( 100560 27120 ) ( * 31440 )
    NEW M2 ( 100080 27120 ) ( 100560 * )
    NEW M2 ( 100080 25680 ) ( * 27120 )
    NEW M2 ( 104400 32880 ) ( * 38640 ) V1_2CUT_N
    NEW M2 ( 104400 32880 ) ( 104880 * )
    NEW M2 ( 104880 31920 ) ( * 32880 )
    NEW M1 ( 112080 35760 ) ( 113520 * 0 )
    NEW M2 ( 112080 35760 ) ( * 38640 ) V2_2CUT_W
    NEW M3 ( 104400 38640 ) ( 112080 * )
    NEW M2 ( 114480 18480 ) V1_2CUT_E
    NEW M2 ( 100080 25680 ) V1_2CUT_E
    NEW M2 ( 104880 31920 ) V1_2CUT_N
    NEW M2 ( 112080 35760 ) V1_2CUT_E
 ;
- spi_MasterMode_u/state[0]
  ( spi_MasterMode_u/FE_PHC121_state_0_ Z ) ( spi_MasterMode_u/U213 S )
  ( spi_MasterMode_u/U210 A1 ) ( spi_MasterMode_u/U186 S )
  ( spi_MasterMode_u/U142 I ) ( spi_MasterMode_u/U194 A2 )
  ( spi_MasterMode_u/U146 A1 )
  + ROUTED M3 ( 107280 21840 ) ( 108720 * ) V2_2CUT_S
    NEW M2 ( 108720 21360 ) ( * 21840 )
    NEW M2 ( 99120 21840 ) ( * 25200 ) V1_2CUT_S
    NEW M2 ( 107280 21840 ) ( * 28560 ) V1_V
    NEW M3 ( 99120 21840 ) ( 107280 * ) V2_2CUT_E
    NEW M3 ( 96720 21840 ) ( 99120 * ) V2_XR
    NEW M2 ( 96720 21360 ) ( * 21840 ) V2_XR
    NEW M1 ( 93360 21360 0 ) ( 96720 * ) V1_2CUT_N
    NEW M3 ( 104880 29520 ) ( 107280 * ) V2_2CUT_S
    NEW M2 ( 107280 28560 ) ( * 29520 )
    NEW M2 ( 104880 29040 ) ( * 29520 ) V2_2CUT_E
    NEW M3 ( 103440 29520 ) ( 104880 * )
    NEW M2 ( 103440 29520 ) ( * 31920 ) V1_2CUT_N
    NEW M2 ( 103440 31920 ) ( * 38640 ) V1_2CUT_S
    NEW M1 ( 102000 31920 0 ) ( 103440 * )
    NEW M2 ( 108720 21360 ) V1_X
    NEW M2 ( 104880 29040 ) V1_2CUT_E
    NEW M3 ( 103440 29520 ) V2_2CUT_N
 ;
- spi_MasterMode_u/wfifo_dout[7]
  ( spi_MasterMode_u/U134 B2 ) ( spi_MasterMode_u/write_fifo/U42 ZN )
  + ROUTED M3 ( 84240 114000 ) RECT ( -270 -120 120 120 )
    NEW M3 ( 129840 122160 ) ( 141840 * ) V2_2CUT_W
    NEW M3 ( 126480 121920 ) ( 129840 * )
    NEW M3 ( 129840 121920 ) ( * 122160 )
    NEW M3 ( 126480 121920 ) ( * 122160 )
    NEW M3 ( 121200 122160 ) ( 126480 * )
    NEW M3 ( 121200 122160 ) ( * 122400 )
    NEW M3 ( 114000 122400 ) ( 121200 * )
    NEW M3 ( 114000 122160 ) ( * 122400 )
    NEW M3 ( 108240 122160 ) ( 114000 * )
    NEW M3 ( 102960 121680 ) ( 108240 * )
    NEW M3 ( 108240 121680 ) ( * 122160 )
    NEW M3 ( 102960 121680 ) ( * 122160 )
    NEW M3 ( 93360 122160 ) ( 102960 * )
    NEW M3 ( 93360 122160 ) ( * 122640 )
    NEW M3 ( 89520 122640 ) ( 93360 * )
    NEW M3 ( 89520 122160 ) ( * 122640 )
    NEW M3 ( 84330 122160 ) ( 89520 * )
    NEW TM1 ( 84330 114000 ) ( * 122160 ) TV1_2CUT_E
    NEW M3 ( 84240 114000 ) ( 84330 * ) TV1_2CUT_N
    NEW M2 ( 84240 108720 ) ( * 114000 ) V2_2CUT_S
    NEW M2 ( 141840 122160 ) V1_2CUT_S
    NEW M2 ( 84240 108720 ) V1_2CUT_S
 ;
- spi_MasterMode_u/wfifo_dout[6]
  ( spi_MasterMode_u/U135 B2 ) ( spi_MasterMode_u/write_fifo/U81 ZN )
  + ROUTED M1 ( 132240 119760 ) ( 133680 * 0 )
    NEW M2 ( 132240 117840 ) ( * 119760 ) V1_2CUT_N
    NEW M2 ( 131760 110640 ) ( * 117840 )
    NEW M2 ( 131760 117840 ) ( 132240 * )
    NEW M2 ( 131760 110640 ) ( 132240 * )
    NEW M2 ( 132240 109200 ) ( * 110640 )
    NEW M3 ( 122160 109200 ) ( 132240 * ) V2_2CUT_N
    NEW M3 ( 112560 108240 ) ( 122160 * )
    NEW M3 ( 122160 108240 ) ( * 109200 )
    NEW M3 ( 112560 108240 ) ( * 109200 )
    NEW M3 ( 104880 109200 ) ( 112560 * )
    NEW M3 ( 104880 108720 ) ( * 109200 )
    NEW M3 ( 103440 108720 ) ( 104880 * )
    NEW M3 ( 95280 108480 ) ( 103440 * )
    NEW M3 ( 103440 108480 ) ( * 108720 )
    NEW M3 ( 95280 108480 ) ( * 108720 )
    NEW M3 ( 85200 108720 ) ( 95280 * )
    NEW M2 ( 85200 108720 ) ( * 115440 )
    NEW M2 ( 84720 115440 ) ( 85200 * )
    NEW M3 ( 85200 108720 ) V2_2CUT_N
    NEW M2 ( 84720 115440 ) V1_2CUT_E
 ;
- spi_MasterMode_u/wfifo_dout[5]
  ( spi_MasterMode_u/U136 B2 ) ( spi_MasterMode_u/write_fifo/U84 ZN )
  + ROUTED M1 ( 137040 149040 ) ( 138000 * 0 )
    NEW M2 ( 136080 149040 ) ( 137040 * ) V1_H
    NEW M2 ( 136080 149040 ) ( * 150480 )
    NEW M2 ( 135600 150480 ) ( 136080 * )
    NEW M3 ( 124080 150480 ) ( 135600 * ) V2_2CUT_E
    NEW M3 ( 114960 150000 ) ( 124080 * )
    NEW M3 ( 124080 150000 ) ( * 150480 )
    NEW M3 ( 114960 150000 ) ( * 150480 )
    NEW M3 ( 89520 150480 ) ( 114960 * )
    NEW M3 ( 89520 150000 ) ( * 150480 )
    NEW M2 ( 89520 139920 ) ( * 150000 ) V2_2CUT_N
    NEW M2 ( 89040 139920 ) ( 89520 * )
    NEW M2 ( 89040 139920 ) V1_2CUT_E
 ;
- spi_MasterMode_u/wfifo_dout[4]
  ( spi_MasterMode_u/U137 B2 ) ( spi_MasterMode_u/write_fifo/U87 ZN )
  + ROUTED M2 ( 116880 147120 ) ( * 152880 ) V2_2CUT_N
    NEW M3 ( 92880 152880 ) ( 116880 * )
    NEW M2 ( 92880 152880 ) ( * 153360 ) V1_2CUT_N
    NEW M2 ( 116880 147120 ) V1_2CUT_S
    NEW M3 ( 92880 152880 ) V2_2CUT_N
 ;
- spi_MasterMode_u/wfifo_dout[3]
  ( spi_MasterMode_u/U138 B2 ) ( spi_MasterMode_u/write_fifo/U90 ZN )
  + ROUTED M1 ( 120720 149040 ) ( 121680 * 0 )
    NEW M2 ( 120720 149040 ) ( * 151080 )
    NEW M2 ( 120720 151080 ) ( 122160 * )
    NEW M2 ( 122160 146160 ) ( * 151080 )
    NEW M3 ( 109200 146160 ) ( 122160 * ) V2_XR
    NEW M2 ( 109200 142800 ) ( * 146160 ) V2_XR
    NEW M3 ( 93840 142800 ) ( 109200 * ) V2_2CUT_E
    NEW M2 ( 93840 142320 ) ( * 142800 ) V2_2CUT_S
    NEW M2 ( 120720 149040 ) V1_2CUT_N
    NEW M2 ( 93840 142320 ) V1_2CUT_S
 ;
- spi_MasterMode_u/wfifo_dout[2]
  ( spi_MasterMode_u/U139 B2 ) ( spi_MasterMode_u/write_fifo/U93 ZN )
  + ROUTED M1 ( 136080 133200 ) ( 138000 * 0 )
    NEW M2 ( 136080 130320 ) ( * 133200 ) V1_2CUT_E
    NEW M3 ( 106800 130320 ) ( 136080 * ) V2_2CUT_W
    NEW M3 ( 102960 129360 ) ( 106800 * )
    NEW M3 ( 106800 129360 ) ( * 130320 )
    NEW M3 ( 102960 129360 ) ( * 129600 )
    NEW M3 ( 99120 129600 ) ( 102960 * )
    NEW M3 ( 99120 129600 ) ( * 129840 )
    NEW M3 ( 93360 129840 ) ( 99120 * )
    NEW M3 ( 93360 129360 ) ( * 129840 )
    NEW M3 ( 90000 129360 ) ( 93360 * )
    NEW M2 ( 90000 128880 ) ( * 129360 ) V2_2CUT_S
    NEW M2 ( 90000 128880 ) V1_2CUT_S
 ;
- spi_MasterMode_u/wfifo_dout[1]
  ( spi_MasterMode_u/U140 B2 ) ( spi_MasterMode_u/write_fifo/U96 ZN )
  + ROUTED M2 ( 83760 149040 ) RECT ( -120 -120 120 440 )
    NEW M1 ( 144720 146640 ) ( 145680 * 0 )
    NEW M3 ( 141840 146640 ) ( 144720 * ) V2_2CUT_W
    NEW M2 ( 141840 146640 ) ( * 149040 ) V2_2CUT_W
    NEW M3 ( 83760 149040 ) ( 141840 * )
    NEW M2 ( 144720 146640 ) V1_2CUT_S
    NEW M3 ( 141840 146640 ) V2_2CUT_E
    NEW M3 ( 83760 149040 ) V2_2CUT_N
    NEW M2 ( 83760 149040 ) V1_2CUT_S
 ;
- spi_MasterMode_u/wfifo_dout[0]
  ( spi_MasterMode_u/U141 B2 ) ( spi_MasterMode_u/write_fifo/U99 ZN )
  + ROUTED M2 ( 124080 142320 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 108720 142320 ) ( 124080 * ) V2_2CUT_N
    NEW M3 ( 108720 141840 ) ( * 142320 )
    NEW M3 ( 104880 141840 ) ( 108720 * )
    NEW M3 ( 97680 141360 ) ( 104880 * )
    NEW M3 ( 104880 141360 ) ( * 141840 )
    NEW M3 ( 97680 141360 ) ( * 141840 )
    NEW M3 ( 92400 141840 ) ( 97680 * )
    NEW M3 ( 92400 141840 ) ( * 142320 )
    NEW M3 ( 84720 142320 ) ( 92400 * )
    NEW M3 ( 84720 142320 ) ( * 142800 ) V2_2CUT_N
    NEW M2 ( 84720 142800 ) ( * 155760 )
    NEW M2 ( 84240 155760 ) ( 84720 * )
    NEW M2 ( 124080 142320 ) V1_2CUT_S
    NEW M2 ( 84240 155760 ) V1_2CUT_E
 ;
- spi_MasterMode_u/bit_cnt[2]
  ( spi_MasterMode_u/FE_PHC483_bit_cnt_2_ Z ) ( spi_MasterMode_u/U168 B2 )
  ( spi_MasterMode_u/U168 A1 ) ( spi_MasterMode_u/U183 A1 )
  + ROUTED M2 ( 74640 47760 ) ( 76560 * )
    NEW M2 ( 74640 47760 ) ( * 48240 ) V1_V
    NEW M1 ( 83760 39120 0 ) ( 84240 * ) V1_2CUT_N
    NEW M2 ( 84240 39120 ) ( * 41040 )
    NEW M2 ( 84240 41040 ) ( 84720 * )
    NEW M2 ( 84720 41040 ) ( * 45360 ) V2_XR
    NEW M3 ( 82320 45360 ) ( 84720 * )
    NEW M2 ( 82320 45360 ) ( * 45840 ) V1_2CUT_N
    NEW M2 ( 82320 45840 ) ( * 46800 ) V2_2CUT_W
    NEW M3 ( 76560 46800 ) ( 82320 * )
    NEW M2 ( 76560 46800 ) ( * 47760 )
    NEW M2 ( 76560 47760 ) ( * 48240 ) V1_2CUT_S
    NEW M3 ( 82320 45360 ) V2_2CUT_E
    NEW M3 ( 76560 46800 ) V2_2CUT_E
 ;
- spi_MasterMode_u/bit_cnt[1]
  ( spi_MasterMode_u/FE_PHC446_bit_cnt_1_ Z )
  ( spi_MasterMode_u/FE_PHC374_bit_cnt_1_ I )
  + ROUTED M2 ( 72240 45360 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 71280 45360 0 ) ( 72240 * ) V1_X
    NEW M3 ( 72240 45360 ) ( 77520 * ) V2_2CUT_W
    NEW M2 ( 77520 45360 ) ( * 52560 )
    NEW M2 ( 77520 52560 ) ( 78000 * )
    NEW M2 ( 78000 52560 ) ( * 54000 ) V2_2CUT_E
    NEW M3 ( 78000 54000 ) ( 84720 * ) V2_2CUT_N
    NEW M2 ( 84720 54000 ) ( * 55440 ) V1_2CUT_S
    NEW M3 ( 72240 45360 ) V2_2CUT_E
 ;
- spi_MasterMode_u/bit_cnt[0]
  ( spi_MasterMode_u/FE_PHC465_bit_cnt_0_ I )
  ( spi_MasterMode_u/bit_cnt_reg\[0\] Q )
  + ROUTED M1 ( 85200 58320 ) ( 85680 * 0 )
    NEW M2 ( 85200 54960 ) ( * 58320 ) V1_2CUT_S
    NEW M2 ( 85200 54960 ) ( 85680 * )
    NEW M2 ( 85680 52080 ) ( * 54960 )
    NEW M2 ( 85680 52080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/data_buf[6]
  ( spi_MasterMode_u/FE_PHC161_data_buf_6_ I )
  ( spi_MasterMode_u/data_buf_reg\[6\] Q )
  + ROUTED M1 ( 77040 113520 ) ( 77520 * 0 )
    NEW M2 ( 77040 113520 ) ( * 114000 ) V2_2CUT_S
    NEW M3 ( 57840 114000 ) ( 77040 * )
    NEW M3 ( 48240 113520 ) ( 57840 * )
    NEW M3 ( 57840 113520 ) ( * 114000 )
    NEW M2 ( 48240 113520 ) ( * 124080 )
    NEW M2 ( 47760 124080 ) ( 48240 * )
    NEW M2 ( 47760 124080 ) ( * 128880 ) V1_2CUT_N
    NEW M1 ( 47280 128880 0 ) ( 47760 * )
    NEW M2 ( 77040 113520 ) V1_2CUT_S
    NEW M3 ( 48240 113520 ) V2_2CUT_W
 ;
- spi_MasterMode_u/data_buf[5]
  ( spi_MasterMode_u/FE_PHC194_data_buf_5_ Z )
  ( spi_MasterMode_u/FE_PHC65_data_buf_5_ I )
  + ROUTED M2 ( 84720 137520 ) ( * 138960 ) V1_2CUT_N
    NEW M3 ( 81360 137520 ) ( 84720 * ) V2_XR
    NEW M2 ( 81360 135600 ) ( * 137520 ) V2_XR
    NEW M1 ( 80880 135600 ) ( 81360 * ) V1_X
    NEW M1 ( 80880 135600 ) ( * 136080 0 )
 ;
- spi_MasterMode_u/data_buf[4]
  ( spi_MasterMode_u/FE_PHC33_data_buf_4_ Z ) ( spi_MasterMode_u/U137 A2 )
  ( spi_MasterMode_u/U136 C2 ) ( spi_MasterMode_u/read_fifo/U27 I )
  + ROUTED M2 ( 97200 153360 ) ( * 157200 ) V2_2CUT_S
    NEW M2 ( 95280 153360 ) ( 97200 * )
    NEW M1 ( 78000 166320 0 ) ( 78480 * ) V1_2CUT_W
    NEW M2 ( 78480 166320 ) ( 79440 * ) V1_2CUT_N
    NEW M2 ( 79440 160560 ) ( * 166320 )
    NEW M2 ( 79440 160560 ) ( 79920 * )
    NEW M2 ( 79920 157200 ) ( * 160560 )
    NEW M3 ( 79920 157200 ) ( 87030 * ) TV1_2CUT_E
    NEW M3 ( 87030 157200 ) ( 97200 * )
    NEW TM1 ( 87030 143280 ) ( * 157200 )
    NEW M3 ( 86160 143280 ) ( 87030 * ) TV1_2CUT_W
    NEW M2 ( 86160 139440 ) ( * 143280 ) V2_2CUT_S
    NEW M1 ( 86160 139440 ) ( 86640 * 0 )
    NEW M2 ( 95280 153360 ) V1_2CUT_E
    NEW M3 ( 79920 157200 ) V2_2CUT_N
    NEW M2 ( 86160 139440 ) V1_2CUT_E
 ;
- spi_MasterMode_u/data_buf[3]
  ( spi_MasterMode_u/FE_PHC63_data_buf_3_ Z ) ( spi_MasterMode_u/U138 A2 )
  ( spi_MasterMode_u/U137 C2 ) ( spi_MasterMode_u/read_fifo/U31 I )
  + ROUTED M3 ( 56400 147120 ) ( 89040 * ) V2_XR
    NEW M2 ( 56400 146160 ) ( * 147120 ) V2_2CUT_E
    NEW M1 ( 53040 146160 0 ) ( 56400 * ) V1_2CUT_W
    NEW M2 ( 89520 150960 ) ( * 151920 )
    NEW M2 ( 89040 147120 ) ( * 150960 )
    NEW M2 ( 89040 150960 ) ( 89520 * )
    NEW M3 ( 89040 147120 ) ( 96240 * ) V2_2CUT_W
    NEW M2 ( 96240 142320 ) ( * 147120 )
    NEW M2 ( 89520 151920 ) ( * 152400 ) V1_2CUT_N
    NEW M2 ( 89520 151920 ) ( 90000 * )
    NEW M2 ( 90000 151920 ) ( * 152880 ) V1_2CUT_N
    NEW M1 ( 90000 152880 ) ( 90480 * 0 )
    NEW M2 ( 96240 142320 ) V1_2CUT_S
 ;
- spi_MasterMode_u/data_buf[2]
  ( spi_MasterMode_u/FE_PHC296_data_buf_2_ Z )
  ( spi_MasterMode_u/FE_PHC156_data_buf_2_ I )
  + ROUTED M2 ( 79440 135600 ) ( * 136080 ) V1_2CUT_S
    NEW M3 ( 69840 135600 ) ( 79440 * ) V2_XR
    NEW M2 ( 69840 130800 ) ( * 135600 ) V2_2CUT_E
    NEW M3 ( 63120 130800 ) ( 69840 * ) V2_2CUT_N
    NEW M2 ( 63120 129360 ) ( * 130800 ) V2_2CUT_S
    NEW M2 ( 63120 129360 ) V1_2CUT_N
 ;
- spi_MasterMode_u/data_buf[1]
  ( spi_MasterMode_u/FE_PHC31_data_buf_1_ Z ) ( spi_MasterMode_u/U140 A2 )
  ( spi_MasterMode_u/U139 C2 ) ( spi_MasterMode_u/read_fifo/U32 I )
  + ROUTED M2 ( 90480 141840 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 87030 130800 ) ( 87600 * ) V2_XR
    NEW TM1 ( 87030 114480 ) ( * 130800 ) TV1_H
    NEW M3 ( 87030 114480 ) ( 92400 * ) V2_2CUT_W
    NEW M2 ( 92400 114480 ) ( 92880 * )
    NEW M2 ( 92880 112560 ) ( * 114480 )
    NEW M3 ( 84240 141840 ) ( 87600 * ) V2_XR
    NEW M2 ( 84240 141840 ) ( * 145680 ) V2_XR
    NEW M3 ( 84240 145680 ) ( 86640 * ) V2_XR
    NEW M2 ( 86640 145680 ) ( * 149040 )
    NEW M2 ( 86160 149040 ) ( 86640 * )
    NEW M1 ( 90000 141840 0 ) ( 90480 * ) V1_X
    NEW M3 ( 87600 141840 ) ( 90480 * ) V2_XR
    NEW M2 ( 87600 130800 ) ( * 141840 )
    NEW M2 ( 87600 129720 ) ( * 130800 )
    NEW TM1 ( 87030 114480 ) TV1_2CUT_W
    NEW M2 ( 92880 112560 ) V1_2CUT_N
    NEW M3 ( 84240 141840 ) V2_2CUT_E
    NEW M2 ( 86160 149040 ) V1_2CUT_E
    NEW M2 ( 87600 129720 ) V1_X
 ;
- spi_MasterMode_u/data_buf[0]
  ( spi_MasterMode_u/FE_PHC316_data_buf_0_ I )
  ( spi_MasterMode_u/FE_PHC32_data_buf_0_ Z ) ( spi_MasterMode_u/U141 A2 )
  ( spi_MasterMode_u/read_fifo/U28 I )
  + ROUTED M3 ( 78480 163440 ) ( 82320 * ) V2_2CUT_W
    NEW M2 ( 78480 162960 ) ( * 163440 ) V2_2CUT_E
    NEW M1 ( 76080 162960 0 ) ( 78480 * ) V1_2CUT_W
    NEW M3 ( 82800 156240 ) ( 86160 * ) V2_2CUT_W
    NEW M2 ( 86160 155760 ) ( * 156240 )
    NEW M2 ( 86160 155760 ) ( 86640 * ) V1_2CUT_E
    NEW M2 ( 82320 157680 ) ( * 163440 )
    NEW M2 ( 82320 163440 ) ( * 165840 ) V1_2CUT_E
    NEW M2 ( 82320 157680 ) ( 82800 * )
    NEW M2 ( 82800 156240 ) ( * 157680 )
    NEW M2 ( 82800 153360 ) ( * 156240 ) V2_2CUT_E
    NEW M2 ( 82800 153360 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/N8
  ( spi_MasterMode_u/read_fifo/U102 A1 ) ( spi_MasterMode_u/read_fifo/U101 A1 )
  ( spi_MasterMode_u/read_fifo/U99 A1 ) ( spi_MasterMode_u/read_fifo/U98 A1 )
  ( spi_MasterMode_u/read_fifo/U96 A1 ) ( spi_MasterMode_u/read_fifo/U95 A1 )
  ( spi_MasterMode_u/read_fifo/U93 A1 ) ( spi_MasterMode_u/read_fifo/U92 A1 )
  ( spi_MasterMode_u/read_fifo/U90 A1 ) ( spi_MasterMode_u/read_fifo/U89 A1 )
  ( spi_MasterMode_u/read_fifo/U87 A1 ) ( spi_MasterMode_u/read_fifo/U86 A1 )
  ( spi_MasterMode_u/read_fifo/U84 A1 ) ( spi_MasterMode_u/read_fifo/U83 A1 )
  ( spi_MasterMode_u/read_fifo/U81 A1 ) ( spi_MasterMode_u/read_fifo/U80 A1 )
  ( spi_MasterMode_u/read_fifo/U39 I ) ( spi_MasterMode_u/read_fifo/U22 A2 )
  ( spi_MasterMode_u/read_fifo/U23 A2 ) ( spi_MasterMode_u/read_fifo/U16 A1 )
  ( spi_MasterMode_u/read_fifo/U14 A1 ) ( spi_MasterMode_u/read_fifo/U15 A1 )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[0\] Q )
  + ROUTED M2 ( 58800 72720 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 56400 142800 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 65520 139440 0 ) ( * 139920 )
    NEW M1 ( 65520 139920 ) ( 67440 * )
    NEW M1 ( 67440 139440 ) ( * 139920 )
    NEW M1 ( 67440 139440 ) ( 68400 * 0 )
    NEW M1 ( 67920 112560 0 ) ( 69360 * ) V1_2CUT_S
    NEW M2 ( 72240 101040 ) ( * 112560 ) V1_2CUT_N
    NEW M3 ( 72240 101040 ) ( 76080 * ) V2_2CUT_W
    NEW M2 ( 76080 101040 ) ( 76560 * )
    NEW M2 ( 76560 99120 ) ( * 101040 )
    NEW M2 ( 53520 85680 ) ( 54000 * ) V2_2CUT_E
    NEW M3 ( 54000 85680 ) ( 57360 * ) V2_2CUT_S
    NEW M3 ( 61680 69360 ) ( 68400 * ) V2_2CUT_W
    NEW M2 ( 68400 68880 ) ( * 69360 )
    NEW M2 ( 61200 72720 ) ( 61680 * )
    NEW M2 ( 61680 69360 ) ( * 72720 )
    NEW M2 ( 61680 68880 ) ( * 69360 ) V2_2CUT_E
    NEW M3 ( 51120 72720 ) ( 58800 * ) V2_2CUT_E
    NEW M3 ( 58800 72720 ) ( 61200 * ) V2_2CUT_W
    NEW M1 ( 58800 72393 0 ) ( * 72720 ) V1_2CUT_E
    NEW M2 ( 53520 93360 ) ( * 95760 ) V1_V
    NEW M2 ( 53040 93360 ) ( 53520 * )
    NEW M2 ( 53040 90480 ) ( * 93360 )
    NEW M2 ( 52560 87120 ) ( * 90480 )
    NEW M2 ( 52560 90480 ) ( 53040 * )
    NEW M2 ( 52560 87120 ) ( 53520 * )
    NEW M2 ( 53520 85680 ) ( * 87120 )
    NEW M2 ( 53520 78825 ) ( * 85680 )
    NEW M2 ( 53520 75600 ) ( * 78825 ) V1_2CUT_N
    NEW M2 ( 51600 75600 ) ( 53520 * )
    NEW M2 ( 51600 74160 ) ( * 75600 )
    NEW M3 ( 51120 74160 ) ( 51600 * ) V2_2CUT_W
    NEW M3 ( 51120 72720 ) ( * 74160 )
    NEW M1 ( 51120 72393 0 ) ( * 72720 ) V1_2CUT_W
    NEW M2 ( 53520 95760 ) ( * 97680 ) V2_2CUT_S
    NEW M3 ( 65520 115440 ) ( 68400 * ) V2_2CUT_N
    NEW M3 ( 65520 114960 ) ( * 115440 ) V2_2CUT_N
    NEW M3 ( 60240 114960 ) ( 65520 * )
    NEW M2 ( 60240 110640 ) ( * 114960 ) V2_XR
    NEW M2 ( 59280 110640 ) ( 60240 * )
    NEW M2 ( 59280 104400 ) ( * 105840 ) V1_2CUT_N
    NEW M2 ( 59280 105840 ) ( * 110640 )
    NEW M2 ( 59280 104400 ) ( 60240 * )
    NEW M2 ( 60240 101520 ) ( * 104400 )
    NEW M2 ( 59760 101520 ) ( 60240 * )
    NEW M2 ( 59760 97680 ) ( * 101520 )
    NEW M3 ( 47280 97680 ) ( 53520 * )
    NEW M3 ( 53520 97680 ) ( 59760 * ) V2_2CUT_N
    NEW M2 ( 47280 97680 ) ( * 99120 ) V1_2CUT_N
    NEW M2 ( 61200 139440 ) ( * 142800 ) V2_2CUT_S
    NEW M2 ( 47760 135120 ) ( 49200 * )
    NEW M2 ( 49200 135120 ) ( * 136080 ) V1_V
    NEW M3 ( 47760 142800 ) ( 56400 * ) V2_2CUT_E
    NEW M2 ( 47760 135120 ) ( * 142800 ) V1_2CUT_S
    NEW M2 ( 47760 132720 ) ( * 135120 )
    NEW M1 ( 68400 118800 ) ( 69840 * 0 )
    NEW M2 ( 68400 114960 ) ( * 115440 )
    NEW M2 ( 68400 115440 ) ( * 118800 ) V1_2CUT_N
    NEW M2 ( 68400 114960 ) ( 69360 * )
    NEW M2 ( 69360 112560 ) ( * 114960 )
    NEW M1 ( 69360 112560 ) ( 72240 * 0 )
    NEW M2 ( 72240 112560 ) ( * 126480 ) V1_2CUT_S
    NEW M2 ( 72240 126480 ) ( * 128400 )
    NEW M2 ( 71760 128400 ) ( 72240 * )
    NEW M2 ( 71760 128400 ) ( * 129840 ) V1_2CUT_S
    NEW M2 ( 71760 129840 ) ( * 132240 )
    NEW M2 ( 70800 132240 ) ( 71760 * )
    NEW M2 ( 70800 132240 ) ( * 137040 ) V2_2CUT_W
    NEW M3 ( 65520 137040 ) ( 70800 * )
    NEW M2 ( 65520 137040 ) ( * 139440 ) V1_2CUT_N
    NEW M2 ( 65520 139440 ) ( * 142800 ) V2_2CUT_W
    NEW M3 ( 61200 142800 ) ( 65520 * )
    NEW M3 ( 56400 142800 ) ( 61200 * )
    NEW M2 ( 65520 115440 ) V1_2CUT_N
    NEW M3 ( 72240 101040 ) V2_2CUT_E
    NEW M2 ( 76560 99120 ) V1_2CUT_N
    NEW M2 ( 57360 85680 ) V1_2CUT_N
    NEW M2 ( 68400 68880 ) V1_2CUT_S
    NEW M2 ( 61680 68880 ) V1_V
    NEW M3 ( 51120 72720 ) V2_2CUT_N
    NEW M3 ( 47280 97680 ) V2_2CUT_E
    NEW M2 ( 61200 139440 ) V1_V
    NEW M3 ( 47760 142800 ) V2_2CUT_E
    NEW M2 ( 47760 132720 ) V1_2CUT_N
    NEW M3 ( 65520 137040 ) V2_2CUT_E
    NEW M2 ( 56400 142800 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/N9
  ( spi_MasterMode_u/read_fifo/U100 A1 ) ( spi_MasterMode_u/read_fifo/U97 A1 )
  ( spi_MasterMode_u/read_fifo/U94 A1 ) ( spi_MasterMode_u/read_fifo/U91 A1 )
  ( spi_MasterMode_u/read_fifo/U88 A1 ) ( spi_MasterMode_u/read_fifo/U85 A1 )
  ( spi_MasterMode_u/read_fifo/U82 A1 ) ( spi_MasterMode_u/read_fifo/U79 A1 )
  ( spi_MasterMode_u/read_fifo/U38 I ) ( spi_MasterMode_u/read_fifo/U22 B1 )
  ( spi_MasterMode_u/read_fifo/U23 B2 )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[1\] Q )
  + ROUTED M2 ( 62640 126000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 55920 114960 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 57360 129360 ) ( 65520 * )
    NEW M3 ( 65520 128400 ) ( * 129360 )
    NEW M3 ( 65520 128400 ) ( 67920 * ) V2_XR
    NEW M2 ( 67920 128400 ) ( * 128880 ) V1_2CUT_S
    NEW M1 ( 67920 128880 ) ( 68880 * 0 )
    NEW M2 ( 51120 125040 ) ( * 126480 ) V1_2CUT_N
    NEW M1 ( 51120 126480 ) ( 51600 * )
    NEW M1 ( 51600 126000 0 ) ( * 126480 )
    NEW M2 ( 59280 76080 ) ( * 76560 )
    NEW M3 ( 59280 76080 ) ( 66000 * ) V2_2CUT_W
    NEW M2 ( 66000 75600 ) ( * 76080 )
    NEW M2 ( 60240 82320 ) ( * 92400 ) V1_X
    NEW M2 ( 59760 82320 ) ( 60240 * )
    NEW M2 ( 59760 78960 ) ( * 82320 )
    NEW M2 ( 59280 78960 ) ( 59760 * )
    NEW M2 ( 59280 76560 ) ( * 78960 ) V1_V
    NEW M2 ( 58320 76560 ) ( 59280 * )
    NEW M2 ( 58320 75600 ) ( * 76560 )
    NEW M2 ( 55920 113040 ) ( * 114960 ) V1_2CUT_E
    NEW M2 ( 55920 113040 ) ( 56400 * )
    NEW M2 ( 56400 102960 ) ( * 113040 )
    NEW M3 ( 56400 102960 ) ( 59280 * ) V2_XR
    NEW M2 ( 59280 94320 ) ( * 95760 ) V1_2CUT_S
    NEW M2 ( 59280 95760 ) ( * 102960 )
    NEW M2 ( 59280 94320 ) ( 60240 * )
    NEW M2 ( 60240 92400 ) ( * 94320 )
    NEW M2 ( 57360 126000 ) ( * 129360 ) V1_2CUT_S
    NEW M3 ( 51120 114960 ) ( 55920 * ) V2_2CUT_W
    NEW M2 ( 51120 114960 ) ( * 119280 ) V1_2CUT_N
    NEW M2 ( 51120 119280 ) ( * 125040 ) V2_2CUT_N
    NEW M3 ( 51120 125040 ) ( 54000 * )
    NEW M3 ( 54000 125040 ) ( * 126000 )
    NEW M3 ( 54000 126000 ) ( 57360 * ) V2_2CUT_E
    NEW M3 ( 57360 126000 ) ( 62640 * ) V2_2CUT_E
    NEW M3 ( 62640 126000 ) ( 69360 * )
    NEW M3 ( 69360 125040 ) ( * 126000 )
    NEW M3 ( 69360 125040 ) ( 69840 * ) V2_2CUT_W
    NEW M2 ( 69840 125040 ) ( 70320 * )
    NEW M2 ( 70320 125040 ) ( * 126000 ) V1_X
    NEW M3 ( 57360 129360 ) V2_2CUT_E
    NEW M3 ( 59280 76080 ) V2_2CUT_E
    NEW M2 ( 66000 75600 ) V1_2CUT_S
    NEW M2 ( 58320 75600 ) V1_V
    NEW M3 ( 56400 102960 ) V2_XR
    NEW M2 ( 62640 126000 ) V1_2CUT_N
    NEW M3 ( 51120 114960 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/re_ptr\[2\]
  ( spi_MasterMode_u/read_fifo/FE_PHC308_re_ptr_2_ I )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[2\] Q )
  + ROUTED M2 ( 65040 123120 ) ( * 123600 ) V2_XR
    NEW M3 ( 65040 123600 ) ( 86160 * ) V2_2CUT_W
    NEW M2 ( 86160 122400 ) ( * 123600 )
    NEW M2 ( 85800 122400 ) ( 86160 * )
    NEW M2 ( 65040 123120 ) V1_2CUT_S
    NEW M2 ( 85800 122400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[7\]
  ( spi_MasterMode_u/read_fifo/FE_PHC366_mem_0__7_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[7\] Q )
  + ROUTED M1 ( 52560 88560 0 ) ( 53040 * ) V1_X
    NEW M2 ( 53040 88080 ) ( * 88560 )
    NEW M3 ( 53040 88080 ) ( 59760 * ) V2_2CUT_S
    NEW M2 ( 59760 86640 ) ( * 88080 )
    NEW M1 ( 59760 86160 ) ( * 86640 ) V1_2CUT_S
    NEW M1 ( 59760 86160 ) ( 60240 * )
    NEW M1 ( 60240 85680 0 ) ( * 86160 )
    NEW M3 ( 53040 88080 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[6\]
  ( spi_MasterMode_u/read_fifo/FE_PHC107_mem_0__6_ Z )
  ( spi_MasterMode_u/read_fifo/U83 B1 ) ( spi_MasterMode_u/read_fifo/U73 A2 )
  + ROUTED M1 ( 59760 68400 0 ) ( 61200 * ) V1_2CUT_S
    NEW M1 ( 61200 68400 ) ( 62640 * 0 )
    NEW M2 ( 61200 67920 ) ( * 68400 )
    NEW M2 ( 60720 67920 ) ( 61200 * )
    NEW M2 ( 60720 65520 ) ( * 67920 )
    NEW M2 ( 60720 65520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[5\]
  ( spi_MasterMode_u/read_fifo/FE_PHC13_mem_0__5_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[5\] Q )
  + ROUTED M2 ( 77040 100080 ) ( * 101520 ) V1_2CUT_N
    NEW M3 ( 74640 100080 ) ( 77040 * ) V2_XR
    NEW M2 ( 74640 96720 ) ( * 100080 ) V2_XR
    NEW M3 ( 72630 96720 ) ( 74640 * ) V2_2CUT_N
    NEW TM1 ( 72630 66960 ) ( * 96720 ) TV1_X
    NEW M3 ( 72630 66960 ) ( 84720 * ) V2_2CUT_W
    NEW M2 ( 84720 65520 ) ( * 66960 )
    NEW TM1 ( 72630 66960 ) TV1_X
    NEW M2 ( 84720 65520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[4\]
  ( spi_MasterMode_u/read_fifo/FE_PHC336_mem_0__4_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC80_mem_0__4_ Z )
  ( spi_MasterMode_u/read_fifo/U89 B1 )
  + ROUTED M2 ( 61680 139920 ) ( * 157200 ) V2_2CUT_W
    NEW M1 ( 60240 139920 0 ) ( 61680 * ) V1_2CUT_N
    NEW M2 ( 57840 157200 ) ( * 159120 ) V1_2CUT_N
    NEW M3 ( 57840 157200 ) ( 61680 * )
    NEW M2 ( 61680 157200 ) ( * 158640 ) V2_2CUT_E
    NEW M3 ( 61680 158640 ) ( 70320 * ) V2_XR
    NEW M2 ( 70320 158640 ) ( * 160080 )
    NEW M2 ( 70320 160080 ) ( 71760 * )
    NEW M2 ( 71760 160080 ) ( * 162000 ) V1_2CUT_N
    NEW M1 ( 71760 162000 ) ( * 162480 )
    NEW M1 ( 71760 162480 ) ( 72240 * )
    NEW M1 ( 72240 162480 ) ( * 162960 0 )
    NEW M3 ( 57840 157200 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[3\]
  ( spi_MasterMode_u/read_fifo/FE_PHC405_mem_0__3_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC88_mem_0__3_ Z )
  ( spi_MasterMode_u/read_fifo/U92 B1 )
  + ROUTED M1 ( 47280 135600 ) ( 50160 * 0 )
    NEW M2 ( 49680 138480 ) ( * 138960 ) V1_2CUT_N
    NEW M3 ( 47280 138480 ) ( 49680 * ) V2_XR
    NEW M2 ( 47280 135600 ) ( * 138480 ) V2_XR
    NEW M2 ( 47280 135120 ) ( * 135600 ) V1_2CUT_N
    NEW M3 ( 41520 135120 ) ( 47280 * ) V2_XR
    NEW M3 ( 41520 134640 ) ( * 135120 )
    NEW M3 ( 33840 134640 ) ( 41520 * )
    NEW M2 ( 33840 132720 ) ( * 134640 ) V2_XR
    NEW M2 ( 33840 132720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[2\]
  ( spi_MasterMode_u/read_fifo/FE_PHC71_mem_0__2_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[2\] Q )
  + ROUTED M1 ( 58800 59760 0 ) ( 60720 * ) V1_2CUT_W
    NEW M2 ( 60720 59760 ) ( * 60240 ) V2_2CUT_E
    NEW M3 ( 60720 60240 ) ( 63120 * ) V2_XR
    NEW M2 ( 63120 60240 ) ( * 62160 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[1\]
  ( spi_MasterMode_u/read_fifo/FE_PHC74_mem_0__1_ Z )
  ( spi_MasterMode_u/read_fifo/U98 B1 ) ( spi_MasterMode_u/read_fifo/U68 A2 )
  + ROUTED M2 ( 53040 95280 ) ( * 100080 ) V2_2CUT_N
    NEW M1 ( 53040 95280 ) ( 54480 * 0 )
    NEW M1 ( 54000 99600 ) ( 54480 * 0 )
    NEW M2 ( 54000 99600 ) ( * 100080 ) V2_2CUT_S
    NEW M3 ( 53040 100080 ) ( 54000 * )
    NEW M2 ( 53040 100080 ) ( * 105840 ) V1_2CUT_S
    NEW M2 ( 53040 95280 ) V1_2CUT_S
    NEW M2 ( 54000 99600 ) V1_V
 ;
- spi_MasterMode_u/read_fifo/mem\[0\]\[0\]
  ( spi_MasterMode_u/read_fifo/FE_PHC101_mem_0__0_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[0\] Q )
  + ROUTED M2 ( 60240 166800 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 58800 166800 ) ( 60240 * ) V2_2CUT_W
    NEW M2 ( 58800 166320 ) ( * 166800 ) V2_2CUT_E
    NEW M2 ( 60240 166800 ) V1_2CUT_S
    NEW M2 ( 58800 166320 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[7\]
  ( spi_MasterMode_u/read_fifo/FE_PHC23_mem_1__7_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[7\] Q )
  + ROUTED M2 ( 66960 89520 ) ( * 92880 ) V2_2CUT_E
    NEW M3 ( 66960 92880 ) ( 75120 * ) V2_2CUT_W
    NEW M2 ( 75120 92880 ) ( * 108240 ) V2_2CUT_W
    NEW M3 ( 70320 108240 ) ( 75120 * )
    NEW M2 ( 70320 108240 ) ( * 109680 )
    NEW M2 ( 70320 109680 ) ( 70800 * )
    NEW M2 ( 70800 109680 ) ( * 125520 ) V2_2CUT_S
    NEW M3 ( 70800 125520 ) ( 71280 * )
    NEW M3 ( 71280 125520 ) ( * 126480 )
    NEW M3 ( 67920 126480 ) ( 71280 * )
    NEW M2 ( 67920 126480 ) ( * 126960 )
    NEW M2 ( 67440 126960 ) ( 67920 * )
    NEW M2 ( 67440 126960 ) ( * 129840 ) V2_2CUT_S
    NEW M3 ( 67230 129840 ) ( 67440 * )
    NEW TM1 ( 67230 129840 ) ( * 142680 ) TV2_2CUT_E
    NEW MTT2 ( 67230 142680 ) ( 76230 * ) TV2_2CUT_W
    NEW TM1 ( 76230 142680 ) ( * 151920 ) TV1_2CUT_E
    NEW M3 ( 76230 151920 ) ( 77040 * )
    NEW M3 ( 77040 151920 ) ( * 152400 )
    NEW M3 ( 77040 152400 ) ( 92400 * ) V2_2CUT_W
    NEW M2 ( 92400 151920 ) ( * 152400 )
    NEW M2 ( 92400 151920 ) ( 92880 * )
    NEW M2 ( 92880 150000 ) ( * 151920 )
    NEW M3 ( 90960 150000 ) ( 92880 * ) V2_XR
    NEW M2 ( 90960 149520 ) ( * 150000 ) V2_2CUT_E
    NEW M2 ( 66960 89520 ) V1_2CUT_S
    NEW M3 ( 70320 108240 ) V2_2CUT_E
    NEW M3 ( 67920 126480 ) V2_XR
    NEW TM1 ( 67230 129840 ) TV1_X
    NEW M2 ( 90960 149520 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[6\]
  ( spi_MasterMode_u/read_fifo/FE_PHC220_mem_1__6_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[6\] Q )
  + ROUTED M2 ( 55440 53040 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 52560 53040 ) ( 55440 * ) V2_2CUT_N
    NEW M2 ( 52560 53040 ) ( * 53520 )
    NEW M2 ( 52080 53520 ) ( 52560 * )
    NEW M2 ( 52080 53520 ) ( * 54960 )
    NEW M2 ( 52080 54960 ) ( 52620 * ) V1_2CUT_S
    NEW M2 ( 55440 53040 ) V1_2CUT_S
    NEW M3 ( 52560 53040 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[5\]
  ( spi_MasterMode_u/read_fifo/FE_PHC86_mem_1__5_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[5\] Q )
  + ROUTED M2 ( 78000 92400 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 79440 92400 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 78000 92400 ) ( 79440 * ) V2_2CUT_N
    NEW M2 ( 78000 92400 ) V1_2CUT_N
    NEW M3 ( 78000 92400 ) V2_2CUT_E
    NEW M2 ( 79440 92400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[4\]
  ( spi_MasterMode_u/read_fifo/FE_PHC47_mem_1__4_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[4\] Q )
  + ROUTED M2 ( 65040 133680 ) ( * 134640 ) V2_XR
    NEW M3 ( 63600 134640 ) ( 65040 * )
    NEW M2 ( 63600 134640 ) ( * 135120 ) V1_2CUT_N
    NEW M1 ( 63600 135120 ) ( * 135600 )
    NEW M1 ( 63600 135600 ) ( 64080 * )
    NEW M1 ( 64080 135600 ) ( * 136080 0 )
    NEW M2 ( 65040 133680 ) V1_2CUT_S
    NEW M3 ( 63600 134640 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[3\]
  ( spi_MasterMode_u/read_fifo/FE_PHC454_mem_1__3_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC93_mem_1__3_ Z )
  ( spi_MasterMode_u/read_fifo/U92 A2 )
  + ROUTED M2 ( 48240 136080 ) ( * 136560 ) V2_XR
    NEW M2 ( 52080 136560 ) ( * 138960 ) V1_2CUT_E
    NEW M3 ( 48240 136560 ) ( 52080 * ) V2_2CUT_W
    NEW M2 ( 48240 136560 ) ( * 140400 ) V2_2CUT_S
    NEW M3 ( 29520 140400 ) ( 48240 * )
    NEW M2 ( 29520 140400 ) ( * 159600 ) V1_2CUT_N
    NEW M2 ( 48240 136080 ) V1_X
    NEW M3 ( 29520 140400 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[2\]
  ( spi_MasterMode_u/read_fifo/FE_PHC14_mem_1__2_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[2\] Q )
  + ROUTED M2 ( 34320 95760 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 50160 73680 ) ( 53040 * )
    NEW M2 ( 53040 73680 ) ( * 74640 ) V1_2CUT_N
    NEW M2 ( 50160 73680 ) ( * 75120 ) V2_2CUT_W
    NEW M3 ( 43440 75120 ) ( 50160 * )
    NEW M2 ( 43440 75120 ) ( * 78960 ) V2_XR
    NEW M3 ( 34830 78960 ) ( 43440 * )
    NEW TM1 ( 33030 78960 ) ( 34830 * ) TV1_2CUT_N
    NEW TM1 ( 33030 78960 ) ( * 92400 )
    NEW TM1 ( 33030 92400 ) ( 33930 * )
    NEW TM1 ( 33930 92400 ) ( * 95280 )
    NEW TM1 ( 32130 95280 ) ( 33930 * )
    NEW M3 ( 32130 95280 ) ( 32880 * )
    NEW M3 ( 32880 95280 ) ( * 95760 )
    NEW M3 ( 32880 95760 ) ( 34320 * ) V2_XR
    NEW M3 ( 43440 75120 ) V2_2CUT_E
    NEW TM1 ( 32130 95280 ) TV1_X
    NEW M2 ( 34320 95760 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[1\]
  ( spi_MasterMode_u/read_fifo/FE_PHC108_mem_1__1_ Z )
  ( spi_MasterMode_u/read_fifo/U98 A2 ) ( spi_MasterMode_u/read_fifo/U60 A2 )
  + ROUTED M2 ( 44880 112560 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 47760 106320 ) ( * 112560 ) V2_XR
    NEW M2 ( 47760 106320 ) ( 48240 * )
    NEW M2 ( 48240 105360 ) ( * 106320 )
    NEW M3 ( 48240 105360 ) ( 51120 * ) V2_XR
    NEW M2 ( 51120 95760 ) ( * 105360 )
    NEW M1 ( 51120 95760 ) ( 52560 * 0 )
    NEW M1 ( 54960 108240 ) ( * 108720 )
    NEW M1 ( 54960 108720 ) ( 56400 * 0 )
    NEW M2 ( 54960 108240 ) ( * 112560 ) V2_2CUT_W
    NEW M3 ( 47760 112560 ) ( 54960 * )
    NEW M3 ( 44880 112560 ) ( 47760 * )
    NEW M3 ( 48240 105360 ) V2_XR
    NEW M2 ( 51120 95760 ) V1_2CUT_N
    NEW M2 ( 54960 108240 ) V1_2CUT_N
    NEW M3 ( 44880 112560 ) V2_2CUT_E
    NEW M2 ( 44880 112560 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/mem\[1\]\[0\]
  ( spi_MasterMode_u/read_fifo/FE_PHC326_mem_1__0_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC75_mem_1__0_ Z )
  ( spi_MasterMode_u/read_fifo/U101 A2 )
  + ROUTED M2 ( 64080 143280 ) ( * 144720 ) V2_2CUT_S
    NEW M3 ( 64080 143280 ) ( 66480 * ) V2_2CUT_W
    NEW M2 ( 66480 139440 ) ( * 143280 )
    NEW M2 ( 64080 144720 ) ( * 145680 ) V1_2CUT_N
    NEW M3 ( 60720 144720 ) ( 64080 * )
    NEW M2 ( 60720 143280 ) ( * 144720 ) V2_2CUT_E
    NEW M3 ( 240 143280 ) ( 60720 * ) V2_XR
    NEW M2 ( 240 21360 ) ( * 143280 ) V2_2CUT_E
    NEW M3 ( 240 21360 ) ( 107760 * ) V2_2CUT_E
    NEW M2 ( 107760 20400 ) ( * 21360 )
    NEW M3 ( 107760 20400 ) ( 109200 * ) V2_XR
    NEW M2 ( 109200 15120 ) ( * 20400 )
    NEW M1 ( 109200 15120 ) ( 110160 * 0 )
    NEW M3 ( 64080 143280 ) V2_XR
    NEW M2 ( 66480 139440 ) V1_2CUT_E
    NEW M3 ( 240 21360 ) V2_2CUT_E
    NEW M3 ( 107760 20400 ) V2_2CUT_E
    NEW M2 ( 109200 15120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[7\]
  ( spi_MasterMode_u/read_fifo/FE_PHC369_mem_2__7_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[7\] Q )
  + ROUTED M2 ( 60720 82800 ) ( * 83280 ) V2_2CUT_S
    NEW M3 ( 60720 83280 ) ( 63120 * ) V2_2CUT_N
    NEW M2 ( 63120 83280 ) ( * 86160 ) V1_X
    NEW M1 ( 62640 86160 ) ( 63120 * )
    NEW M1 ( 62640 85680 0 ) ( * 86160 )
    NEW M2 ( 60720 82800 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[6\]
  ( spi_MasterMode_u/read_fifo/FE_PHC190_mem_2__6_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC110_mem_2__6_ I )
  + ROUTED M2 ( 53040 27600 ) ( * 31440 )
    NEW M2 ( 53040 31440 ) ( 53520 * )
    NEW M2 ( 53520 31440 ) ( * 51120 ) V2_2CUT_E
    NEW M3 ( 53520 51120 ) ( 65040 * ) V2_XR
    NEW M2 ( 65040 51120 ) ( * 52560 )
    NEW M2 ( 64560 52560 ) ( 65040 * )
    NEW M2 ( 64560 52560 ) ( * 55440 ) V1_2CUT_S
    NEW M2 ( 53040 27600 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[5\]
  ( spi_MasterMode_u/read_fifo/FE_PHC15_mem_2__5_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[5\] Q )
  + ROUTED M2 ( 61680 106320 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 61680 106320 ) RECT ( -210 -120 120 120 )
    NEW TM1 ( 61830 106280 ) RECT ( -220 -633 220 220 )
    NEW M1 ( 61680 106320 ) ( 63120 * 0 )
    NEW M3 ( 61680 106320 ) ( 61830 * ) TV1_X
    NEW TM1 ( 61830 106280 ) ( * 106320 )
    NEW MTT2 ( 47430 106280 ) ( 61830 * ) TV2_2CUT_E
    NEW TM1 ( 47430 106280 ) ( * 129840 ) TV1_2CUT_S
    NEW M3 ( 42960 129840 ) ( 47430 * )
    NEW M2 ( 42960 129840 ) ( * 149520 ) V2_XR
    NEW M3 ( 42960 149520 ) ( 52560 * ) V2_2CUT_W
    NEW M2 ( 52560 149520 ) ( * 150960 ) V2_2CUT_E
    NEW M3 ( 52560 150960 ) ( 64080 * ) V2_XR
    NEW M2 ( 64080 150960 ) ( * 152880 )
    NEW M2 ( 64080 152880 ) ( 64560 * ) V1_2CUT_W
    NEW M2 ( 61680 106320 ) V1_2CUT_S
    NEW M3 ( 61680 106320 ) V2_2CUT_N
    NEW MTT2 ( 47430 106280 ) TV2_2CUT_N
    NEW M3 ( 42960 129840 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[4\]
  ( spi_MasterMode_u/read_fifo/FE_PHC307_mem_2__4_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC111_mem_2__4_ Z )
  ( spi_MasterMode_u/read_fifo/U90 B1 )
  + ROUTED M2 ( 51120 150000 ) ( * 152880 ) V1_2CUT_N
    NEW M3 ( 49200 150000 ) ( 51120 * ) V2_2CUT_W
    NEW M2 ( 49200 147600 ) ( * 150000 ) V2_XR
    NEW M2 ( 48720 147600 ) ( 49200 * )
    NEW M2 ( 48720 142320 ) ( * 147600 )
    NEW M2 ( 61200 152880 ) ( * 155280 ) V1_2CUT_N
    NEW M3 ( 51120 152880 ) ( 61200 * ) V2_2CUT_N
    NEW M2 ( 48720 142320 ) V1_2CUT_N
    NEW M3 ( 51120 152880 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[3\]
  ( spi_MasterMode_u/read_fifo/FE_PHC84_mem_2__3_ Z )
  ( spi_MasterMode_u/read_fifo/U93 B1 ) ( spi_MasterMode_u/read_fifo/U54 A2 )
  + ROUTED M2 ( 43920 126000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 49200 126480 ) ( * 129840 )
    NEW M2 ( 48720 129840 ) ( 49200 * )
    NEW M2 ( 48720 129840 ) ( * 133200 ) V1_2CUT_S
    NEW M1 ( 49200 126480 ) ( 49680 * 0 )
    NEW M2 ( 49200 126000 ) ( * 126480 ) V1_X
    NEW M3 ( 43920 126000 ) ( 49200 * ) V2_2CUT_N
    NEW M3 ( 43920 126000 ) V2_2CUT_E
    NEW M2 ( 43920 126000 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[2\]
  ( spi_MasterMode_u/read_fifo/FE_PHC109_mem_2__2_ Z )
  ( spi_MasterMode_u/read_fifo/U96 B1 ) ( spi_MasterMode_u/read_fifo/U53 A2 )
  + ROUTED M2 ( 57840 67440 ) ( * 72720 ) V1_2CUT_S
    NEW M2 ( 71760 62640 ) ( * 66960 ) V2_2CUT_S
    NEW M3 ( 64560 66960 ) ( 71760 * )
    NEW M3 ( 64560 66960 ) ( * 67440 )
    NEW M3 ( 57840 67440 ) ( 64560 * )
    NEW M3 ( 55920 67440 ) ( 57840 * ) V2_2CUT_E
    NEW M2 ( 55920 65520 ) ( * 67440 ) V2_2CUT_E
    NEW M2 ( 71760 62640 ) V1_2CUT_S
    NEW M2 ( 55920 65520 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[1\]
  ( spi_MasterMode_u/read_fifo/FE_PHC50_mem_2__1_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[1\] Q )
  + ROUTED M2 ( 52560 93360 ) ( * 96240 )
    NEW M2 ( 51600 96240 ) ( 52560 * )
    NEW M2 ( 51600 96240 ) ( * 99600 ) V1_V
    NEW M1 ( 51120 99600 ) ( 51600 * )
    NEW M1 ( 51120 99120 0 ) ( * 99600 )
    NEW M2 ( 52560 93360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/mem\[2\]\[0\]
  ( spi_MasterMode_u/read_fifo/FE_PHC318_mem_2__0_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC94_mem_2__0_ Z )
  ( spi_MasterMode_u/read_fifo/U102 B1 )
  + ROUTED M2 ( 57360 142320 ) ( * 145680 ) V2_2CUT_W
    NEW M2 ( 55440 152400 ) ( * 153360 ) V1_2CUT_S
    NEW M3 ( 55440 152400 ) ( 57360 * ) V2_2CUT_W
    NEW M2 ( 57360 145680 ) ( * 152400 )
    NEW M3 ( 52080 145680 ) ( 57360 * )
    NEW M3 ( 52080 145680 ) ( * 146160 )
    NEW M3 ( 1200 146160 ) ( 52080 * )
    NEW M2 ( 1200 21840 ) ( * 146160 ) V2_2CUT_E
    NEW M1 ( 1200 21840 ) ( 11280 * 0 )
    NEW M2 ( 57360 142320 ) V1_2CUT_N
    NEW M3 ( 55440 152400 ) V2_XR
    NEW M2 ( 1200 21840 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[7\]
  ( spi_MasterMode_u/read_fifo/FE_PHC170_mem_3__7_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC105_mem_3__7_ I )
  + ROUTED M2 ( 55920 39600 ) ( * 44400 )
    NEW M2 ( 54960 44400 ) ( 55920 * )
    NEW M2 ( 54960 44400 ) ( * 54000 )
    NEW M2 ( 54960 54000 ) ( 55440 * )
    NEW M2 ( 55440 54000 ) ( * 62160 ) V2_XR
    NEW M3 ( 51120 62160 ) ( 55440 * )
    NEW M2 ( 51120 62160 ) ( * 69360 ) V2_2CUT_W
    NEW M3 ( 49230 69360 ) ( 51120 * )
    NEW TM1 ( 49230 69360 ) ( * 77040 ) TV1_2CUT_W
    NEW M3 ( 49230 77040 ) ( 52080 * ) V2_2CUT_W
    NEW M2 ( 52080 77040 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 55920 39600 ) V1_2CUT_S
    NEW M3 ( 51120 62160 ) V2_XR
    NEW TM1 ( 49230 69360 ) TV1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[6\]
  ( spi_MasterMode_u/read_fifo/FE_PHC182_mem_3__6_ Z )
  ( spi_MasterMode_u/read_fifo/FE_PHC45_mem_3__6_ I )
  + ROUTED M2 ( 54960 32880 ) ( * 33360 ) V2_2CUT_N
    NEW M3 ( 54630 33360 ) ( 54960 * )
    NEW TM1 ( 54630 33360 ) ( * 54000 ) TV1_X
    NEW M3 ( 54630 54000 ) ( 66480 * ) V2_XR
    NEW M2 ( 66480 54000 ) ( * 65040 )
    NEW M2 ( 66000 65040 ) ( 66480 * )
    NEW M2 ( 66000 65040 ) ( * 65520 ) V1_V
    NEW M2 ( 54960 32880 ) V1_2CUT_S
    NEW TM1 ( 54630 33360 ) TV1_X
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[5\]
  ( spi_MasterMode_u/read_fifo/FE_PHC91_mem_3__5_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[5\] Q )
  + ROUTED M2 ( 49680 112080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 48240 112080 ) ( 49680 * ) V2_XR
    NEW M2 ( 48240 112080 ) ( * 112560 ) V1_2CUT_N
    NEW M2 ( 49680 112080 ) V1_2CUT_N
    NEW M3 ( 48240 112080 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[4\]
  ( spi_MasterMode_u/read_fifo/FE_PHC115_mem_3__4_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[4\] Q )
  + ROUTED M2 ( 51120 163440 ) ( * 164880 )
    NEW M2 ( 50160 164880 ) ( 51120 * )
    NEW M2 ( 50160 164880 ) ( * 166320 ) V1_2CUT_N
    NEW M2 ( 51120 163440 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[3\]
  ( spi_MasterMode_u/read_fifo/FE_PHC455_mem_3__3_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC96_mem_3__3_ Z )
  ( spi_MasterMode_u/read_fifo/U93 A2 )
  + ROUTED M2 ( 46800 132720 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 48720 152400 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 43920 132720 ) ( * 152400 ) V2_XR
    NEW M3 ( 43920 132720 ) ( 46800 * ) V2_2CUT_W
    NEW M3 ( 43920 152400 ) ( 48720 * ) V2_2CUT_W
    NEW M3 ( 28080 152400 ) ( 43920 * )
    NEW M2 ( 28080 148080 ) ( * 152400 ) V2_XR
    NEW M2 ( 27120 148080 ) ( 28080 * )
    NEW M2 ( 27120 146640 ) ( * 148080 )
    NEW M1 ( 26640 146640 ) ( 27120 * ) V1_X
    NEW M1 ( 26640 146160 0 ) ( * 146640 )
    NEW M3 ( 43920 132720 ) V2_2CUT_E
    NEW M2 ( 46800 132720 ) V1_2CUT_W
    NEW M2 ( 48720 152400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[2\]
  ( spi_MasterMode_u/read_fifo/FE_PHC334_mem_3__2_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC78_mem_3__2_ Z )
  ( spi_MasterMode_u/read_fifo/U96 A2 )
  + ROUTED M2 ( 59760 72240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 64560 71280 ) ( 66960 * ) V2_2CUT_E
    NEW M3 ( 63120 70800 ) ( 64560 * )
    NEW M3 ( 64560 70800 ) ( * 71280 )
    NEW M2 ( 63120 70800 ) ( * 72240 ) V2_2CUT_W
    NEW M3 ( 59760 72240 ) ( 63120 * )
    NEW M2 ( 66960 71280 ) ( * 71760 ) V1_2CUT_N
    NEW M3 ( 66960 71280 ) ( 70320 * ) V2_2CUT_N
    NEW M2 ( 70320 71280 ) ( * 75600 ) V1_2CUT_S
    NEW M3 ( 63120 70800 ) V2_XR
    NEW M3 ( 59760 72240 ) V2_XR
    NEW M2 ( 59760 72240 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[1\]
  ( spi_MasterMode_u/read_fifo/FE_PHC312_mem_3__1_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC103_mem_3__1_ Z )
  ( spi_MasterMode_u/read_fifo/U99 A2 )
  + ROUTED M3 ( 47280 104400 ) ( 48720 * ) V2_2CUT_E
    NEW M2 ( 47280 100080 ) ( * 104400 ) V2_2CUT_E
    NEW M2 ( 46800 100080 ) ( 47280 * )
    NEW M2 ( 46800 99600 ) ( * 100080 )
    NEW M1 ( 46320 99600 ) ( 46800 * ) V1_2CUT_N
    NEW M1 ( 46320 99120 0 ) ( * 99600 )
    NEW M1 ( 52560 108720 ) ( 54000 * 0 )
    NEW M1 ( 52560 108240 ) ( * 108720 )
    NEW M2 ( 52560 104400 ) ( * 108240 ) V1_2CUT_N
    NEW M3 ( 48720 104400 ) ( 52560 * ) V2_XR
    NEW M2 ( 48720 104400 ) ( * 113040 ) V2_XR
    NEW M3 ( 40560 113040 ) ( 48720 * )
    NEW M2 ( 40560 113040 ) ( * 115920 ) V1_2CUT_S
    NEW M3 ( 40560 113040 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/mem\[3\]\[0\]
  ( spi_MasterMode_u/read_fifo/FE_PHC97_mem_3__0_ I )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[0\] Q )
  + ROUTED M2 ( 54960 155760 ) ( * 159120 ) V1_2CUT_N
    NEW M3 ( 54960 155760 ) ( 57840 * ) V2_XR
    NEW M2 ( 57840 155760 ) ( * 156240 ) V1_2CUT_S
    NEW M3 ( 54960 155760 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/N47
  ( spi_MasterMode_u/read_fifo/U20 ZN )
  ( spi_MasterMode_u/read_fifo/full_reg E )
  + ROUTED M2 ( 92400 125040 ) ( * 125520 ) V1_2CUT_S
    NEW M2 ( 92400 125040 ) ( 93360 * )
    NEW M2 ( 93360 119760 ) ( * 125040 )
    NEW M1 ( 93360 118800 ) ( * 119760 ) V1_2CUT_N
    NEW M2 ( 93360 115440 ) ( * 118800 ) V1_X
    NEW M1 ( 92400 115440 0 ) ( 93360 * ) V1_V
 ;
- spi_MasterMode_u/read_fifo/N48
  ( spi_MasterMode_u/read_fifo/U19 ZN )
  ( spi_MasterMode_u/read_fifo/full_reg D )
  + ROUTED M2 ( 94800 115920 ) RECT ( -120 -480 120 120 )
    NEW M1 ( 92400 122160 ) ( 93360 * 0 )
    NEW M2 ( 92400 118320 ) ( * 122160 ) V1_X
    NEW M2 ( 92400 118320 ) ( 92880 * )
    NEW M2 ( 92880 116400 ) ( * 118320 )
    NEW M3 ( 92880 116400 ) ( 93360 * )
    NEW M3 ( 93360 115920 ) ( * 116400 )
    NEW M3 ( 93360 115920 ) ( 94800 * ) V2_2CUT_E
    NEW M3 ( 92880 116400 ) V2_2CUT_N
    NEW M2 ( 94800 115920 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/N49
  ( spi_MasterMode_u/read_fifo/U17 ZN )
  ( spi_MasterMode_u/read_fifo/empty_reg E )
  + ROUTED M2 ( 91920 120240 ) ( * 121680 ) V1_X
    NEW M3 ( 91920 120240 ) ( 94320 * ) V2_2CUT_W
    NEW M2 ( 94320 120240 ) ( 94800 * )
    NEW M2 ( 94800 117360 ) ( * 120240 )
    NEW M2 ( 93840 113520 ) ( * 117360 )
    NEW M2 ( 93840 117360 ) ( 94800 * )
    NEW M2 ( 93840 113520 ) ( 94800 * )
    NEW M2 ( 94800 113040 ) ( * 113520 )
    NEW M3 ( 91920 120240 ) V2_2CUT_N
    NEW M2 ( 94800 113040 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/N50
  ( spi_MasterMode_u/read_fifo/U17 A1 ) ( spi_MasterMode_u/read_fifo/U18 ZN )
  ( spi_MasterMode_u/read_fifo/empty_reg D )
  + ROUTED M2 ( 92880 120240 ) ( * 121680 ) V2_2CUT_S
    NEW M3 ( 92400 121680 ) ( 92880 * )
    NEW M3 ( 92400 121680 ) ( * 122160 )
    NEW M3 ( 90480 122160 ) ( 92400 * )
    NEW M2 ( 92880 119760 ) ( * 120240 ) V1_2CUT_S
    NEW M3 ( 92880 119760 ) ( 97200 * )
    NEW M3 ( 97200 119760 ) ( * 120240 ) V2_2CUT_S
    NEW M2 ( 97200 112560 ) ( * 120240 )
    NEW M3 ( 90480 122160 ) V2_2CUT_E
    NEW M2 ( 90480 122160 ) V1_2CUT_S
    NEW M3 ( 92880 119760 ) V2_XR
    NEW M2 ( 97200 112560 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n19
  ( spi_MasterMode_u/read_fifo/U35 ZN ) ( spi_MasterMode_u/read_fifo/U8 I )
  ( spi_MasterMode_u/read_fifo/U5 A2 ) ( spi_MasterMode_u/read_fifo/U50 B1 )
  ( spi_MasterMode_u/read_fifo/U50 A1 ) ( spi_MasterMode_u/read_fifo/U49 B1 )
  ( spi_MasterMode_u/read_fifo/U49 A1 ) ( spi_MasterMode_u/read_fifo/U48 B1 )
  ( spi_MasterMode_u/read_fifo/U48 A1 ) ( spi_MasterMode_u/read_fifo/U47 B1 )
  ( spi_MasterMode_u/read_fifo/U47 A1 ) ( spi_MasterMode_u/read_fifo/U46 B1 )
  ( spi_MasterMode_u/read_fifo/U46 A1 ) ( spi_MasterMode_u/read_fifo/U45 B1 )
  ( spi_MasterMode_u/read_fifo/U45 A1 ) ( spi_MasterMode_u/read_fifo/U44 B1 )
  ( spi_MasterMode_u/read_fifo/U44 A1 ) ( spi_MasterMode_u/read_fifo/U43 B1 )
  ( spi_MasterMode_u/read_fifo/U43 A1 )
  + ROUTED M2 ( 52560 86160 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 43440 102480 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 59760 109200 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 58320 162960 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 55920 162960 ) ( 58320 * ) V2_2CUT_W
    NEW M3 ( 71760 154320 ) ( 76080 * ) V2_2CUT_W
    NEW M2 ( 76080 149040 ) ( * 154320 )
    NEW M2 ( 57360 108720 ) ( * 109200 ) V2_2CUT_S
    NEW M2 ( 45840 102000 ) ( * 102480 ) V2_2CUT_E
    NEW M3 ( 45840 102480 ) ( 49680 * ) V2_2CUT_W
    NEW M3 ( 43440 102480 ) ( 45840 * )
    NEW M3 ( 50160 86160 ) ( 52560 * ) V2_2CUT_W
    NEW M2 ( 71760 68880 ) ( * 73680 )
    NEW M2 ( 71760 73680 ) ( 72240 * )
    NEW M2 ( 72240 73680 ) ( * 75120 ) V1_2CUT_N
    NEW M1 ( 74640 68880 ) ( 75120 * 0 )
    NEW M2 ( 50160 77520 ) ( * 85680 ) V1_2CUT_N
    NEW M3 ( 50160 77520 ) ( 74160 * ) V2_2CUT_E
    NEW M2 ( 74160 77520 ) ( 74640 * )
    NEW M2 ( 74640 75600 ) ( * 77520 )
    NEW M2 ( 74640 68880 ) ( * 75600 ) V1_2CUT_S
    NEW M3 ( 71760 68880 ) ( 74640 * ) V2_2CUT_W
    NEW M2 ( 71760 68400 ) ( * 68880 ) V2_2CUT_S
    NEW M1 ( 71760 68400 ) ( 72720 * 0 )
    NEW M2 ( 72240 131760 ) ( * 133680 ) V1_2CUT_E
    NEW M3 ( 63630 131760 ) ( 72240 * ) V2_2CUT_N
    NEW TM1 ( 61830 123120 ) ( * 131760 )
    NEW TM1 ( 61830 131760 ) ( 63630 * ) TV1_2CUT_N
    NEW TM1 ( 61830 123120 ) ( 62730 * )
    NEW TM1 ( 62730 114480 ) ( * 123120 )
    NEW TM1 ( 61830 114480 ) ( 62730 * )
    NEW TM1 ( 61830 109200 ) ( * 114480 )
    NEW M3 ( 59760 109200 ) ( 61830 * ) TV1_2CUT_W
    NEW M3 ( 57360 109200 ) ( 59760 * ) V2_2CUT_N
    NEW M3 ( 56880 109200 ) ( 57360 * )
    NEW M3 ( 56880 108720 ) ( * 109200 )
    NEW M3 ( 49680 108720 ) ( 56880 * )
    NEW M2 ( 49680 98160 ) ( * 102480 )
    NEW M2 ( 49680 102480 ) ( * 108720 ) V2_2CUT_E
    NEW M2 ( 49680 98160 ) ( 50160 * )
    NEW M2 ( 50160 86160 ) ( * 98160 )
    NEW M2 ( 50160 85680 ) ( * 86160 ) V2_2CUT_N
    NEW M2 ( 42960 167280 ) ( 44880 * )
    NEW M2 ( 44880 166320 ) ( * 167280 )
    NEW M1 ( 44880 166320 ) ( 45360 * 0 )
    NEW M2 ( 42960 159120 ) ( * 166800 ) V1_2CUT_S
    NEW M2 ( 42960 166800 ) ( * 167280 )
    NEW M2 ( 39600 145200 ) ( * 146160 ) V1_2CUT_S
    NEW M2 ( 39600 145200 ) ( 41520 * )
    NEW M2 ( 41520 145200 ) ( * 146640 ) V1_2CUT_S
    NEW M3 ( 42960 159120 ) ( 55920 * ) V2_2CUT_E
    NEW M3 ( 39600 159120 ) ( 42960 * ) V2_2CUT_N
    NEW M2 ( 39600 146160 ) ( * 159120 ) V2_2CUT_E
    NEW M1 ( 39120 146160 0 ) ( 39600 * )
    NEW M2 ( 72240 133680 ) ( * 140880 )
    NEW M2 ( 71760 140880 ) ( 72240 * )
    NEW M2 ( 71760 140880 ) ( * 154320 ) V2_2CUT_E
    NEW M2 ( 71760 154320 ) ( * 156240 ) V1_2CUT_S
    NEW M3 ( 70320 154320 ) ( 71760 * )
    NEW M3 ( 64560 153840 ) ( 70320 * )
    NEW M3 ( 70320 153840 ) ( * 154320 )
    NEW M3 ( 64560 153840 ) ( * 154320 )
    NEW M3 ( 59280 154320 ) ( 64560 * )
    NEW M2 ( 59280 154320 ) ( * 159120 ) V2_2CUT_S
    NEW M3 ( 55920 159120 ) ( 59280 * )
    NEW M2 ( 55920 159120 ) ( * 162480 ) V1_2CUT_N
    NEW M2 ( 55920 162480 ) ( * 162960 ) V2_2CUT_S
    NEW M2 ( 58320 162960 ) V1_2CUT_W
    NEW M2 ( 76080 149040 ) V1_2CUT_E
    NEW M2 ( 59760 109200 ) V1_2CUT_N
    NEW M2 ( 57360 108720 ) V1_2CUT_N
    NEW M2 ( 45840 102000 ) V1_2CUT_N
    NEW M3 ( 43440 102480 ) V2_2CUT_N
    NEW M2 ( 43440 102480 ) V1_2CUT_N
    NEW M2 ( 52560 86160 ) V1_2CUT_S
    NEW M3 ( 50160 77520 ) V2_2CUT_E
    NEW M2 ( 74640 68880 ) V1_2CUT_N
    NEW M2 ( 71760 68400 ) V1_2CUT_N
    NEW M2 ( 44880 166320 ) V1_2CUT_E
    NEW M3 ( 59280 154320 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n20
  ( spi_MasterMode_u/read_fifo/U25 ZN ) ( spi_MasterMode_u/read_fifo/U58 B1 )
  ( spi_MasterMode_u/read_fifo/U58 A1 ) ( spi_MasterMode_u/read_fifo/U57 B1 )
  ( spi_MasterMode_u/read_fifo/U57 A1 ) ( spi_MasterMode_u/read_fifo/U56 B1 )
  ( spi_MasterMode_u/read_fifo/U56 A1 ) ( spi_MasterMode_u/read_fifo/U55 B1 )
  ( spi_MasterMode_u/read_fifo/U55 A1 ) ( spi_MasterMode_u/read_fifo/U54 B1 )
  ( spi_MasterMode_u/read_fifo/U54 A1 ) ( spi_MasterMode_u/read_fifo/U53 B1 )
  ( spi_MasterMode_u/read_fifo/U53 A1 ) ( spi_MasterMode_u/read_fifo/U52 B1 )
  ( spi_MasterMode_u/read_fifo/U52 A1 ) ( spi_MasterMode_u/read_fifo/U51 B1 )
  ( spi_MasterMode_u/read_fifo/U51 A1 )
  + ROUTED M1 ( 64560 61680 ) RECT ( -160 -125 670 235 )
    NEW M2 ( 66480 135120 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 68400 135120 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 59280 146160 ) ( 59760 * 0 )
    NEW M1 ( 66960 109200 ) ( 67440 * 0 )
    NEW M2 ( 65040 106800 ) ( * 108720 ) V1_2CUT_N
    NEW M2 ( 42960 126960 ) ( 44880 * )
    NEW M2 ( 42960 126000 ) ( * 126960 )
    NEW M1 ( 42480 126000 0 ) ( 42960 * ) V1_2CUT_S
    NEW TM1 ( 43830 99120 ) ( * 101520 )
    NEW TM1 ( 43380 101520 ) ( 43830 * )
    NEW TM1 ( 43380 101520 ) ( * 122640 )
    NEW TM1 ( 43380 122640 ) ( 43830 * )
    NEW TM1 ( 43830 122640 ) ( * 125040 ) TV1_2CUT_S
    NEW M3 ( 43830 125040 ) ( 44880 * ) V2_2CUT_W
    NEW M2 ( 44880 125040 ) ( * 126480 ) V1_2CUT_S
    NEW M2 ( 44880 126480 ) ( * 126960 )
    NEW M2 ( 42960 99120 ) ( * 99600 ) V1_2CUT_S
    NEW M3 ( 52080 98640 ) ( 64560 * ) V2_2CUT_N
    NEW M3 ( 52080 98640 ) ( * 99120 )
    NEW M3 ( 43830 99120 ) ( 52080 * )
    NEW M3 ( 42960 99120 ) ( 43830 * ) TV1_2CUT_S
    NEW M2 ( 41040 98160 ) ( 42960 * )
    NEW M2 ( 42960 98160 ) ( * 99120 ) V2_2CUT_N
    NEW M2 ( 41040 98160 ) ( * 99120 ) V1_2CUT_S
    NEW M1 ( 40560 99120 0 ) ( 41040 * )
    NEW M1 ( 66960 78960 ) ( 67440 * 0 )
    NEW M3 ( 67230 64560 ) ( 67440 * ) V2_2CUT_S
    NEW M2 ( 67440 62160 ) ( * 64560 )
    NEW M2 ( 56880 65040 ) ( * 66000 ) V1_2CUT_S
    NEW M3 ( 54480 65040 ) ( 56880 * ) V2_2CUT_E
    NEW M3 ( 56880 65040 ) ( 62640 * ) V2_2CUT_E
    NEW M2 ( 54480 65040 ) ( * 65520 ) V1_2CUT_S
    NEW M3 ( 68400 135120 ) ( 69030 * ) TV1_2CUT_S
    NEW TM1 ( 69030 111120 ) ( * 135120 )
    NEW M3 ( 67440 111120 ) ( 69030 * ) TV1_X
    NEW M2 ( 66960 111120 ) ( 67440 * ) V2_2CUT_E
    NEW M2 ( 66960 109200 ) ( * 111120 )
    NEW M2 ( 66960 106800 ) ( * 109200 ) V1_2CUT_N
    NEW M2 ( 65040 106800 ) ( 66960 * )
    NEW M2 ( 65040 104400 ) ( * 106800 )
    NEW M2 ( 64560 104400 ) ( 65040 * )
    NEW M2 ( 64560 95280 ) ( * 98640 )
    NEW M2 ( 64560 98640 ) ( * 104400 )
    NEW M2 ( 64560 95280 ) ( 65040 * )
    NEW M2 ( 65040 91920 ) ( * 95280 )
    NEW M2 ( 65040 91920 ) ( 65520 * )
    NEW M2 ( 65520 85680 ) ( * 91920 )
    NEW M2 ( 65040 85680 ) ( 65520 * )
    NEW M2 ( 65040 78000 ) ( * 79440 ) V1_2CUT_S
    NEW M2 ( 65040 79440 ) ( * 85680 )
    NEW M2 ( 65040 78000 ) ( 66960 * )
    NEW M2 ( 66960 76560 ) ( * 78000 )
    NEW M2 ( 66960 78000 ) ( * 78960 ) V1_2CUT_S
    NEW M3 ( 66960 76560 ) ( 67230 * ) TV1_2CUT_S
    NEW TM1 ( 67230 64560 ) ( * 76560 )
    NEW M3 ( 63600 64560 ) ( 67230 * ) TV1_2CUT_E
    NEW M3 ( 63600 64560 ) ( * 65040 )
    NEW M3 ( 62640 65040 ) ( 63600 * )
    NEW M2 ( 62640 61200 ) ( * 65040 )
    NEW M3 ( 62640 61200 ) ( 64560 * ) V2_XR
    NEW M2 ( 64560 61200 ) ( * 61680 ) V1_X
    NEW M1 ( 64560 61680 ) ( 65040 * 0 )
    NEW M2 ( 51120 148560 ) ( * 149040 ) V1_2CUT_E
    NEW M3 ( 48720 148560 ) ( 51120 * ) V2_2CUT_E
    NEW M3 ( 51120 148560 ) ( 54480 * ) V2_2CUT_E
    NEW M2 ( 48720 148560 ) ( * 149520 ) V1_2CUT_S
    NEW M3 ( 60240 135120 ) ( 66480 * ) V2_2CUT_W
    NEW M2 ( 60240 135120 ) ( * 143760 )
    NEW M2 ( 59280 143760 ) ( 60240 * )
    NEW M2 ( 59280 143760 ) ( * 146160 ) V1_2CUT_E
    NEW M2 ( 59280 146160 ) ( * 148560 ) V2_2CUT_W
    NEW M3 ( 54480 148560 ) ( 59280 * )
    NEW M2 ( 54480 146640 ) ( * 148560 )
    NEW M1 ( 54480 146640 ) ( 57360 * 0 )
    NEW M2 ( 67440 62160 ) V1_2CUT_N
    NEW M3 ( 54480 65040 ) V2_2CUT_N
    NEW M2 ( 68400 135120 ) V1_V
    NEW M3 ( 68400 135120 ) V2_2CUT_N
    NEW M3 ( 66960 76560 ) V2_2CUT_N
    NEW M3 ( 62640 61200 ) V2_XR
    NEW M3 ( 48720 148560 ) V2_2CUT_N
    NEW M2 ( 66480 135120 ) V1_2CUT_E
    NEW M3 ( 60240 135120 ) V2_2CUT_E
    NEW M2 ( 54480 146640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n21
  ( spi_MasterMode_u/read_fifo/U25 A2 ) ( spi_MasterMode_u/read_fifo/U3 A2 )
  ( spi_MasterMode_u/read_fifo/U11 ZN ) ( spi_MasterMode_u/read_fifo/U10 A2 )
  + ROUTED M2 ( 65520 134640 ) ( 66000 * )
    NEW M2 ( 65520 134640 ) ( * 136080 ) V1_2CUT_S
    NEW M1 ( 65520 136080 ) ( 66480 * 0 )
    NEW M3 ( 65520 132720 ) ( 73680 * ) V2_2CUT_S
    NEW M2 ( 65520 132720 ) ( 66000 * )
    NEW M2 ( 66000 132720 ) ( * 133200 ) V1_2CUT_S
    NEW M2 ( 66000 133200 ) ( * 134640 )
    NEW M1 ( 73680 128880 ) ( 75600 * 0 )
    NEW M2 ( 73680 128880 ) ( * 132720 )
    NEW M2 ( 73680 132720 ) ( * 134640 ) V2_2CUT_S
    NEW M3 ( 73680 134640 ) ( 80880 * ) V2_2CUT_N
    NEW M2 ( 80880 134640 ) ( * 139440 ) V1_2CUT_E
    NEW M3 ( 65520 132720 ) V2_2CUT_E
    NEW M2 ( 73680 128880 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n22
  ( spi_MasterMode_u/read_fifo/U4 ZN ) ( spi_MasterMode_u/read_fifo/U75 A2 )
  ( spi_MasterMode_u/read_fifo/U66 B1 ) ( spi_MasterMode_u/read_fifo/U66 A1 )
  ( spi_MasterMode_u/read_fifo/U65 B1 ) ( spi_MasterMode_u/read_fifo/U65 A1 )
  ( spi_MasterMode_u/read_fifo/U64 B1 ) ( spi_MasterMode_u/read_fifo/U64 A1 )
  ( spi_MasterMode_u/read_fifo/U63 B1 ) ( spi_MasterMode_u/read_fifo/U63 A1 )
  ( spi_MasterMode_u/read_fifo/U62 B1 ) ( spi_MasterMode_u/read_fifo/U62 A1 )
  ( spi_MasterMode_u/read_fifo/U61 B1 ) ( spi_MasterMode_u/read_fifo/U61 A1 )
  ( spi_MasterMode_u/read_fifo/U60 B1 ) ( spi_MasterMode_u/read_fifo/U60 A1 )
  ( spi_MasterMode_u/read_fifo/U59 B1 ) ( spi_MasterMode_u/read_fifo/U59 A1 )
  + ROUTED M2 ( 56880 139920 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 54480 139440 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 68400 146160 ) ( 68880 * 0 )
    NEW M3 ( 54960 139440 ) ( * 139920 )
    NEW M3 ( 54960 139920 ) ( 56880 * ) V2_2CUT_W
    NEW M2 ( 39600 143760 ) ( 41520 * )
    NEW M2 ( 39600 142800 ) ( * 143760 )
    NEW M1 ( 39120 142800 0 ) ( 39600 * ) V1_2CUT_N
    NEW M3 ( 54480 139440 ) ( 54960 * )
    NEW M3 ( 52080 139440 ) ( 54480 * ) V2_2CUT_S
    NEW M3 ( 41520 138960 ) ( 52080 * )
    NEW M3 ( 52080 138960 ) ( * 139440 )
    NEW M2 ( 41520 138960 ) ( * 142320 ) V1_2CUT_N
    NEW M2 ( 41520 142320 ) ( * 143760 )
    NEW M3 ( 54480 136080 ) ( 60930 * ) TV1_2CUT_E
    NEW M2 ( 54480 136080 ) ( * 139440 ) V1_2CUT_S
    NEW M2 ( 43920 113520 ) ( 45840 * )
    NEW M2 ( 43920 112560 ) ( * 113520 )
    NEW M1 ( 43440 112560 0 ) ( 43920 * ) V1_2CUT_S
    NEW M3 ( 45840 111600 ) ( 54000 * ) V2_2CUT_W
    NEW M2 ( 45840 111600 ) ( * 113040 ) V1_2CUT_S
    NEW M2 ( 45840 113040 ) ( * 113520 )
    NEW M2 ( 65040 99600 ) ( * 100080 )
    NEW M2 ( 65040 100080 ) ( 66960 * )
    NEW M2 ( 66960 99600 ) ( * 100080 )
    NEW M2 ( 65040 99120 ) ( * 99600 ) V2_2CUT_N
    NEW M1 ( 64560 99120 0 ) ( 65040 * ) V1_2CUT_S
    NEW M1 ( 44880 72240 ) ( 45360 * 0 )
    NEW M3 ( 51120 70800 ) ( 60030 * ) TV1_2CUT_W
    NEW M3 ( 46320 70320 ) ( 51120 * )
    NEW M3 ( 51120 70320 ) ( * 70800 )
    NEW M3 ( 46320 70320 ) ( * 70800 )
    NEW M3 ( 44880 70800 ) ( 46320 * )
    NEW M2 ( 44880 70800 ) ( * 72240 ) V1_2CUT_E
    NEW M2 ( 44880 72240 ) ( * 73200 )
    NEW M2 ( 42960 73200 ) ( 44880 * )
    NEW M2 ( 42960 72720 ) ( * 73200 )
    NEW M1 ( 60720 55440 ) ( 61200 * 0 )
    NEW TM1 ( 60030 57840 ) ( * 70800 )
    NEW TM1 ( 60030 70800 ) ( * 92880 ) TV1_2CUT_N
    NEW M3 ( 60030 57840 ) ( 60720 * ) V2_2CUT_W
    NEW M2 ( 60720 55440 ) ( * 57840 )
    NEW M2 ( 58800 54000 ) ( 60720 * )
    NEW M2 ( 60720 54000 ) ( * 55440 ) V1_2CUT_E
    NEW M2 ( 58800 54000 ) ( * 54960 ) V1_2CUT_N
    NEW M2 ( 56880 92880 ) ( 57360 * ) V1_2CUT_E
    NEW M3 ( 60930 136080 ) ( 74160 * ) V2_2CUT_W
    NEW TM1 ( 60930 116880 ) ( * 136080 )
    NEW M3 ( 54000 116880 ) ( 60930 * ) TV1_2CUT_W
    NEW M2 ( 54000 101040 ) ( * 111600 )
    NEW M2 ( 54000 111600 ) ( * 116880 ) V2_2CUT_E
    NEW M2 ( 54000 101040 ) ( 54960 * )
    NEW M2 ( 54960 99600 ) ( * 101040 )
    NEW M3 ( 54960 99600 ) ( 60030 * ) TV1_2CUT_N
    NEW M3 ( 60030 99600 ) ( 65040 * )
    NEW TM1 ( 60030 92880 ) ( * 99600 )
    NEW M3 ( 56880 92880 ) ( 60030 * )
    NEW M3 ( 55920 92880 ) ( 56880 * ) V2_2CUT_E
    NEW M2 ( 55440 92880 ) ( 55920 * ) V2_2CUT_W
    NEW M2 ( 55440 92400 ) ( * 92880 )
    NEW M1 ( 54960 92400 0 ) ( 55440 * ) V1_2CUT_S
    NEW M2 ( 73680 138480 ) ( * 138960 ) V1_X
    NEW M2 ( 73680 138480 ) ( 74160 * )
    NEW M2 ( 74160 126000 ) ( * 136080 )
    NEW M2 ( 74160 136080 ) ( * 138480 )
    NEW M3 ( 74160 126000 ) ( 75600 * ) V2_2CUT_N
    NEW M2 ( 75600 126000 ) ( * 126480 ) V1_X
    NEW M2 ( 71280 140400 ) ( * 141840 )
    NEW M2 ( 69840 141840 ) ( 71280 * )
    NEW M2 ( 69840 141840 ) ( * 144720 )
    NEW M2 ( 68400 144720 ) ( 69840 * )
    NEW M2 ( 68400 144720 ) ( * 146160 ) V1_2CUT_E
    NEW M2 ( 68400 146160 ) ( * 147120 )
    NEW M2 ( 66480 147120 ) ( 68400 * )
    NEW M2 ( 66480 146640 ) ( * 147120 )
    NEW M2 ( 56880 139920 ) V1_2CUT_E
    NEW M3 ( 41520 138960 ) V2_2CUT_E
    NEW M3 ( 54480 136080 ) V2_2CUT_N
    NEW M3 ( 45840 111600 ) V2_2CUT_E
    NEW M2 ( 66960 99600 ) V1_2CUT_E
    NEW M3 ( 44880 70800 ) V2_2CUT_E
    NEW M2 ( 42960 72720 ) V1_2CUT_W
    NEW TM1 ( 60030 57840 ) TV1_2CUT_E
    NEW M3 ( 54960 99600 ) V2_2CUT_N
    NEW M3 ( 74160 126000 ) V2_2CUT_E
    NEW M2 ( 71280 140400 ) V1_2CUT_E
    NEW M2 ( 66480 146640 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/n23
  ( spi_MasterMode_u/read_fifo/U3 ZN ) ( spi_MasterMode_u/read_fifo/U74 B1 )
  ( spi_MasterMode_u/read_fifo/U74 A1 ) ( spi_MasterMode_u/read_fifo/U73 B1 )
  ( spi_MasterMode_u/read_fifo/U73 A1 ) ( spi_MasterMode_u/read_fifo/U72 B1 )
  ( spi_MasterMode_u/read_fifo/U72 A1 ) ( spi_MasterMode_u/read_fifo/U71 B1 )
  ( spi_MasterMode_u/read_fifo/U71 A1 ) ( spi_MasterMode_u/read_fifo/U70 B1 )
  ( spi_MasterMode_u/read_fifo/U70 A1 ) ( spi_MasterMode_u/read_fifo/U69 B1 )
  ( spi_MasterMode_u/read_fifo/U69 A1 ) ( spi_MasterMode_u/read_fifo/U68 B1 )
  ( spi_MasterMode_u/read_fifo/U68 A1 ) ( spi_MasterMode_u/read_fifo/U67 B1 )
  ( spi_MasterMode_u/read_fifo/U67 A1 )
  + ROUTED M2 ( 44400 85680 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 58320 66000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 54480 105840 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 66480 161520 ) ( * 162000 )
    NEW M3 ( 66480 162000 ) ( 67920 * ) V2_2CUT_W
    NEW M2 ( 67920 162000 ) ( 68400 * )
    NEW M2 ( 68400 162000 ) ( * 162960 ) V1_2CUT_N
    NEW M1 ( 68400 162960 ) ( 68880 * 0 )
    NEW M2 ( 65040 156240 ) ( * 157200 )
    NEW M2 ( 62640 155760 ) ( 63120 * )
    NEW M2 ( 42000 132240 ) ( * 133200 ) V1_2CUT_S
    NEW M3 ( 54000 131760 ) ( 55530 * ) TV1_2CUT_W
    NEW M3 ( 54000 131760 ) ( * 132240 )
    NEW M3 ( 42000 132240 ) ( 54000 * )
    NEW M2 ( 40080 131760 ) ( 42000 * )
    NEW M2 ( 42000 131760 ) ( * 132240 ) V2_2CUT_E
    NEW M2 ( 40080 131760 ) ( * 132720 ) V1_2CUT_S
    NEW M1 ( 39600 132720 0 ) ( 40080 * )
    NEW M3 ( 52080 105840 ) ( 54480 * ) V2_XR
    NEW M2 ( 52080 105840 ) ( * 106320 ) V1_2CUT_S
    NEW M3 ( 54480 105840 ) ( 55530 * ) TV1_2CUT_W
    NEW M2 ( 70320 95760 ) ( * 96240 ) V2_2CUT_S
    NEW M3 ( 55530 96240 ) ( 59280 * )
    NEW M3 ( 59280 95760 ) ( * 96240 )
    NEW M3 ( 59280 95760 ) ( 66480 * )
    NEW M3 ( 66480 95760 ) ( * 96240 )
    NEW M3 ( 66480 96240 ) ( 67920 * ) V2_2CUT_E
    NEW M3 ( 67920 96240 ) ( 70320 * )
    NEW M2 ( 67920 95280 ) ( * 96240 )
    NEW M3 ( 58320 66000 ) ( 61680 * ) V2_2CUT_W
    NEW M2 ( 61680 65520 ) ( * 66000 )
    NEW M1 ( 61680 65520 ) ( 62160 * 0 )
    NEW M3 ( 55530 66000 ) ( 58320 * ) V2_2CUT_E
    NEW M1 ( 58320 66000 ) ( 59760 * 0 )
    NEW M2 ( 50160 66000 ) ( * 66480 )
    NEW M2 ( 48720 66480 ) ( 50160 * )
    NEW M2 ( 48720 65520 ) ( * 66480 )
    NEW M2 ( 48240 65520 ) ( 48720 * )
    NEW M1 ( 47760 65520 0 ) ( 48240 * ) V1_2CUT_S
    NEW TM1 ( 55530 76080 ) ( * 87120 ) TV1_2CUT_W
    NEW TM1 ( 55530 76080 ) ( 56430 * )
    NEW TM1 ( 56430 68400 ) ( * 76080 )
    NEW TM1 ( 55530 68400 ) ( 56430 * )
    NEW TM1 ( 55530 66000 ) ( * 68400 )
    NEW M3 ( 50160 66000 ) ( 55530 * ) TV1_2CUT_E
    NEW M3 ( 42000 85680 ) ( 44400 * ) V2_2CUT_E
    NEW M2 ( 42000 85680 ) ( * 86160 ) V1_2CUT_S
    NEW M3 ( 55530 134160 ) ( 64080 * ) V2_2CUT_E
    NEW TM1 ( 55530 131760 ) ( * 134160 ) TV1_2CUT_E
    NEW TM1 ( 55530 105840 ) ( * 131760 )
    NEW TM1 ( 55530 96240 ) ( * 105840 )
    NEW TM1 ( 55530 87120 ) ( * 96240 ) TV1_2CUT_E
    NEW M3 ( 54000 87120 ) ( 55530 * )
    NEW M3 ( 54000 87120 ) ( * 87600 )
    NEW M3 ( 49200 87600 ) ( 54000 * )
    NEW M3 ( 49200 85680 ) ( * 87600 )
    NEW M3 ( 44400 85680 ) ( 49200 * )
    NEW M2 ( 66480 133680 ) ( * 134160 ) V2_2CUT_S
    NEW M3 ( 64080 134160 ) ( 66480 * )
    NEW M2 ( 64080 134160 ) ( * 138480 )
    NEW M2 ( 63120 138480 ) ( 64080 * )
    NEW M2 ( 63120 138480 ) ( * 155760 )
    NEW M2 ( 63120 155760 ) ( * 157200 )
    NEW M2 ( 63120 157200 ) ( 65040 * )
    NEW M2 ( 65040 157200 ) ( * 161520 ) V2_2CUT_S
    NEW M3 ( 65040 161520 ) ( 66480 * ) V2_2CUT_N
    NEW M2 ( 66480 161520 ) ( * 162480 ) V1_2CUT_N
    NEW M2 ( 65040 156240 ) V1_2CUT_N
    NEW M2 ( 62640 155760 ) V1_2CUT_W
    NEW M3 ( 52080 105840 ) V2_2CUT_N
    NEW M2 ( 54480 105840 ) V1_2CUT_N
    NEW M2 ( 70320 95760 ) V1_2CUT_N
    NEW M2 ( 67920 95280 ) V1_2CUT_N
    NEW M2 ( 61680 65520 ) V1_2CUT_S
    NEW M2 ( 58320 66000 ) V1_2CUT_E
    NEW M3 ( 50160 66000 ) V2_2CUT_E
    NEW M2 ( 50160 66000 ) V1_2CUT_E
    NEW M3 ( 42000 85680 ) V2_2CUT_E
    NEW M2 ( 44400 85680 ) V1_2CUT_W
    NEW M2 ( 66480 133680 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n24
  ( spi_MasterMode_u/read_fifo/U35 A2 ) ( spi_MasterMode_u/read_fifo/U4 A2 )
  ( spi_MasterMode_u/read_fifo/U9 ZN )
  + ROUTED M2 ( 73200 135600 ) ( * 139440 ) V1_2CUT_W
    NEW M1 ( 73200 135600 ) ( 76080 * 0 )
    NEW M2 ( 73200 132720 ) ( * 135600 ) V1_2CUT_E
    NEW M2 ( 73200 132720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n25
  ( spi_MasterMode_u/read_fifo/U7 ZN ) ( spi_MasterMode_u/read_fifo/U75 B )
  + ROUTED M2 ( 78000 126480 ) ( * 129360 ) V1_2CUT_W
    NEW M1 ( 77520 126480 0 ) ( 78000 * ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n26
  ( spi_MasterMode_u/read_fifo/U12 ZN ) ( spi_MasterMode_u/read_fifo/U10 A1 )
  + ROUTED M2 ( 80400 133680 ) ( * 135120 )
    NEW M2 ( 79920 135120 ) ( 80400 * )
    NEW M2 ( 79920 135120 ) ( * 139440 ) V1_2CUT_W
    NEW M2 ( 80400 133680 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n27
  ( spi_MasterMode_u/read_fifo/U15 ZN ) ( spi_MasterMode_u/read_fifo/U77 B1 )
  ( spi_MasterMode_u/read_fifo/U76 A3 )
  + ROUTED M1 ( 63120 116400 ) ( 65040 * 0 )
    NEW M2 ( 63120 115920 ) ( * 116400 ) V1_2CUT_S
    NEW M3 ( 59760 115920 ) ( 63120 * ) V2_XR
    NEW M2 ( 59760 115920 ) ( * 119280 ) V1_2CUT_N
    NEW M3 ( 59760 115920 ) V2_2CUT_E
    NEW M2 ( 59760 115920 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n28
  ( spi_MasterMode_u/read_fifo/U13 ZN ) ( spi_MasterMode_u/read_fifo/U76 B )
  + ROUTED M2 ( 66960 120240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 56880 120240 ) ( 66960 * ) V2_2CUT_W
    NEW M2 ( 56880 119760 ) ( * 120240 ) V2_2CUT_E
    NEW M2 ( 66960 120240 ) V1_2CUT_E
    NEW M2 ( 56880 119760 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n29
  ( spi_MasterMode_u/read_fifo/U13 B1 ) ( spi_MasterMode_u/read_fifo/U14 ZN )
  ( spi_MasterMode_u/read_fifo/U77 A2 )
  + ROUTED M3 ( 61200 114480 ) ( 65520 * ) V2_2CUT_E
    NEW M2 ( 61200 114480 ) ( * 115920 ) V1_2CUT_W
    NEW M2 ( 65520 113520 ) ( * 114480 )
    NEW M2 ( 65520 114480 ) ( 66000 * )
    NEW M2 ( 66000 114480 ) ( * 116400 )
    NEW M2 ( 66000 116400 ) ( 66480 * )
    NEW M2 ( 66480 116400 ) ( * 119280 ) V1_X
    NEW M1 ( 66480 119280 ) ( 66960 * 0 )
    NEW M3 ( 61200 114480 ) V2_2CUT_E
    NEW M2 ( 65520 113520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n30
  ( spi_MasterMode_u/read_fifo/U21 A2 ) ( spi_MasterMode_u/read_fifo/U22 ZN )
  ( spi_MasterMode_u/read_fifo/U20 A3 ) ( spi_MasterMode_u/read_fifo/U17 B1 )
  ( spi_MasterMode_u/read_fifo/U18 B2 )
  + ROUTED M2 ( 94800 123600 ) ( * 126480 ) V1_2CUT_S
    NEW M3 ( 89520 123600 ) ( * 125040 )
    NEW M3 ( 89520 125040 ) ( 90480 * ) V2_2CUT_W
    NEW M2 ( 90480 125040 ) ( * 126000 ) V1_2CUT_S
    NEW M2 ( 87600 119280 ) ( * 123600 ) V2_2CUT_S
    NEW M1 ( 87600 119280 ) ( 88320 * 0 )
    NEW M2 ( 67440 125040 ) ( * 126000 ) V1_2CUT_S
    NEW M3 ( 67440 124560 ) ( * 125040 ) V2_2CUT_S
    NEW M3 ( 67440 124560 ) ( 69360 * )
    NEW M3 ( 69360 124080 ) ( * 124560 )
    NEW M3 ( 69360 124080 ) ( 71280 * )
    NEW M3 ( 71280 124080 ) ( * 125040 )
    NEW M3 ( 71280 125040 ) ( 87600 * ) V2_2CUT_N
    NEW M2 ( 87600 123600 ) ( * 125040 )
    NEW M3 ( 87600 123600 ) ( 89520 * )
    NEW M3 ( 89520 123600 ) ( 91920 * ) V2_2CUT_W
    NEW M3 ( 91920 123600 ) ( 94800 * ) V2_2CUT_N
    NEW M2 ( 91920 122640 ) ( * 123600 )
    NEW M2 ( 87600 119280 ) V1_2CUT_N
    NEW M2 ( 91920 122640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n31
  ( spi_MasterMode_u/read_fifo/U21 A1 ) ( spi_MasterMode_u/read_fifo/U18 B1 )
  ( spi_MasterMode_u/read_fifo/U78 ZN )
  + ROUTED M1 ( 88080 126000 ) ( 89520 * 0 )
    NEW M2 ( 80880 126480 ) ( * 126960 ) V1_2CUT_E
    NEW M3 ( 80880 126480 ) ( 88080 * ) V2_2CUT_W
    NEW M2 ( 88080 120240 ) ( * 126000 ) V1_2CUT_S
    NEW M2 ( 88080 126000 ) ( * 126480 )
    NEW M3 ( 88080 120240 ) ( 90960 * ) V2_2CUT_S
    NEW M2 ( 90960 119280 ) ( * 120240 )
    NEW M3 ( 80880 126480 ) V2_2CUT_E
    NEW M3 ( 88080 120240 ) V2_2CUT_N
    NEW M2 ( 90960 119280 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n32
  ( spi_MasterMode_u/read_fifo/U24 ZN ) ( spi_MasterMode_u/read_fifo/U20 A1 )
  ( spi_MasterMode_u/read_fifo/U18 A ) ( spi_MasterMode_u/read_fifo/U19 A1 )
  + ROUTED M2 ( 92880 126480 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 89520 126480 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 95280 122640 ) ( * 126480 ) V2_2CUT_S
    NEW M3 ( 89520 126480 ) ( 92880 * ) V2_2CUT_E
    NEW M3 ( 92880 126480 ) ( 95280 * )
    NEW M1 ( 87120 126480 0 ) ( 89520 * ) V1_2CUT_W
    NEW M2 ( 89520 123120 ) ( * 126480 ) V2_2CUT_E
    NEW M2 ( 89520 123120 ) ( 91440 * )
    NEW M2 ( 91440 119280 ) ( * 123120 )
    NEW M2 ( 91440 119280 ) ( 91920 * ) V1_X
    NEW M2 ( 95280 122640 ) V1_2CUT_E
    NEW M2 ( 92880 126480 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n33
  ( spi_MasterMode_u/read_fifo/U21 ZN ) ( spi_MasterMode_u/read_fifo/U20 A2 )
  ( spi_MasterMode_u/read_fifo/U19 B1 )
  + ROUTED M1 ( 90000 126480 0 ) ( 91920 * ) V1_2CUT_W
    NEW M2 ( 91920 126480 ) ( * 127440 )
    NEW M2 ( 91920 127440 ) ( 93840 * )
    NEW M2 ( 93840 126480 ) ( * 127440 )
    NEW M2 ( 93840 122640 ) ( * 126480 ) V1_2CUT_N
    NEW M2 ( 93840 122640 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n34
  ( spi_MasterMode_u/read_fifo/U22 C ) ( spi_MasterMode_u/read_fifo/U23 ZN )
  + ROUTED M1 ( 68400 129360 ) ( 69360 * 0 )
    NEW M2 ( 68400 126000 ) ( * 129360 ) V1_2CUT_E
    NEW M2 ( 68400 126000 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n35
  ( spi_MasterMode_u/read_fifo/FE_PHC263_n35 I )
  ( spi_MasterMode_u/read_fifo/U43 ZN )
  + ROUTED M2 ( 58800 162000 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 20880 162000 ) ( 58800 * ) V2_2CUT_W
    NEW M2 ( 20880 146640 ) ( * 162000 ) V2_2CUT_E
    NEW M3 ( 18960 146640 ) ( 20880 * ) V2_2CUT_W
    NEW M2 ( 18960 136080 ) ( * 146640 ) V2_2CUT_E
    NEW M2 ( 58800 162000 ) V1_2CUT_E
    NEW M2 ( 18960 136080 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/n36
  ( spi_MasterMode_u/read_fifo/FE_PHC274_n36 I )
  ( spi_MasterMode_u/read_fifo/U44 ZN )
  + ROUTED M2 ( 42960 101520 ) ( * 105360 )
    NEW M2 ( 42960 105360 ) ( 43440 * )
    NEW M2 ( 43440 105360 ) ( * 108720 ) V2_XR
    NEW M3 ( 43440 108720 ) ( 44400 * ) V2_2CUT_W
    NEW M2 ( 44400 108720 ) ( * 112080 ) V2_2CUT_S
    NEW M3 ( 40080 112080 ) ( 44400 * )
    NEW M2 ( 40080 112080 ) ( * 112465 ) V1_V
    NEW M2 ( 42960 101520 ) V1_2CUT_E
    NEW M3 ( 40080 112080 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n37
  ( spi_MasterMode_u/read_fifo/FE_PHC264_n37 I )
  ( spi_MasterMode_u/read_fifo/U45 ZN )
  + ROUTED M2 ( 75120 73680 ) ( * 74640 ) V1_X
    NEW M3 ( 74160 73680 ) ( 75120 * ) V2_XR
    NEW M3 ( 74160 72720 ) ( * 73680 )
    NEW M3 ( 72240 72720 ) ( 74160 * )
    NEW M2 ( 72240 55920 ) ( * 72720 ) V2_XR
    NEW M2 ( 70800 55920 ) ( 72240 * )
    NEW M2 ( 70800 53520 ) ( * 55920 )
    NEW M3 ( 61200 53520 ) ( 70800 * ) V2_2CUT_N
    NEW M2 ( 61200 48720 ) ( * 53520 ) V2_XR
    NEW M3 ( 58320 48720 ) ( 61200 * ) V2_XR
    NEW M2 ( 58320 41520 ) ( * 48720 ) V2_2CUT_W
    NEW M1 ( 58320 41520 ) ( 58800 * )
    NEW M1 ( 58800 41520 ) ( * 42000 0 )
    NEW M2 ( 58320 41520 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n38
  ( spi_MasterMode_u/read_fifo/FE_PHC384_n38 I )
  ( spi_MasterMode_u/read_fifo/U46 ZN )
  + ROUTED M2 ( 39120 145200 ) ( * 147120 ) V1_V
    NEW M3 ( 39120 145200 ) ( 43440 * ) V2_2CUT_S
    NEW M2 ( 43440 142800 ) ( * 145200 )
    NEW M3 ( 39120 145200 ) V2_2CUT_N
    NEW M2 ( 43440 142800 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n39
  ( spi_MasterMode_u/read_fifo/FE_PHC277_n39 I )
  ( spi_MasterMode_u/read_fifo/U47 ZN )
  + ROUTED M2 ( 45840 166800 ) ( * 167280 ) V1_2CUT_E
    NEW M3 ( 35760 166800 ) ( 45840 * ) V2_2CUT_W
    NEW M2 ( 35760 163920 ) ( * 166800 ) V2_XR
    NEW M2 ( 35280 162480 ) ( * 163920 )
    NEW M2 ( 35280 163920 ) ( 35760 * )
    NEW M2 ( 35280 162480 ) ( 35760 * ) V1_X
    NEW M1 ( 35760 162480 ) ( * 162960 0 )
 ;
- spi_MasterMode_u/read_fifo/n40
  ( spi_MasterMode_u/read_fifo/FE_PHC266_n40 I )
  ( spi_MasterMode_u/read_fifo/U48 ZN )
  + ROUTED M3 ( 26640 88560 ) RECT ( -270 -120 120 120 )
    NEW M3 ( 26730 79440 ) RECT ( -120 -120 350 120 )
    NEW M2 ( 60240 108240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 26730 108240 ) ( 60240 * ) V2_2CUT_N
    NEW TM1 ( 26730 102960 ) ( * 108240 ) TV1_2CUT_S
    NEW TM1 ( 25830 100080 ) ( * 102960 )
    NEW TM1 ( 25830 102960 ) ( 26730 * )
    NEW TM1 ( 25830 100080 ) ( 26730 * )
    NEW TM1 ( 26730 88560 ) ( * 100080 )
    NEW M3 ( 26640 88560 ) ( 26730 * ) TV1_X
    NEW M2 ( 26640 79440 ) ( * 88560 ) V2_2CUT_S
    NEW M3 ( 26640 79440 ) ( 26730 * ) TV1_2CUT_E
    NEW TM1 ( 26730 31920 ) ( * 79440 )
    NEW M3 ( 26730 31920 ) ( 31920 * ) V2_2CUT_S
    NEW M2 ( 31920 28080 ) ( * 31920 )
    NEW M2 ( 60240 108240 ) V1_X
    NEW M3 ( 26640 79440 ) V2_2CUT_N
    NEW TM1 ( 26730 31920 ) TV1_2CUT_E
    NEW M2 ( 31920 28080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n41
  ( spi_MasterMode_u/read_fifo/FE_PHC378_n41 I )
  ( spi_MasterMode_u/read_fifo/U49 ZN )
  + ROUTED M2 ( 75600 67920 ) ( * 68400 ) V2_2CUT_S
    NEW M3 ( 75600 68400 ) ( 78000 * ) V2_2CUT_N
    NEW M2 ( 78000 68400 ) ( * 72720 )
    NEW M2 ( 78000 72720 ) ( 78480 * )
    NEW M2 ( 78480 72720 ) ( * 75120 ) V1_2CUT_E
    NEW M2 ( 75600 67920 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n42
  ( spi_MasterMode_u/read_fifo/U50 ZN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[3\]\[7\] D )
  + ROUTED M2 ( 39120 82320 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 49680 84240 ) ( * 86640 ) V1_X
    NEW M2 ( 49200 84240 ) ( 49680 * )
    NEW M2 ( 49200 82320 ) ( * 84240 )
    NEW M3 ( 39120 82320 ) ( 49200 * ) V2_2CUT_W
    NEW M3 ( 39120 82320 ) V2_2CUT_E
    NEW M2 ( 39120 82320 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n43
  ( spi_MasterMode_u/read_fifo/FE_PHC275_n43 I )
  ( spi_MasterMode_u/read_fifo/U51 ZN )
  + ROUTED M2 ( 60240 147120 ) ( * 148560 ) V2_2CUT_E
    NEW M3 ( 60240 148560 ) ( 68880 * ) V2_XR
    NEW M2 ( 68880 148560 ) ( * 149520 ) V1_2CUT_S
    NEW M2 ( 60240 147120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n44
  ( spi_MasterMode_u/read_fifo/FE_PHC272_n44 I )
  ( spi_MasterMode_u/read_fifo/U52 ZN )
  + ROUTED M2 ( 40080 100080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 30000 100080 ) ( 40080 * ) V2_2CUT_W
    NEW M2 ( 30000 99120 ) ( * 100080 ) V2_2CUT_S
    NEW M2 ( 40080 100080 ) V1_2CUT_E
    NEW M2 ( 30000 99120 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n45
  ( spi_MasterMode_u/read_fifo/FE_PHC473_n45 I )
  ( spi_MasterMode_u/read_fifo/U53 ZN )
  + ROUTED M2 ( 54000 56400 ) ( * 66480 ) V1_2CUT_E
    NEW M3 ( 50640 56400 ) ( 54000 * ) V2_2CUT_W
    NEW M2 ( 50640 55440 ) ( * 56400 ) V2_XR
    NEW M2 ( 50640 55440 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n46
  ( spi_MasterMode_u/read_fifo/FE_PHC390_n46 I )
  ( spi_MasterMode_u/read_fifo/U54 ZN )
  + ROUTED M2 ( 42480 126960 ) ( * 128400 ) V2_2CUT_E
    NEW M3 ( 42480 128400 ) ( 44400 * ) V2_XR
    NEW M2 ( 44400 128400 ) ( * 129360 ) V1_2CUT_S
    NEW M2 ( 42480 126960 ) V1_V
 ;
- spi_MasterMode_u/read_fifo/n47
  ( spi_MasterMode_u/read_fifo/FE_PHC268_n47 I )
  ( spi_MasterMode_u/read_fifo/U55 ZN )
  + ROUTED M2 ( 48240 148560 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 39330 148560 ) ( 48240 * ) V2_2CUT_N
    NEW TM1 ( 39330 142680 ) ( * 148560 ) TV1_2CUT_N
    NEW MTT2 ( 25830 142680 ) ( 39330 * ) TV2_2CUT_N
    NEW TM1 ( 25830 109680 ) ( * 142680 ) TV2_2CUT_N
    NEW TM1 ( 25830 109680 ) ( 28530 * )
    NEW TM1 ( 28530 102960 ) ( * 109680 )
    NEW TM1 ( 27630 101520 ) ( * 102960 )
    NEW TM1 ( 27630 102960 ) ( 28530 * )
    NEW M3 ( 27630 101520 ) ( 28080 * ) V2_XR
    NEW M2 ( 28080 99120 ) ( * 101520 )
    NEW M3 ( 28080 99120 ) ( 29040 * ) V2_XR
    NEW M2 ( 29040 96240 ) ( * 99120 )
    NEW M2 ( 28560 96240 ) ( 29040 * )
    NEW M2 ( 28560 89040 ) ( * 96240 )
    NEW M3 ( 28080 89040 ) ( 28560 * ) V2_XR
    NEW M3 ( 28080 88080 ) ( * 89040 )
    NEW M3 ( 27600 88080 ) ( 28080 * )
    NEW M2 ( 27600 86640 ) ( * 88080 ) V2_XR
    NEW M3 ( 27120 86640 ) ( 27600 * ) V2_2CUT_W
    NEW TM1 ( 25830 83760 ) ( * 86640 )
    NEW TM1 ( 25830 86640 ) ( 27120 * ) TV1_2CUT_W
    NEW TM1 ( 25830 83760 ) ( 26730 * )
    NEW TM1 ( 26730 80880 ) ( * 83760 )
    NEW M3 ( 23760 80880 ) ( 26730 * ) TV1_2CUT_N
    NEW M2 ( 23760 78960 ) ( * 80880 ) V2_2CUT_S
    NEW M2 ( 48240 148560 ) V1_X
    NEW TM1 ( 27630 101520 ) TV1_H
    NEW M3 ( 28080 99120 ) V2_XR
    NEW M2 ( 23760 78960 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n48
  ( spi_MasterMode_u/read_fifo/FE_PHC249_n48 I )
  ( spi_MasterMode_u/read_fifo/U56 ZN )
  + ROUTED M2 ( 67920 107280 ) ( * 108240 ) V1_X
    NEW M3 ( 67920 107280 ) ( 84240 * ) V2_XR
    NEW M2 ( 84240 103920 ) ( * 107280 )
    NEW M3 ( 84240 103920 ) ( 87600 * ) V2_XR
    NEW M2 ( 87600 102480 ) ( * 103920 )
    NEW M3 ( 67920 107280 ) V2_2CUT_N
    NEW M3 ( 84240 103920 ) V2_XR
    NEW M2 ( 87600 102480 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n49
  ( spi_MasterMode_u/read_fifo/FE_PHC379_n49 I )
  ( spi_MasterMode_u/read_fifo/U57 ZN )
  + ROUTED M2 ( 67920 60240 ) ( * 61200 ) V1_2CUT_E
    NEW M3 ( 67920 60240 ) ( 69030 * ) TV1_2CUT_S
    NEW TM1 ( 69030 51600 ) ( * 60240 )
    NEW M3 ( 67440 51600 ) ( 69030 * ) TV1_X
    NEW M2 ( 67440 48720 ) ( * 51600 ) V2_2CUT_S
    NEW M3 ( 67440 48720 ) ( 71280 * ) V2_XR
    NEW M2 ( 71280 48320 ) ( * 48720 )
    NEW M1 ( 70800 48320 ) ( 71280 * ) V1_X
    NEW M1 ( 70800 48240 ) ( * 48320 )
    NEW M1 ( 70450 48240 0 ) ( 70800 * )
    NEW M3 ( 67920 60240 ) V2_2CUT_E
    NEW M3 ( 67440 48720 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/n50
  ( spi_MasterMode_u/read_fifo/U58 ZN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[2\]\[7\] D )
  + ROUTED M2 ( 67440 79920 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 67440 79920 ) ( 72240 * ) V2_2CUT_W
    NEW M2 ( 72240 79920 ) ( * 82320 ) V1_2CUT_W
    NEW M2 ( 67440 79920 ) V1_2CUT_E
    NEW M3 ( 67440 79920 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n51
  ( spi_MasterMode_u/read_fifo/FE_PHC280_n51 I )
  ( spi_MasterMode_u/read_fifo/U59 ZN )
  + ROUTED M2 ( 69360 145200 ) ( * 147120 ) V1_2CUT_E
    NEW M2 ( 69360 145200 ) ( 70320 * )
    NEW M2 ( 70320 142800 ) ( * 145200 )
    NEW M3 ( 69360 142800 ) ( 70320 * ) V2_2CUT_N
    NEW M2 ( 69360 140400 ) ( * 142800 ) V2_2CUT_S
    NEW M3 ( 69360 140400 ) ( 70320 * )
    NEW M3 ( 70320 139440 ) ( * 140400 )
    NEW M3 ( 70320 139440 ) ( 71760 * ) V2_2CUT_S
    NEW M2 ( 71760 135600 ) ( * 139440 )
    NEW M3 ( 69360 140400 ) V2_XR
    NEW M2 ( 71760 135600 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n52
  ( spi_MasterMode_u/read_fifo/FE_PHC281_n52 I )
  ( spi_MasterMode_u/read_fifo/U60 ZN )
  + ROUTED M2 ( 43440 109680 ) ( * 113520 ) V1_V
    NEW M3 ( 34800 109680 ) ( 43440 * ) V2_2CUT_W
    NEW M2 ( 34800 108720 ) ( * 109680 ) V2_2CUT_S
    NEW M1 ( 33840 108720 0 ) ( 34800 * ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n53
  ( spi_MasterMode_u/read_fifo/FE_PHC251_n53 I )
  ( spi_MasterMode_u/read_fifo/U61 ZN )
  + ROUTED M2 ( 45360 73200 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 42930 73200 ) ( 45360 * ) V2_2CUT_S
    NEW TM1 ( 42930 73200 ) ( * 78000 ) TV1_X
    NEW M3 ( 40080 78000 ) ( 42930 * )
    NEW M2 ( 40080 78000 ) ( * 79440 ) V1_2CUT_N
    NEW M1 ( 39120 79440 0 ) ( 40080 * )
    NEW M2 ( 45360 73200 ) V1_V
    NEW TM1 ( 42930 73200 ) TV1_2CUT_N
    NEW M3 ( 40080 78000 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n54
  ( spi_MasterMode_u/read_fifo/FE_PHC395_n54 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[1\]\[3\] D )
  + ROUTED M2 ( 18480 129840 ) ( * 135120 ) V2_2CUT_S
    NEW M3 ( 18480 135120 ) ( 35760 * ) V2_XR
    NEW M2 ( 35760 135120 ) ( * 139440 ) V1_2CUT_E
    NEW M2 ( 18480 129840 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n55
  ( spi_MasterMode_u/read_fifo/FE_PHC271_n55 I )
  ( spi_MasterMode_u/read_fifo/U63 ZN )
  + ROUTED M2 ( 54000 137040 ) ( * 140400 ) V1_2CUT_E
    NEW M3 ( 39120 137040 ) ( 54000 * ) V2_2CUT_N
    NEW M2 ( 39120 135600 ) ( * 137040 ) V2_2CUT_E
    NEW M3 ( 38430 135600 ) ( 39120 * ) V2_2CUT_W
    NEW TM1 ( 38430 123120 ) ( * 135600 ) TV1_2CUT_E
    NEW TM1 ( 38430 123120 ) ( 39330 * )
    NEW TM1 ( 39330 95280 ) ( * 123120 )
    NEW M3 ( 39330 95280 ) ( 40080 * ) V2_2CUT_S
    NEW M2 ( 40080 91440 ) ( * 95280 )
    NEW M2 ( 39600 91440 ) ( 40080 * )
    NEW M2 ( 39600 88080 ) ( * 91440 )
    NEW M3 ( 39330 88080 ) ( 39600 * ) V2_2CUT_N
    NEW TM1 ( 39330 80280 ) ( * 88080 ) TV1_2CUT_S
    NEW MTT2 ( 38430 69880 ) ( * 80280 )
    NEW MTT2 ( 38430 80280 ) ( 39330 * ) TV2_2CUT_N
    NEW MTT2 ( 38430 69880 ) ( 39330 * ) TV2_2CUT_S
    NEW TM1 ( 39330 47760 ) ( * 69880 )
    NEW M3 ( 39330 47760 ) ( 42480 * ) V2_2CUT_W
    NEW M2 ( 42480 42480 ) ( * 47760 )
    NEW M3 ( 40560 42480 ) ( 42480 * ) V2_XR
    NEW M2 ( 40560 37680 ) ( * 42480 ) V2_2CUT_E
    NEW M3 ( 38160 37680 ) ( 40560 * ) V2_2CUT_W
    NEW M2 ( 38160 34320 ) ( * 37680 ) V2_XR
    NEW M1 ( 34800 34320 ) ( 38160 * ) V1_2CUT_N
    NEW M2 ( 34800 32400 ) ( * 34320 ) V1_2CUT_W
    NEW M1 ( 33840 32400 0 ) ( 34800 * ) V1_2CUT_N
    NEW TM1 ( 39330 95280 ) TV1_2CUT_S
    NEW TM1 ( 39330 47760 ) TV1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n56
  ( spi_MasterMode_u/read_fifo/FE_PHC389_n56 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC276_n56 Z )
  + ROUTED M2 ( 69840 92880 ) ( * 98640 ) V1_2CUT_N
    NEW M2 ( 69840 92880 ) ( 70320 * )
    NEW M2 ( 70320 90480 ) ( * 92880 )
    NEW M3 ( 70320 90480 ) ( 83280 * ) V2_XR
    NEW M2 ( 83280 88080 ) ( * 90480 )
    NEW M1 ( 83280 88080 ) ( * 88560 )
    NEW M1 ( 83280 88560 ) ( 83760 * )
    NEW M1 ( 83760 88560 ) ( * 89040 0 )
    NEW M3 ( 70320 90480 ) V2_2CUT_E
    NEW M2 ( 83280 88080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n57
  ( spi_MasterMode_u/read_fifo/FE_PHC394_n57 I )
  ( spi_MasterMode_u/read_fifo/U65 ZN )
  + ROUTED M2 ( 66960 54960 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 61680 54480 ) ( * 54960 ) V2_XR
    NEW M3 ( 61680 54960 ) ( 66960 * ) V2_2CUT_N
    NEW M2 ( 61680 54480 ) V1_X
    NEW M2 ( 66960 54960 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n58
  ( spi_MasterMode_u/read_fifo/FE_PHC262_n58 I )
  ( spi_MasterMode_u/read_fifo/U66 ZN )
  + ROUTED M2 ( 54480 92880 ) ( * 93360 ) V1_X
    NEW M3 ( 50640 92880 ) ( 54480 * ) V2_XR
    NEW M2 ( 50640 84720 ) ( * 92880 ) V2_XR
    NEW M3 ( 47280 84720 ) ( 50640 * ) V2_XR
    NEW M2 ( 47280 71280 ) ( * 84720 ) V2_XR
    NEW M3 ( 36240 71280 ) ( 47280 * ) V2_XR
    NEW M2 ( 36240 68880 ) ( * 71280 ) V2_XR
    NEW M1 ( 36240 68880 ) ( 37200 * 0 )
    NEW M2 ( 36240 68880 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n59
  ( spi_MasterMode_u/read_fifo/FE_PHC260_n59 I )
  ( spi_MasterMode_u/read_fifo/U67 ZN )
  + ROUTED M2 ( 69360 162000 ) ( * 165840 )
    NEW M2 ( 69360 165840 ) ( 69840 * )
    NEW M2 ( 69840 165840 ) ( * 169200 ) V1_2CUT_W
    NEW M1 ( 12240 169200 ) ( 69840 * )
    NEW M2 ( 12240 162960 ) ( * 169200 ) V1_2CUT_E
    NEW M2 ( 69360 162000 ) V1_2CUT_E
    NEW M2 ( 12240 162960 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n60
  ( spi_MasterMode_u/read_fifo/FE_PHC376_n60 I )
  ( spi_MasterMode_u/read_fifo/FE_PHC270_n60 Z )
  + ROUTED M3 ( 28530 100080 ) RECT ( -360 -120 120 120 )
    NEW M2 ( 29520 69360 ) ( * 81360 ) V2_2CUT_S
    NEW M3 ( 28530 81360 ) ( 29520 * )
    NEW TM1 ( 28530 81360 ) ( * 100080 ) TV1_X
    NEW M3 ( 28530 100080 ) ( 28560 * ) V2_2CUT_N
    NEW M2 ( 28560 100080 ) ( * 103440 ) V2_2CUT_E
    NEW M3 ( 28560 103440 ) ( 31230 * ) TV1_2CUT_N
    NEW TM1 ( 31230 103440 ) ( * 119760 ) TV1_2CUT_E
    NEW M3 ( 31230 119760 ) ( 52080 * )
    NEW M3 ( 52080 119760 ) ( * 120240 )
    NEW M3 ( 52080 120240 ) ( 54960 * ) V2_2CUT_N
    NEW M2 ( 54960 119280 ) ( * 120240 )
    NEW M2 ( 29520 69360 ) V1_2CUT_N
    NEW TM1 ( 28530 81360 ) TV1_2CUT_N
    NEW M2 ( 54960 119280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n61
  ( spi_MasterMode_u/read_fifo/FE_PHC474_n61 I )
  ( spi_MasterMode_u/read_fifo/U69 ZN )
  + ROUTED M2 ( 47280 59760 ) ( * 66480 ) V1_X
    NEW M2 ( 46800 59760 ) ( 47280 * )
    NEW M2 ( 46800 57360 ) ( * 59760 )
    NEW M3 ( 42960 57360 ) ( 46800 * ) V2_2CUT_W
    NEW M2 ( 42960 55440 ) ( * 57360 ) V2_2CUT_S
    NEW M2 ( 42960 55440 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n62
  ( spi_MasterMode_u/read_fifo/FE_PHC387_n62 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[3\] D )
  + ROUTED M1 ( 37200 132240 0 ) ( 37680 * ) V1_X
    NEW M2 ( 37680 131760 ) ( * 132240 )
    NEW M3 ( 35280 131760 ) ( 37680 * ) V2_2CUT_S
    NEW M2 ( 35280 131760 ) ( * 136080 ) V1_X
    NEW M3 ( 35280 131760 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n63
  ( spi_MasterMode_u/read_fifo/FE_PHC278_n63 Z )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[4\] D )
  + ROUTED M1 ( 69360 156720 0 ) ( 69840 * ) V1_2CUT_W
    NEW M2 ( 69840 156720 ) ( * 159600 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n64
  ( spi_MasterMode_u/read_fifo/FE_PHC248_n64 I )
  ( spi_MasterMode_u/read_fifo/U72 ZN )
  + ROUTED M2 ( 70800 94800 ) ( * 101040 ) V2_XR
    NEW M3 ( 56400 101040 ) ( 70800 * )
    NEW M2 ( 56400 99600 ) ( * 101040 ) V2_2CUT_E
    NEW M2 ( 55920 99600 ) ( 56400 * )
    NEW M2 ( 70800 94800 ) V1_2CUT_E
    NEW M2 ( 55920 99600 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n65
  ( spi_MasterMode_u/read_fifo/FE_PHC385_n65 I )
  ( spi_MasterMode_u/read_fifo/U73 ZN )
  + ROUTED M2 ( 62640 66480 ) ( * 68400 ) V2_2CUT_W
    NEW M3 ( 47280 68400 ) ( 62640 * )
    NEW M3 ( 47280 66480 ) ( * 68400 )
    NEW M3 ( 44400 66480 ) ( 47280 * )
    NEW M2 ( 44400 65520 ) ( * 66480 ) V2_2CUT_S
    NEW M2 ( 62640 66480 ) V1_2CUT_E
    NEW M2 ( 44400 65520 ) V1_V
 ;
- spi_MasterMode_u/read_fifo/n66
  ( spi_MasterMode_u/read_fifo/U74 ZN )
  ( spi_MasterMode_u/read_fifo/mem_reg\[0\]\[7\] D )
  + ROUTED M2 ( 42960 86640 ) ( 44400 * ) V1_2CUT_E
    NEW M2 ( 42960 86640 ) ( * 87120 )
    NEW M2 ( 41040 87120 ) ( 42960 * )
    NEW M2 ( 41040 87120 ) ( * 89040 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n67
  ( spi_MasterMode_u/read_fifo/U5 ZN )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[2\] D )
  + ROUTED M2 ( 74640 148560 ) ( * 150000 )
    NEW M2 ( 74640 150000 ) ( 75120 * )
    NEW M2 ( 75120 150000 ) ( * 156240 )
    NEW M2 ( 74640 156240 ) ( 75120 * )
    NEW M2 ( 74640 156240 ) ( * 158160 )
    NEW M2 ( 74640 158160 ) ( 76080 * )
    NEW M2 ( 76080 158160 ) ( * 159600 ) V1_2CUT_E
    NEW M2 ( 74640 148560 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n68
  ( spi_MasterMode_u/read_fifo/FE_PHC259_n68 I )
  ( spi_MasterMode_u/read_fifo/U75 Z )
  + ROUTED M2 ( 77520 126960 ) ( * 127440 ) V2_XR
    NEW M3 ( 62640 127440 ) ( 77520 * )
    NEW M3 ( 62640 127440 ) ( * 128400 )
    NEW M3 ( 47280 128400 ) ( 62640 * )
    NEW M2 ( 47280 126480 ) ( * 128400 ) V2_2CUT_S
    NEW M3 ( 39600 126480 ) ( 47280 * ) V2_XR
    NEW M2 ( 39600 113040 ) ( * 126480 ) V2_XR
    NEW M3 ( 31920 113040 ) ( 39600 * ) V2_2CUT_W
    NEW M3 ( 31920 112080 ) ( * 113040 )
    NEW M2 ( 31920 101520 ) ( * 112080 ) V2_2CUT_N
    NEW M2 ( 30480 101520 ) ( 31920 * )
    NEW M2 ( 30480 97680 ) ( * 101520 )
    NEW M3 ( 28080 97680 ) ( 30480 * ) V2_2CUT_N
    NEW M2 ( 28080 87600 ) ( * 97680 ) V2_2CUT_N
    NEW M3 ( 21330 87600 ) ( 28080 * ) V2_XR
    NEW TM1 ( 19530 42000 ) ( * 87600 )
    NEW TM1 ( 19530 87600 ) ( 21330 * ) TV1_2CUT_S
    NEW M3 ( 19530 42000 ) ( 45360 * ) V2_2CUT_W
    NEW M2 ( 45360 41520 ) ( * 42000 )
    NEW M1 ( 45360 41520 ) ( 46320 * 0 )
    NEW M2 ( 77520 126960 ) V1_X
    NEW TM1 ( 19530 42000 ) TV1_2CUT_E
    NEW M2 ( 45360 41520 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n69
  ( spi_MasterMode_u/read_fifo/FE_PHC255_n69 I )
  ( spi_MasterMode_u/read_fifo/U10 ZN )
  + ROUTED M2 ( 79920 140400 ) ( * 141840 ) V2_2CUT_W
    NEW M3 ( 4560 141840 ) ( 79920 * )
    NEW M2 ( 4560 24720 ) ( * 141840 ) V2_2CUT_S
    NEW M3 ( 4560 24720 ) ( 28560 * ) V2_2CUT_W
    NEW M2 ( 28560 21840 ) ( * 24720 )
    NEW M2 ( 79920 140400 ) V1_2CUT_E
    NEW M3 ( 4560 24720 ) V2_2CUT_E
    NEW M2 ( 28560 21840 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n70
  ( spi_MasterMode_u/read_fifo/FE_PHC146_n70 I )
  ( spi_MasterMode_u/read_fifo/U76 ZN )
  + ROUTED M2 ( 56400 119760 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 55440 119760 ) ( 56400 * ) V2_XR
    NEW M2 ( 55440 119760 ) ( * 126480 )
    NEW M2 ( 54960 126480 ) ( 55440 * )
    NEW M1 ( 54960 126000 0 ) ( * 126480 ) V1_2CUT_W
    NEW M2 ( 56400 119760 ) V1_2CUT_S
    NEW M3 ( 55440 119760 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/n71
  ( spi_MasterMode_u/read_fifo/U77 ZN )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[1\] D )
  + ROUTED M2 ( 59280 114480 ) ( * 114960 ) V1_2CUT_E
    NEW M3 ( 56880 114480 ) ( 59280 * ) V2_2CUT_W
    NEW M3 ( 48240 114000 ) ( 56880 * )
    NEW M3 ( 56880 114000 ) ( * 114480 )
    NEW M3 ( 48240 114000 ) ( * 114480 )
    NEW M3 ( 47280 114480 ) ( 48240 * )
    NEW M3 ( 47280 114480 ) ( * 114960 )
    NEW M3 ( 44400 114960 ) ( 47280 * )
    NEW M2 ( 44400 114960 ) ( * 115920 ) V1_2CUT_E
    NEW M3 ( 44400 114960 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n72
  ( spi_MasterMode_u/read_fifo/U16 ZN )
  ( spi_MasterMode_u/read_fifo/re_ptr_reg\[0\] D )
  + ROUTED M2 ( 75600 113520 ) ( * 117360 ) V2_2CUT_E
    NEW M3 ( 75600 117360 ) ( 81360 * ) V2_2CUT_W
    NEW M2 ( 81360 117360 ) ( * 119280 ) V1_2CUT_W
    NEW M2 ( 75600 113520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n1
  ( spi_MasterMode_u/read_fifo/U81 ZN ) ( spi_MasterMode_u/read_fifo/U79 A2 )
  + ROUTED M1 ( 54960 79440 0 ) ( 56400 * )
    NEW M1 ( 56400 78960 ) ( * 79440 )
    NEW M1 ( 56400 78960 ) ( 58320 * 0 )
 ;
- spi_MasterMode_u/read_fifo/n2
  ( spi_MasterMode_u/read_fifo/U80 ZN ) ( spi_MasterMode_u/read_fifo/U79 B1 )
  + ROUTED M2 ( 55920 86640 ) ( * 87120 )
    NEW M2 ( 55920 87120 ) ( 56880 * )
    NEW M2 ( 56880 79440 ) ( * 87120 )
    NEW M1 ( 56880 79440 ) ( 60240 * 0 )
    NEW M2 ( 55920 86640 ) V1_2CUT_S
    NEW M2 ( 56880 79440 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n3
  ( spi_MasterMode_u/read_fifo/U84 ZN ) ( spi_MasterMode_u/read_fifo/U82 A2 )
  + ROUTED M1 ( 65520 68400 ) ( 66960 * 0 )
    NEW M2 ( 65520 68400 ) ( * 69840 )
    NEW M2 ( 65520 69840 ) ( 66000 * )
    NEW M2 ( 66000 69840 ) ( * 74160 )
    NEW M2 ( 66000 74160 ) ( 66960 * )
    NEW M2 ( 66960 74160 ) ( * 75600 ) V1_2CUT_S
    NEW M2 ( 65520 68400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n4
  ( spi_MasterMode_u/read_fifo/U83 ZN ) ( spi_MasterMode_u/read_fifo/U82 B1 )
  + ROUTED M1 ( 63120 68400 0 ) ( 64560 * ) V1_2CUT_S
    NEW M2 ( 64560 68400 ) ( * 73680 )
    NEW M2 ( 64560 73680 ) ( 65040 * )
    NEW M2 ( 65040 73680 ) ( * 75120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n5
  ( spi_MasterMode_u/read_fifo/U87 ZN ) ( spi_MasterMode_u/read_fifo/U85 A2 )
  + ROUTED M3 ( 58800 106320 ) ( 60720 * ) V2_2CUT_N
    NEW M2 ( 58800 104880 ) ( * 106320 ) V2_2CUT_N
    NEW M2 ( 58320 104880 ) ( 58800 * )
    NEW M2 ( 58320 101040 ) ( * 104880 )
    NEW M2 ( 57840 95760 ) ( * 101040 )
    NEW M2 ( 57840 101040 ) ( 58320 * )
    NEW M2 ( 57840 95760 ) ( 58320 * ) V1_2CUT_W
    NEW M2 ( 60720 106320 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n6
  ( spi_MasterMode_u/read_fifo/U86 ZN ) ( spi_MasterMode_u/read_fifo/U85 B1 )
  + ROUTED M1 ( 74160 99600 ) ( 75120 * 0 )
    NEW M2 ( 74160 99600 ) ( * 103920 ) V2_2CUT_S
    NEW M3 ( 61680 103920 ) ( 74160 * )
    NEW M2 ( 61680 95760 ) ( * 103920 ) V2_XR
    NEW M2 ( 60240 95760 ) ( 61680 * )
    NEW M2 ( 60240 95280 ) ( * 95760 )
    NEW M2 ( 74160 99600 ) V1_X
    NEW M2 ( 60240 95280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n7
  ( spi_MasterMode_u/read_fifo/U90 ZN ) ( spi_MasterMode_u/read_fifo/U88 A2 )
  + ROUTED M2 ( 49200 140400 ) ( * 141840 ) V1_2CUT_N
    NEW M3 ( 49200 140400 ) ( 55440 * ) V2_2CUT_W
    NEW M2 ( 55440 129360 ) ( * 140400 )
    NEW M1 ( 55440 129360 ) ( 56400 * 0 )
    NEW M3 ( 49200 140400 ) V2_2CUT_E
    NEW M2 ( 55440 129360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n8
  ( spi_MasterMode_u/read_fifo/U89 ZN ) ( spi_MasterMode_u/read_fifo/U88 B1 )
  + ROUTED M1 ( 58320 139920 ) ( 59760 * 0 )
    NEW M2 ( 58320 128880 ) ( * 139920 ) V1_2CUT_S
    NEW M2 ( 58320 128880 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n9
  ( spi_MasterMode_u/read_fifo/U93 ZN ) ( spi_MasterMode_u/read_fifo/U91 A2 )
  + ROUTED M1 ( 49200 133200 0 ) ( 50640 * ) V1_2CUT_S
    NEW M2 ( 50640 126000 ) ( * 133200 )
    NEW M2 ( 50640 126000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n10
  ( spi_MasterMode_u/read_fifo/U92 ZN ) ( spi_MasterMode_u/read_fifo/U91 B1 )
  + ROUTED M1 ( 50640 135600 0 ) ( 52080 * ) V1_2CUT_S
    NEW M2 ( 52080 133200 ) ( * 135600 )
    NEW M2 ( 52080 133200 ) ( 52560 * )
    NEW M2 ( 52560 126480 ) ( * 133200 )
    NEW M2 ( 52560 126480 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n11
  ( spi_MasterMode_u/read_fifo/U96 ZN ) ( spi_MasterMode_u/read_fifo/U94 A2 )
  + ROUTED M2 ( 57360 73200 ) ( * 75600 ) V1_2CUT_E
    NEW M2 ( 57360 73200 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n12
  ( spi_MasterMode_u/read_fifo/U95 ZN ) ( spi_MasterMode_u/read_fifo/U94 B1 )
  + ROUTED M2 ( 52560 72240 ) ( * 72720 ) V1_2CUT_N
    NEW M2 ( 52560 72240 ) ( 54480 * )
    NEW M2 ( 54480 72240 ) ( * 74640 )
    NEW M2 ( 54480 74640 ) ( 54960 * )
    NEW M2 ( 54960 74640 ) ( * 75120 ) V2_XR
    NEW M3 ( 54960 75120 ) ( 56400 * ) V2_2CUT_E
    NEW M1 ( 56400 75120 ) ( 59280 * 0 )
    NEW M2 ( 56400 75120 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n13
  ( spi_MasterMode_u/read_fifo/U99 ZN ) ( spi_MasterMode_u/read_fifo/U97 A2 )
  + ROUTED M2 ( 59280 92400 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 48720 92400 ) ( * 99600 ) V1_2CUT_N
    NEW M2 ( 48720 92400 ) ( 49200 * ) V2_2CUT_E
    NEW M3 ( 49200 92400 ) ( 59280 * ) V2_2CUT_W
    NEW M2 ( 59280 92400 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/n14
  ( spi_MasterMode_u/read_fifo/U98 ZN ) ( spi_MasterMode_u/read_fifo/U97 B1 )
  + ROUTED M1 ( 54960 95280 0 ) ( 58800 * )
    NEW M1 ( 58800 94800 ) ( * 95280 )
    NEW M2 ( 58800 92880 ) ( * 94800 ) V1_2CUT_N
    NEW M1 ( 58800 92880 ) ( 61200 * 0 )
    NEW M2 ( 58800 92880 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n15
  ( spi_MasterMode_u/read_fifo/U102 ZN ) ( spi_MasterMode_u/read_fifo/U100 A2 )
  + ROUTED M2 ( 57840 138000 ) ( * 141840 ) V1_2CUT_N
    NEW M3 ( 57840 138000 ) ( 61680 * ) V2_2CUT_W
    NEW M2 ( 61680 126000 ) ( * 138000 )
    NEW M3 ( 57840 138000 ) V2_2CUT_N
    NEW M2 ( 61680 126000 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/n16
  ( spi_MasterMode_u/read_fifo/U101 ZN ) ( spi_MasterMode_u/read_fifo/U100 B1 )
  + ROUTED M1 ( 62640 139920 ) ( 64080 * 0 )
    NEW M2 ( 62640 138000 ) ( * 139920 ) V1_X
    NEW M2 ( 62640 138000 ) ( 63120 * )
    NEW M2 ( 63120 133200 ) ( * 138000 )
    NEW M2 ( 63120 133200 ) ( 63600 * )
    NEW M2 ( 63600 126480 ) ( * 133200 )
    NEW M2 ( 63600 126480 ) V1_2CUT_W
 ;
- spi_MasterMode_u/read_fifo/n17
  ( spi_MasterMode_u/read_fifo/U100 B2 ) ( spi_MasterMode_u/read_fifo/U97 B2 )
  ( spi_MasterMode_u/read_fifo/U94 B2 ) ( spi_MasterMode_u/read_fifo/U91 B2 )
  ( spi_MasterMode_u/read_fifo/U88 B2 ) ( spi_MasterMode_u/read_fifo/U85 B2 )
  ( spi_MasterMode_u/read_fifo/U82 B2 ) ( spi_MasterMode_u/read_fifo/U79 B2 )
  ( spi_MasterMode_u/read_fifo/U38 ZN ) ( spi_MasterMode_u/read_fifo/U13 A3 )
  ( spi_MasterMode_u/read_fifo/U77 B2 ) ( spi_MasterMode_u/read_fifo/U77 A1 )
  ( spi_MasterMode_u/read_fifo/U76 A2 )
  + ROUTED M2 ( 62160 115440 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 61200 95760 0 ) ( 62160 * ) V1_2CUT_N
    NEW M3 ( 61200 77040 ) ( 64080 * ) V2_XR
    NEW M2 ( 64080 75600 ) ( * 77040 )
    NEW M2 ( 62160 91440 ) ( * 92400 ) V1_2CUT_N
    NEW M2 ( 62160 91440 ) ( 62640 * )
    NEW M2 ( 62640 82800 ) ( * 91440 )
    NEW M2 ( 61680 82800 ) ( 62640 * )
    NEW M2 ( 61680 78960 ) ( * 82800 )
    NEW M1 ( 61200 78960 0 ) ( 61680 * ) V1_2CUT_S
    NEW M2 ( 61200 77040 ) ( * 78825 ) V1_2CUT_S
    NEW M2 ( 61200 76560 ) ( * 77040 ) V2_2CUT_E
    NEW M2 ( 60720 76560 ) ( 61200 * )
    NEW M2 ( 60720 75600 ) ( * 76560 )
    NEW M1 ( 60240 75600 0 ) ( 60720 * ) V1_2CUT_N
    NEW M2 ( 62160 95760 ) ( * 115440 ) V1_2CUT_E
    NEW M2 ( 62160 92400 ) ( * 95760 )
    NEW M2 ( 60240 120240 ) ( * 127920 )
    NEW M2 ( 59760 127920 ) ( 60240 * )
    NEW M2 ( 59760 127920 ) ( * 129360 ) V1_2CUT_W
    NEW M1 ( 59280 129360 0 ) ( 59760 * )
    NEW M2 ( 54480 121200 ) ( * 126000 ) V1_2CUT_W
    NEW M1 ( 53520 126000 0 ) ( 54480 * )
    NEW M1 ( 51600 120240 0 ) ( 53520 * ) V1_2CUT_S
    NEW M2 ( 53520 120240 ) ( * 120720 )
    NEW M2 ( 53520 120720 ) ( 54480 * )
    NEW M2 ( 54480 120720 ) ( * 121200 ) V2_2CUT_E
    NEW M3 ( 54480 121200 ) ( 57840 * ) V2_2CUT_W
    NEW M2 ( 57840 120240 ) ( * 121200 )
    NEW M2 ( 57840 120240 ) ( 58800 * )
    NEW M2 ( 58800 120240 ) ( 60240 * )
    NEW M2 ( 58800 118800 ) ( * 120240 )
    NEW M2 ( 58800 116880 ) ( * 118800 ) V1_2CUT_S
    NEW M2 ( 58320 116880 ) ( 58800 * )
    NEW M2 ( 58320 115440 ) ( * 115920 ) V1_2CUT_N
    NEW M2 ( 58320 115920 ) ( * 116880 )
    NEW M3 ( 58320 115440 ) ( 62160 * ) V2_2CUT_E
    NEW M3 ( 62160 115440 ) ( 63600 * ) V2_2CUT_E
    NEW M2 ( 63600 115440 ) ( * 119280 )
    NEW M2 ( 63600 119280 ) ( 64560 * )
    NEW M2 ( 64560 119280 ) ( * 119760 ) V1_2CUT_S
    NEW M2 ( 64560 119760 ) ( * 126000 ) V1_2CUT_S
    NEW M2 ( 64080 75600 ) V1_2CUT_N
    NEW M3 ( 58320 115440 ) V2_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n18
  ( spi_MasterMode_u/read_fifo/U102 B2 ) ( spi_MasterMode_u/read_fifo/U101 B2 )
  ( spi_MasterMode_u/read_fifo/U99 B2 ) ( spi_MasterMode_u/read_fifo/U98 B2 )
  ( spi_MasterMode_u/read_fifo/U96 B2 ) ( spi_MasterMode_u/read_fifo/U95 B2 )
  ( spi_MasterMode_u/read_fifo/U93 B2 ) ( spi_MasterMode_u/read_fifo/U92 B2 )
  ( spi_MasterMode_u/read_fifo/U90 B2 ) ( spi_MasterMode_u/read_fifo/U89 B2 )
  ( spi_MasterMode_u/read_fifo/U87 B2 ) ( spi_MasterMode_u/read_fifo/U86 B2 )
  ( spi_MasterMode_u/read_fifo/U84 B2 ) ( spi_MasterMode_u/read_fifo/U83 B2 )
  ( spi_MasterMode_u/read_fifo/U81 B2 ) ( spi_MasterMode_u/read_fifo/U80 B2 )
  ( spi_MasterMode_u/read_fifo/U39 ZN ) ( spi_MasterMode_u/read_fifo/U16 B1 )
  + ROUTED M2 ( 58320 141840 ) ( 58800 * )
    NEW M2 ( 58320 141840 ) ( * 142800 ) V1_2CUT_S
    NEW M1 ( 58800 139440 ) ( 59280 * 0 )
    NEW M2 ( 50160 140880 ) ( * 142800 ) V1_2CUT_N
    NEW M1 ( 49680 142800 0 ) ( 50160 * )
    NEW M1 ( 49680 132720 0 ) ( 50160 * ) V1_2CUT_S
    NEW M2 ( 61200 103440 ) ( * 105840 ) V1_2CUT_S
    NEW M2 ( 73200 103440 ) ( * 112560 ) V1_X
    NEW M1 ( 55440 95760 0 ) ( 56880 * ) V1_2CUT_N
    NEW M2 ( 56880 95760 ) ( * 96720 ) V2_XR
    NEW M3 ( 56880 96720 ) ( 61200 * ) V2_XR
    NEW M2 ( 61200 96720 ) ( * 103440 ) V2_2CUT_S
    NEW M3 ( 61200 103440 ) ( 73200 * ) V2_2CUT_W
    NEW M2 ( 73200 99120 ) ( * 103440 )
    NEW M1 ( 73200 99120 ) ( 74640 * 0 )
    NEW M2 ( 55440 94800 ) ( * 95760 ) V1_2CUT_N
    NEW M2 ( 55920 72240 ) ( 56400 * )
    NEW M2 ( 56400 72240 ) ( * 72720 ) V1_2CUT_S
    NEW M1 ( 56400 72720 ) ( 56880 * )
    NEW M1 ( 56880 72393 0 ) ( * 72720 )
    NEW M2 ( 53520 71760 ) ( 55440 * )
    NEW M2 ( 55440 71760 ) ( * 72240 )
    NEW M1 ( 53520 71760 ) ( * 72240 )
    NEW M1 ( 53040 72240 0 ) ( 53520 * )
    NEW M1 ( 63600 68880 0 ) ( 66480 * 0 )
    NEW M2 ( 50640 94800 ) ( * 100080 ) V2_XR
    NEW M3 ( 50640 94800 ) ( 55440 * ) V2_2CUT_W
    NEW M2 ( 55440 93840 ) ( * 94800 )
    NEW M2 ( 54960 87600 ) ( * 93840 )
    NEW M2 ( 54960 93840 ) ( 55440 * )
    NEW M2 ( 54960 87600 ) ( 55440 * )
    NEW M2 ( 55440 85680 ) ( * 87600 )
    NEW M2 ( 55440 72240 ) ( * 78960 ) V1_2CUT_S
    NEW M2 ( 55440 78960 ) ( * 85680 ) V1_2CUT_S
    NEW M2 ( 55440 72240 ) ( 55920 * ) V2_2CUT_E
    NEW M3 ( 55920 72240 ) ( 56880 * )
    NEW M3 ( 56880 71760 ) ( * 72240 )
    NEW M3 ( 56880 71760 ) ( 63600 * ) V2_2CUT_S
    NEW M2 ( 63600 68880 ) ( * 71760 )
    NEW M2 ( 50160 113040 ) ( * 132720 )
    NEW M2 ( 50160 132720 ) ( * 135600 )
    NEW M2 ( 50160 113040 ) ( 50640 * )
    NEW M2 ( 50640 100080 ) ( * 113040 )
    NEW M3 ( 49200 100080 ) ( 50640 * )
    NEW M2 ( 49200 99120 ) ( * 100080 ) V2_XR
    NEW M3 ( 58800 139440 ) ( 63600 * ) V2_XR
    NEW M2 ( 58800 139440 ) ( * 140880 ) V2_2CUT_W
    NEW M2 ( 58800 140880 ) ( * 141840 )
    NEW M3 ( 50160 140880 ) ( 58800 * )
    NEW M2 ( 50160 135600 ) ( * 140880 ) V2_2CUT_E
    NEW M2 ( 50160 135600 ) ( 51120 * )
    NEW M2 ( 51120 135600 ) ( * 136080 ) V1_2CUT_N
    NEW M2 ( 68880 139920 ) ( * 140400 ) V1_2CUT_S
    NEW M3 ( 64560 139920 ) ( 68880 * ) V2_2CUT_W
    NEW M3 ( 64560 139440 ) ( * 139920 )
    NEW M3 ( 63600 139440 ) ( 64560 * )
    NEW M2 ( 73200 99120 ) V1_2CUT_N
    NEW M2 ( 53520 71760 ) V1_XR
    NEW M3 ( 50640 94800 ) V2_XR
    NEW M2 ( 63600 68880 ) V1_2CUT_E
    NEW M2 ( 49200 99120 ) V1_2CUT_N
    NEW M3 ( 58800 139440 ) V2_XR
    NEW M2 ( 58800 139440 ) V1_2CUT_S
    NEW M2 ( 63600 139440 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/n73
  ( spi_MasterMode_u/read_fifo/U6 ZN ) ( spi_MasterMode_u/read_fifo/U24 A2 )
  + ROUTED M3 ( 81840 120240 ) ( 85680 * ) V2_2CUT_W
    NEW M2 ( 81840 120240 ) ( * 124560 ) V2_2CUT_E
    NEW M3 ( 81840 124560 ) ( 85680 * ) V2_XR
    NEW M2 ( 85680 124560 ) ( * 126480 ) V1_2CUT_S
    NEW M2 ( 85680 120240 ) V1_2CUT_S
    NEW M3 ( 81840 120240 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/n74
  ( spi_MasterMode_u/read_fifo/U26 ZN ) ( spi_MasterMode_u/read_fifo/U11 A2 )
  ( spi_MasterMode_u/read_fifo/U22 A1 ) ( spi_MasterMode_u/read_fifo/U23 A1 )
  ( spi_MasterMode_u/read_fifo/U7 A1 )
  + ROUTED M2 ( 72720 129360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 79440 131760 ) ( * 132240 ) V1_2CUT_W
    NEW M2 ( 79440 131760 ) ( 80400 * )
    NEW M2 ( 80400 129360 ) ( * 131760 )
    NEW M1 ( 77520 132240 0 ) ( 79440 * )
    NEW M1 ( 75120 132240 ) ( 77520 * 0 )
    NEW M2 ( 75120 131280 ) ( * 132240 ) V1_2CUT_E
    NEW M2 ( 74640 131280 ) ( 75120 * )
    NEW M2 ( 74640 129360 ) ( * 131280 )
    NEW M1 ( 72720 129360 ) ( 74640 * 0 ) V1_X
    NEW M3 ( 70800 129360 ) ( 72720 * ) V2_2CUT_W
    NEW M2 ( 70800 126960 ) ( * 129360 ) V1_2CUT_N
    NEW M2 ( 70800 126960 ) ( 71280 * )
    NEW M2 ( 71280 126000 ) ( * 126960 )
    NEW M2 ( 80400 129360 ) V1_V
    NEW M2 ( 72720 129360 ) V1_2CUT_E
    NEW M3 ( 70800 129360 ) V2_2CUT_E
    NEW M2 ( 71280 126000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n75
  ( spi_MasterMode_u/read_fifo/U8 ZN ) ( spi_MasterMode_u/read_fifo/U5 B2 )
  + ROUTED M1 ( 72240 155280 0 ) ( 73200 * ) V1_2CUT_W
    NEW M2 ( 73200 149520 ) ( * 155280 )
    NEW M2 ( 73200 149520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n76
  ( spi_MasterMode_u/read_fifo/U36 ZN ) ( spi_MasterMode_u/read_fifo/U35 A1 )
  ( spi_MasterMode_u/read_fifo/U25 A1 ) ( spi_MasterMode_u/read_fifo/U22 B2 )
  ( spi_MasterMode_u/read_fifo/U23 B1 )
  + ROUTED M2 ( 69360 129360 ) ( 69840 * ) V1_2CUT_S
    NEW M2 ( 68880 133680 ) ( * 134160 )
    NEW M2 ( 67920 134160 ) ( 68880 * )
    NEW M2 ( 67920 134160 ) ( * 135600 ) V1_X
    NEW M1 ( 66960 135600 0 ) ( 67920 * )
    NEW M1 ( 68880 133200 0 ) ( 72240 * 0 )
    NEW M2 ( 68880 130800 ) ( * 133680 ) V1_2CUT_S
    NEW M2 ( 68880 130800 ) ( 69360 * )
    NEW M2 ( 69360 129360 ) ( * 130800 )
    NEW M2 ( 69360 126000 ) ( * 129360 )
    NEW M2 ( 69360 126000 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n77
  ( spi_MasterMode_u/read_fifo/U41 ZN ) ( spi_MasterMode_u/read_fifo/U5 B1 )
  + ROUTED M1 ( 74160 155280 ) ( 75600 * 0 )
    NEW M2 ( 74160 149520 ) ( * 155280 ) V1_2CUT_E
    NEW M2 ( 74160 149520 ) V1_X
 ;
- spi_MasterMode_u/read_fifo/n78
  ( spi_MasterMode_u/read_fifo/U42 ZN ) ( spi_MasterMode_u/read_fifo/U16 B2 )
  + ROUTED M1 ( 74160 109680 ) ( 75120 * 0 )
    NEW M2 ( 74160 109680 ) ( * 112560 ) V1_2CUT_E
    NEW M2 ( 74160 109680 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n79
  ( spi_MasterMode_u/read_fifo/U28 ZN ) ( spi_MasterMode_u/read_fifo/U67 B2 )
  ( spi_MasterMode_u/read_fifo/U59 B2 ) ( spi_MasterMode_u/read_fifo/U51 B2 )
  ( spi_MasterMode_u/read_fifo/U43 B2 )
  + ROUTED M3 ( 61200 146160 ) ( 70320 * ) V2_XR
    NEW M2 ( 60720 151920 ) ( * 162960 ) V1_2CUT_N
    NEW M2 ( 60720 151920 ) ( 61200 * )
    NEW M2 ( 61200 146160 ) ( * 151920 )
    NEW M1 ( 75120 163440 ) ( 75600 * 0 )
    NEW M3 ( 73200 163440 ) ( 75120 * ) V2_2CUT_W
    NEW M3 ( 73200 162960 ) ( * 163440 )
    NEW M3 ( 70320 162960 ) ( 73200 * )
    NEW M3 ( 61200 162960 ) ( 70320 * ) V2_2CUT_E
    NEW M1 ( 60720 162960 ) ( 61200 * ) V1_2CUT_N
    NEW M1 ( 59760 162960 0 ) ( 60720 * )
    NEW M2 ( 70320 162960 ) V1_2CUT_N
    NEW M3 ( 61200 146160 ) V2_XR
    NEW M2 ( 70320 146160 ) V1_2CUT_N
    NEW M2 ( 61200 146160 ) V1_2CUT_N
    NEW M2 ( 75120 163440 ) V1_2CUT_N
    NEW M3 ( 61200 162960 ) V2_XR
 ;
- spi_MasterMode_u/read_fifo/n80
  ( spi_MasterMode_u/read_fifo/U32 ZN ) ( spi_MasterMode_u/read_fifo/U68 B2 )
  ( spi_MasterMode_u/read_fifo/U60 B2 ) ( spi_MasterMode_u/read_fifo/U52 B2 )
  ( spi_MasterMode_u/read_fifo/U44 B2 )
  + ROUTED M2 ( 41520 105360 ) ( * 110160 )
    NEW M2 ( 41520 110160 ) ( 42480 * ) V2_2CUT_E
    NEW M2 ( 41520 105360 ) ( 42480 * )
    NEW M2 ( 42480 103440 ) ( * 105360 )
    NEW M2 ( 42080 103440 ) ( 42480 * )
    NEW M2 ( 42080 102480 ) ( * 103440 )
    NEW M1 ( 40560 102480 ) ( 42000 * 0 )
    NEW M2 ( 40560 101520 ) ( * 102480 ) V1_2CUT_S
    NEW M2 ( 39120 101520 ) ( 40560 * )
    NEW M2 ( 39120 99120 ) ( * 101520 )
    NEW M3 ( 44400 109680 ) ( 55920 * ) V2_2CUT_N
    NEW M3 ( 44400 109680 ) ( * 110160 )
    NEW M3 ( 42480 110160 ) ( 44400 * )
    NEW M2 ( 42480 110160 ) ( * 112080 )
    NEW M2 ( 42000 112080 ) ( 42480 * )
    NEW M1 ( 42000 112080 ) ( * 112465 0 )
    NEW M1 ( 91920 113520 ) ( 92400 * 0 )
    NEW M2 ( 91920 113040 ) ( * 113520 ) V1_2CUT_E
    NEW M3 ( 88080 113040 ) ( 91920 * ) V2_2CUT_W
    NEW M3 ( 83280 112560 ) ( 88080 * )
    NEW M3 ( 88080 112560 ) ( * 113040 )
    NEW M3 ( 83280 112560 ) ( * 113040 )
    NEW M3 ( 76080 113040 ) ( 83280 * )
    NEW M3 ( 76080 113040 ) ( * 113520 )
    NEW M3 ( 66960 113520 ) ( 76080 * )
    NEW M3 ( 66960 113040 ) ( * 113520 )
    NEW M3 ( 64560 113040 ) ( 66960 * )
    NEW M3 ( 64560 112080 ) ( * 113040 )
    NEW M3 ( 55920 112080 ) ( 64560 * )
    NEW M2 ( 55920 109680 ) ( * 112080 ) V2_2CUT_S
    NEW M2 ( 55920 105840 ) ( * 109680 )
    NEW M2 ( 42080 102480 ) V1_2CUT_N
    NEW M2 ( 39120 99120 ) V1_2CUT_N
    NEW M2 ( 42000 112080 ) V1_2CUT_W
    NEW M2 ( 55920 105840 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n81
  ( spi_MasterMode_u/read_fifo/U30 ZN ) ( spi_MasterMode_u/read_fifo/U69 B2 )
  ( spi_MasterMode_u/read_fifo/U61 B2 ) ( spi_MasterMode_u/read_fifo/U53 B2 )
  ( spi_MasterMode_u/read_fifo/U45 B2 )
  + ROUTED M3 ( 48240 65040 ) ( * 66000 )
    NEW M3 ( 47760 66000 ) ( 48240 * )
    NEW M2 ( 47760 66000 ) ( * 72240 ) V1_2CUT_S
    NEW M1 ( 46800 72240 0 ) ( 47760 * )
    NEW M2 ( 76080 73200 ) ( * 75600 ) V1_2CUT_N
    NEW M2 ( 75600 73200 ) ( 76080 * )
    NEW M2 ( 75600 70320 ) ( * 73200 )
    NEW M3 ( 69360 70320 ) ( 75600 * ) V2_2CUT_N
    NEW M3 ( 69360 70320 ) ( * 70800 )
    NEW M3 ( 65040 70800 ) ( 69360 * )
    NEW M3 ( 65040 70320 ) ( * 70800 )
    NEW M3 ( 61680 70320 ) ( 65040 * )
    NEW M3 ( 61680 69840 ) ( * 70320 )
    NEW M3 ( 53040 69840 ) ( 61680 * )
    NEW M2 ( 53040 65520 ) ( * 69840 ) V2_2CUT_E
    NEW M2 ( 53040 65040 ) ( * 65520 ) V1_2CUT_N
    NEW M3 ( 46320 65040 ) ( 48240 * )
    NEW M3 ( 48240 65040 ) ( 53040 * ) V2_2CUT_W
    NEW M2 ( 46320 65040 ) ( * 65520 ) V1_2CUT_S
    NEW M2 ( 78960 100080 ) ( * 101520 ) V1_2CUT_W
    NEW M2 ( 78480 95760 ) ( * 100080 )
    NEW M2 ( 78480 100080 ) ( 78960 * )
    NEW M2 ( 78480 95760 ) ( 78960 * )
    NEW M2 ( 78960 90960 ) ( * 95760 )
    NEW M3 ( 75600 90960 ) ( 78960 * ) V2_2CUT_W
    NEW M2 ( 75600 84240 ) ( * 90960 ) V2_2CUT_E
    NEW M2 ( 75600 84240 ) ( 76080 * )
    NEW M2 ( 76080 75600 ) ( * 84240 )
    NEW M3 ( 47760 66000 ) V2_2CUT_N
    NEW M3 ( 46320 65040 ) V2_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/n82
  ( spi_MasterMode_u/read_fifo/U31 ZN ) ( spi_MasterMode_u/read_fifo/U70 B2 )
  ( spi_MasterMode_u/read_fifo/U62 B2 ) ( spi_MasterMode_u/read_fifo/U54 B2 )
  ( spi_MasterMode_u/read_fifo/U46 B2 )
  + ROUTED M2 ( 38160 126000 ) ( * 132720 ) V1_2CUT_N
    NEW M3 ( 38160 126000 ) ( 40080 * ) V2_XR
    NEW M1 ( 40080 126000 ) ( 41040 * 0 )
    NEW M2 ( 37680 142800 ) ( * 146160 ) V1_2CUT_S
    NEW M2 ( 37680 140400 ) ( * 142800 ) V1_2CUT_N
    NEW M2 ( 37200 135600 ) ( * 140400 )
    NEW M2 ( 37200 140400 ) ( 37680 * )
    NEW M2 ( 37200 135600 ) ( 38160 * )
    NEW M2 ( 38160 132720 ) ( * 135600 )
    NEW M1 ( 50640 146160 ) ( 52560 * 0 )
    NEW M2 ( 49680 146160 ) ( 50640 * ) V1_2CUT_E
    NEW M2 ( 49680 146160 ) ( * 150960 )
    NEW M2 ( 48240 150960 ) ( 49680 * )
    NEW M2 ( 48240 150000 ) ( * 150960 )
    NEW M3 ( 37680 150000 ) ( 48240 * ) V2_2CUT_W
    NEW M3 ( 37680 149520 ) ( * 150000 )
    NEW M2 ( 37680 146160 ) ( * 149520 ) V2_2CUT_N
    NEW M3 ( 38160 126000 ) V2_2CUT_E
    NEW M2 ( 40080 126000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n83
  ( spi_MasterMode_u/read_fifo/U27 ZN ) ( spi_MasterMode_u/read_fifo/U71 B2 )
  ( spi_MasterMode_u/read_fifo/U63 B2 ) ( spi_MasterMode_u/read_fifo/U55 B2 )
  ( spi_MasterMode_u/read_fifo/U47 B2 )
  + ROUTED M2 ( 66480 156240 ) ( * 157680 ) V2_2CUT_S
    NEW M2 ( 47280 147120 ) ( * 149520 ) V1_2CUT_N
    NEW M2 ( 47280 149520 ) ( * 157680 ) V2_2CUT_E
    NEW M3 ( 47280 147120 ) ( 53040 * ) V2_2CUT_W
    NEW M2 ( 53040 139440 ) ( * 147120 )
    NEW M2 ( 77520 167280 ) ( 78960 * ) V1_2CUT_W
    NEW M2 ( 77520 157680 ) ( * 167280 )
    NEW M3 ( 64560 157680 ) ( 66480 * )
    NEW M3 ( 66480 157680 ) ( 77520 * ) V2_2CUT_N
    NEW M3 ( 64560 157680 ) ( * 158160 )
    NEW M3 ( 60720 158160 ) ( 64560 * )
    NEW M3 ( 47280 157680 ) ( 60720 * )
    NEW M3 ( 60720 157680 ) ( * 158160 )
    NEW M2 ( 47280 157680 ) ( * 159120 )
    NEW M2 ( 47280 159120 ) ( 47760 * )
    NEW M2 ( 47760 159120 ) ( * 163440 )
    NEW M2 ( 46800 163440 ) ( 47760 * )
    NEW M2 ( 46800 163440 ) ( * 166320 ) V1_2CUT_S
    NEW M2 ( 66480 156240 ) V1_2CUT_N
    NEW M3 ( 47280 147120 ) V2_2CUT_E
    NEW M2 ( 53040 139440 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n84
  ( spi_MasterMode_u/read_fifo/U33 ZN ) ( spi_MasterMode_u/read_fifo/U72 B2 )
  ( spi_MasterMode_u/read_fifo/U64 B2 ) ( spi_MasterMode_u/read_fifo/U56 B2 )
  ( spi_MasterMode_u/read_fifo/U48 B2 )
  + ROUTED M2 ( 68880 109200 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 71280 108240 ) ( 72240 * 0 )
    NEW M2 ( 71280 100560 ) ( * 108240 ) V1_2CUT_N
    NEW M2 ( 71280 100560 ) ( 71760 * )
    NEW M2 ( 71760 95760 ) ( * 100560 )
    NEW M3 ( 64560 108720 ) ( * 109200 )
    NEW M2 ( 64560 108240 ) ( * 108720 ) V2_2CUT_N
    NEW M2 ( 64080 108240 ) ( 64560 * )
    NEW M2 ( 64080 107280 ) ( * 108240 )
    NEW M2 ( 63120 107280 ) ( 64080 * )
    NEW M2 ( 63120 99120 ) ( * 107280 )
    NEW M1 ( 68880 109200 0 ) ( 72240 * 0 )
    NEW M3 ( 63600 109200 ) ( 64560 * )
    NEW M3 ( 64560 109200 ) ( 68880 * ) V2_2CUT_W
    NEW M2 ( 63600 109200 ) ( * 110640 ) V2_2CUT_W
    NEW M3 ( 61680 110640 ) ( 63600 * )
    NEW M2 ( 61680 109680 ) ( * 110640 ) V2_XR
    NEW M1 ( 61200 109680 ) ( 61680 * ) V1_X
    NEW M1 ( 61200 109295 0 ) ( * 109680 )
    NEW M2 ( 71760 95760 ) V1_2CUT_N
    NEW M2 ( 63120 99120 ) V1_2CUT_N
    NEW M2 ( 68880 109200 ) V1_2CUT_E
    NEW M3 ( 63600 109200 ) V2_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n85
  ( spi_MasterMode_u/read_fifo/U34 ZN ) ( spi_MasterMode_u/read_fifo/U73 B2 )
  ( spi_MasterMode_u/read_fifo/U65 B2 ) ( spi_MasterMode_u/read_fifo/U57 B2 )
  ( spi_MasterMode_u/read_fifo/U49 B2 )
  + ROUTED M2 ( 68880 62160 ) ( * 62640 ) V2_2CUT_E
    NEW M2 ( 63600 62640 ) ( * 65520 ) V1_2CUT_S
    NEW M2 ( 76560 63120 ) ( * 68880 ) V1_2CUT_N
    NEW M3 ( 74160 63120 ) ( 76560 * ) V2_2CUT_N
    NEW M3 ( 74160 62640 ) ( * 63120 )
    NEW M3 ( 68880 62640 ) ( 74160 * )
    NEW M3 ( 64080 62640 ) ( 68880 * )
    NEW M2 ( 63600 62640 ) ( 64080 * ) V2_2CUT_W
    NEW M2 ( 63600 58800 ) ( * 62640 )
    NEW M2 ( 63120 58800 ) ( 63600 * )
    NEW M2 ( 63120 56160 ) ( * 58800 )
    NEW M1 ( 63120 55440 ) ( * 56160 ) V1_X
    NEW M1 ( 62640 55440 0 ) ( 63120 * )
    NEW M3 ( 78000 88080 ) ( 78960 * ) V2_XR
    NEW M3 ( 78000 87600 ) ( * 88080 )
    NEW M3 ( 77520 87600 ) ( 78000 * )
    NEW M2 ( 77520 71280 ) ( * 87600 ) V2_2CUT_E
    NEW M2 ( 76560 71280 ) ( 77520 * )
    NEW M2 ( 76560 68880 ) ( * 71280 )
    NEW M2 ( 68880 62160 ) V1_2CUT_N
    NEW M2 ( 78960 88080 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n86
  ( spi_MasterMode_u/read_fifo/U29 ZN ) ( spi_MasterMode_u/read_fifo/U74 B2 )
  ( spi_MasterMode_u/read_fifo/U66 B2 ) ( spi_MasterMode_u/read_fifo/U58 B2 )
  ( spi_MasterMode_u/read_fifo/U50 B2 )
  + ROUTED M2 ( 67920 88080 ) ( * 90960 ) V2_2CUT_W
    NEW M2 ( 67920 88080 ) ( 68400 * )
    NEW M2 ( 68400 81360 ) ( * 88080 )
    NEW M2 ( 68400 81360 ) ( 68880 * )
    NEW M2 ( 68880 78960 ) ( * 81360 )
    NEW M2 ( 53520 90960 ) ( * 92400 ) V1_2CUT_S
    NEW M1 ( 45840 85680 0 ) ( 47760 * ) V1_2CUT_W
    NEW M1 ( 65520 95280 0 ) ( 66960 * ) V1_2CUT_W
    NEW M2 ( 66960 93840 ) ( * 95280 )
    NEW M2 ( 66960 93840 ) ( 67920 * )
    NEW M2 ( 67920 90960 ) ( * 93840 )
    NEW M3 ( 61680 90960 ) ( 67920 * )
    NEW M3 ( 61680 90960 ) ( * 91200 )
    NEW M3 ( 54960 91200 ) ( 61680 * )
    NEW M3 ( 54960 90960 ) ( * 91200 )
    NEW M3 ( 53520 90960 ) ( 54960 * )
    NEW M3 ( 47760 90960 ) ( 53520 * ) V2_2CUT_N
    NEW M2 ( 47760 85680 ) ( * 90960 ) V2_2CUT_E
    NEW M1 ( 47760 85680 ) ( 48720 * 0 )
    NEW M2 ( 68880 78960 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/n87
  ( spi_MasterMode_u/read_fifo/U40 ZN ) ( spi_MasterMode_u/read_fifo/U12 A2 )
  ( spi_MasterMode_u/read_fifo/U7 A2 )
  + ROUTED M1 ( 81360 129360 0 ) ( 82320 * ) V1_2CUT_N
    NEW M1 ( 82320 129360 ) ( 83280 * 0 )
    NEW M2 ( 82320 129360 ) ( * 130320 )
    NEW M2 ( 81840 130320 ) ( 82320 * )
    NEW M2 ( 81840 130320 ) ( * 132720 ) V1_2CUT_E
 ;
- spi_MasterMode_u/read_fifo/wr_ptr[2]
  ( spi_MasterMode_u/read_fifo/FE_PHC290_wr_ptr_2_ I )
  ( spi_MasterMode_u/read_fifo/FE_PHC154_wr_ptr_2_ Z )
  + ROUTED M2 ( 41040 156240 ) ( * 157200 ) V2_2CUT_E
    NEW M3 ( 41040 157200 ) ( 43920 * ) V2_XR
    NEW M2 ( 43920 157200 ) ( * 158640 ) V2_2CUT_E
    NEW M3 ( 43920 158640 ) ( 54480 * ) V2_XR
    NEW M2 ( 54480 158640 ) ( * 161040 ) V2_2CUT_E
    NEW M3 ( 54480 161040 ) ( 60240 * ) V2_XR
    NEW M2 ( 60240 161040 ) ( * 162480 ) V2_2CUT_S
    NEW M3 ( 60240 162480 ) ( 89040 * ) V2_2CUT_W
    NEW M2 ( 89040 159600 ) ( * 162480 )
    NEW M2 ( 41040 156240 ) V1_2CUT_N
    NEW M2 ( 89040 159600 ) V1_2CUT_N
 ;
- spi_MasterMode_u/read_fifo/wr_ptr[1]
  ( spi_MasterMode_u/read_fifo/U36 I ) ( spi_MasterMode_u/read_fifo/U4 A1 )
  ( spi_MasterMode_u/read_fifo/U3 A1 ) ( spi_MasterMode_u/read_fifo/U7 B )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[1\] Q )
  + ROUTED M2 ( 79440 128400 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 66960 133200 ) ( * 134640 )
    NEW M2 ( 66960 134640 ) ( 67440 * )
    NEW M2 ( 67440 134640 ) ( * 138480 )
    NEW M2 ( 67440 138480 ) ( 69840 * )
    NEW M2 ( 69840 138480 ) ( * 139920 ) V1_2CUT_E
    NEW M1 ( 69840 139920 ) ( 71760 * 0 )
    NEW M2 ( 66960 133200 ) ( 68400 * )
    NEW M2 ( 68400 132720 ) ( * 133200 )
    NEW M2 ( 66480 127920 ) ( 66960 * )
    NEW M3 ( 66480 127920 ) ( 77040 * )
    NEW M3 ( 77040 127920 ) ( * 128400 )
    NEW M3 ( 77040 128400 ) ( 79440 * ) V2_2CUT_W
    NEW M1 ( 79440 128400 ) ( * 128880 )
    NEW M1 ( 78960 128880 0 ) ( 79440 * )
    NEW M1 ( 68880 122640 ) ( 70800 * 0 )
    NEW M2 ( 68880 122640 ) ( * 125040 )
    NEW M2 ( 67920 125040 ) ( 68880 * )
    NEW M2 ( 66960 124080 ) ( 67920 * )
    NEW M2 ( 67920 124080 ) ( * 125040 )
    NEW M2 ( 66960 124080 ) ( * 127920 )
    NEW M2 ( 66960 127920 ) ( * 132720 ) V1_2CUT_S
    NEW M2 ( 66960 132720 ) ( * 133200 )
    NEW M2 ( 68400 132720 ) V1_2CUT_N
    NEW M3 ( 66480 127920 ) V2_2CUT_E
    NEW M2 ( 79440 128400 ) V1_2CUT_W
    NEW M2 ( 68880 122640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/read_fifo/wr_ptr[0]
  ( spi_MasterMode_u/read_fifo/U26 I ) ( spi_MasterMode_u/read_fifo/U12 A1 )
  ( spi_MasterMode_u/read_fifo/U9 A1 )
  ( spi_MasterMode_u/read_fifo/wr_ptr_reg\[0\] Q )
  + ROUTED M2 ( 77040 136080 ) ( * 136560 )
    NEW M2 ( 76560 136080 ) ( 77040 * )
    NEW M1 ( 78000 132720 0 ) ( 80400 * 0 )
    NEW M2 ( 73680 141360 ) ( * 141840 ) V1_2CUT_N
    NEW M3 ( 73680 141360 ) ( 77040 * ) V2_2CUT_W
    NEW M2 ( 77040 136560 ) ( * 141360 )
    NEW M2 ( 77040 136560 ) ( 77520 * )
    NEW M2 ( 77520 133200 ) ( * 136560 )
    NEW M2 ( 77520 133200 ) ( 78000 * )
    NEW M2 ( 78000 132720 ) ( * 133200 )
    NEW M2 ( 76560 136080 ) V1_2CUT_E
    NEW M3 ( 73680 141360 ) V2_2CUT_E
    NEW M2 ( 78000 132720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/N8
  ( spi_MasterMode_u/write_fifo/U101 A1 )
  ( spi_MasterMode_u/write_fifo/U100 A1 ) ( spi_MasterMode_u/write_fifo/U98 A1 )
  ( spi_MasterMode_u/write_fifo/U97 A1 ) ( spi_MasterMode_u/write_fifo/U95 A1 )
  ( spi_MasterMode_u/write_fifo/U94 A1 ) ( spi_MasterMode_u/write_fifo/U92 A1 )
  ( spi_MasterMode_u/write_fifo/U91 A1 ) ( spi_MasterMode_u/write_fifo/U89 A1 )
  ( spi_MasterMode_u/write_fifo/U88 A1 ) ( spi_MasterMode_u/write_fifo/U86 A1 )
  ( spi_MasterMode_u/write_fifo/U85 A1 ) ( spi_MasterMode_u/write_fifo/U83 A1 )
  ( spi_MasterMode_u/write_fifo/U82 A1 ) ( spi_MasterMode_u/write_fifo/U80 A1 )
  ( spi_MasterMode_u/write_fifo/U79 A1 ) ( spi_MasterMode_u/write_fifo/U27 I )
  ( spi_MasterMode_u/write_fifo/U22 A2 ) ( spi_MasterMode_u/write_fifo/U23 A2 )
  ( spi_MasterMode_u/write_fifo/U14 A1 ) ( spi_MasterMode_u/write_fifo/U15 A1 )
  ( spi_MasterMode_u/write_fifo/U16 A1 )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[0\] Q )
  + ROUTED M3 ( 135600 141360 ) ( 140880 * ) V2_2CUT_S
    NEW M2 ( 140880 139440 ) ( * 141360 )
    NEW M2 ( 140880 152880 ) ( * 154320 ) V2_2CUT_W
    NEW M3 ( 123120 154320 ) ( 124560 * ) V2_2CUT_E
    NEW M3 ( 111600 153840 ) ( 123120 * )
    NEW M3 ( 123120 153840 ) ( * 154320 )
    NEW M2 ( 111600 153840 ) ( * 155280 )
    NEW M2 ( 111600 155280 ) ( * 156240 ) V1_X
    NEW M2 ( 109680 155280 ) ( 111600 * )
    NEW M2 ( 109680 153360 ) ( * 155280 )
    NEW M1 ( 109680 153040 0 ) ( * 153360 ) V1_2CUT_S
    NEW M2 ( 162000 149520 ) ( 162480 * )
    NEW M2 ( 162000 149520 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 162480 146160 ) ( * 149520 )
    NEW M2 ( 154800 144720 ) ( * 146160 ) V1_2CUT_N
    NEW M2 ( 162480 144720 ) ( * 146160 ) V1_2CUT_N
    NEW M3 ( 154800 144720 ) ( 162480 * ) V2_2CUT_W
    NEW M2 ( 154800 136080 ) ( * 144720 ) V2_2CUT_E
    NEW M3 ( 156240 119760 ) ( 162480 * ) V2_2CUT_W
    NEW M2 ( 162480 119760 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 162480 122640 ) ( * 144720 )
    NEW M3 ( 150000 116880 ) ( 156240 * ) V2_2CUT_W
    NEW M2 ( 156240 116880 ) ( * 119280 ) V1_V
    NEW M2 ( 156240 119280 ) ( * 119760 ) V2_2CUT_S
    NEW M2 ( 150000 116880 ) ( * 119280 ) V1_V
    NEW M2 ( 136080 116880 ) ( * 122640 ) V1_2CUT_W
    NEW M3 ( 136080 116880 ) ( 143280 * ) V2_2CUT_E
    NEW M3 ( 143280 116880 ) ( 150000 * ) V2_2CUT_E
    NEW M2 ( 143280 115920 ) ( * 116880 )
    NEW M3 ( 125520 124560 ) ( 134640 * ) V2_2CUT_S
    NEW M2 ( 134640 122640 ) ( * 124560 )
    NEW M1 ( 134640 122640 ) ( 136080 * 0 )
    NEW M2 ( 121680 123120 ) ( * 124560 ) V2_2CUT_S
    NEW M1 ( 111600 122160 ) ( 113040 * 0 ) V1_2CUT_N
    NEW M1 ( 111600 122160 ) ( * 122640 )
    NEW M1 ( 109680 122640 0 ) ( 111600 * )
    NEW M2 ( 125520 122640 ) ( * 124560 ) V2_2CUT_N
    NEW M2 ( 113520 120240 ) ( * 121200 )
    NEW M2 ( 113040 121200 ) ( 113520 * )
    NEW M2 ( 113040 121200 ) ( * 122160 )
    NEW M2 ( 113040 122160 ) ( * 124560 ) V2_2CUT_E
    NEW M3 ( 113040 124560 ) ( 121680 * )
    NEW M3 ( 121680 124560 ) ( 125520 * )
    NEW M2 ( 125520 124560 ) ( * 125520 )
    NEW M2 ( 125040 125520 ) ( 125520 * )
    NEW M2 ( 125040 125520 ) ( * 126480 ) V1_2CUT_N
    NEW M2 ( 125040 126480 ) ( * 128880 )
    NEW M2 ( 123600 128880 ) ( 125040 * )
    NEW M2 ( 123600 128880 ) ( * 132720 ) V1_X
    NEW M3 ( 123600 132720 ) ( 125040 * ) V2_XR
    NEW M2 ( 125040 132720 ) ( * 151440 )
    NEW M2 ( 124560 151440 ) ( 125040 * )
    NEW M2 ( 124560 151440 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 124560 152880 ) ( * 154320 )
    NEW M3 ( 124560 154320 ) ( 126000 * )
    NEW M3 ( 126000 153840 ) ( * 154320 )
    NEW M3 ( 126000 153840 ) ( 130320 * )
    NEW M3 ( 130320 153840 ) ( * 154320 )
    NEW M3 ( 130320 154320 ) ( 131760 * ) V2_2CUT_E
    NEW M3 ( 131760 154320 ) ( 140880 * )
    NEW M2 ( 131760 147600 ) ( * 149520 ) V1_V
    NEW M2 ( 131760 149520 ) ( * 154320 )
    NEW M3 ( 131760 147600 ) ( 135600 * ) V2_2CUT_W
    NEW M2 ( 135600 141360 ) ( * 147600 )
    NEW M2 ( 135600 139440 ) ( * 141360 ) V2_2CUT_E
    NEW M2 ( 140880 139440 ) V1_2CUT_N
    NEW M2 ( 140880 152880 ) V1_2CUT_N
    NEW M3 ( 111600 153840 ) V2_2CUT_N
    NEW M2 ( 154800 136080 ) V1_V
    NEW M3 ( 136080 116880 ) V2_2CUT_E
    NEW M2 ( 143280 115920 ) V1_V
    NEW M2 ( 134640 122640 ) V1_2CUT_N
    NEW M2 ( 121680 123120 ) V1_2CUT_S
    NEW M2 ( 125520 122640 ) V1_X
    NEW M2 ( 113520 120240 ) V1_2CUT_S
    NEW M3 ( 123600 132720 ) V2_XR
    NEW M3 ( 131760 147600 ) V2_2CUT_E
    NEW M2 ( 135600 139440 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/N9
  ( spi_MasterMode_u/write_fifo/U99 A1 ) ( spi_MasterMode_u/write_fifo/U96 A1 )
  ( spi_MasterMode_u/write_fifo/U93 A1 ) ( spi_MasterMode_u/write_fifo/U90 A1 )
  ( spi_MasterMode_u/write_fifo/U87 A1 ) ( spi_MasterMode_u/write_fifo/U84 A1 )
  ( spi_MasterMode_u/write_fifo/U81 A1 ) ( spi_MasterMode_u/write_fifo/U42 A1 )
  ( spi_MasterMode_u/write_fifo/U26 I ) ( spi_MasterMode_u/write_fifo/U22 B1 )
  ( spi_MasterMode_u/write_fifo/U23 B2 )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[1\] Q )
  + ROUTED M3 ( 139920 145680 ) ( 146640 * ) V2_2CUT_W
    NEW M2 ( 146640 145680 ) ( 147120 * )
    NEW M2 ( 147120 145680 ) ( * 146160 ) V1_2CUT_N
    NEW M3 ( 135600 144720 ) ( * 145680 )
    NEW M3 ( 135600 145680 ) ( 139920 * ) V2_2CUT_W
    NEW M2 ( 139920 145680 ) ( * 149040 ) V1_2CUT_W
    NEW M1 ( 139440 149040 ) ( 139920 * )
    NEW M1 ( 139440 149040 ) ( * 149520 0 )
    NEW M2 ( 122640 144720 ) ( * 149040 )
    NEW M2 ( 122640 149040 ) ( 123120 * )
    NEW M2 ( 123120 149040 ) ( * 149520 ) V1_V
    NEW M3 ( 119760 144720 ) ( 122640 * ) V2_2CUT_E
    NEW M3 ( 122640 144720 ) ( 135600 * )
    NEW M2 ( 122640 142800 ) ( * 144720 )
    NEW M2 ( 116400 144720 ) ( * 145200 )
    NEW M2 ( 115440 145200 ) ( 116400 * )
    NEW M2 ( 115440 145200 ) ( * 146160 ) V1_2CUT_N
    NEW M2 ( 118800 124080 ) ( 119280 * )
    NEW M2 ( 119280 124080 ) ( * 138480 )
    NEW M2 ( 119280 138480 ) ( 119520 * )
    NEW M2 ( 119520 138480 ) ( * 143280 )
    NEW M2 ( 119520 143280 ) ( 119760 * )
    NEW M2 ( 119760 143280 ) ( * 144720 ) V2_2CUT_S
    NEW M3 ( 116400 144720 ) ( 119760 * )
    NEW M2 ( 116400 142800 ) ( * 144720 ) V2_2CUT_E
    NEW M1 ( 116400 142800 ) ( 118320 * 0 )
    NEW M2 ( 118800 122160 ) ( * 124080 )
    NEW M2 ( 139440 128400 ) ( * 132720 ) V1_2CUT_N
    NEW M3 ( 139440 126000 ) ( 143280 * ) V2_2CUT_S
    NEW M2 ( 143280 122640 ) ( * 126000 )
    NEW M2 ( 135120 119280 ) ( * 121200 ) V2_2CUT_E
    NEW M2 ( 140880 126960 ) ( * 128400 )
    NEW M2 ( 139440 128400 ) ( 140880 * )
    NEW M2 ( 139440 126000 ) ( * 128400 )
    NEW M3 ( 135120 126000 ) ( 139440 * ) V2_2CUT_E
    NEW M2 ( 135120 121200 ) ( * 126000 ) V2_2CUT_E
    NEW M3 ( 126960 121200 ) ( 135120 * )
    NEW M3 ( 123120 119280 ) ( 126960 * )
    NEW M3 ( 126960 119280 ) ( * 121200 )
    NEW M3 ( 123120 119280 ) ( * 120240 )
    NEW M3 ( 120240 120240 ) ( 123120 * )
    NEW M2 ( 118800 120240 ) ( 120240 * ) V2_2CUT_E
    NEW M2 ( 118800 120240 ) ( * 121680 ) V2_2CUT_S
    NEW M2 ( 118800 121680 ) ( * 122160 ) V1_X
    NEW M3 ( 114960 121680 ) ( 118800 * )
    NEW M2 ( 114960 121680 ) ( * 122640 ) V1_X
    NEW M2 ( 122640 142800 ) V1_2CUT_S
    NEW M2 ( 116400 142800 ) V1_2CUT_E
    NEW M2 ( 143280 122640 ) V1_V
    NEW M2 ( 135120 119280 ) V1_X
    NEW M2 ( 140880 126960 ) V1_2CUT_S
    NEW M3 ( 114960 121680 ) V2_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/re_ptr\[2\]
  ( spi_MasterMode_u/write_fifo/FE_PHC412_re_ptr_2_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC372_re_ptr_2_ I )
  ( spi_MasterMode_u/write_fifo/U78 A2 )
  + ROUTED M2 ( 110160 117840 ) ( * 118320 ) V2_XR
    NEW M3 ( 110160 118320 ) ( 116400 * ) V2_XR
    NEW M2 ( 116400 116880 ) ( * 118320 )
    NEW M1 ( 116400 115985 0 ) ( * 116880 ) V1_V
    NEW M1 ( 99120 86640 ) ( 99600 * 0 )
    NEW M2 ( 99120 86640 ) ( * 96720 ) V2_XR
    NEW M3 ( 99120 96720 ) ( 102960 * ) V2_2CUT_S
    NEW M2 ( 102960 96720 ) ( * 107280 ) V2_XR
    NEW M3 ( 102960 107280 ) ( 108630 * ) TV1_2CUT_W
    NEW TM1 ( 108630 107280 ) ( * 117840 ) TV1_2CUT_E
    NEW M3 ( 108630 117840 ) ( 110160 * ) V2_XR
    NEW M2 ( 110160 115920 ) ( * 117840 )
    NEW M3 ( 108720 115920 ) ( 110160 * ) V2_XR
    NEW M2 ( 108720 113040 ) ( * 115920 ) V2_2CUT_E
    NEW M2 ( 108720 113040 ) ( 109680 * ) V1_2CUT_N
    NEW M2 ( 99120 86640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[7\]
  ( spi_MasterMode_u/write_fifo/FE_PHC100_mem_0__7_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[7\] Q )
  + ROUTED M2 ( 160560 109680 ) ( * 110640 ) V2_XR
    NEW M3 ( 160560 110640 ) ( 166800 * ) V2_2CUT_W
    NEW M2 ( 166800 110640 ) ( * 112560 ) V1_V
    NEW M2 ( 160560 109680 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[6\]
  ( spi_MasterMode_u/write_fifo/FE_PHC200_mem_0__6_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC69_mem_0__6_ Z )
  ( spi_MasterMode_u/write_fifo/U82 B1 )
  + ROUTED M1 ( 155280 119760 0 ) ( 159600 * ) V1_2CUT_N
    NEW M2 ( 159600 117360 ) ( * 119760 )
    NEW M2 ( 159600 119760 ) ( * 121680 ) V1_2CUT_N
    NEW M2 ( 159600 117360 ) ( 160080 * )
    NEW M2 ( 160080 114000 ) ( * 117360 )
    NEW M3 ( 160080 114000 ) ( 165330 * ) TV1_2CUT_W
    NEW TM1 ( 165330 69880 ) ( * 114000 )
    NEW MTT2 ( 165330 69880 ) ( 168930 * )
    NEW MTT2 ( 168930 54280 ) ( * 69880 )
    NEW MTT2 ( 168030 54280 ) ( 168930 * )
    NEW MTT2 ( 168030 43880 ) ( * 54280 )
    NEW MTT2 ( 153630 43880 ) ( 168030 * )
    NEW TM1 ( 153630 16080 ) ( * 43880 ) TV2_2CUT_E
    NEW M3 ( 152880 16080 ) ( 153630 * ) TV1_2CUT_N
    NEW M2 ( 152880 15120 ) ( * 16080 ) V2_2CUT_E
    NEW M3 ( 160080 114000 ) V2_2CUT_N
    NEW MTT2 ( 165330 69880 ) TV2_2CUT_E
    NEW M2 ( 152880 15120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[5\]
  ( spi_MasterMode_u/write_fifo/FE_PHC225_mem_0__5_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[5\] Q )
  + ROUTED M2 ( 159600 146640 ) ( * 148560 ) V1_2CUT_N
    NEW M2 ( 159600 146640 ) ( 160080 * )
    NEW M2 ( 160080 141840 ) ( * 146640 )
    NEW M3 ( 160080 141840 ) ( 169200 * ) V2_XR
    NEW M2 ( 169200 140400 ) ( * 141840 )
    NEW M2 ( 169200 140400 ) ( 170160 * )
    NEW M2 ( 170160 139920 ) ( * 140400 )
    NEW M3 ( 160080 141840 ) V2_2CUT_E
    NEW M2 ( 170160 139920 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[4\]
  ( spi_MasterMode_u/write_fifo/FE_PHC89_mem_0__4_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[4\] Q )
  + ROUTED M1 ( 115440 143280 0 ) ( 117360 * ) V1_2CUT_N
    NEW M2 ( 117360 143280 ) ( * 145200 ) V2_2CUT_E
    NEW M3 ( 117360 145200 ) ( 119280 * ) V2_XR
    NEW M2 ( 119280 145200 ) ( * 146160 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[3\]
  ( spi_MasterMode_u/write_fifo/FE_PHC168_mem_0__3_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[3\] Q )
  + ROUTED M3 ( 133680 119760 ) RECT ( -210 -120 120 120 )
    NEW M2 ( 134640 141840 ) ( * 145680 ) V1_2CUT_N
    NEW M2 ( 132240 138960 ) ( * 141840 )
    NEW M2 ( 132240 141840 ) ( 134640 * )
    NEW M3 ( 132240 138960 ) ( 133830 * ) TV1_X
    NEW TM1 ( 133830 119760 ) ( * 138960 )
    NEW M3 ( 133680 119760 ) ( 133830 * ) TV1_X
    NEW M2 ( 133680 116880 ) ( * 119760 ) V2_2CUT_S
    NEW M3 ( 132240 116880 ) ( 133680 * ) V2_XR
    NEW M2 ( 132240 115440 ) ( * 116880 ) V2_XR
    NEW M3 ( 132240 138960 ) V2_2CUT_E
    NEW M2 ( 132240 115440 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[2\]
  ( spi_MasterMode_u/write_fifo/FE_PHC221_mem_0__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC43_mem_0__2_ Z )
  ( spi_MasterMode_u/write_fifo/U94 B1 )
  + ROUTED M1 ( 137520 145680 0 ) ( 138480 * ) V1_2CUT_S
    NEW M2 ( 138480 144240 ) ( * 145680 )
    NEW M3 ( 135120 144240 ) ( 138480 * ) V2_2CUT_N
    NEW M2 ( 135120 141840 ) ( * 144240 ) V2_XR
    NEW M3 ( 135120 141840 ) ( 139920 * ) V2_2CUT_W
    NEW M2 ( 139920 139920 ) ( * 141840 )
    NEW M2 ( 139920 138480 ) ( * 139920 ) V1_2CUT_S
    NEW M2 ( 139440 134160 ) ( * 138480 )
    NEW M2 ( 139440 138480 ) ( 139920 * )
    NEW M3 ( 139440 134160 ) ( 141840 * ) V2_XR
    NEW M2 ( 141840 132240 ) ( * 134160 )
    NEW M2 ( 141840 132240 ) ( 142800 * )
    NEW M2 ( 142800 126960 ) ( * 132240 )
    NEW M2 ( 142800 126960 ) ( 143760 * )
    NEW M2 ( 143760 124560 ) ( * 126960 )
    NEW M3 ( 143760 124560 ) ( 149040 * ) V2_2CUT_S
    NEW M2 ( 149040 122160 ) ( * 124560 )
    NEW M1 ( 148560 122160 ) ( 149040 * ) V1_X
    NEW M1 ( 148560 122160 ) ( * 122640 0 )
    NEW M3 ( 135120 141840 ) V2_XR
    NEW M3 ( 139440 134160 ) V2_2CUT_E
    NEW M3 ( 143760 124560 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[1\]
  ( spi_MasterMode_u/write_fifo/FE_PHC359_mem_0__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC70_mem_0__1_ Z )
  ( spi_MasterMode_u/write_fifo/U97 B1 )
  + ROUTED M1 ( 161520 155760 ) ( 162000 * 0 )
    NEW M2 ( 161520 155280 ) ( * 155760 ) V1_X
    NEW M2 ( 161040 155280 ) ( 161520 * )
    NEW M2 ( 161040 151920 ) ( * 153360 ) V1_2CUT_S
    NEW M2 ( 161040 153360 ) ( * 155280 )
    NEW M3 ( 161040 151920 ) ( 175230 * ) TV1_2CUT_W
    NEW TM1 ( 175230 76080 ) ( * 151920 )
    NEW M3 ( 157200 76080 ) ( 175230 * ) TV1_2CUT_N
    NEW M2 ( 157200 75120 ) ( * 76080 ) V2_2CUT_S
    NEW M3 ( 161040 151920 ) V2_XR
    NEW M2 ( 157200 75120 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/mem\[0\]\[0\]
  ( spi_MasterMode_u/write_fifo/FE_PHC223_mem_0__0_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC92_mem_0__0_ Z )
  ( spi_MasterMode_u/write_fifo/U100 B1 )
  + ROUTED M3 ( 151920 137520 ) ( 155280 * ) V2_XR
    NEW M3 ( 134640 137040 ) ( 151920 * )
    NEW M3 ( 151920 137040 ) ( * 137520 )
    NEW M2 ( 134640 137040 ) ( * 139920 ) V1_2CUT_S
    NEW M2 ( 159600 136560 ) ( * 137520 ) V2_2CUT_S
    NEW M3 ( 155280 137520 ) ( 159600 * )
    NEW M2 ( 155280 137520 ) ( * 139440 ) V1_2CUT_N
    NEW M3 ( 134640 137040 ) V2_2CUT_E
    NEW M2 ( 159600 136560 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[7\]
  ( spi_MasterMode_u/write_fifo/FE_PHC98_mem_1__7_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[7\] Q )
  + ROUTED M2 ( 159600 126000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 158160 126000 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 158160 126000 ) ( 159600 * ) V2_XR
    NEW M2 ( 159600 126000 ) V1_2CUT_N
    NEW M3 ( 158160 126000 ) V2_2CUT_N
    NEW M2 ( 158160 126000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[6\]
  ( spi_MasterMode_u/write_fifo/FE_PHC114_mem_1__6_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[6\] Q )
  + ROUTED M2 ( 159120 106320 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 156720 102960 ) ( * 106320 ) V2_2CUT_E
    NEW M3 ( 156720 106320 ) ( 159120 * ) V2_XR
    NEW M1 ( 159120 105840 0 ) ( * 106320 ) V1_X
    NEW M2 ( 156720 102960 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[5\]
  ( spi_MasterMode_u/write_fifo/FE_PHC51_mem_1__5_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[5\] Q )
  + ROUTED M2 ( 159120 141360 ) ( * 141840 ) V1_2CUT_W
    NEW M3 ( 159120 141360 ) ( 162960 * ) V2_XR
    NEW M2 ( 162960 139440 ) ( * 141360 )
    NEW M3 ( 159120 141360 ) V2_2CUT_E
    NEW M2 ( 162960 139440 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[4\]
  ( spi_MasterMode_u/write_fifo/FE_PHC106_mem_1__4_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[4\] Q )
  + ROUTED M2 ( 107280 156240 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 108720 156240 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 107280 156240 ) ( 108720 * ) V2_XR
    NEW M2 ( 107280 156240 ) V1_2CUT_S
    NEW M3 ( 107280 156240 ) V2_2CUT_E
    NEW M2 ( 108720 156240 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[3\]
  ( spi_MasterMode_u/write_fifo/FE_PHC462_mem_1__3_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[3\] Q )
  + ROUTED M2 ( 148560 52560 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 138480 162960 ) ( * 169200 ) V1_X
    NEW M1 ( 138480 169200 ) ( 184560 * ) V1_2CUT_W
    NEW M2 ( 184560 103440 ) ( * 169200 )
    NEW M3 ( 172530 103440 ) ( 184560 * ) V2_2CUT_N
    NEW TM1 ( 172530 83760 ) ( * 103440 ) TV1_2CUT_N
    NEW TM1 ( 171630 77040 ) ( * 83760 )
    NEW TM1 ( 171630 83760 ) ( 172530 * )
    NEW TM1 ( 171630 77040 ) ( 173430 * ) TV1_X
    NEW M3 ( 173430 77040 ) ( 174480 * ) V2_2CUT_S
    NEW M2 ( 174480 74640 ) ( * 77040 )
    NEW M3 ( 174480 74640 ) ( 175230 * ) TV1_2CUT_E
    NEW TM1 ( 175230 51120 ) ( * 74640 )
    NEW M3 ( 161520 51120 ) ( 175230 * ) TV1_2CUT_N
    NEW M3 ( 161520 51120 ) ( * 51600 )
    NEW M3 ( 153840 51600 ) ( 161520 * )
    NEW M3 ( 153840 51600 ) ( * 52080 )
    NEW M3 ( 151920 52080 ) ( 153840 * )
    NEW M3 ( 151920 52080 ) ( * 52560 )
    NEW M3 ( 148560 52560 ) ( 151920 * )
    NEW M1 ( 148080 52560 ) ( 148560 * ) V1_X
    NEW M1 ( 148080 52080 0 ) ( * 52560 )
    NEW M2 ( 138480 162960 ) V1_2CUT_N
    NEW M3 ( 174480 74640 ) V2_2CUT_N
    NEW M3 ( 148560 52560 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[2\]
  ( spi_MasterMode_u/write_fifo/FE_PHC87_mem_1__2_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[2\] Q )
  + ROUTED M2 ( 142320 143280 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 142320 143280 ) ( 142800 * 0 )
    NEW M3 ( 142320 143280 ) ( 143280 * ) V2_XR
    NEW M2 ( 143280 143280 ) ( * 146640 ) V1_X
    NEW M1 ( 142800 146640 ) ( 143280 * )
    NEW M1 ( 142800 146160 0 ) ( * 146640 )
    NEW M2 ( 142320 143280 ) V1_2CUT_E
    NEW M3 ( 142320 143280 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[1\]
  ( spi_MasterMode_u/write_fifo/FE_PHC56_mem_1__1_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[1\] Q )
  + ROUTED M1 ( 160080 163440 ) ( 160560 * 0 )
    NEW M2 ( 160080 163440 ) ( * 167760 ) V2_2CUT_E
    NEW M3 ( 160080 167760 ) ( 164400 * ) V2_2CUT_S
    NEW M2 ( 164400 167280 ) ( * 167760 )
    NEW M1 ( 164400 166800 ) ( * 167280 ) V1_V
    NEW M1 ( 164400 166800 ) ( 164880 * )
    NEW M1 ( 164880 166320 0 ) ( * 166800 )
    NEW M2 ( 160080 163440 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[1\]\[0\]
  ( spi_MasterMode_u/write_fifo/FE_PHC66_mem_1__0_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[0\] Q )
  + ROUTED M2 ( 141360 143280 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 138000 143280 ) ( 141360 * ) V2_2CUT_W
    NEW M2 ( 138000 143280 ) ( * 148560 ) V2_XR
    NEW M3 ( 138000 148560 ) ( 140400 * ) V2_XR
    NEW M2 ( 140400 146160 ) ( * 148560 )
    NEW M2 ( 141360 143280 ) V1_2CUT_S
    NEW M3 ( 138000 143280 ) V2_2CUT_E
    NEW M2 ( 140400 146160 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[7\]
  ( spi_MasterMode_u/write_fifo/FE_PHC451_mem_2__7_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC348_mem_2__7_ I )
  + ROUTED M2 ( 100560 106800 ) ( * 114000 ) V2_2CUT_S
    NEW M3 ( 100560 114000 ) ( 113520 * )
    NEW M3 ( 113520 114000 ) ( * 114480 )
    NEW M3 ( 113520 114480 ) ( 125040 * ) V2_2CUT_W
    NEW M2 ( 125040 114480 ) ( * 115440 ) V1_2CUT_E
    NEW M1 ( 125040 115440 ) ( * 115865 0 )
    NEW M2 ( 100560 106800 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[6\]
  ( spi_MasterMode_u/write_fifo/FE_PHC83_mem_2__6_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[6\] Q )
  + ROUTED M2 ( 138000 106800 ) ( * 112080 ) V2_2CUT_E
    NEW M3 ( 138000 112080 ) ( 148080 * ) V2_XR
    NEW M2 ( 148080 112080 ) ( * 112560 )
    NEW M2 ( 148080 112560 ) ( 148560 * ) V1_XR
    NEW M2 ( 138000 106800 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[5\]
  ( spi_MasterMode_u/write_fifo/FE_PHC292_mem_2__5_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC40_mem_2__5_ Z )
  ( spi_MasterMode_u/write_fifo/U86 B1 )
  + ROUTED M2 ( 139920 153360 ) ( * 154800 ) V2_2CUT_E
    NEW M1 ( 138000 160080 ) ( 138480 * 0 )
    NEW M2 ( 138000 154800 ) ( * 160080 ) V1_X
    NEW M3 ( 138000 154800 ) ( 139920 * )
    NEW M3 ( 139920 154800 ) ( 142320 * ) V2_XR
    NEW M2 ( 142320 154800 ) ( * 156240 ) V1_2CUT_S
    NEW M2 ( 139920 153360 ) V1_2CUT_S
    NEW M3 ( 138000 154800 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[4\]
  ( spi_MasterMode_u/write_fifo/FE_PHC81_mem_2__4_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[4\] Q )
  + ROUTED M2 ( 108240 161520 ) ( * 162000 ) V1_2CUT_N
    NEW M3 ( 106800 161520 ) ( 108240 * ) V2_XR
    NEW M2 ( 106800 159600 ) ( * 161520 ) V2_2CUT_E
    NEW M2 ( 106800 159600 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[3\]
  ( spi_MasterMode_u/write_fifo/FE_PHC353_mem_2__3_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[3\] Q )
  + ROUTED M1 ( 133200 165840 0 ) ( 134160 * ) V1_2CUT_S
    NEW M2 ( 134160 162000 ) ( * 165840 )
    NEW M3 ( 134160 162000 ) ( 137040 * ) V2_2CUT_W
    NEW M2 ( 137040 150480 ) ( * 162000 )
    NEW M3 ( 137040 150480 ) ( 142320 * ) V2_XR
    NEW M2 ( 142320 149520 ) ( * 150480 )
    NEW M3 ( 134160 162000 ) V2_2CUT_E
    NEW M3 ( 137040 150480 ) V2_2CUT_N
    NEW M2 ( 142320 149520 ) V1_V
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[2\]
  ( spi_MasterMode_u/write_fifo/FE_PHC237_mem_2__2_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC76_mem_2__2_ Z )
  ( spi_MasterMode_u/write_fifo/U95 B1 )
  + ROUTED M1 ( 157680 133200 ) ( 159120 * 0 )
    NEW M1 ( 157680 133200 ) ( * 133680 ) V1_2CUT_S
    NEW M2 ( 156720 133200 ) ( 157680 * )
    NEW M2 ( 157680 133200 ) ( * 133680 )
    NEW M2 ( 156720 133200 ) ( * 135600 ) V1_2CUT_S
    NEW M1 ( 153840 135600 0 ) ( 156720 * )
    NEW M2 ( 159120 129840 ) ( * 132240 ) V1_X
    NEW M3 ( 159120 129840 ) ( 159600 * )
    NEW M3 ( 159600 128880 ) ( * 129840 )
    NEW M3 ( 159600 128880 ) ( 164400 * )
    NEW M3 ( 164400 127920 ) ( * 128880 )
    NEW M3 ( 164400 127920 ) ( 164880 * ) V2_2CUT_S
    NEW M2 ( 164880 122640 ) ( * 127920 )
    NEW M2 ( 164880 122640 ) ( 165360 * )
    NEW M2 ( 165360 122160 ) ( * 122640 )
    NEW M3 ( 159120 129840 ) V2_2CUT_E
    NEW M2 ( 165360 122160 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[1\]
  ( spi_MasterMode_u/write_fifo/FE_PHC35_mem_2__1_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[1\] Q )
  + ROUTED M2 ( 149520 163920 ) ( * 165840 ) V1_2CUT_W
    NEW M3 ( 149520 163920 ) ( 150930 * ) TV1_2CUT_N
    NEW TM1 ( 150930 157680 ) ( * 163920 )
    NEW M3 ( 150930 157680 ) ( 152400 * ) V2_2CUT_S
    NEW M2 ( 152400 155280 ) ( * 157680 )
    NEW M1 ( 152400 155280 ) ( * 155760 )
    NEW M1 ( 152400 155760 ) ( 152880 * )
    NEW M1 ( 152880 155760 ) ( * 156240 0 )
    NEW M3 ( 149520 163920 ) V2_2CUT_E
    NEW TM1 ( 150930 157680 ) TV1_2CUT_E
    NEW M2 ( 152400 155280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[2\]\[0\]
  ( spi_MasterMode_u/write_fifo/FE_PHC72_mem_2__0_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[0\] Q )
  + ROUTED M2 ( 120240 136080 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 118800 136080 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 118800 136080 ) ( 120240 * ) V2_2CUT_W
    NEW M2 ( 120240 136080 ) V1_2CUT_N
    NEW M3 ( 118800 136080 ) V2_XR
    NEW M2 ( 118800 136080 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[7\]
  ( spi_MasterMode_u/write_fifo/FE_PHC222_mem_3__7_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC54_mem_3__7_ Z )
  ( spi_MasterMode_u/write_fifo/U80 A2 )
  + ROUTED M2 ( 150960 119280 ) ( * 120720 ) V2_XR
    NEW M2 ( 147120 120720 ) ( * 121680 ) V1_2CUT_W
    NEW M3 ( 147120 120720 ) ( 150960 * )
    NEW M3 ( 150960 120720 ) ( 164400 * ) V2_2CUT_W
    NEW M2 ( 164400 120720 ) ( * 129360 )
    NEW M2 ( 164400 129360 ) ( 164880 * ) V1_XR
    NEW M2 ( 150960 119280 ) V1_X
    NEW M3 ( 147120 120720 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[6\]
  ( spi_MasterMode_u/write_fifo/FE_PHC55_mem_3__6_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[6\] Q )
  + ROUTED M2 ( 145200 109680 ) ( * 111600 ) V2_XR
    NEW M3 ( 140880 111600 ) ( 145200 * )
    NEW M2 ( 140880 111600 ) ( * 112560 ) V1_2CUT_N
    NEW M2 ( 145200 109680 ) V1_2CUT_S
    NEW M3 ( 140880 111600 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[5\]
  ( spi_MasterMode_u/write_fifo/FE_PHC67_mem_3__5_ Z )
  ( spi_MasterMode_u/write_fifo/U86 A2 ) ( spi_MasterMode_u/write_fifo/U48 A2 )
  + ROUTED M2 ( 145200 156240 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 141840 152880 ) ( * 154800 )
    NEW M2 ( 140880 154800 ) ( * 155280 ) V1_2CUT_W
    NEW M2 ( 140880 154800 ) ( 141840 * )
    NEW M2 ( 141840 154800 ) ( * 156240 ) V2_XR
    NEW M3 ( 141840 156240 ) ( 145200 * ) V2_2CUT_W
    NEW M2 ( 141840 152880 ) V1_2CUT_N
    NEW M2 ( 145200 156240 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[4\]
  ( spi_MasterMode_u/write_fifo/FE_PHC41_mem_3__4_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[4\] Q )
  + ROUTED M1 ( 117840 165840 0 ) ( 118800 * ) V1_2CUT_W
    NEW M2 ( 118800 161040 ) ( * 165840 )
    NEW M2 ( 118800 161040 ) ( 119280 * )
    NEW M2 ( 119280 160080 ) ( * 161040 )
    NEW M3 ( 119280 160080 ) ( 121680 * ) V2_XR
    NEW M2 ( 121680 159600 ) ( * 160080 )
    NEW M3 ( 119280 160080 ) V2_XR
    NEW M2 ( 121680 159600 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[3\]
  ( spi_MasterMode_u/write_fifo/FE_PHC165_mem_3__3_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[3\] Q )
  + ROUTED M2 ( 124080 163440 ) ( * 164400 ) V2_XR
    NEW M3 ( 124080 164400 ) ( 125520 * ) V2_2CUT_W
    NEW M2 ( 125520 164400 ) ( * 168720 ) V1_2CUT_E
    NEW M1 ( 125520 168720 ) ( 163920 * ) V1_2CUT_W
    NEW M2 ( 163920 166320 ) ( * 168720 )
    NEW M2 ( 163920 166320 ) ( 164400 * )
    NEW M2 ( 164400 153360 ) ( * 166320 )
    NEW M2 ( 124080 163440 ) V1_2CUT_S
    NEW M2 ( 164400 153360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[2\]
  ( spi_MasterMode_u/write_fifo/FE_PHC104_mem_3__2_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[2\] Q )
  + ROUTED M2 ( 155760 129360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 157200 129360 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 155760 129360 ) ( 157200 * ) V2_2CUT_N
    NEW M2 ( 155760 129360 ) V1_2CUT_N
    NEW M3 ( 155760 129360 ) V2_2CUT_E
    NEW M2 ( 157200 129360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[1\]
  ( spi_MasterMode_u/write_fifo/FE_PHC238_mem_3__1_ I )
  ( spi_MasterMode_u/write_fifo/FE_PHC77_mem_3__1_ Z )
  ( spi_MasterMode_u/write_fifo/U98 A2 )
  + ROUTED M2 ( 159600 155760 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 155760 155760 ) RECT ( -120 -440 120 120 )
    NEW TM1 ( 158130 148080 ) ( * 155760 ) TV1_2CUT_E
    NEW M3 ( 155760 148080 ) ( 158130 * ) TV1_X
    NEW M2 ( 155760 146160 ) ( * 148080 ) V2_2CUT_E
    NEW M3 ( 158130 155760 ) ( 159600 * ) V2_2CUT_E
    NEW M3 ( 155760 155760 ) ( 158130 * )
    NEW M1 ( 155280 155760 0 ) ( 155760 * ) V1_2CUT_W
    NEW M2 ( 155760 146160 ) V1_2CUT_N
    NEW M2 ( 159600 155760 ) V1_2CUT_N
    NEW M3 ( 155760 155760 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/mem\[3\]\[0\]
  ( spi_MasterMode_u/write_fifo/FE_PHC90_mem_3__0_ I )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[0\] Q )
  + ROUTED M2 ( 126960 129360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 125520 129360 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 125520 129360 ) ( 126960 * ) V2_XR
    NEW M2 ( 126960 129360 ) V1_2CUT_S
    NEW M3 ( 125520 129360 ) V2_XR
    NEW M2 ( 125520 129360 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/N47
  ( spi_MasterMode_u/write_fifo/U20 ZN )
  ( spi_MasterMode_u/write_fifo/full_reg E )
  + ROUTED M2 ( 107760 107760 ) ( * 108240 ) V1_2CUT_W
    NEW M2 ( 107760 107760 ) ( 108240 * )
    NEW M2 ( 108240 106320 ) ( * 107760 )
    NEW M1 ( 108240 106320 ) ( 109200 * 0 )
    NEW M2 ( 108240 106320 ) V1_V
 ;
- spi_MasterMode_u/write_fifo/N48
  ( spi_MasterMode_u/write_fifo/U19 ZN )
  ( spi_MasterMode_u/write_fifo/full_reg D )
  + ROUTED M2 ( 106320 111120 ) ( * 112080 ) V1_2CUT_S
    NEW M2 ( 106320 111120 ) ( 106800 * )
    NEW M2 ( 106800 105840 ) ( * 111120 )
    NEW M2 ( 106800 105840 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/N49
  ( spi_MasterMode_u/write_fifo/U17 ZN )
  ( spi_MasterMode_u/write_fifo/empty_reg E )
  + ROUTED M2 ( 113040 106320 ) ( * 108240 ) V1_2CUT_E
    NEW M1 ( 112080 106320 0 ) ( 113040 * ) V1_V
 ;
- spi_MasterMode_u/write_fifo/N50
  ( spi_MasterMode_u/write_fifo/U17 A1 ) ( spi_MasterMode_u/write_fifo/U18 ZN )
  ( spi_MasterMode_u/write_fifo/empty_reg D )
  + ROUTED M2 ( 114480 105840 ) ( * 108720 ) V1_2CUT_S
    NEW M2 ( 111600 111600 ) ( * 112080 ) V1_2CUT_N
    NEW M2 ( 111600 111600 ) ( 112080 * )
    NEW M2 ( 112080 111120 ) ( * 111600 )
    NEW M3 ( 112080 111120 ) ( 114480 * ) V2_2CUT_W
    NEW M2 ( 114480 108720 ) ( * 111120 )
    NEW M2 ( 114480 105840 ) V1_2CUT_E
    NEW M3 ( 112080 111120 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n1
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[2\] RD )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[2\]\/U3 ZN )
  ( spi_MasterMode_u/write_fifo/U24 A2 )
  + ROUTED M2 ( 107280 113520 ) ( * 114960 )
    NEW M2 ( 107280 113520 ) ( 107760 * ) V2_2CUT_E
    NEW M3 ( 107760 113520 ) ( 120720 * ) V2_2CUT_W
    NEW M2 ( 120720 113040 ) ( * 113520 )
    NEW M1 ( 103920 114960 0 ) ( 105360 * ) V1_2CUT_W
    NEW M2 ( 105360 114960 ) ( 107280 * )
    NEW M2 ( 107280 114960 ) ( * 115440 ) V1_2CUT_S
    NEW M1 ( 107280 115440 ) ( 108720 * 0 )
    NEW M2 ( 120720 113040 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n2
  ( spi_MasterMode_u/write_fifo/U80 ZN ) ( spi_MasterMode_u/write_fifo/U42 A2 )
  + ROUTED M2 ( 148560 120240 ) ( * 123120 ) V2_XR
    NEW M3 ( 144240 123120 ) ( 148560 * )
    NEW M2 ( 144240 122640 ) ( * 123120 ) V2_2CUT_E
    NEW M2 ( 148560 120240 ) V1_2CUT_S
    NEW M2 ( 144240 122640 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n3
  ( spi_MasterMode_u/write_fifo/U79 ZN ) ( spi_MasterMode_u/write_fifo/U42 B1 )
  + ROUTED M2 ( 144720 122160 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 161040 122160 ) ( * 122640 ) V2_2CUT_S
    NEW M3 ( 151920 122640 ) ( 161040 * )
    NEW M3 ( 151920 122160 ) ( * 122640 )
    NEW M3 ( 144720 122160 ) ( 151920 * )
    NEW M1 ( 142320 122160 0 ) ( 144720 * ) V1_2CUT_W
    NEW M2 ( 161040 122160 ) V1_2CUT_S
    NEW M3 ( 144720 122160 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n4
  ( spi_MasterMode_u/write_fifo/U83 ZN ) ( spi_MasterMode_u/write_fifo/U81 A2 )
  + ROUTED M1 ( 140400 115440 ) ( 141840 * 0 )
    NEW M2 ( 140400 115440 ) ( * 115920 ) V2_XR
    NEW M3 ( 137040 115920 ) ( 140400 * )
    NEW M2 ( 137040 115920 ) ( * 119280 ) V1_X
    NEW M1 ( 136080 119280 0 ) ( 137040 * )
    NEW M2 ( 140400 115440 ) V1_2CUT_S
    NEW M3 ( 137040 115920 ) V2_XR
 ;
- spi_MasterMode_u/write_fifo/n5
  ( spi_MasterMode_u/write_fifo/U82 ZN ) ( spi_MasterMode_u/write_fifo/U81 B1 )
  + ROUTED M2 ( 154800 119760 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 153360 119760 ) ( 154800 * ) V2_2CUT_W
    NEW M3 ( 153360 119760 ) ( * 120240 )
    NEW M3 ( 139920 120240 ) ( 153360 * )
    NEW M2 ( 139920 120240 ) ( * 123120 ) V2_2CUT_E
    NEW M3 ( 136560 123120 ) ( 139920 * )
    NEW M2 ( 136560 123120 ) ( 137040 * )
    NEW M2 ( 137040 122160 ) ( * 123120 )
    NEW M2 ( 136560 122160 ) ( 137040 * )
    NEW M2 ( 136560 119760 ) ( * 122160 )
    NEW M1 ( 134160 119760 0 ) ( 136560 * ) V1_X
    NEW M2 ( 154800 119760 ) V1_2CUT_N
    NEW M3 ( 139920 120240 ) V2_XR
    NEW M3 ( 136560 123120 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n6
  ( spi_MasterMode_u/write_fifo/U86 ZN ) ( spi_MasterMode_u/write_fifo/U84 A2 )
  + ROUTED M2 ( 139440 150480 ) ( * 153360 ) V1_2CUT_N
    NEW M2 ( 139440 150480 ) ( 140400 * )
    NEW M2 ( 140400 149520 ) ( * 150480 )
    NEW M2 ( 140400 149520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n7
  ( spi_MasterMode_u/write_fifo/U85 ZN ) ( spi_MasterMode_u/write_fifo/U84 B1 )
  + ROUTED M2 ( 161040 147120 ) ( * 149040 )
    NEW M2 ( 160560 149040 ) ( 161040 * )
    NEW M3 ( 158160 149040 ) ( 160560 * ) V2_2CUT_W
    NEW M2 ( 158160 147120 ) ( * 149040 ) V2_XR
    NEW M2 ( 157680 147120 ) ( 158160 * )
    NEW M3 ( 138480 147120 ) ( 157680 * ) V2_2CUT_E
    NEW M2 ( 138480 147120 ) ( * 149040 ) V1_2CUT_N
    NEW M2 ( 161040 147120 ) V1_2CUT_S
    NEW M3 ( 138480 147120 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n8
  ( spi_MasterMode_u/write_fifo/U89 ZN ) ( spi_MasterMode_u/write_fifo/U87 A2 )
  + ROUTED M1 ( 113040 155760 0 ) ( 114480 * ) V1_2CUT_W
    NEW M2 ( 114480 146160 ) ( * 155760 )
    NEW M2 ( 114480 146160 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n9
  ( spi_MasterMode_u/write_fifo/U88 ZN ) ( spi_MasterMode_u/write_fifo/U87 B1 )
  + ROUTED M2 ( 111120 152880 ) ( * 153360 ) V1_2CUT_N
    NEW M2 ( 111120 152880 ) ( 111600 * )
    NEW M2 ( 111600 149520 ) ( * 152880 )
    NEW M3 ( 111600 149520 ) ( 116400 * ) V2_XR
    NEW M2 ( 116400 146640 ) ( * 149520 )
    NEW M3 ( 111600 149520 ) V2_XR
    NEW M2 ( 116400 146640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n10
  ( spi_MasterMode_u/write_fifo/U92 ZN ) ( spi_MasterMode_u/write_fifo/U90 A2 )
  + ROUTED M2 ( 126000 149520 ) ( * 153360 ) V1_2CUT_N
    NEW M1 ( 124080 149520 0 ) ( 126000 * ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n11
  ( spi_MasterMode_u/write_fifo/U91 ZN ) ( spi_MasterMode_u/write_fifo/U90 B1 )
  + ROUTED M2 ( 130320 149040 ) ( * 150000 ) V2_XR
    NEW M3 ( 125520 150000 ) ( 130320 * )
    NEW M2 ( 125520 149040 ) ( * 150000 ) V2_XR
    NEW M1 ( 122160 149040 0 ) ( 125520 * ) V1_2CUT_S
    NEW M2 ( 130320 149040 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n12
  ( spi_MasterMode_u/write_fifo/U95 ZN ) ( spi_MasterMode_u/write_fifo/U93 A2 )
  + ROUTED M2 ( 153360 133680 ) ( * 135120 ) V1_X
    NEW M3 ( 140400 133680 ) ( 153360 * ) V2_2CUT_N
    NEW M2 ( 140400 132720 ) ( * 133680 ) V2_2CUT_E
    NEW M2 ( 140400 132720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n13
  ( spi_MasterMode_u/write_fifo/U94 ZN ) ( spi_MasterMode_u/write_fifo/U93 B1 )
  + ROUTED M1 ( 138000 139920 ) ( 139440 * 0 )
    NEW M2 ( 138000 138000 ) ( * 139920 ) V1_2CUT_E
    NEW M2 ( 138000 138000 ) ( 138480 * )
    NEW M2 ( 138480 133200 ) ( * 138000 )
    NEW M2 ( 138480 133200 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n14
  ( spi_MasterMode_u/write_fifo/U98 ZN ) ( spi_MasterMode_u/write_fifo/U96 A2 )
  + ROUTED M2 ( 152400 146640 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 148560 146640 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 152400 146640 ) ( 153360 * 0 )
    NEW M3 ( 148560 146640 ) ( 152400 * ) V2_XR
    NEW M1 ( 148080 146640 ) ( 148560 * ) V1_2CUT_W
    NEW M1 ( 148080 146160 0 ) ( * 146640 )
    NEW M2 ( 152400 146640 ) V1_2CUT_S
    NEW M3 ( 148560 146640 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n15
  ( spi_MasterMode_u/write_fifo/U97 ZN ) ( spi_MasterMode_u/write_fifo/U96 B1 )
  + ROUTED M2 ( 160560 150000 ) ( * 153360 ) V1_2CUT_N
    NEW M3 ( 157200 150000 ) ( 160560 * ) V2_2CUT_W
    NEW M2 ( 157200 147600 ) ( * 150000 ) V2_2CUT_E
    NEW M3 ( 147120 147600 ) ( 157200 * ) V2_2CUT_W
    NEW M2 ( 147120 147120 ) ( * 147600 ) V2_XR
    NEW M2 ( 146160 147120 ) ( 147120 * )
    NEW M2 ( 146160 146640 ) ( * 147120 )
    NEW M2 ( 146160 146640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n16
  ( spi_MasterMode_u/write_fifo/U101 ZN ) ( spi_MasterMode_u/write_fifo/U99 A2 )
  + ROUTED M2 ( 122160 133680 ) ( * 140400 )
    NEW M2 ( 121680 140400 ) ( 122160 * )
    NEW M2 ( 121680 140400 ) ( * 142800 ) V1_2CUT_S
    NEW M2 ( 122160 133680 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n17
  ( spi_MasterMode_u/write_fifo/U100 ZN ) ( spi_MasterMode_u/write_fifo/U99 B1 )
  + ROUTED M2 ( 134160 140400 ) ( * 141360 ) V2_2CUT_W
    NEW M3 ( 123600 141360 ) ( 134160 * )
    NEW M2 ( 123600 141360 ) ( * 142320 ) V1_2CUT_N
    NEW M2 ( 134160 140400 ) V1_2CUT_S
    NEW M3 ( 123600 141360 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n18
  ( spi_MasterMode_u/write_fifo/U99 B2 ) ( spi_MasterMode_u/write_fifo/U96 B2 )
  ( spi_MasterMode_u/write_fifo/U93 B2 ) ( spi_MasterMode_u/write_fifo/U90 B2 )
  ( spi_MasterMode_u/write_fifo/U87 B2 ) ( spi_MasterMode_u/write_fifo/U84 B2 )
  ( spi_MasterMode_u/write_fifo/U81 B2 ) ( spi_MasterMode_u/write_fifo/U42 B2 )
  ( spi_MasterMode_u/write_fifo/U26 ZN ) ( spi_MasterMode_u/write_fifo/U13 A3 )
  ( spi_MasterMode_u/write_fifo/U77 B2 ) ( spi_MasterMode_u/write_fifo/U77 A1 )
  ( spi_MasterMode_u/write_fifo/U76 A2 )
  + ROUTED M2 ( 127440 122160 ) ( * 123120 ) V2_XR
    NEW M3 ( 133680 123600 ) ( * 124080 )
    NEW M3 ( 133680 123600 ) ( 136560 * ) V2_2CUT_W
    NEW M2 ( 136560 123600 ) ( 137520 * )
    NEW M2 ( 137520 122640 ) ( * 123600 )
    NEW M2 ( 137520 123600 ) ( * 132720 ) V1_2CUT_S
    NEW M2 ( 137520 122640 ) ( 138000 * ) V2_2CUT_E
    NEW M3 ( 138000 122640 ) ( 140880 * ) V2_2CUT_W
    NEW M1 ( 140880 122640 ) ( 141360 * 0 )
    NEW M3 ( 127920 124080 ) ( 131280 * ) V2_2CUT_E
    NEW M3 ( 131280 124080 ) ( 133680 * )
    NEW M2 ( 131280 119280 ) ( * 122640 ) V1_2CUT_N
    NEW M2 ( 131280 122640 ) ( * 124080 )
    NEW M1 ( 131280 119280 ) ( 133200 * 0 )
    NEW M3 ( 121200 123120 ) ( 127440 * )
    NEW M2 ( 127440 123120 ) ( * 124080 )
    NEW M2 ( 127440 124080 ) ( 127920 * ) V2_2CUT_E
    NEW M2 ( 127920 124080 ) ( 128880 * )
    NEW M2 ( 128880 116400 ) ( * 124080 )
    NEW M3 ( 133680 143760 ) ( 136560 * )
    NEW M3 ( 136560 142800 ) ( * 143760 )
    NEW M3 ( 136560 142800 ) ( 139920 * ) V2_2CUT_W
    NEW M2 ( 139920 142800 ) ( 140400 * )
    NEW M2 ( 140400 142320 ) ( * 142800 )
    NEW M2 ( 140400 142320 ) ( 141360 * )
    NEW M2 ( 141360 141840 ) ( * 142320 )
    NEW M3 ( 141360 141840 ) ( 145200 * ) V2_2CUT_N
    NEW M2 ( 145200 141840 ) ( * 146160 ) V1_2CUT_S
    NEW M3 ( 124080 143760 ) ( 133680 * ) V2_2CUT_E
    NEW M2 ( 133680 143760 ) ( 134160 * )
    NEW M2 ( 134160 143760 ) ( * 149520 ) V2_XR
    NEW M3 ( 134160 149520 ) ( 137520 * ) V2_2CUT_W
    NEW M2 ( 124080 143760 ) ( 124560 * )
    NEW M2 ( 124560 142800 ) ( * 143760 )
    NEW M3 ( 118800 147600 ) ( 121200 * ) V2_2CUT_W
    NEW M2 ( 121200 147600 ) ( * 149520 ) V1_2CUT_N
    NEW M2 ( 118800 143760 ) ( * 145680 )
    NEW M2 ( 117840 145680 ) ( 118800 * )
    NEW M2 ( 118800 145680 ) ( * 147600 ) V2_2CUT_E
    NEW M2 ( 117840 145680 ) ( * 146160 ) V1_2CUT_S
    NEW M1 ( 117360 146160 0 ) ( 117840 * )
    NEW M2 ( 118800 143280 ) ( * 143760 ) V2_2CUT_S
    NEW M3 ( 118800 143760 ) ( 121200 * ) V2_2CUT_W
    NEW M3 ( 121200 143760 ) ( 124080 * ) V2_2CUT_W
    NEW M2 ( 121200 123120 ) ( * 143760 )
    NEW M2 ( 121200 119760 ) ( * 123120 ) V2_XR
    NEW M1 ( 120720 119760 0 ) ( 121200 * ) V1_2CUT_N
    NEW M2 ( 127440 122160 ) V1_2CUT_N
    NEW M2 ( 140880 122640 ) V1_2CUT_N
    NEW M2 ( 131280 119280 ) V1_2CUT_N
    NEW M2 ( 128880 116400 ) V1_2CUT_N
    NEW M3 ( 141360 141840 ) V2_XR
    NEW M2 ( 137520 149520 ) V1_2CUT_N
    NEW M2 ( 124560 142800 ) V1_2CUT_N
    NEW M2 ( 118800 143280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n73
  ( spi_MasterMode_u/write_fifo/U101 B2 )
  ( spi_MasterMode_u/write_fifo/U100 B2 ) ( spi_MasterMode_u/write_fifo/U98 B2 )
  ( spi_MasterMode_u/write_fifo/U97 B2 ) ( spi_MasterMode_u/write_fifo/U95 B2 )
  ( spi_MasterMode_u/write_fifo/U94 B2 ) ( spi_MasterMode_u/write_fifo/U92 B2 )
  ( spi_MasterMode_u/write_fifo/U91 B2 ) ( spi_MasterMode_u/write_fifo/U89 B2 )
  ( spi_MasterMode_u/write_fifo/U88 B2 ) ( spi_MasterMode_u/write_fifo/U86 B2 )
  ( spi_MasterMode_u/write_fifo/U85 B2 ) ( spi_MasterMode_u/write_fifo/U83 B2 )
  ( spi_MasterMode_u/write_fifo/U82 B2 ) ( spi_MasterMode_u/write_fifo/U80 B2 )
  ( spi_MasterMode_u/write_fifo/U79 B2 ) ( spi_MasterMode_u/write_fifo/U27 ZN )
  ( spi_MasterMode_u/write_fifo/U16 B1 )
  + ROUTED M2 ( 112080 153360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 152880 145680 ) ( 153360 * ) V2_2CUT_E
    NEW M2 ( 152880 145680 ) ( * 146160 ) V1_2CUT_S
    NEW M2 ( 159120 146160 ) ( * 149520 )
    NEW M2 ( 159120 149520 ) ( 159600 * )
    NEW M2 ( 159600 149520 ) ( * 152880 ) V1_2CUT_S
    NEW M1 ( 159600 152880 ) ( 160080 * 0 )
    NEW M3 ( 153360 145680 ) ( 159120 * ) V2_2CUT_N
    NEW M2 ( 159120 145680 ) ( * 146160 ) V1_2CUT_N
    NEW M1 ( 159120 146160 ) ( 160560 * 0 )
    NEW M1 ( 153840 119280 ) ( 154320 * 0 )
    NEW M1 ( 146640 119280 ) ( 148080 * 0 )
    NEW M2 ( 137520 115440 ) ( * 121200 )
    NEW M3 ( 137520 115440 ) ( 139920 * ) V2_XR
    NEW M2 ( 139920 115440 ) ( * 115920 ) V1_2CUT_S
    NEW M1 ( 139920 115920 ) ( 141360 * 0 )
    NEW M3 ( 152400 136080 ) ( 153360 * ) V2_2CUT_N
    NEW M1 ( 152400 136080 ) ( 152880 * 0 )
    NEW M2 ( 113520 155280 ) ( * 156240 ) V1_2CUT_E
    NEW M3 ( 113520 131280 ) ( 120720 * ) V2_2CUT_N
    NEW M2 ( 120720 131280 ) ( * 132720 ) V1_2CUT_S
    NEW M1 ( 120720 132720 ) ( 121680 * 0 )
    NEW M2 ( 113520 131760 ) ( * 153360 ) V2_XR
    NEW M3 ( 113520 131280 ) ( * 131760 ) V2_2CUT_N
    NEW M3 ( 109200 131280 ) ( 113520 * )
    NEW M2 ( 109200 125040 ) ( * 131280 ) V2_2CUT_N
    NEW M2 ( 108720 125040 ) ( 109200 * )
    NEW M2 ( 108720 122640 ) ( * 125040 )
    NEW M3 ( 113520 155280 ) ( 127920 * ) V2_2CUT_N
    NEW M2 ( 113520 153360 ) ( * 155280 ) V2_2CUT_N
    NEW M3 ( 112080 153360 ) ( 113520 * )
    NEW M1 ( 111600 153360 ) ( 112080 * ) V1_2CUT_S
    NEW M1 ( 111600 153040 0 ) ( * 153360 )
    NEW M3 ( 127920 152400 ) ( 129360 * ) V2_2CUT_W
    NEW M2 ( 129360 149520 ) ( * 152400 )
    NEW M1 ( 129360 149520 ) ( 129840 * 0 )
    NEW M3 ( 134640 155280 ) ( 138960 * ) V2_2CUT_W
    NEW M3 ( 134640 155280 ) ( * 156240 )
    NEW M3 ( 127920 156240 ) ( 134640 * )
    NEW M2 ( 127920 155280 ) ( * 156240 ) V2_2CUT_E
    NEW M2 ( 127920 152400 ) ( * 155280 )
    NEW M3 ( 126960 152400 ) ( 127920 * ) V2_XR
    NEW M2 ( 126960 152400 ) ( * 152880 ) V1_2CUT_S
    NEW M1 ( 126480 152880 0 ) ( 126960 * )
    NEW M2 ( 138960 143760 ) ( * 152880 ) V1_2CUT_S
    NEW M2 ( 138960 152880 ) ( * 155280 )
    NEW M1 ( 136560 121680 0 ) ( 137520 * ) V1_2CUT_N
    NEW M2 ( 137520 121200 ) ( * 121680 )
    NEW M2 ( 137520 121200 ) ( 138960 * )
    NEW M2 ( 138960 121200 ) ( * 121680 ) V2_XR
    NEW M3 ( 138960 121680 ) ( 142320 * ) V2_XR
    NEW M2 ( 142320 119280 ) ( * 121680 )
    NEW M3 ( 142320 119280 ) ( 146640 * ) V2_2CUT_E
    NEW M3 ( 146640 119280 ) ( 153840 * ) V2_2CUT_W
    NEW M3 ( 153840 119280 ) ( 155760 * )
    NEW M3 ( 155760 118800 ) ( * 119280 )
    NEW M3 ( 155760 118800 ) ( 160560 * ) V2_2CUT_N
    NEW M2 ( 160560 118800 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 160560 122640 ) ( * 124080 )
    NEW M2 ( 160080 124080 ) ( 160560 * )
    NEW M3 ( 159030 124080 ) ( 160080 * ) V2_2CUT_E
    NEW TM1 ( 159030 124080 ) ( * 136080 ) TV1_2CUT_W
    NEW M3 ( 153360 136080 ) ( 159030 * )
    NEW M2 ( 153360 136080 ) ( * 143760 ) V2_2CUT_S
    NEW M2 ( 153360 143760 ) ( * 145680 )
    NEW M3 ( 139440 143760 ) ( 153360 * )
    NEW M2 ( 138960 143760 ) ( 139440 * ) V2_2CUT_W
    NEW M2 ( 138960 139440 ) ( * 143760 )
    NEW M1 ( 137520 139440 ) ( 138960 * 0 ) V1_2CUT_S
    NEW M3 ( 137520 139440 ) ( * 140400 )
    NEW M3 ( 133680 140400 ) ( 137520 * )
    NEW M2 ( 133680 139440 ) ( * 140400 ) V2_XR
    NEW M2 ( 153840 119280 ) V1_2CUT_N
    NEW M2 ( 146640 119280 ) V1_2CUT_N
    NEW M3 ( 137520 115440 ) V2_2CUT_E
    NEW M3 ( 152400 136080 ) V2_2CUT_N
    NEW M2 ( 152400 136080 ) V1_2CUT_N
    NEW M2 ( 108720 122640 ) V1_X
    NEW M3 ( 112080 153360 ) V2_2CUT_E
    NEW M2 ( 129360 149520 ) V1_2CUT_N
    NEW M3 ( 126960 152400 ) V2_2CUT_E
    NEW M3 ( 142320 119280 ) V2_XR
    NEW TM1 ( 159030 124080 ) TV1_2CUT_N
    NEW M2 ( 137520 139440 ) V1_2CUT_S
    NEW M3 ( 137520 139440 ) V2_2CUT_S
    NEW M2 ( 133680 139440 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n74
  ( spi_MasterMode_u/write_fifo/U37 ZN ) ( spi_MasterMode_u/write_fifo/U11 A2 )
  ( spi_MasterMode_u/write_fifo/U22 A1 ) ( spi_MasterMode_u/write_fifo/U23 A1 )
  ( spi_MasterMode_u/write_fifo/U7 A1 )
  + ROUTED M1 ( 99600 125520 ) ( 101520 * 0 )
    NEW M1 ( 99600 125040 ) ( * 125520 )
    NEW M1 ( 99120 125040 ) ( 99600 * )
    NEW M2 ( 99120 122640 ) ( * 125040 ) V1_2CUT_E
    NEW M3 ( 114480 123120 ) ( * 123840 )
    NEW M3 ( 114480 123840 ) ( 119280 * )
    NEW M3 ( 119280 123840 ) ( * 124080 )
    NEW M3 ( 119280 124080 ) ( 120720 * ) V2_XR
    NEW M2 ( 120720 122640 ) ( * 124080 )
    NEW M2 ( 103920 123120 ) ( * 126000 ) V1_2CUT_S
    NEW M3 ( 103920 123120 ) ( 114000 * ) V2_2CUT_E
    NEW M3 ( 114000 123120 ) ( 114480 * )
    NEW M2 ( 114000 122640 ) ( * 123120 )
    NEW M1 ( 101520 126480 0 ) ( 102480 * ) V1_X
    NEW M2 ( 102480 126480 ) ( * 126960 )
    NEW M2 ( 102480 126960 ) ( 103920 * )
    NEW M2 ( 103920 126000 ) ( * 126960 )
    NEW M2 ( 99120 122640 ) V1_V
    NEW M2 ( 120720 122640 ) V1_2CUT_N
    NEW M3 ( 103920 123120 ) V2_2CUT_E
    NEW M2 ( 114000 122640 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n75
  ( spi_MasterMode_u/write_fifo/U6 ZN ) ( spi_MasterMode_u/write_fifo/U5 B2 )
  + ROUTED M2 ( 116880 132720 ) ( * 135120 ) V1_2CUT_E
    NEW M2 ( 116880 132720 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n76
  ( spi_MasterMode_u/write_fifo/U38 ZN ) ( spi_MasterMode_u/write_fifo/U25 A1 )
  ( spi_MasterMode_u/write_fifo/U8 A1 ) ( spi_MasterMode_u/write_fifo/U22 B2 )
  ( spi_MasterMode_u/write_fifo/U23 B1 )
  + ROUTED M2 ( 110640 126960 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 115920 123120 ) ( 119760 * ) V2_2CUT_W
    NEW M2 ( 119760 122640 ) ( * 123120 )
    NEW M1 ( 109200 126960 0 ) ( 110640 * ) V1_2CUT_S
    NEW M3 ( 110640 126960 ) ( 114480 * ) V2_2CUT_S
    NEW M2 ( 114480 126480 ) ( * 126960 )
    NEW M1 ( 114480 126480 0 ) ( 115920 * ) V1_2CUT_S
    NEW M1 ( 115920 126480 ) ( 117840 * 0 )
    NEW M2 ( 115920 123120 ) ( * 126480 )
    NEW M2 ( 115920 122640 ) ( * 123120 ) V2_XR
    NEW M2 ( 119760 122640 ) V1_2CUT_S
    NEW M3 ( 110640 126960 ) V2_2CUT_N
    NEW M2 ( 114480 126480 ) V1_2CUT_S
    NEW M2 ( 115920 122640 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n77
  ( spi_MasterMode_u/write_fifo/U40 ZN ) ( spi_MasterMode_u/write_fifo/U5 B1 )
  + ROUTED M2 ( 117840 129840 ) ( * 132720 ) V1_X
    NEW M2 ( 117840 129840 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n78
  ( spi_MasterMode_u/write_fifo/U41 ZN ) ( spi_MasterMode_u/write_fifo/U12 A2 )
  ( spi_MasterMode_u/write_fifo/U7 A2 )
  + ROUTED M2 ( 97680 122640 ) ( * 125520 ) V1_2CUT_N
    NEW M2 ( 97680 122640 ) ( 98160 * ) V1_2CUT_W
    NEW M2 ( 97680 125520 ) ( * 127920 )
    NEW M2 ( 97200 127920 ) ( 97680 * )
    NEW M2 ( 97200 127920 ) ( * 128400 )
    NEW M2 ( 96720 128400 ) ( 97200 * )
    NEW M2 ( 96720 128400 ) ( * 130800 ) V2_XR
    NEW M3 ( 96720 130800 ) ( 97680 * ) V2_XR
    NEW M2 ( 97680 130800 ) ( * 132720 ) V1_2CUT_S
    NEW M1 ( 97680 132720 ) ( 99120 * 0 )
 ;
- spi_MasterMode_u/write_fifo/n79
  ( spi_MasterMode_u/write_fifo/U39 ZN ) ( spi_MasterMode_u/write_fifo/U16 B2 )
  + ROUTED M1 ( 106320 125520 0 ) ( 107760 * ) V1_2CUT_S
    NEW M2 ( 107760 122640 ) ( * 125520 )
    NEW M2 ( 107760 122640 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n80
  ( spi_MasterMode_u/write_fifo/U33 ZN ) ( spi_MasterMode_u/write_fifo/U74 B2 )
  ( spi_MasterMode_u/write_fifo/U66 B2 ) ( spi_MasterMode_u/write_fifo/U58 B2 )
  ( spi_MasterMode_u/write_fifo/U50 B2 )
  + ROUTED M2 ( 174000 121680 ) ( * 123600 )
    NEW M2 ( 174000 123600 ) ( 174480 * )
    NEW M2 ( 174480 123600 ) ( * 127920 )
    NEW M2 ( 174000 127920 ) ( 174480 * )
    NEW M2 ( 174000 127920 ) ( * 129360 ) V1_2CUT_S
    NEW M1 ( 173040 129360 0 ) ( 174000 * )
    NEW M3 ( 169200 121680 ) ( 174000 * ) V2_2CUT_N
    NEW M2 ( 174000 115440 ) ( * 121680 )
    NEW M2 ( 173520 115440 ) ( 174000 * )
    NEW M2 ( 173520 112560 ) ( * 115440 )
    NEW M2 ( 156720 118320 ) ( * 121680 ) V2_2CUT_S
    NEW M2 ( 156720 118320 ) ( 157200 * )
    NEW M2 ( 157200 116400 ) ( * 118320 )
    NEW M2 ( 155760 116400 ) ( 157200 * )
    NEW M2 ( 155760 112560 ) ( * 116400 )
    NEW M3 ( 156720 121200 ) ( 169200 * )
    NEW M3 ( 169200 121200 ) ( * 121680 ) V2_2CUT_N
    NEW M3 ( 156720 121200 ) ( * 121680 )
    NEW M2 ( 156720 121680 ) ( * 122640 ) V1_2CUT_S
    NEW M2 ( 173520 112560 ) V1_2CUT_N
    NEW M2 ( 155760 112560 ) V1_2CUT_N
    NEW M2 ( 169200 121680 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n81
  ( spi_MasterMode_u/write_fifo/U35 ZN ) ( spi_MasterMode_u/write_fifo/U73 B2 )
  ( spi_MasterMode_u/write_fifo/U65 B2 ) ( spi_MasterMode_u/write_fifo/U57 B2 )
  ( spi_MasterMode_u/write_fifo/U49 B2 )
  + ROUTED M2 ( 138000 113040 ) RECT ( -120 -120 120 480 )
    NEW M1 ( 160560 105840 ) ( 161520 * 0 )
    NEW M1 ( 157200 105840 0 ) ( 157680 * ) V1_2CUT_N
    NEW M3 ( 157680 105840 ) ( 160560 * ) V2_2CUT_W
    NEW M2 ( 160560 105840 ) ( * 108720 )
    NEW M2 ( 160560 108720 ) ( 161040 * )
    NEW M2 ( 161040 108720 ) ( * 112560 ) V1_2CUT_S
    NEW M3 ( 139440 112560 ) ( 146640 * ) V2_2CUT_E
    NEW M3 ( 146640 112560 ) ( 161040 * ) V2_2CUT_W
    NEW M3 ( 139440 112560 ) ( * 113040 )
    NEW M3 ( 138000 113040 ) ( 139440 * )
    NEW M1 ( 138000 112560 0 ) ( * 113040 ) V1_2CUT_E
    NEW M2 ( 146640 112560 ) V1_2CUT_N
    NEW M3 ( 157680 105840 ) V2_2CUT_E
    NEW M2 ( 160560 105840 ) V1_2CUT_N
    NEW M3 ( 138000 113040 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n82
  ( spi_MasterMode_u/write_fifo/U34 ZN ) ( spi_MasterMode_u/write_fifo/U72 B2 )
  ( spi_MasterMode_u/write_fifo/U64 B2 ) ( spi_MasterMode_u/write_fifo/U56 B2 )
  ( spi_MasterMode_u/write_fifo/U48 B2 )
  + ROUTED M3 ( 144720 157200 ) ( 148080 * ) V2_2CUT_W
    NEW M2 ( 144720 157200 ) ( * 159600 ) V1_2CUT_W
    NEW M1 ( 143280 159600 0 ) ( 144720 * )
    NEW TM1 ( 171630 137520 ) ( * 143760 ) TV1_2CUT_N
    NEW M3 ( 169200 137520 ) ( 171630 * ) TV1_2CUT_E
    NEW M2 ( 169200 137520 ) ( * 138960 ) V1_2CUT_W
    NEW M1 ( 168720 138960 ) ( 169200 * )
    NEW M1 ( 168720 138960 ) ( * 139440 0 )
    NEW M1 ( 147600 148560 0 ) ( 149520 * ) V1_2CUT_N
    NEW M2 ( 149520 148560 ) ( * 149040 )
    NEW M2 ( 149520 149040 ) ( 150000 * ) V2_2CUT_W
    NEW M3 ( 150000 149040 ) ( 155760 * )
    NEW M3 ( 155760 149040 ) ( * 149520 )
    NEW M3 ( 155760 149520 ) ( 171630 * ) TV1_2CUT_S
    NEW TM1 ( 171630 143760 ) ( * 149520 )
    NEW M3 ( 171630 143760 ) ( 172080 * ) V2_2CUT_W
    NEW M2 ( 172080 143760 ) ( 172560 * )
    NEW M2 ( 172560 143760 ) ( * 146160 ) V1_2CUT_S
    NEW M1 ( 147600 150000 0 ) ( 148080 * ) V1_2CUT_N
    NEW M2 ( 148080 150000 ) ( * 156240 ) V1_2CUT_N
    NEW M2 ( 148080 156240 ) ( * 157200 )
    NEW M3 ( 144720 157200 ) V2_2CUT_E
    NEW M3 ( 169200 137520 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n83
  ( spi_MasterMode_u/write_fifo/U36 ZN ) ( spi_MasterMode_u/write_fifo/U71 B2 )
  ( spi_MasterMode_u/write_fifo/U63 B2 ) ( spi_MasterMode_u/write_fifo/U55 B2 )
  ( spi_MasterMode_u/write_fifo/U47 B2 )
  + ROUTED M2 ( 100560 158640 ) ( * 159600 ) V1_2CUT_S
    NEW M3 ( 100560 158640 ) ( 108240 * ) V2_2CUT_N
    NEW M2 ( 100560 157680 ) ( * 158640 ) V2_2CUT_E
    NEW M2 ( 100560 157680 ) ( 101040 * )
    NEW M2 ( 101040 151920 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 101040 152880 ) ( * 157680 )
    NEW M2 ( 101040 151920 ) ( 101520 * )
    NEW M2 ( 101520 151440 ) ( * 151920 )
    NEW M3 ( 101520 151440 ) ( 106320 * ) V2_2CUT_W
    NEW M2 ( 106320 146640 ) ( * 151440 )
    NEW M2 ( 106320 146640 ) ( 106800 * ) V1_2CUT_W
    NEW M1 ( 106800 146160 0 ) ( * 146640 )
    NEW M2 ( 115440 153840 ) ( * 158640 ) V2_2CUT_W
    NEW M3 ( 108240 158640 ) ( 115440 * )
    NEW M2 ( 108240 158640 ) ( * 160080 ) V1_X
    NEW M1 ( 108240 159600 ) ( * 160080 )
    NEW M1 ( 108240 159600 ) ( 108720 * 0 )
    NEW M3 ( 101520 151440 ) V2_XR
    NEW M2 ( 115440 153840 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n84
  ( spi_MasterMode_u/write_fifo/U30 ZN ) ( spi_MasterMode_u/write_fifo/U70 B2 )
  ( spi_MasterMode_u/write_fifo/U62 B2 ) ( spi_MasterMode_u/write_fifo/U54 B2 )
  ( spi_MasterMode_u/write_fifo/U46 B2 )
  + ROUTED M2 ( 130800 159120 ) ( 131280 * ) V1_X
    NEW M1 ( 131280 159120 ) ( 131760 * )
    NEW M1 ( 131760 159120 ) ( * 159600 0 )
    NEW M3 ( 124080 159120 ) ( * 159600 ) V2_2CUT_N
    NEW M3 ( 124080 159120 ) ( 129840 * ) V2_2CUT_S
    NEW M3 ( 129840 159120 ) ( 130800 * ) V2_2CUT_S
    NEW M2 ( 129840 157200 ) ( * 159120 )
    NEW M2 ( 129360 153840 ) ( * 157200 )
    NEW M2 ( 129360 157200 ) ( 129840 * )
    NEW M2 ( 129360 153840 ) ( 129840 * )
    NEW M2 ( 129840 152880 ) ( * 153840 )
    NEW M1 ( 129840 152880 ) ( 131760 * 0 )
    NEW M2 ( 118800 153840 ) ( * 159600 ) V2_2CUT_S
    NEW M3 ( 118800 159600 ) ( 120720 * ) V2_2CUT_W
    NEW M3 ( 120720 159600 ) ( 124080 * )
    NEW M2 ( 120240 159600 ) ( 120720 * )
    NEW M2 ( 120240 159600 ) ( * 160080 ) V1_X
    NEW M1 ( 120240 159600 ) ( * 160080 )
    NEW M1 ( 119760 159600 0 ) ( 120240 * )
    NEW M2 ( 124080 159600 ) V1_2CUT_N
    NEW M2 ( 129840 152880 ) V1_2CUT_N
    NEW M2 ( 118800 153840 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n85
  ( spi_MasterMode_u/write_fifo/U31 ZN ) ( spi_MasterMode_u/write_fifo/U69 B2 )
  ( spi_MasterMode_u/write_fifo/U61 B2 ) ( spi_MasterMode_u/write_fifo/U53 B2 )
  ( spi_MasterMode_u/write_fifo/U45 B2 )
  + ROUTED M1 ( 149040 139440 0 ) ( 150000 * )
    NEW M2 ( 151440 130800 ) ( * 132720 ) V1_2CUT_S
    NEW M3 ( 151440 130800 ) ( 162960 * ) V2_2CUT_S
    NEW M2 ( 162960 129360 ) ( * 130800 )
    NEW M1 ( 148560 132720 0 ) ( 150000 * ) V1_2CUT_N
    NEW M1 ( 150000 139920 ) ( 152880 * 0 )
    NEW M1 ( 150000 139440 ) ( * 139920 )
    NEW M1 ( 150000 138480 ) ( * 139440 )
    NEW M2 ( 150000 132720 ) ( * 138480 ) V1_2CUT_E
    NEW M1 ( 150000 132720 ) ( 151440 * 0 )
    NEW M3 ( 151440 130800 ) V2_2CUT_S
    NEW M2 ( 162960 129360 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n86
  ( spi_MasterMode_u/write_fifo/U29 ZN ) ( spi_MasterMode_u/write_fifo/U68 B2 )
  ( spi_MasterMode_u/write_fifo/U60 B2 ) ( spi_MasterMode_u/write_fifo/U52 B2 )
  ( spi_MasterMode_u/write_fifo/U44 B2 )
  + ROUTED M2 ( 167760 162960 ) ( * 166320 ) V1_2CUT_S
    NEW M3 ( 158640 162960 ) ( 167760 * ) V2_2CUT_W
    NEW M2 ( 167760 156240 ) ( * 162960 )
    NEW M2 ( 150960 152880 ) ( * 154320 ) V2_XR
    NEW M3 ( 150960 154320 ) ( 157200 * ) V2_2CUT_W
    NEW M2 ( 157200 154320 ) ( * 156720 ) V2_2CUT_S
    NEW M3 ( 157200 156720 ) ( 158640 * ) V2_2CUT_W
    NEW M2 ( 158640 156720 ) ( * 162960 ) V1_2CUT_S
    NEW M2 ( 150960 150000 ) ( * 152880 ) V1_2CUT_S
    NEW M1 ( 150960 152880 ) ( 151920 * 0 )
    NEW M3 ( 158640 162960 ) V2_2CUT_S
    NEW M2 ( 167760 156240 ) V1_2CUT_N
    NEW M2 ( 150960 150000 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n87
  ( spi_MasterMode_u/write_fifo/U32 ZN ) ( spi_MasterMode_u/write_fifo/U67 B2 )
  ( spi_MasterMode_u/write_fifo/U59 B2 ) ( spi_MasterMode_u/write_fifo/U51 B2 )
  ( spi_MasterMode_u/write_fifo/U43 B2 )
  + ROUTED M2 ( 142800 133200 ) ( * 138480 ) V2_XR
    NEW M3 ( 142800 138480 ) ( 156720 * ) V2_2CUT_N
    NEW M2 ( 156720 138480 ) ( * 139920 )
    NEW M2 ( 156720 139920 ) ( 157200 * ) V1_2CUT_W
    NEW M1 ( 157200 139440 0 ) ( * 139920 )
    NEW M2 ( 129840 134160 ) ( * 137040 )
    NEW M2 ( 129840 137040 ) ( 131280 * )
    NEW M2 ( 131280 137040 ) ( * 139440 ) V1_2CUT_S
    NEW M3 ( 129840 134160 ) ( 135120 * ) V2_2CUT_E
    NEW M2 ( 129840 132720 ) ( * 134160 ) V2_2CUT_E
    NEW M2 ( 142800 132720 ) ( * 133200 ) V1_2CUT_N
    NEW M3 ( 137520 132720 ) ( 142800 * ) V2_2CUT_W
    NEW M3 ( 137520 132720 ) ( * 134160 )
    NEW M3 ( 135120 134160 ) ( 137520 * )
    NEW M2 ( 135120 132720 ) ( * 134160 )
    NEW M2 ( 129840 132720 ) V1_2CUT_N
    NEW M2 ( 135120 132720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n89
  ( spi_MasterMode_u/write_fifo/U16 ZN )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[0\] D )
  + ROUTED M2 ( 105840 120240 ) ( * 122640 ) V1_2CUT_S
    NEW M3 ( 102000 120240 ) ( 105840 * ) V2_XR
    NEW M2 ( 102000 119280 ) ( * 120240 ) V2_XR
    NEW M2 ( 102000 119280 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n90
  ( spi_MasterMode_u/write_fifo/U77 ZN )
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[1\] D )
  + ROUTED M2 ( 130320 121680 ) ( * 123600 )
    NEW M2 ( 129360 123600 ) ( 130320 * )
    NEW M2 ( 129360 123600 ) ( * 126000 ) V1_2CUT_E
    NEW M2 ( 130320 121680 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n91
  ( spi_MasterMode_u/write_fifo/re_ptr_reg\[2\] D )
  ( spi_MasterMode_u/write_fifo/U76 ZN )
  + ROUTED M2 ( 126480 115920 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 126480 115920 ) ( 129360 * ) V2_XR
    NEW M2 ( 129360 112560 ) ( * 115920 )
    NEW M2 ( 126480 115920 ) V1_2CUT_N
    NEW M3 ( 126480 115920 ) V2_XR
    NEW M2 ( 129360 112560 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n92
  ( spi_MasterMode_u/write_fifo/U10 ZN )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[0\] D )
  + ROUTED M3 ( 107760 133200 ) ( 108720 * )
    NEW M3 ( 108720 133200 ) ( * 133680 )
    NEW M3 ( 108720 133680 ) ( 109680 * ) V2_2CUT_W
    NEW M2 ( 109680 133680 ) ( * 136080 )
    NEW M2 ( 109200 136080 ) ( 109680 * )
    NEW M2 ( 107760 133200 ) V1_2CUT_N
    NEW M3 ( 107760 133200 ) V2_2CUT_N
    NEW M2 ( 109200 136080 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n93
  ( spi_MasterMode_u/write_fifo/FE_PHC315_n93 I )
  ( spi_MasterMode_u/write_fifo/U75 Z )
  + ROUTED M3 ( 97680 19920 ) RECT ( -210 -120 120 120 )
    NEW M2 ( 98640 125520 ) ( * 128400 ) V1_X
    NEW M2 ( 98160 123600 ) ( * 125520 )
    NEW M2 ( 98160 125520 ) ( 98640 * )
    NEW M3 ( 98160 123600 ) ( 99600 * ) V2_XR
    NEW M2 ( 99600 121680 ) ( * 123600 )
    NEW M2 ( 99120 121680 ) ( 99600 * )
    NEW M2 ( 99120 113040 ) ( * 121680 )
    NEW M3 ( 94320 113040 ) ( 99120 * ) V2_2CUT_W
    NEW M3 ( 94320 112080 ) ( * 113040 )
    NEW M3 ( 89520 112080 ) ( 94320 * )
    NEW M2 ( 89520 111600 ) ( * 112080 ) V2_XR
    NEW M2 ( 89040 111600 ) ( 89520 * )
    NEW M2 ( 89040 107280 ) ( * 111600 )
    NEW M3 ( 87120 107280 ) ( 89040 * ) V2_XR
    NEW M2 ( 87120 105360 ) ( * 107280 ) V2_2CUT_E
    NEW M2 ( 86160 98160 ) ( * 105360 )
    NEW M2 ( 86160 105360 ) ( 87120 * )
    NEW M2 ( 86160 98160 ) ( 86640 * )
    NEW M2 ( 86640 92400 ) ( * 98160 )
    NEW M3 ( 86640 91440 ) ( * 92400 ) V2_2CUT_N
    NEW M3 ( 82800 91440 ) ( 86640 * )
    NEW M2 ( 82800 86160 ) ( * 91440 ) V2_2CUT_S
    NEW M2 ( 82800 86160 ) ( 83280 * )
    NEW M2 ( 83280 80400 ) ( * 86160 )
    NEW M3 ( 83280 80400 ) ( 91440 * ) V2_2CUT_W
    NEW M2 ( 91440 78000 ) ( * 80400 )
    NEW M3 ( 91440 78000 ) ( 97680 * ) V2_XR
    NEW M2 ( 97680 77520 ) ( * 78000 )
    NEW M2 ( 97680 77520 ) ( 98160 * )
    NEW M2 ( 98160 64080 ) ( * 77520 )
    NEW M3 ( 98160 64080 ) ( 98730 * ) TV1_2CUT_W
    NEW TM1 ( 98730 47280 ) ( * 64080 )
    NEW TM1 ( 98730 47280 ) ( 99630 * )
    NEW TM1 ( 99630 21360 ) ( * 47280 )
    NEW TM1 ( 97830 21360 ) ( 99630 * )
    NEW TM1 ( 97830 19920 ) ( * 21360 )
    NEW M3 ( 97680 19920 ) ( 97830 * ) TV1_2CUT_E
    NEW M2 ( 97680 18000 ) ( * 19920 ) V2_2CUT_N
    NEW M2 ( 96720 18000 ) ( 97680 * )
    NEW M2 ( 96720 15120 ) ( * 18000 )
    NEW M3 ( 98160 123600 ) V2_XR
    NEW M3 ( 83280 80400 ) V2_2CUT_N
    NEW M3 ( 91440 78000 ) V2_2CUT_E
    NEW M3 ( 98160 64080 ) V2_2CUT_E
    NEW M2 ( 96720 15120 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n94
  ( spi_MasterMode_u/write_fifo/U5 ZN )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[2\] D )
  + ROUTED M2 ( 118320 133680 ) ( * 138000 ) V2_2CUT_S
    NEW M3 ( 118320 138000 ) ( 121680 * ) V2_2CUT_N
    NEW M2 ( 121680 138000 ) ( * 139440 ) V1_X
    NEW M2 ( 118320 133680 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n95
  ( spi_MasterMode_u/write_fifo/U74 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[7\] D )
  + ROUTED M2 ( 172560 111600 ) ( * 113520 ) V1_X
    NEW M2 ( 172080 111600 ) ( 172560 * )
    NEW M2 ( 172080 109200 ) ( * 111600 )
    NEW M2 ( 172080 109200 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n96
  ( spi_MasterMode_u/write_fifo/U73 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[6\] D )
  + ROUTED M2 ( 171600 119280 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 162480 113520 ) ( 162960 * )
    NEW M2 ( 162960 113520 ) ( * 118800 ) V2_2CUT_E
    NEW M3 ( 162960 118800 ) ( 164400 * )
    NEW M3 ( 164400 118800 ) ( * 119280 )
    NEW M3 ( 164400 119280 ) ( 171600 * ) V2_2CUT_W
    NEW M2 ( 162480 113520 ) V1_2CUT_W
    NEW M2 ( 171600 119280 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n97
  ( spi_MasterMode_u/write_fifo/U72 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[5\] D )
  + ROUTED M2 ( 171120 147120 ) ( * 149520 ) V1_X
    NEW M2 ( 171120 147120 ) V1_V
 ;
- spi_MasterMode_u/write_fifo/n98
  ( spi_MasterMode_u/write_fifo/U71 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[4\] D )
  + ROUTED M2 ( 107760 145200 ) ( * 147120 ) V1_2CUT_E
    NEW M3 ( 103440 144720 ) ( 107760 * )
    NEW M3 ( 107760 144720 ) ( * 145200 ) V2_2CUT_S
    NEW M2 ( 103440 144720 ) ( 103920 * )
    NEW M2 ( 103920 142800 ) ( * 144720 )
    NEW M3 ( 103440 144720 ) V2_2CUT_E
    NEW M2 ( 103920 142800 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n99
  ( spi_MasterMode_u/write_fifo/U70 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[3\] D )
  + ROUTED M2 ( 132720 151440 ) ( * 153840 ) V1_2CUT_E
    NEW M3 ( 131280 151440 ) ( 132720 * ) V2_2CUT_N
    NEW M3 ( 131280 151440 ) ( * 151920 )
    NEW M3 ( 125520 151920 ) ( 131280 * )
    NEW M3 ( 125520 151440 ) ( * 151920 )
    NEW M3 ( 124080 151440 ) ( 125520 * )
    NEW M2 ( 124080 148560 ) ( * 151440 ) V2_2CUT_S
    NEW M2 ( 123120 148560 ) ( 124080 * )
    NEW M2 ( 123120 146160 ) ( * 148560 )
    NEW M2 ( 123120 146160 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n100
  ( spi_MasterMode_u/write_fifo/U69 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[2\] D )
  + ROUTED M2 ( 147120 133680 ) ( * 136080 ) V1_2CUT_W
    NEW M2 ( 147120 133680 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n101
  ( spi_MasterMode_u/write_fifo/U68 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[1\] D )
  + ROUTED M2 ( 168720 155280 ) ( * 157200 )
    NEW M2 ( 168720 157200 ) ( 171600 * )
    NEW M2 ( 171600 157200 ) ( * 159600 ) V1_2CUT_W
    NEW M2 ( 168720 155280 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n102
  ( spi_MasterMode_u/write_fifo/U67 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[0\]\[0\] D )
  + ROUTED M2 ( 158160 140400 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 158160 140400 ) ( 171600 * ) V2_2CUT_S
    NEW M2 ( 171600 136080 ) ( * 140400 )
    NEW M2 ( 158160 140400 ) V1_2CUT_E
    NEW M3 ( 158160 140400 ) V2_2CUT_E
    NEW M2 ( 171600 136080 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n103
  ( spi_MasterMode_u/write_fifo/U66 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[7\] D )
  + ROUTED M2 ( 172080 126960 ) ( * 128400 ) V1_2CUT_E
    NEW M2 ( 171120 126960 ) ( 172080 * )
    NEW M2 ( 171120 126000 ) ( * 126960 )
    NEW M2 ( 171120 126000 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n104
  ( spi_MasterMode_u/write_fifo/U65 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[6\] D )
  + ROUTED M2 ( 162480 106800 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 162480 106800 ) ( 168240 * ) V2_2CUT_W
    NEW M2 ( 168240 102480 ) ( * 106800 )
    NEW M2 ( 162480 106800 ) V1_2CUT_E
    NEW M3 ( 162480 106800 ) V2_2CUT_E
    NEW M2 ( 168240 102480 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n105
  ( spi_MasterMode_u/write_fifo/U64 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[5\] D )
  + ROUTED M2 ( 167760 140400 ) ( * 141360 ) V2_2CUT_E
    NEW M3 ( 167760 141360 ) ( 170160 * )
    NEW M3 ( 170160 141360 ) ( * 141840 ) V2_2CUT_S
    NEW M2 ( 170160 141840 ) ( * 142800 )
    NEW M2 ( 170160 142800 ) ( 170640 * ) V1_2CUT_W
    NEW M2 ( 167760 140400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n106
  ( spi_MasterMode_u/write_fifo/U63 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[4\] D )
  + ROUTED M2 ( 102000 153840 ) ( * 155760 ) V2_2CUT_W
    NEW M3 ( 95760 155760 ) ( 102000 * )
    NEW M2 ( 95760 155760 ) ( * 156240 ) V1_2CUT_E
    NEW M2 ( 102000 153840 ) V1_2CUT_E
    NEW M3 ( 95760 155760 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n107
  ( spi_MasterMode_u/write_fifo/U62 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[3\] D )
  + ROUTED M2 ( 132720 160560 ) ( * 162000 ) V2_2CUT_W
    NEW M3 ( 131760 162000 ) ( 132720 * )
    NEW M3 ( 131760 162000 ) ( * 162480 )
    NEW M3 ( 126960 162480 ) ( 131760 * )
    NEW M2 ( 126960 162480 ) ( * 162960 ) V1_2CUT_E
    NEW M2 ( 132720 160560 ) V1_X
    NEW M3 ( 126960 162480 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n108
  ( spi_MasterMode_u/write_fifo/U61 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[2\] D )
  + ROUTED M2 ( 148080 140400 ) ( * 141840 ) V2_2CUT_E
    NEW M3 ( 148080 141840 ) ( 154320 * ) V2_2CUT_N
    NEW M2 ( 154320 141840 ) ( * 142800 ) V1_X
    NEW M2 ( 148080 140400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n109
  ( spi_MasterMode_u/write_fifo/U60 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[1\] D )
  + ROUTED M2 ( 168720 164400 ) ( * 167280 ) V1_2CUT_E
    NEW M3 ( 168720 164400 ) ( 172080 * ) V2_2CUT_W
    NEW M2 ( 172080 162960 ) ( * 164400 )
    NEW M3 ( 168720 164400 ) V2_2CUT_E
    NEW M2 ( 172080 162960 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n110
  ( spi_MasterMode_u/write_fifo/U59 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[1\]\[0\] D )
  + ROUTED M2 ( 130320 140400 ) ( * 141360 )
    NEW M2 ( 129840 141360 ) ( 130320 * )
    NEW M2 ( 129840 141360 ) ( * 142800 ) V1_2CUT_E
    NEW M2 ( 130320 140400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n111
  ( spi_MasterMode_u/write_fifo/U58 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[7\] D )
  + ROUTED M2 ( 154800 113520 ) ( 155280 * )
    NEW M2 ( 155280 109680 ) ( * 113520 )
    NEW M2 ( 155280 109680 ) ( 156720 * )
    NEW M2 ( 156720 109200 ) ( * 109680 )
    NEW M2 ( 156720 109200 ) ( 157200 * ) V1_2CUT_W
    NEW M2 ( 154800 113520 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n112
  ( spi_MasterMode_u/write_fifo/U57 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[6\] D )
  + ROUTED M2 ( 145680 109680 ) ( * 113520 ) V1_2CUT_E
    NEW M2 ( 145680 109680 ) ( 146160 * ) V2_2CUT_E
    NEW M3 ( 146160 109680 ) ( 149040 * )
    NEW M3 ( 149040 109200 ) ( * 109680 )
    NEW M2 ( 149040 105840 ) ( * 109200 ) V2_2CUT_N
    NEW M2 ( 149040 105840 ) ( 149520 * ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n113
  ( spi_MasterMode_u/write_fifo/U56 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[5\] D )
  + ROUTED M2 ( 142320 160560 ) ( * 163440 ) V2_2CUT_E
    NEW M3 ( 142320 163440 ) ( 146160 * ) V2_2CUT_W
    NEW M2 ( 146160 163440 ) ( * 166320 ) V1_2CUT_W
    NEW M2 ( 142320 160560 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n114
  ( spi_MasterMode_u/write_fifo/U55 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[4\] D )
  + ROUTED M2 ( 101520 160560 ) ( * 162480 ) V2_2CUT_W
    NEW M3 ( 96720 162480 ) ( 101520 * )
    NEW M2 ( 96720 162480 ) ( * 162960 ) V1_2CUT_E
    NEW M2 ( 101520 160560 ) V1_2CUT_E
    NEW M3 ( 96720 162480 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n115
  ( spi_MasterMode_u/write_fifo/U54 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[3\] D )
  + ROUTED M2 ( 124080 160560 ) ( 125040 * ) V1_2CUT_W
    NEW M2 ( 124080 160560 ) ( * 162000 ) V2_2CUT_S
    NEW M3 ( 122160 161520 ) ( 124080 * )
    NEW M3 ( 124080 161520 ) ( * 162000 )
    NEW M3 ( 122160 161520 ) ( * 162000 ) V2_2CUT_S
    NEW M2 ( 122160 162000 ) ( * 162960 )
    NEW M2 ( 121680 162960 ) ( 122160 * )
    NEW M2 ( 121680 162960 ) ( * 166320 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n116
  ( spi_MasterMode_u/write_fifo/U53 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[2\] D )
  + ROUTED M2 ( 162000 128400 ) ( * 132240 ) V2_2CUT_S
    NEW M3 ( 162000 132240 ) ( 171120 * ) V2_2CUT_W
    NEW M2 ( 171120 132240 ) ( * 132720 ) V1_2CUT_W
    NEW M2 ( 162000 128400 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n117
  ( spi_MasterMode_u/write_fifo/U52 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[1\] D )
  + ROUTED M2 ( 157680 162000 ) ( * 165360 ) V2_2CUT_S
    NEW M3 ( 157680 165360 ) ( 161040 * ) V2_2CUT_W
    NEW M2 ( 161040 165360 ) ( * 166320 ) V1_2CUT_W
    NEW M2 ( 157680 162000 ) V1_X
 ;
- spi_MasterMode_u/write_fifo/n118
  ( spi_MasterMode_u/write_fifo/U51 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[2\]\[0\] D )
  + ROUTED M2 ( 128880 133680 ) ( * 135120 ) V2_2CUT_E
    NEW M3 ( 128880 135120 ) ( 131760 * ) V2_2CUT_W
    NEW M2 ( 131760 135120 ) ( * 136080 ) V1_2CUT_W
    NEW M2 ( 128880 133680 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n119
  ( spi_MasterMode_u/write_fifo/U50 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[7\] D )
  + ROUTED M2 ( 155760 121680 ) ( * 125520 ) V2_2CUT_S
    NEW M3 ( 154800 125520 ) ( 155760 * )
    NEW M2 ( 154800 125520 ) ( * 126000 )
    NEW M2 ( 154320 126000 ) ( 154800 * )
    NEW M2 ( 155760 121680 ) V1_2CUT_E
    NEW M3 ( 154800 125520 ) V2_2CUT_E
    NEW M2 ( 154320 126000 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n120
  ( spi_MasterMode_u/write_fifo/U49 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[6\] D )
  + ROUTED M2 ( 136560 113520 ) RECT ( -120 -120 120 440 )
    NEW M3 ( 133680 113520 ) ( 136560 * ) V2_2CUT_W
    NEW M2 ( 133680 109200 ) ( * 113520 ) V2_2CUT_S
    NEW M2 ( 136560 113520 ) V1_2CUT_E
    NEW M2 ( 133680 109200 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n121
  ( spi_MasterMode_u/write_fifo/U48 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[5\] D )
  + ROUTED M2 ( 147120 155280 ) ( * 160560 )
    NEW M2 ( 147120 160560 ) ( 150480 * )
    NEW M2 ( 150480 160560 ) ( * 162960 ) V1_2CUT_W
    NEW M2 ( 147120 155280 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n122
  ( spi_MasterMode_u/write_fifo/FE_PHC309_n122 I )
  ( spi_MasterMode_u/write_fifo/U47 ZN )
  + ROUTED M2 ( 109680 160560 ) ( * 162000 ) V2_2CUT_E
    NEW M3 ( 100560 162000 ) ( 109680 * )
    NEW M2 ( 100560 162000 ) ( * 166800 ) V1_2CUT_E
    NEW M2 ( 109680 160560 ) V1_X
    NEW M3 ( 100560 162000 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n123
  ( spi_MasterMode_u/write_fifo/U46 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[3\] D )
  + ROUTED M2 ( 118320 160560 ) RECT ( -120 -120 120 480 )
    NEW M3 ( 115440 160560 ) ( 118320 * ) V2_2CUT_E
    NEW M2 ( 114960 160560 ) ( 115440 * ) V2_2CUT_E
    NEW M2 ( 114960 159600 ) ( * 160560 )
    NEW M1 ( 113520 159600 ) ( 114960 * ) V1_2CUT_S
    NEW M2 ( 113520 159600 ) ( * 160560 )
    NEW M2 ( 113040 160560 ) ( 113520 * )
    NEW M2 ( 113040 160560 ) ( * 162960 )
    NEW M2 ( 112560 162960 ) ( 113040 * )
    NEW M2 ( 118320 160560 ) V1_2CUT_E
    NEW M2 ( 113520 159600 ) V1_2CUT_S
    NEW M2 ( 112560 162960 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n124
  ( spi_MasterMode_u/write_fifo/U45 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[2\] D )
  + ROUTED M2 ( 152400 129840 ) ( * 133680 ) V1_X
    NEW M3 ( 144240 129840 ) ( 152400 * ) V2_2CUT_N
    NEW M2 ( 144240 129360 ) ( * 129840 ) V2_2CUT_E
    NEW M2 ( 144240 129360 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n125
  ( spi_MasterMode_u/write_fifo/U44 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[1\] D )
  + ROUTED M2 ( 152880 153840 ) ( * 158640 ) V2_2CUT_W
    NEW M3 ( 148080 158640 ) ( 152880 * )
    NEW M2 ( 148080 158640 ) ( * 159600 ) V1_2CUT_E
    NEW M2 ( 152880 153840 ) V1_X
    NEW M3 ( 148080 158640 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n126
  ( spi_MasterMode_u/write_fifo/U43 ZN )
  ( spi_MasterMode_u/write_fifo/mem_reg\[3\]\[0\] D )
  + ROUTED M2 ( 138480 129360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 134160 129360 ) ( * 133680 ) V1_2CUT_E
    NEW M3 ( 134160 129360 ) ( 138480 * ) V2_2CUT_W
    NEW M3 ( 134160 129360 ) V2_2CUT_E
    NEW M2 ( 138480 129360 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n127
  ( spi_MasterMode_u/write_fifo/U22 C ) ( spi_MasterMode_u/write_fifo/U23 ZN )
  + ROUTED M1 ( 118320 122640 ) ( 119280 * 0 )
    NEW M2 ( 118320 122640 ) ( * 123600 )
    NEW M2 ( 116880 123600 ) ( 118320 * )
    NEW M2 ( 116880 122640 ) ( * 123600 )
    NEW M2 ( 118320 122640 ) V1_X
    NEW M2 ( 116880 122640 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n128
  ( spi_MasterMode_u/write_fifo/U21 ZN ) ( spi_MasterMode_u/write_fifo/U20 A2 )
  ( spi_MasterMode_u/write_fifo/U19 B1 )
  + ROUTED M2 ( 113040 116400 ) ( * 116880 ) V2_2CUT_E
    NEW M3 ( 113040 116880 ) ( 120240 * ) V2_XR
    NEW M2 ( 120240 114960 ) ( * 116880 )
    NEW M3 ( 119280 114960 ) ( 120240 * ) V2_XR
    NEW M2 ( 119280 114480 ) ( * 114960 ) V2_XR
    NEW M2 ( 118800 114480 ) ( 119280 * )
    NEW M2 ( 118800 109200 ) ( * 114480 )
    NEW M3 ( 114000 109200 ) ( 118800 * ) V2_XR
    NEW M2 ( 114000 107280 ) ( * 109200 ) V2_XR
    NEW M3 ( 110640 107280 ) ( 114000 * ) V2_XR
    NEW M3 ( 110640 107280 ) ( * 108720 )
    NEW M3 ( 105840 108720 ) ( 109200 * ) V2_2CUT_W
    NEW M3 ( 109200 108720 ) ( 110640 * )
    NEW M2 ( 105840 108720 ) ( * 112560 ) V1_2CUT_W
    NEW M2 ( 109200 108720 ) V1_2CUT_N
    NEW M2 ( 113040 116400 ) V1_2CUT_N
    NEW M3 ( 105840 108720 ) V2_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n129
  ( spi_MasterMode_u/write_fifo/U24 ZN ) ( spi_MasterMode_u/write_fifo/U20 A1 )
  ( spi_MasterMode_u/write_fifo/U19 A1 ) ( spi_MasterMode_u/write_fifo/U18 A )
  + ROUTED M2 ( 104400 112560 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 112560 112560 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 108240 108720 ) ( * 112560 ) V2_2CUT_S
    NEW M3 ( 108240 112560 ) ( 110640 * )
    NEW M3 ( 104400 112560 ) ( 108240 * )
    NEW M2 ( 109200 114000 ) ( * 114960 ) V1_2CUT_N
    NEW M2 ( 109200 114000 ) ( 110160 * )
    NEW M2 ( 110160 113040 ) ( * 114000 )
    NEW M3 ( 110160 113040 ) ( 110640 * )
    NEW M3 ( 110640 112560 ) ( * 113040 )
    NEW M3 ( 110640 112560 ) ( 112560 * ) V2_2CUT_W
    NEW M2 ( 108240 108720 ) V1_2CUT_N
    NEW M3 ( 104400 112560 ) V2_2CUT_E
    NEW M2 ( 104400 112560 ) V1_2CUT_E
    NEW M3 ( 110160 113040 ) V2_XR
    NEW M2 ( 112560 112560 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n130
  ( spi_MasterMode_u/write_fifo/U21 A1 ) ( spi_MasterMode_u/write_fifo/U18 B1 )
  ( spi_MasterMode_u/write_fifo/U78 ZN )
  + ROUTED M2 ( 117840 114960 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 113520 114960 ) ( * 115440 ) V1_2CUT_E
    NEW M1 ( 113520 115440 ) ( * 115760 0 )
    NEW M3 ( 113520 114960 ) ( 117840 * ) V2_2CUT_E
    NEW M2 ( 113520 112560 ) ( * 114960 ) V2_2CUT_E
    NEW M2 ( 117840 114960 ) V1_2CUT_E
    NEW M2 ( 113520 112560 ) V1_2CUT_S
 ;
- spi_MasterMode_u/write_fifo/n131
  ( spi_MasterMode_u/write_fifo/U21 A2 ) ( spi_MasterMode_u/write_fifo/U22 ZN )
  ( spi_MasterMode_u/write_fifo/U17 B1 ) ( spi_MasterMode_u/write_fifo/U20 A3 )
  ( spi_MasterMode_u/write_fifo/U18 B2 )
  + ROUTED M2 ( 110640 111600 ) ( * 115920 ) V1_2CUT_S
    NEW M1 ( 110640 115920 ) ( 112560 * 0 )
    NEW M2 ( 115920 111600 ) ( * 112560 ) V1_2CUT_N
    NEW M1 ( 110160 108720 0 ) ( 110640 * ) V1_2CUT_N
    NEW M2 ( 114480 114960 ) ( * 121680 ) V1_X
    NEW M2 ( 114480 114960 ) ( 114960 * )
    NEW M2 ( 114960 111600 ) ( * 114960 )
    NEW M2 ( 114960 111600 ) ( 115440 * ) V2_2CUT_W
    NEW M2 ( 115440 111600 ) ( 115920 * )
    NEW M3 ( 110640 111600 ) ( 115440 * )
    NEW M2 ( 110640 108720 ) ( * 111600 ) V2_2CUT_S
    NEW M1 ( 110640 108720 ) ( 112080 * )
    NEW M1 ( 112080 108720 ) ( * 109200 )
    NEW M1 ( 112080 109200 ) ( 113040 * 0 )
 ;
- spi_MasterMode_u/write_fifo/n132
  ( spi_MasterMode_u/write_fifo/U13 B1 ) ( spi_MasterMode_u/write_fifo/U14 ZN )
  ( spi_MasterMode_u/write_fifo/U77 A2 )
  + ROUTED M2 ( 123120 119280 ) ( * 121680 ) V1_2CUT_N
    NEW M1 ( 125520 121680 0 ) ( 126480 * ) V1_2CUT_N
    NEW M2 ( 126480 121200 ) ( * 121680 )
    NEW M2 ( 126480 121200 ) ( 128400 * )
    NEW M2 ( 128400 121200 ) ( * 122640 ) V1_2CUT_N
    NEW M2 ( 123120 119280 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n133
  ( spi_MasterMode_u/write_fifo/U13 ZN ) ( spi_MasterMode_u/write_fifo/U76 B )
  + ROUTED M1 ( 123600 119280 0 ) ( 125520 * ) V1_X
    NEW M2 ( 125520 117360 ) ( * 119280 )
    NEW M3 ( 125520 117360 ) ( 126960 * ) V2_2CUT_W
    NEW M2 ( 126960 115575 ) ( * 117360 )
    NEW M3 ( 125520 117360 ) V2_XR
    NEW M2 ( 126960 115575 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n134
  ( spi_MasterMode_u/write_fifo/FE_PHC267_n134 I )
  ( spi_MasterMode_u/write_fifo/U15 ZN )
  + ROUTED M2 ( 126480 125520 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 125520 125520 0 ) ( 126480 * ) V1_2CUT_S
    NEW M3 ( 126480 125520 ) ( 138960 * ) V2_2CUT_W
    NEW M2 ( 138960 123600 ) ( * 125520 )
    NEW M3 ( 138960 123600 ) ( 151440 * ) V2_2CUT_W
    NEW M2 ( 151440 110160 ) ( * 123600 )
    NEW M3 ( 151440 110160 ) ( 181200 * ) V2_2CUT_S
    NEW M2 ( 181200 12240 ) ( * 110160 )
    NEW M3 ( 158640 12240 ) ( 181200 * ) V2_2CUT_W
    NEW M2 ( 158160 11760 ) ( 158640 * )
    NEW M2 ( 158640 11760 ) ( * 12240 ) V2_2CUT_E
    NEW M1 ( 158160 11760 ) ( * 12240 )
    NEW M1 ( 157680 12240 0 ) ( 158160 * )
    NEW M3 ( 126480 125520 ) V2_2CUT_S
    NEW M3 ( 138960 123600 ) V2_2CUT_E
    NEW M3 ( 151440 110160 ) V2_2CUT_E
    NEW M2 ( 158160 11760 ) V1_H
 ;
- spi_MasterMode_u/write_fifo/n135
  ( spi_MasterMode_u/write_fifo/U12 ZN ) ( spi_MasterMode_u/write_fifo/U10 A1 )
  + ROUTED M2 ( 100560 133680 ) ( * 134160 ) V2_2CUT_E
    NEW M3 ( 100560 134160 ) ( 105360 * ) V2_2CUT_W
    NEW M2 ( 105360 132720 ) ( * 134160 )
    NEW M2 ( 100560 133680 ) V1_2CUT_E
    NEW M2 ( 105360 132720 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n136
  ( spi_MasterMode_u/write_fifo/U7 ZN ) ( spi_MasterMode_u/write_fifo/U75 B )
  + ROUTED M2 ( 101520 122640 ) ( * 125040 ) V2_2CUT_S
    NEW M3 ( 97200 125040 ) ( 101520 * )
    NEW M2 ( 97200 125040 ) ( * 126960 ) V2_2CUT_S
    NEW M3 ( 97200 126960 ) ( 98160 * ) V2_2CUT_S
    NEW M2 ( 98160 126960 ) ( * 128880 ) V1_2CUT_W
    NEW M2 ( 101520 122640 ) V1_X
    NEW M3 ( 97200 125040 ) V2_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/n137
  ( spi_MasterMode_u/write_fifo/U25 A2 ) ( spi_MasterMode_u/write_fifo/U4 A2 )
  ( spi_MasterMode_u/write_fifo/U9 ZN )
  + ROUTED M1 ( 105360 128880 0 ) ( 106800 * )
    NEW M1 ( 106800 128880 ) ( * 129360 )
    NEW M1 ( 106800 129360 ) ( 109680 * 0 )
    NEW M2 ( 111600 126480 ) ( * 129360 ) V1_2CUT_W
    NEW M1 ( 111600 126480 ) ( 112560 * 0 )
    NEW M2 ( 111600 126480 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n138
  ( spi_MasterMode_u/write_fifo/U3 ZN ) ( spi_MasterMode_u/write_fifo/U74 B1 )
  ( spi_MasterMode_u/write_fifo/U74 A1 ) ( spi_MasterMode_u/write_fifo/U73 B1 )
  ( spi_MasterMode_u/write_fifo/U73 A1 ) ( spi_MasterMode_u/write_fifo/U72 B1 )
  ( spi_MasterMode_u/write_fifo/U72 A1 ) ( spi_MasterMode_u/write_fifo/U71 B1 )
  ( spi_MasterMode_u/write_fifo/U71 A1 ) ( spi_MasterMode_u/write_fifo/U70 B1 )
  ( spi_MasterMode_u/write_fifo/U70 A1 ) ( spi_MasterMode_u/write_fifo/U69 B1 )
  ( spi_MasterMode_u/write_fifo/U69 A1 ) ( spi_MasterMode_u/write_fifo/U68 B1 )
  ( spi_MasterMode_u/write_fifo/U68 A1 ) ( spi_MasterMode_u/write_fifo/U67 B1 )
  ( spi_MasterMode_u/write_fifo/U67 A1 )
  + ROUTED M2 ( 169680 113040 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 135600 153360 ) RECT ( -120 -480 120 120 )
    NEW M3 ( 142800 149520 ) RECT ( -330 -120 120 120 )
    NEW M3 ( 143280 140880 ) RECT ( -690 -190 120 600 )
    NEW M2 ( 161040 139920 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 171600 154800 ) ( * 155760 ) V1_2CUT_E
    NEW M2 ( 169680 154800 ) ( 170640 * )
    NEW M2 ( 170640 154800 ) ( 171600 * )
    NEW M2 ( 169680 154800 ) ( * 156240 ) V1_2CUT_N
    NEW M1 ( 169200 156240 0 ) ( 169680 * )
    NEW M2 ( 168720 146640 ) ( 169200 * )
    NEW M2 ( 169200 146640 ) ( * 147120 )
    NEW M2 ( 169200 147120 ) ( 170640 * )
    NEW M2 ( 170640 146160 ) ( * 147120 )
    NEW M2 ( 170640 147120 ) ( * 154800 )
    NEW M1 ( 170640 146160 ) ( 171120 * 0 )
    NEW M2 ( 166800 143760 ) ( * 146640 ) V1_2CUT_S
    NEW M1 ( 166800 146640 ) ( 168720 * 0 ) V1_2CUT_W
    NEW M3 ( 169200 112560 ) ( 171600 * ) V2_2CUT_W
    NEW M1 ( 171600 112560 ) ( 172080 * 0 )
    NEW M3 ( 169200 113040 ) ( 169680 * ) V2_2CUT_W
    NEW M3 ( 162960 112560 ) ( 164400 * ) V2_XR
    NEW M1 ( 162480 112560 0 ) ( 162960 * ) V1_2CUT_S
    NEW M2 ( 161040 139920 ) ( 161520 * )
    NEW M2 ( 161520 139920 ) ( * 143280 ) V2_2CUT_N
    NEW M3 ( 161520 143280 ) ( * 143760 )
    NEW M3 ( 161520 143760 ) ( 166800 * ) V2_2CUT_W
    NEW M2 ( 166800 113520 ) ( * 143760 )
    NEW M3 ( 166800 113520 ) ( 169200 * )
    NEW M3 ( 169200 113040 ) ( * 113520 )
    NEW M3 ( 164400 112560 ) ( 169200 * )
    NEW M3 ( 169200 112560 ) ( * 113040 )
    NEW M2 ( 164400 112560 ) ( * 113040 )
    NEW M2 ( 164400 113040 ) ( 164880 * ) V1_2CUT_E
    NEW M1 ( 146640 132720 ) ( 147120 * 0 )
    NEW M3 ( 108240 145680 ) ( 110640 * ) V2_2CUT_E
    NEW M2 ( 108240 145680 ) ( * 146160 ) V1_2CUT_S
    NEW M2 ( 110640 145680 ) ( * 146640 ) V1_2CUT_S
    NEW M2 ( 112080 133680 ) ( * 138960 )
    NEW M2 ( 111600 138960 ) ( 112080 * )
    NEW M2 ( 111600 138960 ) ( * 144720 )
    NEW M2 ( 110640 144720 ) ( 111600 * )
    NEW M2 ( 110640 144720 ) ( * 145680 )
    NEW M3 ( 110640 145680 ) ( 133200 * ) V2_2CUT_W
    NEW M2 ( 133200 145680 ) ( * 152880 ) V1_2CUT_N
    NEW M3 ( 133200 152880 ) ( 133680 * )
    NEW M3 ( 133680 152880 ) ( * 153360 )
    NEW M3 ( 133680 153360 ) ( 135600 * ) V2_2CUT_E
    NEW M3 ( 135600 153360 ) ( 140400 * )
    NEW M3 ( 140400 152880 ) ( * 153360 )
    NEW M3 ( 140400 152880 ) ( 142800 * ) V2_2CUT_W
    NEW M2 ( 142800 149520 ) ( * 152880 )
    NEW M3 ( 142800 149520 ) ( 142830 * ) TV1_X
    NEW TM1 ( 142830 140880 ) ( * 149520 )
    NEW M3 ( 142830 140880 ) ( 143280 * ) V2_2CUT_N
    NEW M2 ( 143280 133200 ) ( * 140880 )
    NEW M1 ( 143280 133200 ) ( 144720 * 0 ) V1_2CUT_S
    NEW M2 ( 144720 131760 ) ( * 133200 )
    NEW M2 ( 144720 131760 ) ( 146640 * )
    NEW M2 ( 146640 131760 ) ( * 132720 ) V1_2CUT_S
    NEW M3 ( 146640 132720 ) ( 148560 * )
    NEW M3 ( 148560 132240 ) ( * 132720 )
    NEW M3 ( 148560 132240 ) ( 156720 * )
    NEW M3 ( 156720 132240 ) ( * 133200 )
    NEW M3 ( 156720 133200 ) ( 159120 * ) V2_2CUT_N
    NEW M2 ( 159120 133200 ) ( * 137520 )
    NEW M2 ( 158640 137520 ) ( 159120 * )
    NEW M2 ( 158640 137520 ) ( * 139440 ) V1_2CUT_N
    NEW M3 ( 158640 139440 ) ( * 139920 )
    NEW M3 ( 158640 139920 ) ( 161040 * ) V2_2CUT_E
    NEW M2 ( 170640 146160 ) V1_2CUT_S
    NEW M2 ( 171600 112560 ) V1_2CUT_S
    NEW M2 ( 169680 113040 ) V1_2CUT_W
    NEW M3 ( 162960 112560 ) V2_2CUT_E
    NEW M3 ( 166800 113520 ) V2_2CUT_E
    NEW M2 ( 135600 153360 ) V1_2CUT_E
    NEW M3 ( 108240 145680 ) V2_2CUT_N
    NEW M2 ( 112080 133680 ) V1_2CUT_S
    NEW M3 ( 133200 152880 ) V2_2CUT_N
    NEW M3 ( 142800 149520 ) V2_2CUT_N
    NEW TM1 ( 142830 140880 ) TV1_2CUT_S
    NEW M2 ( 143280 133200 ) V1_2CUT_N
    NEW M3 ( 146640 132720 ) V2_2CUT_S
    NEW M3 ( 158640 139440 ) V2_2CUT_N
    NEW M2 ( 161040 139920 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n139
  ( spi_MasterMode_u/write_fifo/U4 ZN ) ( spi_MasterMode_u/write_fifo/U75 A2 )
  ( spi_MasterMode_u/write_fifo/U66 B1 ) ( spi_MasterMode_u/write_fifo/U66 A1 )
  ( spi_MasterMode_u/write_fifo/U65 B1 ) ( spi_MasterMode_u/write_fifo/U65 A1 )
  ( spi_MasterMode_u/write_fifo/U64 B1 ) ( spi_MasterMode_u/write_fifo/U64 A1 )
  ( spi_MasterMode_u/write_fifo/U63 B1 ) ( spi_MasterMode_u/write_fifo/U63 A1 )
  ( spi_MasterMode_u/write_fifo/U62 B1 ) ( spi_MasterMode_u/write_fifo/U62 A1 )
  ( spi_MasterMode_u/write_fifo/U61 B1 ) ( spi_MasterMode_u/write_fifo/U61 A1 )
  ( spi_MasterMode_u/write_fifo/U60 B1 ) ( spi_MasterMode_u/write_fifo/U60 A1 )
  ( spi_MasterMode_u/write_fifo/U59 B1 ) ( spi_MasterMode_u/write_fifo/U59 A1 )
  + ROUTED M2 ( 100080 128880 ) RECT ( -120 -120 120 440 )
    NEW M2 ( 104880 153360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 169680 166800 ) ( * 167280 )
    NEW M2 ( 169680 167280 ) ( 171600 * )
    NEW M2 ( 171600 166800 ) ( * 167280 )
    NEW M2 ( 164880 142800 ) ( * 166800 ) V2_2CUT_E
    NEW M3 ( 164880 166800 ) ( 169680 * ) V2_2CUT_W
    NEW M2 ( 169680 166320 ) ( * 166800 )
    NEW M1 ( 169200 166320 0 ) ( 169680 * ) V1_2CUT_W
    NEW M3 ( 164880 139920 ) ( 167280 * )
    NEW M3 ( 167280 139440 ) ( * 139920 )
    NEW M2 ( 171120 128880 ) ( * 129360 ) V1_2CUT_N
    NEW M1 ( 171120 129360 ) ( 171600 * 0 )
    NEW M3 ( 165840 126000 ) ( 170160 * ) V2_2CUT_N
    NEW M2 ( 170160 126000 ) ( * 128880 )
    NEW M2 ( 170160 128880 ) ( 171120 * )
    NEW M2 ( 169257 128880 ) ( 170160 * )
    NEW M2 ( 165360 106320 ) ( * 106800 )
    NEW M3 ( 147120 142800 ) ( 158160 * )
    NEW M3 ( 158160 142320 ) ( * 142800 )
    NEW M3 ( 158160 142320 ) ( 163440 * )
    NEW M3 ( 163440 142320 ) ( * 142800 )
    NEW M3 ( 163440 142800 ) ( 164880 * ) V2_2CUT_W
    NEW M2 ( 164880 139920 ) ( * 142800 )
    NEW M2 ( 164880 139920 ) ( 165360 * )
    NEW M2 ( 165360 130800 ) ( * 139920 )
    NEW M3 ( 165360 129360 ) ( * 130800 ) V2_2CUT_S
    NEW M3 ( 165360 129360 ) ( 165840 * ) V2_2CUT_E
    NEW M2 ( 165840 126000 ) ( * 129360 )
    NEW M2 ( 165840 121200 ) ( * 126000 ) V2_2CUT_N
    NEW M2 ( 165360 114480 ) ( * 121200 )
    NEW M2 ( 165360 121200 ) ( 165840 * )
    NEW M2 ( 165360 114480 ) ( 165840 * )
    NEW M2 ( 165840 112080 ) ( * 114480 )
    NEW M2 ( 165360 112080 ) ( 165840 * )
    NEW M2 ( 165360 106800 ) ( * 112080 )
    NEW M2 ( 163440 106800 ) ( 165360 * )
    NEW M2 ( 163440 105840 ) ( * 106800 )
    NEW M1 ( 162960 105840 0 ) ( 163440 * ) V1_2CUT_W
    NEW M2 ( 145200 140400 ) ( 147120 * )
    NEW M2 ( 147120 139440 ) ( * 140400 )
    NEW M2 ( 147120 140400 ) ( * 142800 ) V2_2CUT_E
    NEW M1 ( 147120 139440 ) ( 147600 * 0 )
    NEW M2 ( 128880 140400 ) ( 129360 * )
    NEW M2 ( 129360 139440 ) ( * 140400 )
    NEW M1 ( 129360 139440 ) ( 129840 * 0 ) V1_2CUT_S
    NEW M2 ( 129840 138000 ) ( * 139440 )
    NEW M2 ( 129840 138000 ) ( 130320 * ) V2_2CUT_W
    NEW M3 ( 130320 138000 ) ( 139440 * )
    NEW M3 ( 139440 138000 ) ( * 138480 )
    NEW M3 ( 139440 138480 ) ( 141360 * )
    NEW M3 ( 141360 138480 ) ( * 138960 )
    NEW M3 ( 141360 138960 ) ( 145200 * ) V2_2CUT_W
    NEW M2 ( 145200 138960 ) ( * 139920 ) V1_2CUT_S
    NEW M2 ( 145200 139920 ) ( * 140400 )
    NEW M2 ( 133200 160560 ) ( 134160 * )
    NEW M2 ( 134160 160080 ) ( * 160560 )
    NEW M2 ( 134160 160080 ) ( 135600 * ) V1_2CUT_E
    NEW M2 ( 127440 140400 ) ( 128880 * )
    NEW M2 ( 128880 140400 ) ( * 151920 )
    NEW M2 ( 128400 151920 ) ( 128880 * )
    NEW M2 ( 128400 151920 ) ( * 155760 )
    NEW M2 ( 128400 155760 ) ( 128880 * )
    NEW M2 ( 128880 155760 ) ( * 158160 ) V2_2CUT_N
    NEW M3 ( 128880 158160 ) ( 132720 * ) V2_2CUT_E
    NEW M2 ( 132720 158160 ) ( 133200 * )
    NEW M2 ( 133200 158160 ) ( * 159600 ) V1_2CUT_N
    NEW M2 ( 133200 159600 ) ( * 160560 )
    NEW M3 ( 102960 153360 ) ( 104880 * ) V2_2CUT_W
    NEW M2 ( 102960 152880 ) ( * 153360 ) V2_2CUT_E
    NEW M1 ( 102480 152880 0 ) ( 102960 * ) V1_2CUT_S
    NEW M3 ( 104880 138480 ) ( 107760 * ) V2_2CUT_W
    NEW M3 ( 104880 138480 ) ( * 138960 ) V2_2CUT_S
    NEW M2 ( 104880 138960 ) ( * 153360 ) V1_2CUT_E
    NEW M3 ( 106800 128880 ) ( 108240 * ) V2_2CUT_W
    NEW M3 ( 102000 128400 ) ( 106800 * )
    NEW M3 ( 106800 128400 ) ( * 128880 )
    NEW M3 ( 102000 128400 ) ( * 128880 )
    NEW M3 ( 100080 128880 ) ( 102000 * )
    NEW M1 ( 109680 128400 0 ) ( * 128880 )
    NEW M1 ( 108240 128880 ) ( 109680 * )
    NEW M2 ( 108240 128880 ) ( * 138480 )
    NEW M2 ( 107760 138480 ) ( 108240 * )
    NEW M3 ( 107760 138480 ) ( 114480 * )
    NEW M3 ( 114480 138480 ) ( * 138960 )
    NEW M3 ( 114480 138960 ) ( 126960 * ) V2_2CUT_E
    NEW M2 ( 126960 138960 ) ( 127440 * )
    NEW M2 ( 127440 138960 ) ( * 139920 ) V1_2CUT_S
    NEW M2 ( 127440 139920 ) ( * 140400 )
    NEW M2 ( 171600 166800 ) V1_2CUT_E
    NEW M3 ( 164880 139920 ) V2_2CUT_E
    NEW M3 ( 167280 139440 ) V2_2CUT_N
    NEW M2 ( 167280 139440 ) V1_2CUT_N
    NEW M2 ( 169257 128880 ) V1_2CUT_N
    NEW M2 ( 165360 106320 ) V1_2CUT_E
    NEW M2 ( 164880 139920 ) V1_2CUT_W
    NEW M2 ( 147120 139440 ) V1_2CUT_S
    NEW M2 ( 129360 139440 ) V1_2CUT_S
    NEW M3 ( 100080 128880 ) V2_2CUT_S
    NEW M2 ( 100080 128880 ) V1_X
    NEW M2 ( 108240 128880 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n140
  ( spi_MasterMode_u/write_fifo/U8 A2 ) ( spi_MasterMode_u/write_fifo/U3 A2 )
  ( spi_MasterMode_u/write_fifo/U11 ZN ) ( spi_MasterMode_u/write_fifo/U10 A2 )
  + ROUTED M2 ( 112560 132240 ) ( * 133200 ) V1_2CUT_S
    NEW M3 ( 106320 132240 ) ( 112560 * ) V2_2CUT_W
    NEW M2 ( 112560 127920 ) ( * 132240 )
    NEW M3 ( 112560 127920 ) ( 117360 * ) V2_2CUT_W
    NEW M2 ( 117360 126000 ) ( * 127920 )
    NEW M1 ( 103440 126480 0 ) ( 105360 * ) V1_2CUT_N
    NEW M2 ( 105360 126480 ) ( * 126960 )
    NEW M2 ( 105360 126960 ) ( 106320 * )
    NEW M2 ( 106320 126960 ) ( * 132240 ) V2_2CUT_E
    NEW M2 ( 106320 132240 ) ( * 132720 ) V1_2CUT_E
    NEW M3 ( 112560 127920 ) V2_2CUT_E
    NEW M2 ( 117360 126000 ) V1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/n141
  ( spi_MasterMode_u/write_fifo/U8 ZN ) ( spi_MasterMode_u/write_fifo/U58 B1 )
  ( spi_MasterMode_u/write_fifo/U58 A1 ) ( spi_MasterMode_u/write_fifo/U57 B1 )
  ( spi_MasterMode_u/write_fifo/U57 A1 ) ( spi_MasterMode_u/write_fifo/U56 B1 )
  ( spi_MasterMode_u/write_fifo/U56 A1 ) ( spi_MasterMode_u/write_fifo/U55 B1 )
  ( spi_MasterMode_u/write_fifo/U55 A1 ) ( spi_MasterMode_u/write_fifo/U54 B1 )
  ( spi_MasterMode_u/write_fifo/U54 A1 ) ( spi_MasterMode_u/write_fifo/U53 B1 )
  ( spi_MasterMode_u/write_fifo/U53 A1 ) ( spi_MasterMode_u/write_fifo/U52 B1 )
  ( spi_MasterMode_u/write_fifo/U52 A1 ) ( spi_MasterMode_u/write_fifo/U51 B1 )
  ( spi_MasterMode_u/write_fifo/U51 A1 )
  + ROUTED M2 ( 142800 113040 ) RECT ( -120 -480 120 120 )
    NEW M3 ( 128400 131760 ) RECT ( -330 -120 120 120 )
    NEW M2 ( 141840 159600 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 154800 162000 ) ( 156720 * )
    NEW M2 ( 156720 162000 ) ( * 162960 ) V1_2CUT_E
    NEW M1 ( 156720 162960 ) ( 157200 * 0 )
    NEW M3 ( 145200 159360 ) ( * 159600 )
    NEW M3 ( 145200 159360 ) ( 152400 * )
    NEW M3 ( 152400 159360 ) ( * 159600 )
    NEW M3 ( 152400 159600 ) ( 153840 * )
    NEW M3 ( 153840 159600 ) ( * 160080 )
    NEW M3 ( 153840 160080 ) ( 154800 * ) V2_2CUT_W
    NEW M2 ( 154800 160080 ) ( * 162000 )
    NEW M2 ( 154800 162000 ) ( * 162480 ) V1_2CUT_W
    NEW M3 ( 127920 161520 ) ( 139440 * ) V2_2CUT_S
    NEW M2 ( 139440 159600 ) ( * 160080 ) V1_2CUT_S
    NEW M2 ( 139440 160080 ) ( * 161520 )
    NEW M3 ( 139440 159600 ) ( 141840 * ) V2_2CUT_E
    NEW M3 ( 141840 159600 ) ( 145200 * )
    NEW M2 ( 127920 157200 ) ( * 160080 ) V1_2CUT_S
    NEW M2 ( 127920 160080 ) ( * 161520 ) V2_2CUT_E
    NEW M2 ( 125040 157200 ) ( * 158640 )
    NEW M2 ( 125040 158640 ) ( 125520 * )
    NEW M2 ( 125520 158640 ) ( * 159600 ) V1_2CUT_S
    NEW M2 ( 102480 160560 ) ( 104400 * )
    NEW M2 ( 102480 159600 ) ( * 160560 )
    NEW M1 ( 102000 159600 0 ) ( 102480 * ) V1_2CUT_S
    NEW TM1 ( 128430 131760 ) ( * 157200 ) TV1_2CUT_W
    NEW M3 ( 127920 157200 ) ( 128430 * )
    NEW M3 ( 104400 157200 ) ( 125040 * ) V2_2CUT_N
    NEW M3 ( 125040 157200 ) ( 127920 * ) V2_2CUT_E
    NEW M2 ( 104400 157200 ) ( * 160080 ) V1_2CUT_S
    NEW M2 ( 104400 160080 ) ( * 160560 )
    NEW M2 ( 159600 128400 ) ( 161040 * )
    NEW M2 ( 161040 128400 ) ( * 129360 ) V1_2CUT_N
    NEW M1 ( 161040 129360 ) ( 161520 * 0 )
    NEW M3 ( 159600 113040 ) ( * 113520 ) V2_2CUT_S
    NEW M2 ( 159600 113520 ) ( * 116880 )
    NEW M2 ( 159120 116880 ) ( 159600 * )
    NEW M2 ( 159120 116880 ) ( * 121680 )
    NEW M2 ( 158160 121680 ) ( 159120 * )
    NEW M2 ( 158160 121680 ) ( * 123600 )
    NEW M2 ( 158160 123600 ) ( 159120 * )
    NEW M2 ( 159120 123600 ) ( * 126960 )
    NEW M2 ( 159120 126960 ) ( 159600 * )
    NEW M2 ( 159600 126960 ) ( * 128400 )
    NEW M2 ( 159600 128400 ) ( * 128880 )
    NEW M2 ( 159120 128880 ) ( 159600 * )
    NEW M3 ( 149520 113040 ) ( 153840 * ) V2_2CUT_W
    NEW M3 ( 153840 113040 ) ( 159600 * )
    NEW M2 ( 153840 112560 ) ( * 113040 )
    NEW M1 ( 153840 112560 ) ( 154320 * 0 )
    NEW M3 ( 144720 113040 ) ( 149520 * ) V2_2CUT_W
    NEW M2 ( 149520 113040 ) ( 150000 * ) V1_2CUT_N
    NEW M1 ( 150000 113040 ) ( 151920 * 0 )
    NEW M3 ( 142800 113040 ) ( 144720 * ) V2_2CUT_E
    NEW M2 ( 144720 113040 ) ( 145200 * )
    NEW M2 ( 145200 112560 ) ( * 113040 )
    NEW M3 ( 128400 131760 ) ( 128430 * ) TV1_2CUT_W
    NEW TM1 ( 128430 114960 ) ( * 131760 )
    NEW M3 ( 128430 114960 ) ( 142800 * ) V2_2CUT_S
    NEW M2 ( 142800 113040 ) ( * 114960 )
    NEW M3 ( 123120 131760 ) ( 128400 * ) V2_2CUT_E
    NEW M2 ( 128400 131760 ) ( * 132720 ) V1_2CUT_S
    NEW M1 ( 119760 125520 0 ) ( 122160 * ) V1_2CUT_W
    NEW M2 ( 122160 125520 ) ( * 127440 )
    NEW M2 ( 122160 127440 ) ( 123120 * )
    NEW M2 ( 123120 127440 ) ( * 131760 ) V2_2CUT_N
    NEW M2 ( 123120 131760 ) ( * 133680 )
    NEW M2 ( 123120 133680 ) ( 123600 * ) V1_2CUT_E
    NEW M1 ( 123600 133200 ) ( * 133680 )
    NEW M1 ( 123600 133200 ) ( 126000 * 0 )
    NEW M3 ( 139440 159600 ) V2_2CUT_N
    NEW M2 ( 141840 159600 ) V1_2CUT_W
    NEW M3 ( 104400 157200 ) V2_2CUT_N
    NEW M2 ( 159120 128880 ) V1_2CUT_W
    NEW M2 ( 153840 112560 ) V1_2CUT_S
    NEW M3 ( 142800 113040 ) V2_2CUT_E
    NEW M2 ( 145200 112560 ) V1_2CUT_N
    NEW TM1 ( 128430 114960 ) TV1_2CUT_E
    NEW M2 ( 142800 113040 ) V1_2CUT_W
 ;
- spi_MasterMode_u/write_fifo/n142
  ( spi_MasterMode_u/write_fifo/U25 ZN ) ( spi_MasterMode_u/write_fifo/U6 I )
  ( spi_MasterMode_u/write_fifo/U5 A2 ) ( spi_MasterMode_u/write_fifo/U50 B1 )
  ( spi_MasterMode_u/write_fifo/U50 A1 ) ( spi_MasterMode_u/write_fifo/U49 B1 )
  ( spi_MasterMode_u/write_fifo/U49 A1 ) ( spi_MasterMode_u/write_fifo/U48 B1 )
  ( spi_MasterMode_u/write_fifo/U48 A1 ) ( spi_MasterMode_u/write_fifo/U47 B1 )
  ( spi_MasterMode_u/write_fifo/U47 A1 ) ( spi_MasterMode_u/write_fifo/U46 B1 )
  ( spi_MasterMode_u/write_fifo/U46 A1 ) ( spi_MasterMode_u/write_fifo/U45 B1 )
  ( spi_MasterMode_u/write_fifo/U45 A1 ) ( spi_MasterMode_u/write_fifo/U44 B1 )
  ( spi_MasterMode_u/write_fifo/U44 A1 ) ( spi_MasterMode_u/write_fifo/U43 B1 )
  ( spi_MasterMode_u/write_fifo/U43 A1 )
  + ROUTED M2 ( 136080 112560 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 112230 151920 ) RECT ( -120 -120 330 120 )
    NEW M3 ( 112080 154800 ) RECT ( -210 -120 120 120 )
    NEW M2 ( 155760 153360 ) RECT ( -120 -480 120 120 )
    NEW M1 ( 112560 160080 0 ) ( 115920 * 0 )
    NEW M2 ( 112080 159600 ) ( * 160080 )
    NEW M2 ( 112080 160080 ) ( 112560 * ) V1_2CUT_E
    NEW M2 ( 112080 159600 ) ( 112560 * ) V2_2CUT_E
    NEW M3 ( 112560 159600 ) ( 118320 * ) V2_2CUT_N
    NEW M2 ( 114000 136080 ) ( * 136560 ) V2_2CUT_S
    NEW M3 ( 112560 136560 ) ( 114000 * )
    NEW M2 ( 112560 136560 ) ( * 139440 )
    NEW M2 ( 112080 139440 ) ( 112560 * )
    NEW M2 ( 112080 139440 ) ( * 151920 ) V2_2CUT_N
    NEW M3 ( 112080 151920 ) ( 112230 * ) TV1_2CUT_S
    NEW TM1 ( 112230 151920 ) ( * 154800 ) TV1_2CUT_N
    NEW M3 ( 112080 154800 ) ( 112230 * )
    NEW M2 ( 112080 154800 ) ( * 158640 )
    NEW M2 ( 110640 158640 ) ( 112080 * )
    NEW M2 ( 112080 158640 ) ( * 159600 )
    NEW M2 ( 110640 158640 ) ( * 159600 ) V1_2CUT_S
    NEW M1 ( 110160 159600 0 ) ( 110640 * )
    NEW M1 ( 133200 132720 ) ( 133680 * 0 )
    NEW M3 ( 153360 153360 ) ( 155760 * ) V2_2CUT_E
    NEW M2 ( 146160 155760 ) ( * 156240 ) V1_2CUT_N
    NEW M1 ( 146160 156240 ) ( 146640 * 0 )
    NEW M2 ( 153360 153360 ) ( * 155760 ) V2_2CUT_S
    NEW M3 ( 146160 155760 ) ( 153360 * )
    NEW M2 ( 145680 155760 ) ( 146160 * ) V2_2CUT_E
    NEW M2 ( 144240 155280 ) ( 145680 * )
    NEW M2 ( 145680 155280 ) ( * 155760 )
    NEW M2 ( 144240 155280 ) ( * 155760 ) V1_2CUT_N
    NEW M2 ( 152880 132240 ) ( * 145200 )
    NEW M2 ( 151920 145200 ) ( 152880 * )
    NEW M2 ( 151920 145200 ) ( * 147600 )
    NEW M2 ( 151920 147600 ) ( 153360 * )
    NEW M2 ( 153360 147600 ) ( * 152880 ) V1_2CUT_N
    NEW M2 ( 153360 152880 ) ( * 153360 ) V2_XR
    NEW M2 ( 152880 131280 ) ( * 132240 ) V1_2CUT_N
    NEW M1 ( 152880 132240 ) ( * 132720 0 )
    NEW M2 ( 152880 128400 ) ( * 131280 )
    NEW M2 ( 152880 131280 ) ( 155280 * )
    NEW M2 ( 155280 131280 ) ( * 133200 ) V1_2CUT_S
    NEW M3 ( 152880 122160 ) ( 154800 * ) V2_2CUT_W
    NEW M2 ( 154800 122160 ) ( * 122640 ) V1_2CUT_E
    NEW M1 ( 154800 122640 ) ( 155280 * 0 )
    NEW M3 ( 133200 128400 ) ( 152880 * ) V2_2CUT_W
    NEW M2 ( 152880 122160 ) ( * 128400 )
    NEW M2 ( 131280 129840 ) ( * 133200 ) V1_2CUT_S
    NEW M2 ( 131280 129840 ) ( 133200 * )
    NEW M2 ( 133200 129840 ) ( * 132720 ) V1_2CUT_S
    NEW M2 ( 133200 120720 ) ( * 128400 ) V2_2CUT_E
    NEW M2 ( 133200 128400 ) ( * 129840 )
    NEW M2 ( 133200 120720 ) ( 134160 * )
    NEW M2 ( 134160 112560 ) ( * 113040 ) V1_2CUT_S
    NEW M2 ( 134160 113040 ) ( * 120720 )
    NEW M3 ( 134160 112560 ) ( 136080 * ) V2_2CUT_N
    NEW M1 ( 136080 112560 ) ( 136560 * 0 )
    NEW M2 ( 114000 126000 ) ( * 136080 )
    NEW M2 ( 114000 136080 ) ( 114960 * ) V1_2CUT_E
    NEW M1 ( 114960 136080 ) ( 116400 * 0 ) V1_2CUT_S
    NEW M2 ( 116400 135600 ) ( * 136080 )
    NEW M3 ( 116400 135120 ) ( * 135600 ) V2_2CUT_N
    NEW M3 ( 116400 135120 ) ( 118530 * ) TV1_2CUT_E
    NEW TM1 ( 118530 133200 ) ( * 135120 )
    NEW M3 ( 118530 133200 ) ( 119760 * ) V2_2CUT_N
    NEW M3 ( 119760 133200 ) ( 131280 * ) V2_2CUT_W
    NEW M2 ( 119760 133200 ) V1_2CUT_S
    NEW M2 ( 118320 159600 ) V1_2CUT_N
    NEW M3 ( 112560 136560 ) V2_2CUT_S
    NEW M3 ( 112080 154800 ) V2_2CUT_N
    NEW M2 ( 155760 153360 ) V1_2CUT_E
    NEW M3 ( 152880 122160 ) V2_2CUT_E
    NEW M2 ( 152880 122160 ) V1_2CUT_N
    NEW M3 ( 134160 112560 ) V2_2CUT_N
    NEW M2 ( 136080 112560 ) V1_2CUT_S
    NEW M2 ( 114000 126000 ) V1_2CUT_N
    NEW TM1 ( 118530 133200 ) TV1_2CUT_E
 ;
- spi_MasterMode_u/write_fifo/wr_ptr[2]
  ( spi_MasterMode_u/write_fifo/FE_PHC302_wr_ptr_2_ Z )
  ( spi_MasterMode_u/write_fifo/FE_PHC160_wr_ptr_2_ I )
  + ROUTED M2 ( 110160 133200 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 110160 133200 ) ( 110640 * 0 )
    NEW M3 ( 110160 133200 ) ( 110430 * ) TV1_X
    NEW TM1 ( 110430 127080 ) ( * 133200 )
    NEW MTT2 ( 110430 127080 ) ( 114030 * )
    NEW MTT2 ( 114030 121880 ) ( * 127080 )
    NEW MTT2 ( 114030 121880 ) ( 125730 * ) TV2_2CUT_S
    NEW TM1 ( 125730 120720 ) ( * 121880 )
    NEW M3 ( 125040 120720 ) ( 125730 * ) TV1_2CUT_W
    NEW M2 ( 125040 119760 ) ( * 120720 ) V2_2CUT_E
    NEW M1 ( 125040 119760 ) ( 126000 * )
    NEW M1 ( 126000 119440 0 ) ( * 119760 )
    NEW M2 ( 110160 133200 ) V1_X
    NEW M3 ( 110160 133200 ) V2_2CUT_S
    NEW MTT2 ( 110430 127080 ) TV2_2CUT_E
    NEW M2 ( 125040 119760 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/wr_ptr[1]
  ( spi_MasterMode_u/write_fifo/U38 I ) ( spi_MasterMode_u/write_fifo/U4 A1 )
  ( spi_MasterMode_u/write_fifo/U3 A1 ) ( spi_MasterMode_u/write_fifo/U7 B )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[1\] Q )
  + ROUTED M2 ( 108720 126000 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 110640 129840 ) ( * 132720 )
    NEW M2 ( 110160 129840 ) ( 110640 * )
    NEW M2 ( 110160 128880 ) ( * 129840 )
    NEW M2 ( 110160 126000 ) ( * 128880 ) V1_2CUT_E
    NEW M3 ( 108720 126000 ) ( 110160 * ) V2_2CUT_W
    NEW M3 ( 101040 126000 ) ( 108720 * ) V2_2CUT_N
    NEW M2 ( 101040 122160 ) ( * 126000 ) V2_2CUT_E
    NEW M2 ( 100560 122160 ) ( 101040 * )
    NEW M1 ( 108720 138960 0 ) ( 109680 * ) V1_2CUT_W
    NEW M2 ( 109680 137520 ) ( * 138960 )
    NEW M2 ( 109680 137520 ) ( 110640 * )
    NEW M2 ( 110640 132720 ) ( * 137520 )
    NEW M2 ( 110640 132720 ) ( 111600 * ) V1_2CUT_E
    NEW M2 ( 108720 126000 ) V1_2CUT_N
    NEW M2 ( 100560 122160 ) V1_2CUT_N
 ;
- spi_MasterMode_u/write_fifo/wr_ptr[0]
  ( spi_MasterMode_u/write_fifo/FE_PHC124_wr_ptr_0_ I )
  ( spi_MasterMode_u/write_fifo/wr_ptr_reg\[0\] Q )
  + ROUTED M2 ( 97680 134640 ) ( * 135120 ) V1_2CUT_N
    NEW M3 ( 97680 134640 ) ( 102480 * ) V2_2CUT_W
    NEW M2 ( 102480 132720 ) ( * 134640 )
    NEW M3 ( 97680 134640 ) V2_2CUT_N
    NEW M2 ( 102480 132720 ) V1_2CUT_N
 ;
- spi_MasterMode_u/slave_selector/n2
  ( spi_MasterMode_u/slave_selector/U3 A2 )
  ( spi_MasterMode_u/slave_selector/U5 A2 )
  ( spi_MasterMode_u/slave_selector/U6 ZN )
  ( spi_MasterMode_u/slave_selector/U2 A3 )
  ( spi_MasterMode_u/slave_selector/U4 A2 )
  + ROUTED M1 ( 172080 105840 ) ( 173040 * 0 )
    NEW M2 ( 163440 82800 ) ( * 92400 ) V2_2CUT_S
    NEW M3 ( 163440 92400 ) ( 173520 * ) V2_2CUT_W
    NEW M2 ( 173520 92400 ) ( * 94320 )
    NEW M2 ( 173040 94320 ) ( 173520 * )
    NEW M2 ( 173040 94320 ) ( * 95280 ) V1_2CUT_N
    NEW M2 ( 173040 95280 ) ( * 97200 )
    NEW M2 ( 172080 97200 ) ( 173040 * )
    NEW M2 ( 172080 97200 ) ( * 102000 ) V1_2CUT_N
    NEW M2 ( 172080 102000 ) ( * 105840 ) V1_2CUT_E
    NEW M2 ( 163440 82800 ) V1_2CUT_N
    NEW M2 ( 173520 92400 ) V1_2CUT_N
 ;
- spi_MasterMode_u/slave_selector/n3
  ( spi_MasterMode_u/slave_selector/U3 A1 )
  ( spi_MasterMode_u/slave_selector/U8 A2 )
  ( spi_MasterMode_u/slave_selector/U9 ZN )
  + ROUTED M2 ( 175920 84720 ) ( * 88560 ) V1_2CUT_W
    NEW M2 ( 175440 77040 ) ( * 84720 )
    NEW M2 ( 175440 84720 ) ( 175920 * )
    NEW M2 ( 175440 77040 ) ( 175920 * )
    NEW M2 ( 175920 75600 ) ( * 77040 )
    NEW M1 ( 174480 75600 0 ) ( 175920 * ) V1_2CUT_W
    NEW M1 ( 174960 88560 0 ) ( 175920 * )
    NEW M2 ( 175920 88560 ) ( * 101040 )
    NEW M2 ( 175440 101040 ) ( 175920 * )
    NEW M2 ( 175440 101040 ) ( * 105840 ) V1_2CUT_W
    NEW M1 ( 174000 105840 0 ) ( 175440 * )
 ;
- spi_MasterMode_u/slave_selector/n4
  ( spi_MasterMode_u/slave_selector/U5 A1 )
  ( spi_MasterMode_u/slave_selector/U11 A1 )
  ( spi_MasterMode_u/slave_selector/U13 ZN )
  + ROUTED M2 ( 170640 82320 ) ( * 88080 ) V1_2CUT_N
    NEW M1 ( 171600 89520 0 ) ( 172560 * ) V1_2CUT_N
    NEW M2 ( 172560 89520 ) ( * 90000 ) V2_2CUT_S
    NEW M3 ( 172560 90000 ) ( 174480 * ) V2_2CUT_W
    NEW M2 ( 174480 90000 ) ( * 92400 ) V1_2CUT_S
    NEW M2 ( 170640 82320 ) V1_2CUT_N
 ;
- spi_MasterMode_u/slave_selector/n5
  ( spi_MasterMode_u/slave_selector/U8 A1 )
  ( spi_MasterMode_u/slave_selector/U11 A2 )
  ( spi_MasterMode_u/slave_selector/U12 ZN )
  ( spi_MasterMode_u/slave_selector/U10 A2 )
  ( spi_MasterMode_u/slave_selector/U7 A3 )
  + ROUTED M2 ( 174000 86160 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 169680 77040 ) ( * 82320 ) V1_2CUT_W
    NEW M2 ( 169680 77040 ) ( 170160 * )
    NEW M2 ( 170160 72720 ) ( * 77040 )
    NEW M3 ( 170160 72720 ) ( 172560 * ) V2_XR
    NEW M2 ( 172560 72720 ) ( * 75600 ) V1_2CUT_S
    NEW M1 ( 172560 75600 ) ( 173520 * 0 )
    NEW M1 ( 166800 82320 0 ) ( 169680 * 0 )
    NEW M2 ( 169680 82320 ) ( * 86160 ) V1_2CUT_S
    NEW M3 ( 169680 86160 ) ( 174000 * ) V2_2CUT_E
    NEW M3 ( 170160 72720 ) V2_2CUT_E
    NEW M3 ( 169680 86160 ) V2_2CUT_S
    NEW M2 ( 174000 86160 ) V1_2CUT_N
 ;
- spi_MasterMode_u/slave_selector/n1
  ( spi_MasterMode_u/slave_selector/U14 ZN )
  ( spi_MasterMode_u/slave_selector/U9 A2 )
  ( spi_MasterMode_u/slave_selector/U10 A3 )
  ( spi_MasterMode_u/slave_selector/U4 A3 )
  + ROUTED M2 ( 171600 93360 ) ( * 95280 )
    NEW M2 ( 171600 95280 ) ( 172080 * ) V1_2CUT_W
    NEW M1 ( 171600 91920 0 ) ( 172080 * ) V1_2CUT_S
    NEW M2 ( 172080 88560 ) ( * 91920 )
    NEW M1 ( 172080 88560 ) ( 172560 * ) V1_2CUT_S
    NEW M1 ( 172560 88560 ) ( 173520 * 0 )
    NEW M2 ( 172560 88080 ) ( * 88560 )
    NEW M2 ( 172560 88080 ) ( 173040 * )
    NEW M2 ( 173040 86160 ) ( * 88080 )
    NEW M2 ( 171600 93360 ) V1_2CUT_S
    NEW M2 ( 172080 88560 ) V1_2CUT_N
    NEW M2 ( 173040 86160 ) V1_2CUT_W
 ;
- spi_MasterMode_u/sub_234/n1
  ( spi_MasterMode_u/sub_234/U13 A2 ) ( spi_MasterMode_u/sub_234/U11 ZN )
  ( spi_MasterMode_u/sub_234/U4 A1 )
  + ROUTED M2 ( 168240 11760 ) ( * 14160 ) V2_2CUT_E
    NEW M2 ( 170160 14160 ) ( * 18000 ) V1_2CUT_N
    NEW M3 ( 163440 14160 ) ( 168240 * )
    NEW M3 ( 168240 14160 ) ( 170160 * ) V2_2CUT_W
    NEW M2 ( 163440 14160 ) ( * 15120 )
    NEW M2 ( 162960 15120 ) ( 163440 * )
    NEW M2 ( 168240 11760 ) V1_2CUT_N
    NEW M3 ( 163440 14160 ) V2_XR
    NEW M2 ( 162960 15120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n2
  ( spi_MasterMode_u/sub_234/U19 A2 ) ( spi_MasterMode_u/sub_234/U8 ZN )
  ( spi_MasterMode_u/sub_234/U7 A1 )
  + ROUTED M2 ( 135120 62160 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 140880 62160 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 142800 59760 ) ( * 62160 ) V2_2CUT_W
    NEW M3 ( 140880 62160 ) ( 142800 * )
    NEW M3 ( 135120 62160 ) ( 140880 * ) V2_2CUT_E
    NEW M2 ( 140880 62160 ) V1_2CUT_E
    NEW M2 ( 142800 59760 ) V1_2CUT_E
    NEW M3 ( 135120 62160 ) V2_2CUT_N
    NEW M2 ( 135120 62160 ) V1_X
 ;
- spi_MasterMode_u/sub_234/n3
  ( spi_MasterMode_u/sub_234/U17 A2 ) ( spi_MasterMode_u/sub_234/U9 ZN )
  ( spi_MasterMode_u/sub_234/U6 A1 )
  + ROUTED M2 ( 174480 62160 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 171120 62160 ) ( 174480 * ) V2_2CUT_W
    NEW M1 ( 170640 59760 0 ) ( 171120 * ) V1_2CUT_W
    NEW M2 ( 171120 59760 ) ( * 62160 ) V1_2CUT_E
    NEW M3 ( 171120 62160 ) V2_2CUT_E
    NEW M2 ( 174480 62160 ) V1_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n4
  ( spi_MasterMode_u/sub_234/U15 A2 ) ( spi_MasterMode_u/sub_234/U10 ZN )
  ( spi_MasterMode_u/sub_234/U5 A1 )
  + ROUTED M2 ( 174480 44400 ) ( * 45360 ) V1_2CUT_S
    NEW M2 ( 171600 44400 ) ( * 44880 ) V1_2CUT_E
    NEW M3 ( 171600 44400 ) ( 174480 * ) V2_2CUT_W
    NEW M2 ( 174480 42000 ) ( * 44400 )
    NEW M3 ( 171600 44400 ) V2_2CUT_E
    NEW M2 ( 174480 42000 ) V1_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n5
  ( spi_MasterMode_u/sub_234/U24 A2 ) ( spi_MasterMode_u/sub_234/U3 ZN )
  ( spi_MasterMode_u/sub_234/U2 A2 )
  + ROUTED M2 ( 143280 15120 ) ( * 18480 ) V1_2CUT_E
    NEW M1 ( 143280 24720 ) ( 144240 * 0 )
    NEW M2 ( 143280 18480 ) ( * 24720 ) V1_2CUT_S
    NEW M1 ( 143280 18480 ) ( 144240 * 0 )
    NEW M2 ( 143280 15120 ) V1_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n6
  ( spi_MasterMode_u/sub_234/U25 A2 ) ( spi_MasterMode_u/sub_234/U13 B )
  ( spi_MasterMode_u/sub_234/U12 A2 ) ( spi_MasterMode_u/sub_234/U4 ZN )
  + ROUTED M2 ( 157200 12720 ) ( * 14640 ) V2_2CUT_E
    NEW M2 ( 156240 12720 ) ( 157200 * )
    NEW M2 ( 156240 12240 ) ( * 12720 )
    NEW M1 ( 164880 12240 ) ( 167760 * 0 )
    NEW M2 ( 164880 12240 ) ( * 14640 ) V2_XR
    NEW M2 ( 164880 14640 ) ( * 15120 ) V1_2CUT_S
    NEW M3 ( 157200 14640 ) ( 164880 * )
    NEW M2 ( 157200 14640 ) ( * 18960 ) V1_2CUT_S
    NEW M1 ( 156720 18960 0 ) ( 157200 * )
    NEW M2 ( 156240 12240 ) V1_2CUT_S
    NEW M2 ( 164880 12240 ) V1_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n7
  ( spi_MasterMode_u/sub_234/U25 ZN ) ( spi_MasterMode_u/sub_234/U24 A1 )
  ( spi_MasterMode_u/sub_234/U12 B ) ( spi_MasterMode_u/sub_234/U2 A1 )
  + ROUTED M2 ( 145200 18000 ) ( * 18480 ) V1_2CUT_S
    NEW M3 ( 145200 18000 ) ( 154800 * ) V2_2CUT_W
    NEW M2 ( 145200 16080 ) ( * 18000 ) V2_2CUT_N
    NEW M2 ( 144240 16080 ) ( 145200 * )
    NEW M2 ( 144240 15120 ) ( * 16080 )
    NEW M2 ( 154800 11760 ) ( * 18000 )
    NEW M2 ( 154800 18000 ) ( * 18480 ) V1_2CUT_E
    NEW M2 ( 144240 15120 ) V1_X
    NEW M2 ( 154800 11760 ) V1_2CUT_N
 ;
- spi_MasterMode_u/sub_234/n8
  ( spi_MasterMode_u/sub_234/U26 ZN ) ( spi_MasterMode_u/sub_234/U14 B )
  ( spi_MasterMode_u/sub_234/U13 A1 ) ( spi_MasterMode_u/sub_234/U4 A2 )
  + ROUTED M2 ( 172560 27600 ) ( * 38640 ) V1_X
    NEW M2 ( 163920 11760 ) ( * 15120 ) V1_X
    NEW M2 ( 163920 11760 ) ( 164880 * ) V1_2CUT_E
    NEW M1 ( 164880 11760 ) ( 167280 * 0 )
    NEW M1 ( 171120 28080 ) ( 171600 * 0 )
    NEW M2 ( 171120 26160 ) ( * 28080 ) V1_2CUT_S
    NEW M2 ( 170640 26160 ) ( 171120 * )
    NEW M2 ( 170640 19440 ) ( * 26160 )
    NEW M3 ( 163920 19440 ) ( 170640 * ) V2_XR
    NEW M2 ( 163920 15120 ) ( * 19440 ) V2_XR
    NEW M2 ( 172560 27600 ) V1_2CUT_N
 ;
- spi_MasterMode_u/sub_234/n9
  ( spi_MasterMode_u/sub_234/U26 A2 ) ( spi_MasterMode_u/sub_234/U15 B )
  ( spi_MasterMode_u/sub_234/U14 A2 ) ( spi_MasterMode_u/sub_234/U5 ZN )
  + ROUTED M2 ( 175440 28080 ) ( * 39120 ) V1_2CUT_W
    NEW M1 ( 173040 28080 0 ) ( 175440 * ) V1_2CUT_W
    NEW M1 ( 172560 44880 ) ( 174000 * 0 )
    NEW M2 ( 172560 42000 ) ( * 44880 ) V1_2CUT_S
    NEW M3 ( 172560 42000 ) ( 175440 * ) V2_2CUT_S
    NEW M2 ( 175440 39120 ) ( * 42000 )
    NEW M1 ( 174480 39120 0 ) ( 175440 * )
    NEW M2 ( 172560 42000 ) V1_2CUT_S
    NEW M3 ( 172560 42000 ) V2_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n10
  ( spi_MasterMode_u/sub_234/U27 ZN ) ( spi_MasterMode_u/sub_234/U16 B )
  ( spi_MasterMode_u/sub_234/U15 A1 ) ( spi_MasterMode_u/sub_234/U5 A2 )
  + ROUTED M2 ( 172560 48720 ) ( * 55440 ) V1_X
    NEW M2 ( 172560 55440 ) ( * 58320 ) V1_2CUT_N
    NEW M2 ( 172560 48720 ) ( 173520 * )
    NEW M2 ( 173520 45360 ) ( * 48720 )
    NEW M2 ( 173520 42000 ) ( * 45360 ) V1_2CUT_N
    NEW M2 ( 173520 42000 ) V1_X
 ;
- spi_MasterMode_u/sub_234/n11
  ( spi_MasterMode_u/sub_234/U27 A2 ) ( spi_MasterMode_u/sub_234/U17 B )
  ( spi_MasterMode_u/sub_234/U16 A2 ) ( spi_MasterMode_u/sub_234/U6 ZN )
  + ROUTED M3 ( 169200 60720 ) ( 174000 * ) V2_2CUT_W
    NEW M2 ( 169200 60720 ) ( * 62160 ) V1_2CUT_S
    NEW M1 ( 174000 59280 0 ) ( 174960 * ) V1_2CUT_N
    NEW M2 ( 174000 60240 ) ( * 60720 )
    NEW M2 ( 174000 60720 ) ( * 61200 ) V1_2CUT_E
    NEW M2 ( 174000 60240 ) ( 174960 * )
    NEW M2 ( 174960 59280 ) ( * 60240 )
    NEW M2 ( 174960 55920 ) ( * 59280 )
    NEW M2 ( 174480 55920 ) ( 174960 * )
    NEW M2 ( 174480 54960 ) ( * 55920 )
    NEW M3 ( 169200 60720 ) V2_2CUT_E
    NEW M2 ( 174480 54960 ) V1_2CUT_N
 ;
- spi_MasterMode_u/sub_234/n12
  ( spi_MasterMode_u/sub_234/U28 ZN ) ( spi_MasterMode_u/sub_234/U18 B )
  ( spi_MasterMode_u/sub_234/U17 A1 ) ( spi_MasterMode_u/sub_234/U6 A2 )
  + ROUTED M2 ( 171600 65040 ) ( * 66480 )
    NEW M2 ( 171600 66480 ) ( 172560 * )
    NEW M2 ( 172560 62160 ) ( * 66480 )
    NEW M2 ( 172560 66480 ) ( * 68880 ) V1_2CUT_E
    NEW M1 ( 172560 62160 ) ( 173520 * 0 )
    NEW M1 ( 171600 65040 ) ( 173040 * 0 )
    NEW M2 ( 171600 64080 ) ( * 65040 ) V1_2CUT_S
    NEW M2 ( 170160 64080 ) ( 171600 * )
    NEW M2 ( 170160 62160 ) ( * 64080 )
    NEW M2 ( 172560 62160 ) V1_2CUT_N
    NEW M2 ( 170160 62160 ) V1_X
 ;
- spi_MasterMode_u/sub_234/n13
  ( spi_MasterMode_u/sub_234/U28 A2 ) ( spi_MasterMode_u/sub_234/U19 B )
  ( spi_MasterMode_u/sub_234/U18 A2 ) ( spi_MasterMode_u/sub_234/U7 ZN )
  + ROUTED M2 ( 137040 61680 ) ( 138000 * ) V1_2CUT_N
    NEW M2 ( 137040 61680 ) ( * 62160 ) V1_2CUT_S
    NEW M1 ( 138000 61680 ) ( 140400 * 0 )
    NEW M2 ( 138000 61680 ) ( * 64560 ) V2_2CUT_S
    NEW M3 ( 138000 64560 ) ( 141840 * )
    NEW M3 ( 141840 64560 ) ( * 64800 )
    NEW M3 ( 141840 64800 ) ( 144240 * )
    NEW M3 ( 144240 64560 ) ( * 64800 )
    NEW M3 ( 144240 64560 ) ( 151920 * )
    NEW M3 ( 151920 64080 ) ( * 64560 )
    NEW M3 ( 151920 64080 ) ( 155760 * ) V2_2CUT_E
    NEW M2 ( 155760 64080 ) ( * 66000 ) V2_2CUT_S
    NEW M3 ( 155760 66000 ) ( 165360 * )
    NEW M3 ( 165360 64080 ) ( * 66000 )
    NEW M3 ( 165360 64080 ) ( 174480 * ) V2_2CUT_W
    NEW M2 ( 174480 64080 ) ( * 66000 ) V1_2CUT_S
    NEW M2 ( 174480 66000 ) ( * 68400 ) V1_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n14
  ( spi_MasterMode_u/sub_234/U29 ZN ) ( spi_MasterMode_u/sub_234/U20 B )
  ( spi_MasterMode_u/sub_234/U19 A1 ) ( spi_MasterMode_u/sub_234/U7 A2 )
  + ROUTED M3 ( 136080 61200 ) ( 138480 * ) V2_2CUT_N
    NEW M2 ( 138480 61200 ) ( * 62160 ) V1_2CUT_N
    NEW M1 ( 138480 62160 ) ( 139920 * 0 )
    NEW M2 ( 132240 48720 ) ( * 61200 ) V2_2CUT_S
    NEW M2 ( 130715 53082 ) ( 130800 * )
    NEW M2 ( 130800 53082 ) ( * 61200 ) V2_2CUT_S
    NEW M3 ( 130800 61200 ) ( 132240 * )
    NEW M3 ( 132240 61200 ) ( 136080 * ) V2_2CUT_S
    NEW M2 ( 136080 61200 ) ( * 62160 ) V1_X
    NEW M2 ( 132240 48720 ) V1_X
    NEW M2 ( 130715 53082 ) V1_H
 ;
- spi_MasterMode_u/sub_234/n15
  ( spi_MasterMode_u/sub_234/U24 B ) ( spi_MasterMode_u/sub_234/U23 A2 )
  ( spi_MasterMode_u/sub_234/U22 A2 ) ( spi_MasterMode_u/sub_234/U21 A3 )
  ( spi_MasterMode_u/sub_234/U2 ZN )
  + ROUTED M2 ( 139440 18480 ) ( * 18960 ) V1_2CUT_S
    NEW M2 ( 145680 15600 ) ( * 19440 ) V1_2CUT_S
    NEW M2 ( 145200 15600 ) ( 145680 * )
    NEW M2 ( 145200 15120 ) ( * 15600 )
    NEW M3 ( 132720 17520 ) ( * 18000 )
    NEW M2 ( 132720 15120 ) ( * 17520 ) V2_2CUT_N
    NEW M1 ( 141360 18960 ) ( 144720 * 0 )
    NEW M2 ( 141360 18480 ) ( * 18960 ) V1_2CUT_S
    NEW M2 ( 139440 18480 ) ( 141360 * )
    NEW M2 ( 139440 18000 ) ( * 18480 )
    NEW M3 ( 128400 18000 ) ( 132720 * )
    NEW M3 ( 132720 18000 ) ( 139440 * ) V2_2CUT_N
    NEW M2 ( 128400 18000 ) ( * 18480 ) V1_2CUT_W
    NEW M2 ( 145200 15120 ) V1_2CUT_S
    NEW M2 ( 132720 15120 ) V1_2CUT_E
    NEW M3 ( 128400 18000 ) V2_2CUT_E
 ;
- spi_MasterMode_u/sub_234/n16
  ( spi_MasterMode_u/sub_234/U22 ZN ) ( spi_MasterMode_u/sub_234/U21 B )
  + ROUTED M2 ( 130320 15600 ) ( * 16080 )
    NEW M2 ( 130320 16080 ) ( 131280 * )
    NEW M2 ( 131280 16080 ) ( * 18960 ) V1_2CUT_S
    NEW M2 ( 130320 15600 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/FE_PHN7_n32
  ( spi_SlaveMode_u/rx_valid_reg D ) ( spi_SlaveMode_u/FE_PHC7_n32 Z )
  + ROUTED M2 ( 29520 82800 ) ( * 84720 )
    NEW M2 ( 27600 84720 ) ( 29520 * )
    NEW M2 ( 27600 84720 ) ( * 85680 ) V1_2CUT_E
    NEW M2 ( 29520 82800 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/FE_PHN6_rx_bit_cnt_2_
  ( spi_SlaveMode_u/U12 A2 ) ( spi_SlaveMode_u/U8 A2 )
  ( spi_SlaveMode_u/FE_PHC6_rx_bit_cnt_2_ Z )
  + ROUTED M2 ( 34800 65040 ) ( * 66000 ) V2_2CUT_E
    NEW M2 ( 41040 66000 ) ( * 66480 ) V1_2CUT_S
    NEW M3 ( 34800 66000 ) ( 41040 * ) V2_2CUT_W
    NEW M2 ( 34800 66000 ) ( * 77520 )
    NEW M2 ( 33360 77520 ) ( 34800 * )
    NEW M2 ( 33360 77520 ) ( * 78480 ) V1_2CUT_S
    NEW M2 ( 34800 65040 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/FE_PHN5_n23
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[2\] D ) ( spi_SlaveMode_u/FE_PHC5_n23 Z )
  + ROUTED M2 ( 47760 25680 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 53040 25680 ) ( * 26160 ) V1_2CUT_S
    NEW M3 ( 47760 25680 ) ( 53040 * ) V2_2CUT_W
    NEW M3 ( 47760 25680 ) V2_2CUT_N
    NEW M2 ( 47760 25680 ) V1_V
 ;
- spi_SlaveMode_u/N3
  ( spi_SlaveMode_u/U69 S ) ( spi_SlaveMode_u/U68 S ) ( spi_SlaveMode_u/U66 S )
  ( spi_SlaveMode_u/U65 S ) ( spi_SlaveMode_u/U61 ZN )
  + ROUTED M2 ( 31920 45840 ) ( * 47280 ) V2_2CUT_E
    NEW M2 ( 31680 36240 ) ( * 45840 )
    NEW M2 ( 31680 45840 ) ( 31920 * )
    NEW M2 ( 31680 36240 ) ( 31920 * )
    NEW M2 ( 31920 34800 ) ( * 36240 )
    NEW M2 ( 31920 33360 ) ( * 34800 ) V1_X
    NEW M2 ( 31440 33360 ) ( 31920 * )
    NEW M2 ( 31440 29040 ) ( * 33360 )
    NEW M2 ( 30000 29040 ) ( 31440 * )
    NEW M2 ( 30000 28080 ) ( * 29040 )
    NEW M2 ( 28560 52560 ) ( * 53040 ) V2_2CUT_S
    NEW M2 ( 38160 46320 ) ( * 47280 ) V2_2CUT_S
    NEW M3 ( 31920 47280 ) ( 38160 * )
    NEW M2 ( 31920 47280 ) ( * 53040 ) V2_2CUT_W
    NEW M3 ( 19440 53040 ) ( 28560 * )
    NEW M3 ( 28560 53040 ) ( 31920 * )
    NEW M2 ( 19440 53040 ) ( * 59280 ) V1_2CUT_W
    NEW M2 ( 30000 28080 ) V1_2CUT_W
    NEW M2 ( 28560 52560 ) V1_2CUT_N
    NEW M2 ( 38160 46320 ) V1_X
    NEW M3 ( 19440 53040 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/N4
  ( spi_SlaveMode_u/U67 S ) ( spi_SlaveMode_u/U64 S ) ( spi_SlaveMode_u/U59 ZN )
  + ROUTED M2 ( 27600 32880 ) ( * 42000 ) V1_2CUT_E
    NEW M2 ( 27600 32880 ) ( 29040 * )
    NEW M2 ( 29040 31920 ) ( * 32880 )
    NEW M2 ( 29040 31920 ) ( 30000 * )
    NEW M2 ( 30000 31920 ) ( * 32400 ) V1_2CUT_N
    NEW M1 ( 27600 42000 ) ( 28560 * 0 )
    NEW M2 ( 27600 42000 ) ( * 45840 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/N5
  ( spi_SlaveMode_u/U56 S ) ( spi_SlaveMode_u/U57 ZN )
  + ROUTED M1 ( 38640 11760 ) ( 41040 * 0 )
    NEW M2 ( 38640 11760 ) ( * 21840 ) V1_V
    NEW M2 ( 38640 11760 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/rx_valid
  ( spi_SlaveMode_u/U13 A1 ) ( spi_SlaveMode_u/U11 A2 )
  ( spi_SlaveMode_u/rx_valid_reg Q )
  + ROUTED M2 ( 39120 86640 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 31440 82320 ) ( * 86640 ) V2_2CUT_E
    NEW M3 ( 31440 86640 ) ( 39120 * ) V2_2CUT_W
    NEW M2 ( 31440 86640 ) ( * 89040 ) V1_2CUT_W
    NEW M2 ( 31440 82320 ) V1_2CUT_W
    NEW M2 ( 39120 86640 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/rx_valid_d0
  ( spi_SlaveMode_u/FE_PHC120_rx_valid_d0 Z ) ( spi_SlaveMode_u/U42 A2 )
  ( spi_SlaveMode_u/U11 B1 )
  + ROUTED M2 ( 38160 89520 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 36240 90000 ) ( * 98640 ) V1_X
    NEW M1 ( 35760 98640 ) ( 36240 * )
    NEW M1 ( 35760 98640 ) ( * 99120 0 )
    NEW M3 ( 37680 89520 ) ( 38160 * ) V2_2CUT_W
    NEW M3 ( 37680 89520 ) ( * 90000 )
    NEW M3 ( 36240 90000 ) ( 37680 * )
    NEW M3 ( 33360 90000 ) ( 36240 * ) V2_XR
    NEW M2 ( 33360 89520 ) ( * 90000 ) V2_2CUT_E
    NEW M2 ( 38160 89520 ) V1_2CUT_S
    NEW M2 ( 33360 89520 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/miso_bit
  ( spi_SlaveMode_u/U56 Z ) ( spi_SlaveMode_u/miso_o_tri I )
  + ROUTED M1 ( 43440 20880 0 ) ( 48720 * ) V1_2CUT_W
    NEW M2 ( 48720 20880 ) ( * 21840 ) V2_2CUT_E
    NEW M3 ( 48720 21840 ) ( 54960 * ) V2_2CUT_W
    NEW M2 ( 54960 21840 ) ( * 29040 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/n1
  ( spi_SlaveMode_u/U4 ZN ) ( spi_SlaveMode_u/U3 B2 ) ( spi_SlaveMode_u/U3 A2 )
  + ROUTED M2 ( 40560 18000 ) ( * 18480 ) V1_2CUT_S
    NEW M3 ( 40560 18000 ) ( 43440 * ) V2_2CUT_N
    NEW M2 ( 43440 18000 ) ( * 18480 ) V1_2CUT_S
    NEW M1 ( 39600 31440 ) ( 41520 * 0 )
    NEW M2 ( 39600 22800 ) ( * 31440 ) V1_2CUT_S
    NEW M2 ( 39600 22800 ) ( 40560 * )
    NEW M2 ( 40560 18480 ) ( * 22800 )
    NEW M3 ( 40560 18000 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/n2
  ( spi_SlaveMode_u/U32 ZN ) ( spi_SlaveMode_u/U28 I ) ( spi_SlaveMode_u/U7 A2 )
  ( spi_SlaveMode_u/U16 A2 ) ( spi_SlaveMode_u/U13 A2 )
  ( spi_SlaveMode_u/U23 B2 ) ( spi_SlaveMode_u/U22 B2 )
  ( spi_SlaveMode_u/U18 B2 ) ( spi_SlaveMode_u/U21 B2 )
  ( spi_SlaveMode_u/U20 B2 ) ( spi_SlaveMode_u/U19 B2 )
  ( spi_SlaveMode_u/U6 A2 ) ( spi_SlaveMode_u/U4 A3 ) ( spi_SlaveMode_u/U11 A1 )
  ( spi_SlaveMode_u/U24 B1 ) ( spi_SlaveMode_u/U24 A1 )
  ( spi_SlaveMode_u/U15 A2 ) ( spi_SlaveMode_u/U10 A2 )
  + ROUTED M2 ( 31920 115440 ) ( * 130320 )
    NEW M2 ( 31920 130320 ) ( * 132720 ) V1_2CUT_S
    NEW M2 ( 31440 130320 ) ( 31920 * )
    NEW M3 ( 12240 130320 ) ( 31440 * ) V2_2CUT_E
    NEW M2 ( 12240 129360 ) ( * 130320 ) V2_2CUT_E
    NEW M1 ( 21840 102960 ) ( 23280 * ) V1_2CUT_N
    NEW M1 ( 21840 102480 ) ( * 102960 )
    NEW M1 ( 21360 102480 0 ) ( 21840 * )
    NEW M1 ( 25200 95280 ) ( 25680 * 0 )
    NEW M1 ( 43440 48240 ) ( 45360 * 0 )
    NEW M2 ( 43440 32400 ) ( * 45840 )
    NEW M2 ( 43440 32400 ) ( 43920 * )
    NEW M2 ( 43920 31920 ) ( * 32400 )
    NEW M3 ( 11760 92400 ) ( 19440 * ) V2_2CUT_S
    NEW M2 ( 19440 79920 ) ( 21360 * )
    NEW M2 ( 21360 79440 ) ( * 79920 )
    NEW M3 ( 19440 92400 ) ( 24240 * ) V2_2CUT_S
    NEW M2 ( 19440 79920 ) ( * 92400 )
    NEW M2 ( 19440 78960 ) ( * 79920 )
    NEW M1 ( 18960 78960 0 ) ( 19440 * ) V1_2CUT_W
    NEW M1 ( 54960 42480 ) ( 55920 * 0 )
    NEW M2 ( 54960 42480 ) ( * 43920 )
    NEW M2 ( 54480 43920 ) ( 54960 * )
    NEW M2 ( 54480 43920 ) ( * 45840 ) V1_2CUT_S
    NEW M1 ( 48720 45840 0 ) ( 54480 * )
    NEW M3 ( 43920 45840 ) ( 48720 * ) V2_2CUT_W
    NEW M2 ( 43440 45840 ) ( 43920 * ) V2_2CUT_E
    NEW M2 ( 43440 45840 ) ( * 48240 ) V1_2CUT_N
    NEW M1 ( 41040 48240 ) ( 43440 * )
    NEW M2 ( 39120 47280 ) ( 41040 * )
    NEW M2 ( 41040 47280 ) ( * 48240 ) V1_2CUT_S
    NEW M2 ( 39120 47280 ) ( * 48720 ) V1_2CUT_S
    NEW M1 ( 38160 48240 ) ( 39120 * )
    NEW M1 ( 39120 48240 ) ( * 48720 0 )
    NEW M2 ( 38160 48240 ) ( * 50640 )
    NEW M2 ( 37680 50640 ) ( 38160 * )
    NEW M2 ( 37680 50640 ) ( * 54960 ) V1_2CUT_W
    NEW M2 ( 37680 54960 ) ( * 58800 )
    NEW M2 ( 37680 58800 ) ( 38160 * )
    NEW M2 ( 38160 58800 ) ( * 59760 )
    NEW M2 ( 37680 59760 ) ( 38160 * )
    NEW M2 ( 37680 59760 ) ( * 62160 )
    NEW M2 ( 37680 62160 ) ( 38160 * )
    NEW M2 ( 38160 62160 ) ( * 78960 )
    NEW M2 ( 37680 78960 ) ( 38160 * )
    NEW M2 ( 37680 78960 ) ( * 80400 ) V2_2CUT_W
    NEW M3 ( 32880 80400 ) ( 37680 * )
    NEW M2 ( 32880 80400 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 32880 82320 ) ( * 88560 )
    NEW M2 ( 32400 88560 ) ( 32880 * )
    NEW M2 ( 32400 88560 ) ( * 89040 ) V1_2CUT_N
    NEW M2 ( 32400 89040 ) ( * 91920 ) V2_2CUT_W
    NEW M3 ( 24240 91920 ) ( 32400 * )
    NEW M3 ( 24240 91920 ) ( * 92400 )
    NEW M2 ( 24240 92400 ) ( * 95280 ) V1_2CUT_S
    NEW M1 ( 24240 95280 ) ( 25200 * ) V1_2CUT_N
    NEW M2 ( 25200 95280 ) ( * 100560 ) V2_2CUT_W
    NEW M3 ( 23280 100560 ) ( 25200 * )
    NEW M3 ( 23280 100560 ) ( * 101040 ) V2_2CUT_S
    NEW M2 ( 23280 101040 ) ( * 102960 )
    NEW M2 ( 23280 102960 ) ( * 103920 )
    NEW M2 ( 23280 103920 ) ( 23760 * )
    NEW M2 ( 23760 103920 ) ( * 112560 ) V1_2CUT_S
    NEW M1 ( 23760 112560 ) ( 25680 * 0 ) V1_2CUT_S
    NEW M2 ( 25680 112560 ) ( * 115920 ) V1_2CUT_N
    NEW M1 ( 25680 115920 ) ( 28080 * 0 ) V1_2CUT_N
    NEW M3 ( 28080 115920 ) ( 31920 * )
    NEW M3 ( 31920 115440 ) ( * 115920 )
    NEW M3 ( 31920 115440 ) ( 37200 * ) V2_2CUT_E
    NEW M2 ( 37200 115440 ) ( 37680 * ) V1_X
    NEW M2 ( 12240 129360 ) V1_2CUT_N
    NEW M2 ( 43920 31920 ) V1_V
    NEW M3 ( 11760 92400 ) V2_2CUT_E
    NEW M2 ( 11760 92400 ) V1_2CUT_S
    NEW M2 ( 21360 79440 ) V1_2CUT_E
    NEW M2 ( 54960 42480 ) V1_X
    NEW M2 ( 48720 45840 ) V1_2CUT_S
    NEW M2 ( 38160 48240 ) V1_V
    NEW M3 ( 32880 80400 ) V2_2CUT_E
    NEW M3 ( 28080 115920 ) V2_2CUT_E
    NEW M3 ( 31920 115440 ) V2_2CUT_N
 ;
- spi_SlaveMode_u/n3
  ( spi_SlaveMode_u/U7 ZN ) ( spi_SlaveMode_u/U6 B ) ( spi_SlaveMode_u/U5 B2 )
  ( spi_SlaveMode_u/U5 A2 )
  + ROUTED M2 ( 47280 40560 ) ( 49200 * )
    NEW M2 ( 49200 38640 ) ( * 40560 )
    NEW M2 ( 47280 44880 ) ( * 48720 ) V1_X
    NEW M2 ( 47280 40560 ) ( * 44880 ) V1_2CUT_N
    NEW M2 ( 47280 38640 ) ( * 40560 )
    NEW M1 ( 46320 38640 0 ) ( 47280 * ) V1_2CUT_S
    NEW M2 ( 49200 38640 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/n4
  ( spi_SlaveMode_u/U16 Z ) ( spi_SlaveMode_u/U14 A2 ) ( spi_SlaveMode_u/U9 A2 )
  ( spi_SlaveMode_u/U15 B ) ( spi_SlaveMode_u/U12 A1 ) ( spi_SlaveMode_u/U8 A3 )
  + ROUTED M2 ( 35760 55105 ) ( * 56880 ) V2_XR
    NEW M2 ( 33840 75120 ) ( * 76560 ) V2_2CUT_E
    NEW M1 ( 35280 49200 ) ( 37680 * 0 )
    NEW M2 ( 35280 49200 ) ( * 53520 ) V2_XR
    NEW M3 ( 31920 53520 ) ( 35280 * )
    NEW M3 ( 31920 53520 ) ( * 54000 )
    NEW M3 ( 31440 54000 ) ( 31920 * )
    NEW M2 ( 31440 54000 ) ( * 56880 ) V2_XR
    NEW M3 ( 31440 56880 ) ( 35760 * )
    NEW M2 ( 35760 56880 ) ( * 65520 ) V1_2CUT_N
    NEW M2 ( 35760 65520 ) ( * 66960 )
    NEW M2 ( 35280 66960 ) ( 35760 * )
    NEW M2 ( 35280 66960 ) ( * 68880 ) V1_X
    NEW M2 ( 35280 68880 ) ( * 70320 )
    NEW M2 ( 35280 70320 ) ( 35760 * )
    NEW M2 ( 35760 70320 ) ( * 75120 )
    NEW M2 ( 35280 75120 ) ( 35760 * )
    NEW M2 ( 35280 75120 ) ( * 76560 ) V2_2CUT_S
    NEW M3 ( 32400 76560 ) ( 33840 * )
    NEW M3 ( 33840 76560 ) ( 35280 * )
    NEW M2 ( 32400 76560 ) ( * 78960 ) V1_X
    NEW M2 ( 35760 55105 ) V1_2CUT_N
    NEW M2 ( 33840 75120 ) V1_2CUT_N
    NEW M2 ( 35280 49200 ) V1_2CUT_N
    NEW M3 ( 31440 54000 ) V2_XR
    NEW M3 ( 32400 76560 ) V2_2CUT_N
 ;
- spi_SlaveMode_u/n5
  ( spi_SlaveMode_u/U9 ZN ) ( spi_SlaveMode_u/U8 B )
  + ROUTED M2 ( 32880 66000 ) ( * 67920 ) V1_2CUT_E
    NEW M2 ( 32880 66000 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/n6
  ( spi_SlaveMode_u/U30 A2 ) ( spi_SlaveMode_u/U42 ZN )
  ( spi_SlaveMode_u/U10 B )
  + ROUTED M2 ( 36240 114960 ) ( 37200 * )
    NEW M2 ( 37200 113040 ) ( * 114960 )
    NEW M2 ( 34320 100080 ) ( * 113520 ) V2_XR
    NEW M3 ( 34320 113520 ) ( 36240 * ) V2_XR
    NEW M2 ( 36240 113520 ) ( * 114960 )
    NEW M2 ( 36240 114960 ) ( * 115920 )
    NEW M2 ( 35760 115920 ) ( 36240 * )
    NEW M1 ( 35760 115440 0 ) ( * 115920 ) V1_2CUT_W
    NEW M2 ( 37200 113040 ) V1_2CUT_E
    NEW M2 ( 34320 100080 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n8
  ( spi_SlaveMode_u/U13 ZN ) ( spi_SlaveMode_u/U12 B )
  + ROUTED M2 ( 31440 79440 ) ( * 81360 ) V1_2CUT_E
    NEW M2 ( 31440 79440 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/n16
  ( spi_SlaveMode_u/U30 ZN ) ( spi_SlaveMode_u/U26 S )
  ( spi_SlaveMode_u/U39 B1 ) ( spi_SlaveMode_u/U39 A1 )
  ( spi_SlaveMode_u/U37 B1 ) ( spi_SlaveMode_u/U37 A1 )
  ( spi_SlaveMode_u/U35 B1 ) ( spi_SlaveMode_u/U35 A1 )
  ( spi_SlaveMode_u/U33 B1 ) ( spi_SlaveMode_u/U33 A1 )
  ( spi_SlaveMode_u/U31 B1 ) ( spi_SlaveMode_u/U31 A1 )
  ( spi_SlaveMode_u/U29 B1 ) ( spi_SlaveMode_u/U29 A1 )
  ( spi_SlaveMode_u/U27 B1 ) ( spi_SlaveMode_u/U27 A1 )
  + ROUTED M2 ( 25200 158640 ) ( * 159600 ) V1_2CUT_S
    NEW M1 ( 25200 159600 ) ( 25680 * 0 )
    NEW M2 ( 23280 158640 ) ( 24240 * )
    NEW M2 ( 24240 158640 ) ( 25200 * )
    NEW M2 ( 23280 158640 ) ( * 160080 ) V1_2CUT_S
    NEW M2 ( 21840 149040 ) ( * 151440 )
    NEW M2 ( 21840 151440 ) ( 24240 * )
    NEW M2 ( 24240 151440 ) ( * 158640 )
    NEW M2 ( 24240 149520 ) ( * 151440 )
    NEW M3 ( 15120 148560 ) ( 20400 * ) V2_XR
    NEW M2 ( 20400 148560 ) ( * 149040 ) V1_2CUT_N
    NEW M1 ( 20400 149040 ) ( 21840 * 0 ) V1_2CUT_W
    NEW M3 ( 15120 136080 ) ( 15600 * ) V2_2CUT_N
    NEW M1 ( 15600 136080 ) ( 16080 * 0 )
    NEW M1 ( 14640 119280 ) ( 15120 * 0 )
    NEW M1 ( 16080 112560 ) ( 16480 * 0 )
    NEW M2 ( 12720 120720 ) ( 14640 * )
    NEW M2 ( 12720 119760 ) ( * 120720 )
    NEW M1 ( 13680 112465 ) ( 14160 * )
    NEW M1 ( 14160 112465 ) ( * 112905 0 )
    NEW M2 ( 13680 101520 ) ( 14160 * )
    NEW M2 ( 14160 101520 ) ( * 102480 ) V1_2CUT_N
    NEW M1 ( 14160 102480 ) ( 14640 * 0 )
    NEW M2 ( 12240 101520 ) ( * 102000 ) V1_2CUT_W
    NEW M3 ( 12240 96720 ) ( 17520 * ) V2_2CUT_S
    NEW M2 ( 17520 95760 ) ( * 96720 )
    NEW M3 ( 13680 112560 ) ( 14640 * )
    NEW M2 ( 13680 112465 ) ( * 112560 ) V2_2CUT_N
    NEW M2 ( 13680 101520 ) ( * 112465 ) V1_X
    NEW M2 ( 12240 101520 ) ( 13680 * )
    NEW M2 ( 12240 95280 ) ( * 96720 ) V2_2CUT_E
    NEW M2 ( 12240 96720 ) ( * 101520 )
    NEW M1 ( 12240 95280 ) ( 15120 * 0 )
    NEW M3 ( 13680 136080 ) ( 15120 * ) V2_2CUT_N
    NEW M2 ( 13680 135600 ) ( * 136080 ) V2_2CUT_E
    NEW M2 ( 35760 113040 ) ( * 114000 ) V2_XR
    NEW M3 ( 32880 114000 ) ( 35760 * )
    NEW M3 ( 32880 113520 ) ( * 114000 )
    NEW M3 ( 16560 113520 ) ( 32880 * )
    NEW M3 ( 16560 112560 ) ( * 113520 )
    NEW M3 ( 14640 112560 ) ( 16080 * ) V2_2CUT_E
    NEW M3 ( 16080 112560 ) ( 16560 * )
    NEW M3 ( 14640 112560 ) ( * 113040 ) V2_2CUT_S
    NEW M2 ( 14640 113040 ) ( * 119280 ) V1_2CUT_S
    NEW M2 ( 14640 119280 ) ( * 120720 )
    NEW M2 ( 14640 120720 ) ( * 122640 )
    NEW M2 ( 14640 122640 ) ( 15120 * )
    NEW M2 ( 15120 122640 ) ( * 136080 )
    NEW M2 ( 15120 136080 ) ( * 142320 ) V1_2CUT_S
    NEW M2 ( 15120 142320 ) ( * 148560 ) V2_XR
    NEW M2 ( 24240 149520 ) V1_2CUT_N
    NEW M2 ( 15600 136080 ) V1_2CUT_N
    NEW M2 ( 16080 112560 ) V1_2CUT_S
    NEW M2 ( 12720 119760 ) V1_2CUT_W
    NEW M2 ( 17520 95760 ) V1_2CUT_N
    NEW M2 ( 12240 95280 ) V1_2CUT_E
    NEW M2 ( 13680 135600 ) V1_2CUT_N
    NEW M2 ( 35760 113040 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/n17
  ( spi_SlaveMode_u/U48 S ) ( spi_SlaveMode_u/U50 S ) ( spi_SlaveMode_u/U46 S )
  ( spi_SlaveMode_u/U49 S ) ( spi_SlaveMode_u/U47 S ) ( spi_SlaveMode_u/U43 S )
  ( spi_SlaveMode_u/U44 S ) ( spi_SlaveMode_u/U45 S ) ( spi_SlaveMode_u/U51 ZN )
  + ROUTED M2 ( 18960 48720 ) ( 19920 * )
    NEW M2 ( 19920 48240 ) ( * 48720 )
    NEW M2 ( 15600 72720 ) ( * 73680 )
    NEW M2 ( 31440 91440 ) ( * 100080 ) V1_2CUT_S
    NEW M3 ( 30960 91440 ) ( 31440 * ) V2_2CUT_W
    NEW M3 ( 30960 90960 ) ( * 91440 )
    NEW M3 ( 15120 90960 ) ( 30960 * )
    NEW M2 ( 15120 87600 ) ( * 90960 ) V2_2CUT_S
    NEW M2 ( 14160 78480 ) ( * 87600 )
    NEW M2 ( 14160 87600 ) ( 15120 * )
    NEW M2 ( 14160 78480 ) ( 15600 * )
    NEW M2 ( 15600 73680 ) ( * 75120 ) V1_2CUT_N
    NEW M2 ( 15600 75120 ) ( * 78480 )
    NEW M2 ( 15600 73680 ) ( 17520 * )
    NEW M2 ( 17520 64560 ) ( * 73680 )
    NEW M2 ( 17520 64560 ) ( 18000 * )
    NEW M2 ( 18000 57840 ) ( * 64560 )
    NEW M2 ( 18000 57840 ) ( 18480 * )
    NEW M2 ( 18480 52080 ) ( * 54960 ) V1_2CUT_E
    NEW M2 ( 18480 54960 ) ( * 57840 )
    NEW M2 ( 18480 52080 ) ( 18960 * )
    NEW M2 ( 18960 42000 ) ( * 48720 )
    NEW M2 ( 18960 48720 ) ( * 52080 )
    NEW M2 ( 18960 42000 ) ( 19440 * )
    NEW M2 ( 19440 35760 ) ( * 41520 ) V1_2CUT_N
    NEW M2 ( 19440 41520 ) ( * 42000 )
    NEW M2 ( 19440 35760 ) ( 19920 * )
    NEW M2 ( 19920 22800 ) ( * 32400 ) V1_2CUT_N
    NEW M2 ( 19920 32400 ) ( * 35760 )
    NEW M2 ( 19920 22800 ) ( 21840 * )
    NEW M2 ( 21840 20400 ) ( * 22800 )
    NEW M2 ( 21840 20400 ) ( 23280 * )
    NEW M2 ( 23280 20400 ) ( * 21360 ) V1_2CUT_W
    NEW M2 ( 23280 12240 ) ( * 20400 )
    NEW M2 ( 19920 48240 ) V1_2CUT_N
    NEW M2 ( 15600 72720 ) V1_2CUT_W
    NEW M2 ( 23280 12240 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/n18
  ( spi_SlaveMode_u/U63 A2 ) ( spi_SlaveMode_u/U55 ZN )
  + ROUTED M2 ( 86640 31920 ) ( * 32880 ) V1_2CUT_E
    NEW M3 ( 42480 31920 ) ( 86640 * ) V2_2CUT_N
    NEW M3 ( 42480 31920 ) ( * 32400 ) V2_2CUT_N
    NEW M2 ( 42480 32400 ) ( * 37680 )
    NEW M2 ( 42000 37680 ) ( 42480 * )
    NEW M2 ( 42000 37680 ) ( * 41520 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n19
  ( spi_SlaveMode_u/U57 A1 ) ( spi_SlaveMode_u/U58 ZN )
  + ROUTED M2 ( 43440 19440 ) ( * 27600 ) V1_2CUT_N
    NEW M2 ( 42960 19440 ) ( 43440 * )
    NEW M2 ( 42960 17520 ) ( * 19440 )
    NEW M2 ( 42480 17520 ) ( 42960 * )
    NEW M2 ( 42480 12240 ) ( * 17520 )
    NEW M2 ( 42480 12240 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/n20
  ( spi_SlaveMode_u/U60 ZN ) ( spi_SlaveMode_u/U59 A2 )
  + ROUTED M1 ( 35760 39120 ) ( 38160 * 0 )
    NEW M2 ( 35760 39120 ) ( * 40560 ) V2_2CUT_S
    NEW M3 ( 30960 40560 ) ( 35760 * )
    NEW M2 ( 30960 40560 ) ( * 41520 ) V1_2CUT_N
    NEW M2 ( 35760 39120 ) V1_2CUT_N
    NEW M3 ( 30960 40560 ) V2_2CUT_N
 ;
- spi_SlaveMode_u/n23
  ( spi_SlaveMode_u/U3 ZN ) ( spi_SlaveMode_u/FE_PHC5_n23 I )
  + ROUTED M2 ( 42480 18960 ) ( * 19440 ) V1_X
    NEW M3 ( 42480 18960 ) ( 51120 * )
    NEW M3 ( 51120 18480 ) ( * 18960 )
    NEW M3 ( 51120 18480 ) ( 52080 * ) V2_2CUT_W
    NEW M2 ( 52080 18480 ) ( * 19920 )
    NEW M2 ( 52080 19920 ) ( 52560 * )
    NEW M2 ( 52560 19920 ) ( * 23760 )
    NEW M2 ( 52080 23760 ) ( 52560 * )
    NEW M2 ( 52080 23760 ) ( * 25200 ) V1_2CUT_N
    NEW M3 ( 42480 18960 ) V2_2CUT_N
 ;
- spi_SlaveMode_u/n25
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[1\] D ) ( spi_SlaveMode_u/U5 ZN )
  + ROUTED M2 ( 48240 39600 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 48240 39600 ) ( 52560 * ) V2_2CUT_W
    NEW M2 ( 52560 34800 ) ( * 39600 )
    NEW M2 ( 48240 39600 ) V1_2CUT_E
    NEW M3 ( 48240 39600 ) V2_2CUT_E
    NEW M2 ( 52560 34800 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n27
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[0\] D ) ( spi_SlaveMode_u/U6 Z )
  + ROUTED M1 ( 48720 47760 0 ) ( 52080 * )
    NEW M1 ( 52080 47760 ) ( * 48240 ) V1_2CUT_N
    NEW M2 ( 52080 48240 ) ( * 52560 ) V1_V
 ;
- spi_SlaveMode_u/n29
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[2\] D ) ( spi_SlaveMode_u/U8 ZN )
  + ROUTED M3 ( 30960 65040 ) ( 32400 * ) V2_2CUT_N
    NEW M3 ( 30960 64560 ) ( * 65040 )
    NEW M3 ( 30480 64560 ) ( 30960 * )
    NEW M2 ( 30480 61680 ) ( * 64560 ) V2_2CUT_E
    NEW M2 ( 30000 61680 ) ( 30480 * )
    NEW M2 ( 32400 65040 ) V1_2CUT_N
    NEW M2 ( 30000 61680 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n30
  ( spi_SlaveMode_u/FE_PHC269_n30 Z ) ( spi_SlaveMode_u/rx_valid_d1_reg D )
  + ROUTED M3 ( 14130 13680 ) RECT ( -360 -120 120 120 )
    NEW M2 ( 14160 12720 ) ( * 13680 ) V2_2CUT_S
    NEW M3 ( 14130 13680 ) ( 14160 * )
    NEW TM1 ( 14130 13680 ) ( * 53040 )
    NEW TM1 ( 14130 53040 ) ( 15030 * )
    NEW TM1 ( 15030 53040 ) ( * 55920 )
    NEW TM1 ( 14130 55920 ) ( 15030 * )
    NEW TM1 ( 14130 55920 ) ( * 114480 )
    NEW TM1 ( 14130 114480 ) ( 15030 * )
    NEW TM1 ( 15030 114480 ) ( * 116400 ) TV1_2CUT_S
    NEW M3 ( 15030 116400 ) ( 37680 * ) V2_2CUT_W
    NEW M2 ( 37680 116400 ) ( * 119280 ) V1_2CUT_E
    NEW M2 ( 14160 12720 ) V1_2CUT_W
    NEW TM1 ( 14130 13680 ) TV1_2CUT_N
 ;
- spi_SlaveMode_u/n31
  ( spi_SlaveMode_u/U11 Z ) ( spi_SlaveMode_u/rx_valid_d0_reg D )
  + ROUTED M1 ( 29040 89520 ) ( 29520 * 0 )
    NEW M3 ( 27120 89520 ) ( 29040 * ) V2_2CUT_N
    NEW M2 ( 27120 89520 ) ( * 92400 )
    NEW M2 ( 26640 92400 ) ( 27120 * )
    NEW M2 ( 29040 89520 ) V1_2CUT_N
    NEW M3 ( 27120 89520 ) V2_2CUT_N
    NEW M2 ( 26640 92400 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n32
  ( spi_SlaveMode_u/U12 ZN ) ( spi_SlaveMode_u/FE_PHC7_n32 I )
  + ROUTED M1 ( 28560 78960 ) ( 30960 * 0 )
    NEW M2 ( 28560 78960 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 28560 78960 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n34
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[1\] D ) ( spi_SlaveMode_u/U14 ZN )
  + ROUTED M2 ( 31440 76560 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 29040 76560 ) ( 31440 * ) V2_2CUT_W
    NEW M2 ( 29040 72720 ) ( * 76560 ) V2_2CUT_S
    NEW M1 ( 28080 72720 0 ) ( 29040 * ) V1_2CUT_N
    NEW M2 ( 31440 76560 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n36
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[0\] D ) ( spi_SlaveMode_u/U15 Z )
  + ROUTED M2 ( 35760 53040 ) ( * 54360 ) V1_X
    NEW M3 ( 33840 53040 ) ( 35760 * ) V2_XR
    NEW M2 ( 33840 53040 ) ( * 54480 ) V2_2CUT_W
    NEW M3 ( 29520 54480 ) ( 33840 * )
    NEW M2 ( 29520 54480 ) ( * 59280 ) V1_2CUT_N
    NEW M1 ( 28560 59280 0 ) ( 29520 * )
    NEW M3 ( 33840 53040 ) V2_XR
    NEW M3 ( 29520 54480 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/n37
  ( spi_SlaveMode_u/sfr_rx_reg\[7\] D ) ( spi_SlaveMode_u/U17 ZN )
  + ROUTED M2 ( 30480 139440 ) ( * 141840 ) V1_2CUT_E
    NEW M2 ( 30480 139440 ) V1_X
 ;
- spi_SlaveMode_u/n38
  ( spi_SlaveMode_u/U18 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[6\] D )
  + ROUTED M1 ( 31440 133200 0 ) ( 32400 * ) V1_2CUT_S
    NEW M2 ( 32400 132240 ) ( * 133200 )
    NEW M3 ( 32400 132240 ) ( 37200 * ) V2_XR
    NEW M2 ( 37200 126000 ) ( * 132240 )
    NEW M3 ( 32400 132240 ) V2_2CUT_N
    NEW M2 ( 37200 126000 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n39
  ( spi_SlaveMode_u/U19 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[5\] D )
  + ROUTED M2 ( 12720 127920 ) ( * 128400 ) V1_2CUT_N
    NEW M2 ( 12720 127920 ) ( 13680 * )
    NEW M2 ( 13680 126000 ) ( * 127920 )
    NEW M2 ( 13680 126000 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n40
  ( spi_SlaveMode_u/U20 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[4\] D )
  + ROUTED M2 ( 26160 110160 ) ( * 113040 ) V1_2CUT_N
    NEW M2 ( 25680 110160 ) ( 26160 * )
    NEW M2 ( 25680 105840 ) ( * 110160 )
    NEW M2 ( 25200 105840 ) ( 25680 * )
    NEW M2 ( 25200 105840 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n41
  ( spi_SlaveMode_u/U21 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[3\] D )
  + ROUTED M1 ( 26160 115440 ) ( 28560 * 0 )
    NEW M2 ( 26160 115440 ) ( * 116880 ) V2_2CUT_W
    NEW M3 ( 22800 116880 ) ( 26160 * )
    NEW M2 ( 22800 116880 ) ( * 119280 ) V1_2CUT_E
    NEW M2 ( 26160 115440 ) V1_2CUT_S
    NEW M3 ( 22800 116880 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/n42
  ( spi_SlaveMode_u/U22 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[2\] D )
  + ROUTED M1 ( 20880 102000 0 ) ( 24240 * ) V1_X
    NEW M2 ( 24240 101520 ) ( * 102000 )
    NEW M2 ( 24240 101520 ) ( 26640 * )
    NEW M2 ( 26640 101520 ) ( * 102480 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n43
  ( spi_SlaveMode_u/U23 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[1\] D )
  + ROUTED M1 ( 10800 92880 ) ( 12240 * 0 )
    NEW M2 ( 10800 90000 ) ( * 92880 ) V1_2CUT_E
    NEW M2 ( 10800 90000 ) ( 13200 * )
    NEW M2 ( 13200 89040 ) ( * 90000 )
    NEW M2 ( 13200 89040 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n44
  ( spi_SlaveMode_u/U24 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[0\] D )
  + ROUTED M2 ( 18480 79920 ) ( * 81360 ) V2_2CUT_E
    NEW M3 ( 18480 81360 ) ( 23280 * ) V2_2CUT_W
    NEW M2 ( 23280 81360 ) ( * 82320 ) V1_2CUT_W
    NEW M2 ( 18480 79920 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n45
  ( spi_SlaveMode_u/U62 ZN ) ( spi_SlaveMode_u/sfr_rx_reg\[7\] CK )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[1\] CK )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[2\] CK )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[0\] CK ) ( spi_SlaveMode_u/rx_valid_reg CK )
  ( spi_SlaveMode_u/sfr_rx_reg\[6\] CK ) ( spi_SlaveMode_u/sfr_rx_reg\[5\] CK )
  ( spi_SlaveMode_u/sfr_rx_reg\[4\] CK ) ( spi_SlaveMode_u/sfr_rx_reg\[3\] CK )
  ( spi_SlaveMode_u/sfr_rx_reg\[2\] CK ) ( spi_SlaveMode_u/sfr_rx_reg\[1\] CK )
  ( spi_SlaveMode_u/sfr_rx_reg\[0\] CK )
  + ROUTED M2 ( 11280 89040 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 28080 60240 ) ( * 61680 ) V1_2CUT_E
    NEW M2 ( 34320 127920 ) ( * 135600 ) V2_2CUT_W
    NEW M3 ( 31920 135600 ) ( 34320 * )
    NEW M2 ( 31920 135600 ) ( * 139920 ) V1_X
    NEW M3 ( 21840 127920 ) ( 34320 * ) V2_2CUT_E
    NEW M3 ( 34320 127920 ) ( 39120 * ) V2_2CUT_W
    NEW M2 ( 39120 126000 ) ( * 127920 )
    NEW M3 ( 12240 121200 ) ( 20880 * ) V2_2CUT_S
    NEW M2 ( 11760 121200 ) ( 12240 * ) V2_2CUT_E
    NEW M2 ( 11760 121200 ) ( * 126000 ) V1_2CUT_W
    NEW M2 ( 21840 105840 ) ( * 107280 )
    NEW M2 ( 21840 107280 ) ( 22080 * )
    NEW M2 ( 22080 107280 ) ( * 113520 )
    NEW M2 ( 21840 113520 ) ( 22080 * )
    NEW M2 ( 21840 113520 ) ( * 118320 )
    NEW M2 ( 20880 118320 ) ( 21840 * )
    NEW M2 ( 21840 118320 ) ( * 127920 ) V2_2CUT_E
    NEW M2 ( 20880 118320 ) ( * 119185 ) V1_2CUT_N
    NEW M2 ( 20880 119185 ) ( * 121200 )
    NEW M2 ( 22320 102480 ) ( * 105360 )
    NEW M2 ( 21840 105360 ) ( 22320 * )
    NEW M2 ( 21840 105360 ) ( * 105840 ) V1_2CUT_N
    NEW M1 ( 21840 105840 ) ( 23280 * 0 )
    NEW M2 ( 23280 89040 ) ( * 100080 )
    NEW M2 ( 22320 100080 ) ( 23280 * )
    NEW M2 ( 22320 100080 ) ( * 102480 ) V1_2CUT_E
    NEW M1 ( 22320 102480 ) ( 24720 * 0 )
    NEW M3 ( 23280 89040 ) ( 25680 * ) V2_2CUT_W
    NEW M3 ( 21840 89040 ) ( 23280 * ) V2_2CUT_E
    NEW M3 ( 15120 88560 ) ( 21840 * )
    NEW M3 ( 21840 88560 ) ( * 89040 )
    NEW M3 ( 15120 88560 ) ( * 89040 )
    NEW M3 ( 11280 89040 ) ( 15120 * )
    NEW M2 ( 25200 83280 ) ( 25680 * )
    NEW M2 ( 25680 83280 ) ( * 85680 ) V1_2CUT_N
    NEW M2 ( 25680 85680 ) ( * 89040 )
    NEW M2 ( 25200 73680 ) ( 26160 * )
    NEW M2 ( 25200 73680 ) ( * 82320 ) V1_2CUT_S
    NEW M2 ( 25200 82320 ) ( * 83280 )
    NEW M2 ( 26160 60240 ) ( 27120 * )
    NEW M2 ( 27120 60240 ) ( 28080 * )
    NEW M2 ( 26160 60240 ) ( * 72720 ) V1_2CUT_E
    NEW M2 ( 26160 72720 ) ( * 73680 )
    NEW M1 ( 45360 55920 ) ( 45840 * 0 )
    NEW M2 ( 45360 55920 ) ( * 56400 )
    NEW M2 ( 44880 56400 ) ( 45360 * )
    NEW M3 ( 27120 56400 ) ( 44880 * ) V2_2CUT_E
    NEW M2 ( 27120 56400 ) ( * 59280 ) V1_2CUT_W
    NEW M2 ( 27120 59280 ) ( * 60240 )
    NEW M1 ( 26640 59280 0 ) ( 27120 * )
    NEW M3 ( 31920 135600 ) V2_2CUT_E
    NEW M2 ( 39120 126000 ) V1_2CUT_N
    NEW M3 ( 11280 89040 ) V2_2CUT_E
    NEW M2 ( 11280 89040 ) V1_2CUT_W
    NEW M2 ( 45360 55920 ) V1_2CUT_N
    NEW M3 ( 27120 56400 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/n46
  ( spi_SlaveMode_u/U26 Z ) ( spi_SlaveMode_u/rx_data_reg\[7\] D )
  + ROUTED M2 ( 11760 142800 ) ( * 145200 ) V2_2CUT_E
    NEW M3 ( 11760 145200 ) ( 22800 * ) V2_2CUT_W
    NEW M2 ( 22800 145200 ) ( * 146160 ) V1_2CUT_W
    NEW M2 ( 11760 142800 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/n47
  ( spi_SlaveMode_u/U27 ZN ) ( spi_SlaveMode_u/rx_data_reg\[6\] D )
  + ROUTED M2 ( 26160 160560 ) ( * 162000 )
    NEW M2 ( 26160 162000 ) ( 29040 * )
    NEW M2 ( 29040 162000 ) ( * 162960 ) V1_2CUT_W
    NEW M2 ( 26160 160560 ) V1_X
 ;
- spi_SlaveMode_u/n48
  ( spi_SlaveMode_u/U29 ZN ) ( spi_SlaveMode_u/rx_data_reg\[5\] D )
  + ROUTED M2 ( 24720 148560 ) ( * 150480 )
    NEW M2 ( 24720 150480 ) ( 27600 * )
    NEW M2 ( 27600 150480 ) ( * 152880 ) V1_2CUT_W
    NEW M2 ( 24720 148560 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n49
  ( spi_SlaveMode_u/U31 ZN ) ( spi_SlaveMode_u/rx_data_reg\[4\] D )
  + ROUTED M2 ( 16560 134160 ) ( * 135120 ) V1_2CUT_E
    NEW M3 ( 16560 134160 ) ( 23280 * ) V2_2CUT_W
    NEW M2 ( 23280 132720 ) ( * 134160 )
    NEW M3 ( 16560 134160 ) V2_2CUT_E
    NEW M2 ( 23280 132720 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n50
  ( spi_SlaveMode_u/U33 ZN ) ( spi_SlaveMode_u/rx_data_reg\[3\] D )
  + ROUTED M2 ( 15600 120240 ) ( 16080 * )
    NEW M2 ( 16080 120240 ) ( * 122160 )
    NEW M2 ( 16080 122160 ) ( 16560 * ) V2_2CUT_W
    NEW M3 ( 16560 122160 ) ( 21840 * )
    NEW M3 ( 21840 121680 ) ( * 122160 )
    NEW M3 ( 21840 121680 ) ( 23280 * ) V2_2CUT_W
    NEW M2 ( 23280 121680 ) ( * 122640 ) V1_2CUT_W
    NEW M2 ( 15600 120240 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n51
  ( spi_SlaveMode_u/U35 ZN ) ( spi_SlaveMode_u/rx_data_reg\[2\] D )
  + ROUTED M2 ( 17040 113520 ) ( * 114480 ) V2_2CUT_E
    NEW M3 ( 17040 114480 ) ( 22800 * ) V2_2CUT_W
    NEW M2 ( 22800 114480 ) ( * 115920 ) V1_2CUT_W
    NEW M2 ( 17040 113520 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n52
  ( spi_SlaveMode_u/U37 ZN ) ( spi_SlaveMode_u/rx_data_reg\[1\] D )
  + ROUTED M2 ( 15120 101520 ) ( * 108240 ) V2_2CUT_E
    NEW M3 ( 15120 108240 ) ( 22800 * ) V2_2CUT_N
    NEW M2 ( 22800 108240 ) ( * 109200 ) V1_X
    NEW M2 ( 15120 101520 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n53
  ( spi_SlaveMode_u/U39 ZN ) ( spi_SlaveMode_u/rx_data_reg\[0\] D )
  + ROUTED M2 ( 18000 94800 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 18000 94800 ) ( 22320 * ) V2_2CUT_W
    NEW M2 ( 22320 94800 ) ( * 99120 ) V1_2CUT_W
    NEW M2 ( 18000 94800 ) V1_2CUT_E
    NEW M3 ( 18000 94800 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/n54
  ( spi_SlaveMode_u/U43 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[0\] D )
  + ROUTED M2 ( 16080 15120 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 19440 12720 ) ( 19920 * 0 )
    NEW M2 ( 18960 12720 ) ( 19440 * ) V1_2CUT_W
    NEW M2 ( 18960 12720 ) ( * 15120 ) V2_2CUT_W
    NEW M3 ( 16080 15120 ) ( 18960 * )
    NEW M3 ( 16080 15120 ) V2_2CUT_E
    NEW M2 ( 16080 15120 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n55
  ( spi_SlaveMode_u/U44 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[1\] D )
  + ROUTED M2 ( 15600 25200 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 18480 22320 ) ( 18960 * 0 )
    NEW M2 ( 18480 22320 ) ( * 25200 ) V2_2CUT_W
    NEW M3 ( 15600 25200 ) ( 18480 * )
    NEW M2 ( 18480 22320 ) V1_2CUT_N
    NEW M3 ( 15600 25200 ) V2_2CUT_E
    NEW M2 ( 15600 25200 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n56
  ( spi_SlaveMode_u/U45 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[2\] D )
  + ROUTED M1 ( 14160 31440 ) ( 16560 * 0 )
    NEW M2 ( 14160 28560 ) ( * 31440 ) V1_2CUT_E
    NEW M2 ( 14160 28560 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n57
  ( spi_SlaveMode_u/U46 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[3\] D )
  + ROUTED M1 ( 14640 41040 ) ( 16080 * 0 )
    NEW M2 ( 14640 38640 ) ( * 41040 ) V1_2CUT_E
    NEW M2 ( 14640 38640 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n58
  ( spi_SlaveMode_u/U47 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[4\] D )
  + ROUTED M2 ( 14160 45360 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 16560 45360 ) ( * 47760 ) V1_2CUT_N
    NEW M3 ( 14160 45360 ) ( 16560 * ) V2_2CUT_W
    NEW M3 ( 14160 45360 ) V2_2CUT_E
    NEW M2 ( 14160 45360 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n59
  ( spi_SlaveMode_u/U48 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[5\] D )
  + ROUTED M2 ( 14160 52080 ) ( * 54480 ) V1_2CUT_W
    NEW M2 ( 14160 52080 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n60
  ( spi_SlaveMode_u/U49 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[6\] D )
  + ROUTED M1 ( 19920 71760 0 ) ( 20400 * ) V1_2CUT_S
    NEW M2 ( 20400 68880 ) ( * 71760 )
    NEW M2 ( 20400 68880 ) ( 20880 * ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n61
  ( spi_SlaveMode_u/U50 Z ) ( spi_SlaveMode_u/sfr_tx_reg\[7\] D )
  + ROUTED M1 ( 18960 74640 0 ) ( 19920 * ) V1_2CUT_W
    NEW M2 ( 19920 67920 ) ( * 74640 )
    NEW M2 ( 19920 67920 ) ( 20400 * )
    NEW M2 ( 20400 62160 ) ( * 67920 )
    NEW M2 ( 20400 62160 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n62
  ( spi_SlaveMode_u/U63 ZN ) ( spi_SlaveMode_u/U62 I )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[2\] CK )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[1\] CK )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[0\] CK )
  + ROUTED M2 ( 54480 34800 ) RECT ( -120 -480 120 120 )
    NEW M3 ( 51600 53520 ) ( 53520 * ) V2_2CUT_W
    NEW M2 ( 53520 52560 ) ( * 53520 )
    NEW M2 ( 53520 52560 ) ( 54000 * ) V1_2CUT_W
    NEW M3 ( 50160 34800 ) ( 54480 * ) V2_2CUT_W
    NEW M3 ( 51120 42000 ) ( * 43440 )
    NEW M3 ( 50160 42000 ) ( 51120 * )
    NEW M3 ( 50160 41520 ) ( * 42000 )
    NEW M2 ( 50160 34800 ) ( * 41520 ) V2_2CUT_S
    NEW M2 ( 49680 34800 ) ( 50160 * ) V2_2CUT_E
    NEW M2 ( 49680 25680 ) ( * 34800 )
    NEW M3 ( 44400 42960 ) ( * 43440 )
    NEW M3 ( 44400 43440 ) ( 51120 * )
    NEW M3 ( 51120 43440 ) ( 51600 * ) V2_2CUT_W
    NEW M2 ( 51600 43440 ) ( * 53520 ) V2_2CUT_S
    NEW M3 ( 47280 53520 ) ( 51600 * )
    NEW M2 ( 47280 53520 ) ( * 54480 )
    NEW M2 ( 46800 54480 ) ( 47280 * )
    NEW M2 ( 46800 54480 ) ( * 54890 ) V1_2CUT_N
    NEW M2 ( 54480 34800 ) V1_2CUT_W
    NEW M2 ( 49680 25680 ) V1_2CUT_W
    NEW M2 ( 44400 42960 ) V1_2CUT_W
    NEW M3 ( 44400 42960 ) V2_2CUT_N
    NEW M3 ( 47280 53520 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/n7
  ( spi_SlaveMode_u/sfr_rx_reg\[7\] RD )
  ( spi_SlaveMode_u/sfr_rx_reg\[7\]\/U3 ZN )
  + ROUTED M1 ( 25200 136560 ) ( 25680 * 0 )
    NEW M3 ( 22320 136560 ) ( 25200 * ) V2_XR
    NEW M2 ( 22320 136560 ) ( * 137520 )
    NEW M2 ( 21840 137520 ) ( 22320 * )
    NEW M2 ( 21840 137520 ) ( * 139920 ) V1_X
    NEW M2 ( 25200 136560 ) V1_2CUT_N
    NEW M3 ( 22320 136560 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/n9
  ( spi_SlaveMode_u/U25 Z ) ( spi_SlaveMode_u/tx_bit_cnt_reg\[2\] RDN )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[1\] RDN )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[1\] RDN )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[2\] RDN )
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[0\] RDN )
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[0\] RDN )
  + ROUTED M2 ( 31920 64080 ) ( 32880 * )
    NEW M2 ( 32880 63120 ) ( * 64080 )
    NEW M2 ( 31920 64080 ) ( * 65040 )
    NEW M2 ( 31440 65040 ) ( 31920 * )
    NEW M2 ( 31440 65040 ) ( * 69840 )
    NEW M2 ( 31440 69840 ) ( 31920 * )
    NEW M2 ( 31920 69840 ) ( * 71280 ) V1_2CUT_E
    NEW M3 ( 33360 52080 ) ( 34800 * )
    NEW M3 ( 34800 52080 ) ( * 52560 )
    NEW M3 ( 34800 52560 ) ( 43440 * )
    NEW M3 ( 43440 52080 ) ( * 52560 )
    NEW M3 ( 43440 52080 ) ( 45840 * ) V2_2CUT_W
    NEW M2 ( 45840 51120 ) ( * 52080 )
    NEW M2 ( 47280 35280 ) ( * 35760 ) V1_2CUT_W
    NEW M2 ( 33360 46800 ) ( * 48720 ) V1_2CUT_N
    NEW M2 ( 33360 46800 ) ( 33840 * )
    NEW M2 ( 33840 40080 ) ( * 46800 )
    NEW M2 ( 33840 40080 ) ( 34320 * )
    NEW M2 ( 34320 35280 ) ( * 40080 )
    NEW M3 ( 34320 35280 ) ( 35760 * )
    NEW M3 ( 35760 34800 ) ( * 35280 )
    NEW M3 ( 35760 34800 ) ( 43440 * )
    NEW M3 ( 43440 34800 ) ( * 35280 )
    NEW M3 ( 43440 35280 ) ( 47280 * ) V2_2CUT_W
    NEW M2 ( 47280 25680 ) ( * 35280 )
    NEW M2 ( 46320 25680 ) ( 47280 * )
    NEW M2 ( 46320 24720 ) ( * 25680 )
    NEW M2 ( 44880 24720 ) ( 46320 * )
    NEW M2 ( 44880 24240 ) ( * 24720 )
    NEW M1 ( 33360 48720 ) ( * 49200 0 )
    NEW M2 ( 33360 48720 ) ( * 52080 ) V2_2CUT_E
    NEW M2 ( 33360 52080 ) ( * 54000 )
    NEW M2 ( 31920 54000 ) ( 33360 * )
    NEW M2 ( 31920 54000 ) ( * 57840 ) V1_2CUT_E
    NEW M2 ( 31920 57840 ) ( * 64080 )
    NEW M2 ( 32880 63120 ) V1_2CUT_E
    NEW M2 ( 45840 51120 ) V1_2CUT_W
    NEW M3 ( 34320 35280 ) V2_2CUT_E
    NEW M2 ( 44880 24240 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n10
  ( spi_SlaveMode_u/U67 ZN ) ( spi_SlaveMode_u/U56 I0 )
  + ROUTED M2 ( 29520 32880 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 29520 32880 ) ( 41040 * ) V2_2CUT_W
    NEW M2 ( 41040 30960 ) ( * 32880 )
    NEW M2 ( 41040 30960 ) ( 42480 * )
    NEW M2 ( 42480 21360 ) ( * 30960 )
    NEW M2 ( 29520 32880 ) V1_X
    NEW M3 ( 29520 32880 ) V2_2CUT_N
    NEW M2 ( 42480 21360 ) V1_X
 ;
- spi_SlaveMode_u/n11
  ( spi_SlaveMode_u/U64 ZN ) ( spi_SlaveMode_u/U56 I1 )
  + ROUTED M2 ( 39600 21840 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 29520 46320 0 ) ( 30480 * )
    NEW M1 ( 30480 45840 ) ( * 46320 )
    NEW M1 ( 30480 45840 ) ( 32400 * ) V1_2CUT_S
    NEW M2 ( 32400 34800 ) ( * 45840 )
    NEW M2 ( 32400 34800 ) ( 32880 * )
    NEW M2 ( 32880 28080 ) ( * 34800 )
    NEW M2 ( 32400 21840 ) ( * 28080 )
    NEW M2 ( 32400 28080 ) ( 32880 * )
    NEW M3 ( 32400 21840 ) ( 39600 * ) V2_2CUT_W
    NEW M3 ( 32400 21840 ) V2_2CUT_E
    NEW M2 ( 39600 21840 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/n12
  ( spi_SlaveMode_u/U66 ZN ) ( spi_SlaveMode_u/U64 I0 )
  + ROUTED M2 ( 28080 50160 ) ( * 53040 ) V1_X
    NEW M3 ( 28080 50160 ) ( 30960 * ) V2_2CUT_W
    NEW M2 ( 30960 45360 ) ( * 50160 )
    NEW M3 ( 28080 50160 ) V2_2CUT_E
    NEW M2 ( 30960 45360 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n13
  ( spi_SlaveMode_u/U65 ZN ) ( spi_SlaveMode_u/U64 I1 )
  + ROUTED M2 ( 17520 56880 ) ( * 59760 ) V1_V
    NEW M2 ( 17040 49200 ) ( * 56880 )
    NEW M2 ( 17040 56880 ) ( 17520 * )
    NEW M3 ( 17040 49200 ) ( 28560 * ) V2_2CUT_W
    NEW M2 ( 28560 45360 ) ( * 49200 )
    NEW M3 ( 17040 49200 ) V2_2CUT_E
    NEW M2 ( 28560 45360 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n14
  ( spi_SlaveMode_u/U69 ZN ) ( spi_SlaveMode_u/U67 I0 )
  + ROUTED M2 ( 28080 27600 ) ( * 31920 ) V1_2CUT_E
    NEW M2 ( 28080 27600 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n15
  ( spi_SlaveMode_u/U68 ZN ) ( spi_SlaveMode_u/U67 I1 )
  + ROUTED M2 ( 30000 33840 ) ( * 34320 ) V1_2CUT_E
    NEW M2 ( 30000 33840 ) ( 30480 * )
    NEW M2 ( 30480 31920 ) ( * 33840 )
    NEW M2 ( 30480 31920 ) V1_X
 ;
- spi_SlaveMode_u/n21
  ( spi_SlaveMode_u/U54 ZN ) ( spi_SlaveMode_u/U23 A2 )
  ( spi_SlaveMode_u/U39 B2 ) ( spi_SlaveMode_u/U24 B2 )
  + ROUTED M3 ( 15600 92880 ) ( 18960 * ) V2_XR
    NEW M2 ( 18960 92880 ) ( * 95760 ) V1_2CUT_S
    NEW M2 ( 15600 83760 ) ( * 86160 ) V1_2CUT_N
    NEW M2 ( 15600 83760 ) ( 16560 * )
    NEW M2 ( 16560 78960 ) ( * 83760 )
    NEW M1 ( 16560 78960 ) ( 17520 * 0 )
    NEW M1 ( 15600 86160 ) ( 17520 * 0 )
    NEW M2 ( 15600 86160 ) ( * 92400 ) V1_2CUT_N
    NEW M2 ( 15600 92400 ) ( * 92880 ) V2_XR
    NEW M1 ( 14640 92400 0 ) ( 15600 * )
    NEW M2 ( 16560 78960 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/n22
  ( spi_SlaveMode_u/U53 ZN ) ( spi_SlaveMode_u/U23 B1 )
  ( spi_SlaveMode_u/U22 A2 ) ( spi_SlaveMode_u/U37 B2 )
  + ROUTED M3 ( 14160 93360 ) ( 15120 * ) V2_2CUT_N
    NEW M2 ( 14160 92880 ) ( * 93360 ) V2_2CUT_S
    NEW M1 ( 12720 92880 0 ) ( 14160 * ) V1_2CUT_N
    NEW M1 ( 16080 102480 0 ) ( 17040 * ) V1_2CUT_E
    NEW M1 ( 19920 92880 0 ) ( 20880 * ) V1_2CUT_W
    NEW M2 ( 20400 92880 ) ( 20880 * )
    NEW M2 ( 20400 91440 ) ( * 92880 )
    NEW M3 ( 16560 91440 ) ( 20400 * ) V2_XR
    NEW M3 ( 16560 91440 ) ( * 91920 )
    NEW M3 ( 15120 91920 ) ( 16560 * )
    NEW M2 ( 15120 91920 ) ( * 93360 )
    NEW M3 ( 15120 93360 ) ( 17040 * ) V2_XR
    NEW M2 ( 17040 93360 ) ( * 102480 )
    NEW M1 ( 17040 102480 ) ( 18480 * 0 )
    NEW M3 ( 15120 91920 ) V2_XR
 ;
- spi_SlaveMode_u/n24
  ( spi_SlaveMode_u/U38 ZN ) ( spi_SlaveMode_u/U22 B1 )
  ( spi_SlaveMode_u/U21 A2 ) ( spi_SlaveMode_u/U35 B2 )
  + ROUTED M2 ( 39120 102480 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 20400 112080 ) ( * 112560 )
    NEW M2 ( 20400 102000 ) ( * 112080 ) V2_2CUT_N
    NEW M3 ( 29520 112560 ) ( 30960 * ) V2_2CUT_W
    NEW M3 ( 21840 112080 ) ( 29520 * )
    NEW M3 ( 29520 112080 ) ( * 112560 )
    NEW M3 ( 21840 112080 ) ( * 112560 )
    NEW M3 ( 20400 112560 ) ( 21840 * )
    NEW M3 ( 18000 112560 ) ( 20400 * )
    NEW M3 ( 30480 102480 ) ( 39120 * ) V2_2CUT_N
    NEW M2 ( 30480 102480 ) ( * 103920 )
    NEW M2 ( 30480 103920 ) ( 30960 * )
    NEW M2 ( 30960 103920 ) ( * 112560 )
    NEW M2 ( 30960 112560 ) ( * 115920 ) V1_2CUT_S
    NEW M2 ( 20400 102000 ) V1_2CUT_N
    NEW M3 ( 18000 112560 ) V2_2CUT_E
    NEW M2 ( 18000 112560 ) V1_2CUT_N
    NEW M2 ( 39120 102480 ) V1_2CUT_S
    NEW M3 ( 30480 102480 ) V2_2CUT_N
 ;
- spi_SlaveMode_u/n26
  ( spi_SlaveMode_u/U36 ZN ) ( spi_SlaveMode_u/U21 B1 )
  ( spi_SlaveMode_u/U20 A2 ) ( spi_SlaveMode_u/U33 B2 )
  + ROUTED M2 ( 16560 119760 ) RECT ( -120 -480 120 120 )
    NEW M2 ( 28080 119760 ) ( 28560 * )
    NEW M3 ( 16560 119760 ) ( 28080 * ) V2_2CUT_W
    NEW M1 ( 16560 119433 0 ) ( * 119760 ) V1_2CUT_E
    NEW M1 ( 28560 122160 ) ( 30000 * 0 )
    NEW M2 ( 28560 117360 ) ( * 119760 )
    NEW M2 ( 28560 119760 ) ( * 122160 ) V1_2CUT_N
    NEW M2 ( 28560 117360 ) ( 29040 * )
    NEW M2 ( 29040 115440 ) ( * 117360 )
    NEW M2 ( 29040 112560 ) ( * 115440 ) V1_2CUT_N
    NEW M2 ( 28560 112560 ) ( 29040 * )
    NEW M3 ( 16560 119760 ) V2_2CUT_E
    NEW M2 ( 28560 112560 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/n28
  ( spi_SlaveMode_u/U40 ZN ) ( spi_SlaveMode_u/U20 B1 )
  ( spi_SlaveMode_u/U19 A2 ) ( spi_SlaveMode_u/U31 B2 )
  + ROUTED M2 ( 16080 133200 ) ( 17520 * )
    NEW M2 ( 17520 133200 ) ( * 136080 ) V1_2CUT_S
    NEW M3 ( 27120 109680 ) ( 31440 * ) V2_2CUT_N
    NEW M2 ( 26640 109680 ) ( 27120 * ) V2_2CUT_E
    NEW M2 ( 26640 109680 ) ( * 113040 ) V1_2CUT_S
    NEW M2 ( 26640 113040 ) ( * 115440 ) V2_2CUT_N
    NEW M3 ( 16830 115440 ) ( 26640 * )
    NEW TM1 ( 16830 115440 ) ( * 127440 ) TV1_2CUT_S
    NEW M3 ( 16560 127440 ) ( 16830 * )
    NEW M2 ( 16080 127440 ) ( 16560 * ) V2_2CUT_E
    NEW M2 ( 16080 127440 ) ( * 129360 ) V1_2CUT_N
    NEW M2 ( 16080 129360 ) ( * 133200 )
    NEW M1 ( 15120 129360 0 ) ( 16080 * )
    NEW M2 ( 31440 109680 ) V1_2CUT_N
    NEW TM1 ( 16830 115440 ) TV1_X
 ;
- spi_SlaveMode_u/n33
  ( spi_SlaveMode_u/U52 ZN ) ( spi_SlaveMode_u/U18 A2 )
  ( spi_SlaveMode_u/U19 B1 ) ( spi_SlaveMode_u/U29 B2 )
  + ROUTED M2 ( 26640 132720 ) ( * 149520 ) V1_2CUT_S
    NEW M1 ( 25680 149520 0 ) ( 26640 * )
    NEW M1 ( 18960 129360 ) ( 21360 * 0 )
    NEW M3 ( 18480 129360 ) ( 18960 * ) V2_2CUT_E
    NEW M3 ( 18480 129360 ) ( * 129840 )
    NEW M3 ( 13680 129840 ) ( 18480 * )
    NEW M2 ( 13200 129840 ) ( 13680 * ) V2_2CUT_W
    NEW M2 ( 13200 128880 ) ( * 129840 )
    NEW M2 ( 21360 129840 ) ( * 131280 ) V2_2CUT_N
    NEW M3 ( 21360 131280 ) ( * 131760 )
    NEW M3 ( 21360 131760 ) ( 26640 * ) V2_2CUT_N
    NEW M2 ( 26640 131760 ) ( * 132720 ) V1_2CUT_N
    NEW M1 ( 26640 132720 ) ( 29040 * 0 )
    NEW M2 ( 18960 129360 ) V1_2CUT_S
    NEW M2 ( 13200 128880 ) V1_2CUT_N
    NEW M2 ( 21360 129840 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/n35
  ( spi_SlaveMode_u/U41 ZN ) ( spi_SlaveMode_u/U18 B1 )
  ( spi_SlaveMode_u/U27 B2 ) ( spi_SlaveMode_u/U17 B2 )
  + ROUTED M3 ( 28080 153360 ) ( 31440 * ) V2_XR
    NEW M2 ( 28080 153360 ) ( * 159600 ) V1_2CUT_S
    NEW M1 ( 27120 159600 0 ) ( 28080 * )
    NEW M2 ( 30960 133200 ) ( * 135120 ) V1_2CUT_W
    NEW M1 ( 30000 135120 0 ) ( 30960 * )
    NEW M2 ( 30960 135120 ) ( * 138480 )
    NEW M2 ( 30960 138480 ) ( 31440 * )
    NEW M2 ( 31440 138480 ) ( * 142800 ) V1_2CUT_N
    NEW M2 ( 31440 142800 ) ( * 153360 )
    NEW M3 ( 28080 153360 ) V2_XR
    NEW M2 ( 30960 133200 ) V1_2CUT_W
 ;
- spi_SlaveMode_u/n63
  ( spi_SlaveMode_u/U28 ZN ) ( spi_SlaveMode_u/U51 A1 )
  ( spi_SlaveMode_u/U42 A1 ) ( spi_SlaveMode_u/U23 A1 )
  ( spi_SlaveMode_u/U22 A1 ) ( spi_SlaveMode_u/U18 A1 )
  ( spi_SlaveMode_u/U21 A1 ) ( spi_SlaveMode_u/U20 A1 )
  ( spi_SlaveMode_u/U19 A1 ) ( spi_SlaveMode_u/U11 B2 )
  ( spi_SlaveMode_u/U17 B1 ) ( spi_SlaveMode_u/U17 A2 )
  + ROUTED M2 ( 14160 129360 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 29040 133200 ) ( 30000 * )
    NEW M1 ( 30000 132720 0 ) ( * 133200 )
    NEW M1 ( 28560 142800 0 ) ( 30000 * 0 )
    NEW M2 ( 29040 133200 ) ( * 140400 )
    NEW M2 ( 28560 140400 ) ( 29040 * )
    NEW M2 ( 28560 140400 ) ( * 142800 ) V1_2CUT_E
    NEW M2 ( 29040 120720 ) ( 30000 * )
    NEW M2 ( 29040 120720 ) ( * 129360 ) V2_2CUT_W
    NEW M2 ( 29040 129360 ) ( * 133200 ) V1_2CUT_E
    NEW M3 ( 20400 129360 ) ( 29040 * )
    NEW M3 ( 15600 128880 ) ( 20400 * )
    NEW M3 ( 20400 128880 ) ( * 129360 )
    NEW M3 ( 15600 128880 ) ( * 129360 )
    NEW M3 ( 14160 129360 ) ( 15600 * )
    NEW M2 ( 30000 115920 ) ( * 120720 )
    NEW M2 ( 27600 100080 ) ( * 102480 ) V2_2CUT_N
    NEW M3 ( 27600 102480 ) ( 30000 * ) V2_2CUT_N
    NEW M2 ( 30000 102480 ) ( * 113040 ) V1_2CUT_W
    NEW M2 ( 30000 113040 ) ( * 115920 ) V1_2CUT_S
    NEW M1 ( 27600 113040 ) ( 30000 * )
    NEW M1 ( 27600 112560 0 ) ( * 113040 )
    NEW M2 ( 31920 98640 ) ( * 99055 ) V1_2CUT_S
    NEW M2 ( 19440 100080 ) ( * 102480 ) V1_2CUT_S
    NEW M2 ( 26640 98640 ) ( * 100080 ) V2_2CUT_W
    NEW M2 ( 26640 100080 ) ( 27600 * )
    NEW M3 ( 19440 100080 ) ( 26640 * )
    NEW M3 ( 13680 100080 ) ( 19440 * ) V2_2CUT_N
    NEW M2 ( 13680 92400 ) ( * 100080 ) V2_2CUT_E
    NEW M2 ( 34800 97200 ) ( * 99055 ) V1_2CUT_S
    NEW M2 ( 26640 96240 ) ( * 98640 ) V2_2CUT_E
    NEW M3 ( 26640 98640 ) ( 31920 * ) V2_2CUT_N
    NEW M2 ( 31920 97200 ) ( * 98640 )
    NEW M3 ( 31920 97200 ) ( 34800 * ) V2_2CUT_W
    NEW M2 ( 34800 89040 ) ( * 97200 )
    NEW M1 ( 34320 89040 0 ) ( 34800 * ) V1_2CUT_N
    NEW M3 ( 14160 129360 ) V2_2CUT_E
    NEW M2 ( 14160 129360 ) V1_2CUT_S
    NEW M2 ( 13680 92400 ) V1_V
    NEW M2 ( 26640 96240 ) V1_2CUT_N
    NEW M3 ( 31920 97200 ) V2_XR
 ;
- spi_SlaveMode_u/n64
  ( spi_SlaveMode_u/U34 ZN ) ( spi_SlaveMode_u/U32 A2 )
  ( spi_SlaveMode_u/miso_o_tri OE )
  + ROUTED M2 ( 56880 31440 ) ( * 32880 ) V2_2CUT_S
    NEW M3 ( 55440 32880 ) ( 56880 * )
    NEW M2 ( 55440 32880 ) ( * 42000 ) V1_2CUT_S
    NEW M2 ( 56880 28080 ) ( * 31440 ) V1_2CUT_S
    NEW M3 ( 55440 32880 ) V2_2CUT_N
    NEW M2 ( 56880 28080 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/sfr_rx[7]
  ( spi_SlaveMode_u/sfr_rx_reg\[7\] Q ) ( spi_SlaveMode_u/U26 I1 )
  ( spi_SlaveMode_u/U17 A1 )
  + ROUTED M1 ( 16560 140400 ) ( 18480 * 0 ) V1_2CUT_S
    NEW M2 ( 16560 140400 ) ( * 142800 ) V1_V
    NEW M1 ( 15600 142800 0 ) ( 16560 * )
    NEW M2 ( 18480 140400 ) ( * 142320 ) V2_XR
    NEW M3 ( 18480 142320 ) ( 25200 * ) V2_XR
    NEW M1 ( 25200 142320 ) ( 27600 * 0 )
    NEW M2 ( 16560 140400 ) V1_2CUT_S
    NEW M2 ( 25200 142320 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/sfr_rx[6]
  ( spi_SlaveMode_u/U41 I ) ( spi_SlaveMode_u/sfr_rx_reg\[6\] Q )
  + ROUTED M2 ( 25680 126960 ) ( * 127920 )
    NEW M2 ( 25680 127920 ) ( 27120 * )
    NEW M2 ( 27120 127920 ) ( * 136080 ) V1_2CUT_S
    NEW M1 ( 27120 136080 ) ( 29520 * 0 )
    NEW M2 ( 25680 126960 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/sfr_rx[5]
  ( spi_SlaveMode_u/U52 I ) ( spi_SlaveMode_u/sfr_rx_reg\[5\] Q )
  + ROUTED M2 ( 25200 126960 ) ( * 128400 ) V2_2CUT_W
    NEW M3 ( 23280 128400 ) ( 25200 * )
    NEW M2 ( 23280 128400 ) ( * 129360 ) V1_2CUT_S
    NEW M1 ( 21840 129360 0 ) ( 23280 * )
    NEW M2 ( 25200 126960 ) V1_2CUT_S
    NEW M3 ( 23280 128400 ) V2_XR
 ;
- spi_SlaveMode_u/sfr_rx[4]
  ( spi_SlaveMode_u/U40 I ) ( spi_SlaveMode_u/sfr_rx_reg\[4\] Q )
  + ROUTED M2 ( 36720 106800 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 32400 106800 ) ( 36720 * ) V2_2CUT_W
    NEW M2 ( 32400 106800 ) ( * 108720 ) V1_X
    NEW M1 ( 31920 108720 ) ( 32400 * )
    NEW M1 ( 31920 108720 ) ( * 109200 0 )
    NEW M2 ( 36720 106800 ) V1_2CUT_S
    NEW M3 ( 32400 106800 ) V2_XR
 ;
- spi_SlaveMode_u/sfr_rx[3]
  ( spi_SlaveMode_u/U36 I ) ( spi_SlaveMode_u/sfr_rx_reg\[3\] Q )
  + ROUTED M2 ( 34320 120240 ) ( * 122160 ) V2_XR
    NEW M3 ( 32400 122160 ) ( 34320 * )
    NEW M2 ( 32400 122160 ) ( * 122640 ) V1_2CUT_S
    NEW M1 ( 30480 122640 0 ) ( 32400 * )
    NEW M2 ( 34320 120240 ) V1_2CUT_E
    NEW M3 ( 32400 122160 ) V2_XR
 ;
- spi_SlaveMode_u/sfr_rx[2]
  ( spi_SlaveMode_u/U38 I ) ( spi_SlaveMode_u/sfr_rx_reg\[2\] Q )
  + ROUTED M1 ( 38160 102960 0 ) ( 38640 * ) V1_2CUT_N
    NEW M2 ( 38640 102960 ) ( * 103440 )
    NEW M2 ( 38640 103440 ) ( 39600 * )
    NEW M2 ( 39600 102480 ) ( * 103440 )
    NEW M2 ( 39600 102480 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/sfr_rx[1]
  ( spi_SlaveMode_u/U53 I ) ( spi_SlaveMode_u/sfr_rx_reg\[1\] Q )
  + ROUTED M2 ( 24720 89520 ) ( * 91440 )
    NEW M2 ( 23760 91440 ) ( 24720 * )
    NEW M2 ( 23760 91440 ) ( * 92400 ) V1_2CUT_S
    NEW M1 ( 20400 92400 0 ) ( 23760 * )
    NEW M2 ( 24720 89520 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/sfr_rx[0]
  ( spi_SlaveMode_u/U54 I ) ( spi_SlaveMode_u/sfr_rx_reg\[0\] Q )
  + ROUTED M1 ( 10800 82800 ) ( 11760 * 0 )
    NEW M2 ( 10800 82800 ) ( * 85680 ) V1_2CUT_E
    NEW M1 ( 10800 85680 ) ( 17040 * 0 )
    NEW M2 ( 10800 82800 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/rx_bit_cnt[2]
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[2\] Q ) ( spi_SlaveMode_u/U9 B )
  ( spi_SlaveMode_u/FE_PHC6_rx_bit_cnt_2_ I )
  + ROUTED M2 ( 33360 68880 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 33360 68880 ) ( 40080 * ) V2_2CUT_S
    NEW M2 ( 43440 63120 ) ( * 68880 ) V2_2CUT_S
    NEW M3 ( 40080 68880 ) ( 43440 * )
    NEW M2 ( 40080 65520 ) ( * 68880 )
    NEW M3 ( 33360 68880 ) V2_2CUT_E
    NEW M2 ( 33360 68880 ) V1_2CUT_S
    NEW M2 ( 43440 63120 ) V1_2CUT_E
    NEW M2 ( 40080 65520 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/rx_bit_cnt[1]
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[1\] Q ) ( spi_SlaveMode_u/U14 A1 )
  ( spi_SlaveMode_u/U9 A1 ) ( spi_SlaveMode_u/U12 A3 ) ( spi_SlaveMode_u/U8 A1 )
  + ROUTED M2 ( 34320 67920 ) ( * 68880 ) V1_X
    NEW M2 ( 33840 67920 ) ( 34320 * )
    NEW M2 ( 33840 65520 ) ( * 67920 )
    NEW M2 ( 34320 68880 ) ( * 71280 )
    NEW M2 ( 41520 71280 ) ( * 71760 ) V2_2CUT_W
    NEW M3 ( 34320 71760 ) ( 41520 * )
    NEW M2 ( 32880 71280 ) ( 34320 * )
    NEW M2 ( 34320 71280 ) ( * 71760 ) V2_2CUT_S
    NEW M2 ( 32880 71280 ) ( * 75600 ) V1_2CUT_S
    NEW M2 ( 32880 75600 ) ( * 79440 )
    NEW M2 ( 32880 79440 ) ( 34320 * )
    NEW M2 ( 34320 78960 ) ( * 79440 )
    NEW M2 ( 33840 65520 ) V1_X
    NEW M2 ( 41520 71280 ) V1_2CUT_E
    NEW M2 ( 34320 78960 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/rx_bit_cnt[0]
  ( spi_SlaveMode_u/rx_bit_cnt_reg\[0\] Q ) ( spi_SlaveMode_u/U16 A1 )
  ( spi_SlaveMode_u/U15 A1 )
  + ROUTED M2 ( 39600 49680 ) ( * 52080 )
    NEW M2 ( 39600 49680 ) ( 40080 * )
    NEW M2 ( 40080 48240 ) ( * 49680 )
    NEW M2 ( 39600 57840 ) ( 42000 * ) V1_2CUT_W
    NEW M2 ( 38160 52080 ) ( 39600 * )
    NEW M2 ( 39600 52080 ) ( * 57840 )
    NEW M2 ( 38160 52080 ) ( * 54480 ) V1_X
    NEW M2 ( 40080 48240 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/sfr_tx[7]
  ( spi_SlaveMode_u/FE_PHC27_sfr_tx_7_ I ) ( spi_SlaveMode_u/U65 I1 )
  ( spi_SlaveMode_u/sfr_tx_reg\[7\] Q )
  + ROUTED TM1 ( 28530 60720 ) RECT ( -270 -1840 270 600 )
    NEW M2 ( 18480 58800 ) ( * 59760 ) V2_2CUT_N
    NEW M2 ( 11280 59760 ) ( * 61200 ) V1_2CUT_N
    NEW M3 ( 11280 59760 ) ( 18480 * )
    NEW M2 ( 18480 59760 ) ( * 60720 ) V2_XR
    NEW M3 ( 18480 60720 ) ( 28530 * ) TV1_2CUT_N
    NEW TM1 ( 28530 59480 ) ( * 60720 )
    NEW MTT2 ( 28530 59480 ) ( 120330 * ) TV2_2CUT_N
    NEW TM1 ( 120330 59480 ) ( * 61200 ) TV1_2CUT_S
    NEW M3 ( 120330 61200 ) ( 129840 * ) V2_2CUT_W
    NEW M2 ( 129840 55440 ) ( * 61200 )
    NEW M2 ( 18480 58800 ) V1_X
    NEW M3 ( 11280 59760 ) V2_2CUT_N
    NEW MTT2 ( 28530 59480 ) TV2_2CUT_N
    NEW M2 ( 129840 55440 ) V1_X
 ;
- spi_SlaveMode_u/sfr_tx[6]
  ( spi_SlaveMode_u/FE_PHC21_sfr_tx_6_ I ) ( spi_SlaveMode_u/U65 I0 )
  ( spi_SlaveMode_u/sfr_tx_reg\[6\] Q )
  + ROUTED M2 ( 11760 67440 ) ( * 67920 ) V1_2CUT_N
    NEW M3 ( 11760 67440 ) ( 13680 * ) V2_2CUT_W
    NEW M2 ( 13680 58800 ) ( * 67440 )
    NEW M1 ( 13680 58800 ) ( 16080 * 0 )
    NEW M2 ( 11760 67920 ) ( * 88080 ) V2_2CUT_E
    NEW M3 ( 11760 88080 ) ( 18480 * ) V2_2CUT_W
    NEW M2 ( 18480 88080 ) ( * 93360 ) V2_XR
    NEW M3 ( 18480 93360 ) ( 22230 * ) TV1_2CUT_E
    NEW TM1 ( 20430 93360 ) ( 22230 * )
    NEW TM1 ( 20430 93360 ) ( * 147600 ) TV1_X
    NEW M3 ( 18960 147600 ) ( 20430 * )
    NEW M2 ( 18960 147600 ) ( * 156240 ) V1_X
    NEW M3 ( 11760 67440 ) V2_2CUT_E
    NEW M2 ( 13680 58800 ) V1_2CUT_N
    NEW M3 ( 18960 147600 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/sfr_tx[5]
  ( spi_SlaveMode_u/FE_PHC18_sfr_tx_5_ I ) ( spi_SlaveMode_u/U66 I1 )
  ( spi_SlaveMode_u/sfr_tx_reg\[5\] Q )
  + ROUTED M2 ( 23280 51600 ) ( * 53040 ) V1_2CUT_S
    NEW M3 ( 23280 51600 ) ( 29040 * ) V2_2CUT_W
    NEW M2 ( 29040 51600 ) ( * 52080 ) V1_2CUT_E
    NEW M2 ( 23280 53040 ) ( * 57840 ) V2_2CUT_W
    NEW M3 ( 14160 57840 ) ( 23280 * )
    NEW M2 ( 14160 57840 ) ( * 62160 )
    NEW M2 ( 14160 62160 ) ( 14640 * )
    NEW M2 ( 14640 62160 ) ( * 65520 ) V1_2CUT_E
    NEW M3 ( 23280 51600 ) V2_2CUT_E
    NEW M3 ( 14160 57840 ) V2_2CUT_E
 ;
- spi_SlaveMode_u/sfr_tx[4]
  ( spi_SlaveMode_u/FE_PHC58_sfr_tx_4_ I ) ( spi_SlaveMode_u/U66 I0 )
  ( spi_SlaveMode_u/sfr_tx_reg\[4\] Q )
  + ROUTED M2 ( 23280 45840 ) RECT ( -120 -440 120 120 )
    NEW M2 ( 26160 45840 ) ( * 52080 ) V1_2CUT_N
    NEW M1 ( 26160 52080 ) ( 26640 * 0 )
    NEW M3 ( 23280 45840 ) ( 24720 * ) V2_2CUT_E
    NEW M3 ( 24720 45840 ) ( 26160 * ) V2_2CUT_W
    NEW M2 ( 24720 45360 ) ( * 45840 )
    NEW M2 ( 23280 45840 ) V1_2CUT_S
    NEW M3 ( 23280 45840 ) V2_2CUT_N
    NEW M2 ( 24720 45360 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/sfr_tx[3]
  ( spi_SlaveMode_u/FE_PHC16_sfr_tx_3_ I ) ( spi_SlaveMode_u/U68 I1 )
  ( spi_SlaveMode_u/sfr_tx_reg\[3\] Q )
  + ROUTED M2 ( 30960 35280 ) RECT ( -120 -440 120 120 )
    NEW M3 ( 22800 35280 ) ( 30960 * ) V2_2CUT_W
    NEW M1 ( 22800 38640 ) ( 23760 * 0 )
    NEW M2 ( 22800 35280 ) ( * 38640 ) V1_X
    NEW M2 ( 22800 22320 ) ( * 35280 ) V2_2CUT_N
    NEW M2 ( 22320 22320 ) ( 22800 * )
    NEW M2 ( 22320 21840 ) ( * 22320 )
    NEW M3 ( 21360 21840 ) ( 22320 * ) V2_XR
    NEW M2 ( 21360 18480 ) ( * 21840 ) V2_XR
    NEW M2 ( 30960 35280 ) V1_2CUT_E
    NEW M2 ( 21360 18480 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/sfr_tx[2]
  ( spi_SlaveMode_u/FE_PHC17_sfr_tx_2_ I ) ( spi_SlaveMode_u/U68 I0 )
  ( spi_SlaveMode_u/sfr_tx_reg\[2\] Q )
  + ROUTED M2 ( 28560 15120 ) RECT ( -120 -440 120 120 )
    NEW M1 ( 23280 29040 0 ) ( 23760 * ) V1_2CUT_N
    NEW M2 ( 23760 29040 ) ( * 35280 ) V1_2CUT_S
    NEW M1 ( 23760 35280 ) ( 28560 * 0 )
    NEW M1 ( 23280 27600 0 ) ( 24720 * ) V1_2CUT_N
    NEW M2 ( 24720 15120 ) ( * 27600 )
    NEW M3 ( 24720 15120 ) ( 28560 * ) V2_2CUT_W
    NEW M3 ( 24720 15120 ) V2_XR
    NEW M2 ( 28560 15120 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/sfr_tx[1]
  ( spi_SlaveMode_u/FE_PHC22_sfr_tx_1_ I ) ( spi_SlaveMode_u/U69 I1 )
  ( spi_SlaveMode_u/sfr_tx_reg\[1\] Q )
  + ROUTED M2 ( 29040 26160 ) ( * 28560 ) V1_2CUT_E
    NEW M1 ( 23760 25200 ) ( 24720 * 0 )
    NEW M2 ( 23760 25200 ) ( * 26160 ) V2_2CUT_S
    NEW M3 ( 23760 26160 ) ( 29040 * ) V2_2CUT_E
    NEW M3 ( 29040 26160 ) ( 47280 * )
    NEW M3 ( 47280 26160 ) ( * 26640 )
    NEW M3 ( 47280 26640 ) ( 73200 * ) V2_2CUT_W
    NEW M2 ( 73200 25360 ) ( * 26640 )
    NEW M2 ( 23760 25200 ) V1_X
    NEW M2 ( 73200 25360 ) V1_2CUT_E
 ;
- spi_SlaveMode_u/sfr_tx[0]
  ( spi_SlaveMode_u/FE_PHC59_sfr_tx_0_ I ) ( spi_SlaveMode_u/U69 I0 )
  ( spi_SlaveMode_u/sfr_tx_reg\[0\] Q )
  + ROUTED M2 ( 25200 15600 ) ( * 28560 ) V1_2CUT_E
    NEW M1 ( 25200 28560 ) ( 26640 * 0 )
    NEW M1 ( 25200 15120 0 ) ( 26640 * ) V1_2CUT_W
    NEW M2 ( 26640 11760 ) ( * 15120 )
    NEW M2 ( 25200 15600 ) V1_2CUT_S
    NEW M2 ( 26640 11760 ) V1_2CUT_N
 ;
- spi_SlaveMode_u/tx_bit_cnt[2]
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[2\] Q ) ( spi_SlaveMode_u/U57 A2 )
  ( spi_SlaveMode_u/U3 B1 ) ( spi_SlaveMode_u/U3 A1 )
  + ROUTED M2 ( 41520 17520 ) ( * 18480 ) V1_2CUT_S
    NEW M3 ( 41520 17520 ) ( 42480 * )
    NEW M3 ( 42480 17040 ) ( * 17520 )
    NEW M3 ( 42480 17040 ) ( 43440 * )
    NEW M3 ( 43440 16560 ) ( * 17040 )
    NEW M2 ( 43440 12240 ) ( * 16560 ) V2_2CUT_N
    NEW M2 ( 34320 19440 ) ( * 24240 ) V1_2CUT_E
    NEW M2 ( 34320 19440 ) ( 34800 * ) V2_2CUT_E
    NEW M3 ( 34800 19440 ) ( 39600 * )
    NEW M3 ( 39600 18480 ) ( * 18960 ) V2_2CUT_N
    NEW M3 ( 39600 18960 ) ( * 19440 )
    NEW M3 ( 39600 18480 ) ( 41520 * ) V2_2CUT_W
    NEW M1 ( 41520 18480 ) ( 42000 * 0 )
    NEW M2 ( 39600 18960 ) V1_2CUT_W
    NEW M3 ( 41520 17520 ) V2_2CUT_E
    NEW M2 ( 43440 12240 ) V1_2CUT_S
 ;
- spi_SlaveMode_u/tx_bit_cnt[1]
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[1\] Q ) ( spi_SlaveMode_u/U4 A1 )
  ( spi_SlaveMode_u/U58 A3 ) ( spi_SlaveMode_u/U59 A1 )
  ( spi_SlaveMode_u/U5 B1 ) ( spi_SlaveMode_u/U5 A1 )
  + ROUTED M2 ( 45360 37680 ) ( * 39120 ) V1_2CUT_W
    NEW M2 ( 45360 37680 ) ( 47760 * )
    NEW M2 ( 47760 37680 ) ( * 38640 ) V1_2CUT_S
    NEW M2 ( 39120 36240 ) ( * 37680 )
    NEW M2 ( 39120 37680 ) ( 39600 * )
    NEW M2 ( 39600 37680 ) ( * 39120 ) V1_2CUT_E
    NEW M1 ( 39600 39120 ) ( 45360 * 0 )
    NEW M1 ( 33360 36240 ) ( 39120 * 0 ) V1_2CUT_W
    NEW M2 ( 33360 36240 ) ( * 39120 ) V2_2CUT_W
    NEW M3 ( 30000 39120 ) ( 33360 * )
    NEW M2 ( 30000 39120 ) ( * 41520 ) V1_2CUT_N
    NEW M2 ( 39120 28080 ) ( * 33840 )
    NEW M1 ( 39120 28080 ) ( 41040 * 0 )
    NEW M2 ( 39120 33840 ) ( * 36240 )
    NEW M2 ( 39120 33840 ) ( 42000 * )
    NEW M2 ( 42000 31920 ) ( * 33840 )
    NEW M2 ( 33360 36240 ) V1_2CUT_E
    NEW M3 ( 30000 39120 ) V2_2CUT_E
    NEW M2 ( 39120 28080 ) V1_2CUT_N
    NEW M2 ( 42000 31920 ) V1_X
 ;
- spi_SlaveMode_u/tx_bit_cnt[0]
  ( spi_SlaveMode_u/tx_bit_cnt_reg\[0\] Q ) ( spi_SlaveMode_u/U7 A1 )
  ( spi_SlaveMode_u/U60 A1 ) ( spi_SlaveMode_u/U6 A1 ) ( spi_SlaveMode_u/U4 A2 )
  ( spi_SlaveMode_u/U58 A1 ) ( spi_SlaveMode_u/U61 B1 )
  ( spi_SlaveMode_u/U61 A1 )
  + ROUTED M1 ( 38640 44880 ) ( * 45360 0 )
    NEW M2 ( 46320 48720 ) ( * 49680 )
    NEW M2 ( 46320 49680 ) ( 47760 * )
    NEW M2 ( 47760 45360 ) ( * 49680 )
    NEW M3 ( 38640 48720 ) ( 46320 * ) V2_2CUT_W
    NEW M2 ( 38640 46320 ) ( 41040 * )
    NEW M2 ( 41040 45840 ) ( * 46320 )
    NEW M2 ( 42960 28080 ) ( * 31920 ) V1_2CUT_S
    NEW M2 ( 38640 48720 ) ( * 51120 ) V1_2CUT_E
    NEW M2 ( 38640 46320 ) ( * 48720 ) V2_2CUT_N
    NEW M2 ( 38640 38640 ) ( * 44880 ) V1_2CUT_N
    NEW M2 ( 38640 44880 ) ( * 46320 )
    NEW M1 ( 38640 38640 0 ) ( 42960 * ) V1_2CUT_S
    NEW M2 ( 42960 31920 ) ( * 38640 )
    NEW M2 ( 47760 45360 ) V1_2CUT_S
    NEW M2 ( 46320 48720 ) V1_V
    NEW M2 ( 41040 45840 ) V1_2CUT_E
    NEW M2 ( 42960 28080 ) V1_2CUT_N
    NEW M2 ( 38640 38640 ) V1_2CUT_E
 ;
END NETS

END DESIGN
