#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 20 14:08:19 2021
# Process ID: 736087
# Current directory: /home/hk19197/awesomeaudiomixer
# Command line: vivado -mode tcl -source rtl.tcl
# Log file: /home/hk19197/awesomeaudiomixer/vivado.log
# Journal file: /home/hk19197/awesomeaudiomixer/vivado.jou
#-----------------------------------------------------------
source rtl.tcl
# open_project rtl-proj/rtl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hk19197/awesomeaudiomixer/hls-proj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
# upgrade_ip [get_ips]
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# reset_runs impl_1
# launch_runs impl_1 -to_step write_bitstream
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/ps/M_AXI_GP0_ACLK
/amix/ap_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.srcs/sources_1/bd/overlay/overlay.bd 
INFO: [IP_Flow 19-7066] Running IP cache check for IP overlay_amix_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP overlay_ps_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
eexit
invalid command name "eexit"
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 20 14:08:53 2021...
