0 ps cluster0.cpu1 R cpsr 000003cd
0 ps cluster0.cpu1 R X0 0000000000000000
0 ps cluster0.cpu1 R X1 0000000000000000
0 ps cluster0.cpu1 R X2 0000000000000000
0 ps cluster0.cpu1 R X3 0000000000000000
0 ps cluster0.cpu1 R X4 0000000000000000
0 ps cluster0.cpu1 R X5 0000000000000000
0 ps cluster0.cpu1 R X6 0000000000000000
0 ps cluster0.cpu1 R X7 0000000000000000
0 ps cluster0.cpu1 R X8 0000000000000000
0 ps cluster0.cpu1 R X9 0000000000000000
0 ps cluster0.cpu1 R X10 0000000000000000
0 ps cluster0.cpu1 R X11 0000000000000000
0 ps cluster0.cpu1 R X12 0000000000000000
0 ps cluster0.cpu1 R X13 0000000000000000
0 ps cluster0.cpu1 R X14 0000000000000000
0 ps cluster0.cpu1 R X15 0000000000000000
0 ps cluster0.cpu1 R X16 0000000000000000
0 ps cluster0.cpu1 R X17 0000000000000000
0 ps cluster0.cpu1 R X18 0000000000000000
0 ps cluster0.cpu1 R X19 0000000000000000
0 ps cluster0.cpu1 R X20 0000000000000000
0 ps cluster0.cpu1 R X21 0000000000000000
0 ps cluster0.cpu1 R X22 0000000000000000
0 ps cluster0.cpu1 R X23 0000000000000000
0 ps cluster0.cpu1 R X24 0000000000000000
0 ps cluster0.cpu1 R X25 0000000000000000
0 ps cluster0.cpu1 R X26 0000000000000000
0 ps cluster0.cpu1 R X27 0000000000000000
0 ps cluster0.cpu1 R X28 0000000000000000
0 ps cluster0.cpu1 R X29 0000000000000000
0 ps cluster0.cpu1 R X30 0000000000000000
0 ps cluster0.cpu1 R q0 00000000000000000000000000000000
0 ps cluster0.cpu1 R q1 00000000000000000000000000000000
0 ps cluster0.cpu1 R q2 00000000000000000000000000000000
0 ps cluster0.cpu1 R q3 00000000000000000000000000000000
0 ps cluster0.cpu1 R q4 00000000000000000000000000000000
0 ps cluster0.cpu1 R q5 00000000000000000000000000000000
0 ps cluster0.cpu1 R q6 00000000000000000000000000000000
0 ps cluster0.cpu1 R q7 00000000000000000000000000000000
0 ps cluster0.cpu1 R q8 00000000000000000000000000000000
0 ps cluster0.cpu1 R q9 00000000000000000000000000000000
0 ps cluster0.cpu1 R q10 00000000000000000000000000000000
0 ps cluster0.cpu1 R q11 00000000000000000000000000000000
0 ps cluster0.cpu1 R q12 00000000000000000000000000000000
0 ps cluster0.cpu1 R q13 00000000000000000000000000000000
0 ps cluster0.cpu1 R q14 00000000000000000000000000000000
0 ps cluster0.cpu1 R q15 00000000000000000000000000000000
0 ps cluster0.cpu1 R q16 00000000000000000000000000000000
0 ps cluster0.cpu1 R q17 00000000000000000000000000000000
0 ps cluster0.cpu1 R q18 00000000000000000000000000000000
0 ps cluster0.cpu1 R q19 00000000000000000000000000000000
0 ps cluster0.cpu1 R q20 00000000000000000000000000000000
0 ps cluster0.cpu1 R q21 00000000000000000000000000000000
0 ps cluster0.cpu1 R q22 00000000000000000000000000000000
0 ps cluster0.cpu1 R q23 00000000000000000000000000000000
0 ps cluster0.cpu1 R q24 00000000000000000000000000000000
0 ps cluster0.cpu1 R q25 00000000000000000000000000000000
0 ps cluster0.cpu1 R q26 00000000000000000000000000000000
0 ps cluster0.cpu1 R q27 00000000000000000000000000000000
0 ps cluster0.cpu1 R q28 00000000000000000000000000000000
0 ps cluster0.cpu1 R q29 00000000000000000000000000000000
0 ps cluster0.cpu1 R q30 00000000000000000000000000000000
0 ps cluster0.cpu1 R q31 00000000000000000000000000000000
0 ps cluster0.cpu1 R fpexc 04000700
0 ps cluster0.cpu1 R NSACR 00000c00
0 ps cluster0.cpu1 R WFAR 00000000
0 ps cluster0.cpu1 R SPSR_irq 00000000
0 ps cluster0.cpu1 R SPSR_fiq 00000000
0 ps cluster0.cpu1 R SPSR_abt 00000000
0 ps cluster0.cpu1 R SPSR_und 00000000
0 ps cluster0.cpu1 R SDER 00000000
0 ps cluster0.cpu1 R DBGDSCRint 00000000
0 ps cluster0.cpu1 R DBGDSCRext 00000000
0 ps cluster0.cpu1 R EDSCR 03003c02
0 ps cluster0.cpu1 R TCR_EL2 80800000
0 ps cluster0.cpu1 R DACR32_EL2 00000000
0 ps cluster0.cpu1 R CSSELR_EL1 00000000
0 ps cluster0.cpu1 R CTIGATE 0000000f
0 ps cluster0.cpu1 R VPIDR_EL2 00000000
0 ps cluster0.cpu1 R ACTLR_EL1 00000000
0 ps cluster0.cpu1 R ACTLR_EL2 00000000
0 ps cluster0.cpu1 R ACTLR_EL3 00000000
0 ps cluster0.cpu1 R CPACR_EL1 00000000
0 ps cluster0.cpu1 R CPTR_EL2 000033ff
0 ps cluster0.cpu1 R CPTR_EL3 00000000
0 ps cluster0.cpu1 R MDCR_EL2 00000008
0 ps cluster0.cpu1 R HSTR_EL2 00000000
0 ps cluster0.cpu1 R HACR_EL2 00000000
0 ps cluster0.cpu1 R AFSR0_EL1 00000000
0 ps cluster0.cpu1 R AFSR1_EL1 00000000
0 ps cluster0.cpu1 R AFSR0_EL2 00000000
0 ps cluster0.cpu1 R AFSR1_EL2 00000000
0 ps cluster0.cpu1 R AFSR0_EL3 00000000
0 ps cluster0.cpu1 R AFSR1_EL3 00000000
0 ps cluster0.cpu1 R IFSR32_EL2 00000000
0 ps cluster0.cpu1 R TCR_EL3 0000000080800000
0 ps cluster0.cpu1 R TTBR0_EL3 0000000000000000
0 ps cluster0.cpu1 R MAIR_EL3 0000000000000000
0 ps cluster0.cpu1 R AMAIR_EL3 0000000000000000
0 ps cluster0.cpu1 R MAIR2_EL3 0000000000000000
0 ps cluster0.cpu1 R AMAIR2_EL3 0000000000000000
0 ps cluster0.cpu1 R TTBR0_EL2 0000000000000000
0 ps cluster0.cpu1 R MAIR_EL2 0000000000000000
0 ps cluster0.cpu1 R AMAIR_EL2 0000000000000000
0 ps cluster0.cpu1 R MAIR2_EL2 0000000000000000
0 ps cluster0.cpu1 R AMAIR2_EL2 0000000000000000
0 ps cluster0.cpu1 R VTTBR_EL2 0000000000000000
0 ps cluster0.cpu1 R VTCR_EL2 0000000080000000
0 ps cluster0.cpu1 R TCR_EL1 0000000000000000
0 ps cluster0.cpu1 R TTBR0_EL1 0000000000000000
0 ps cluster0.cpu1 R TTBR1_EL1 0000000000000000
0 ps cluster0.cpu1 R MAIR_EL1 0000000000000000
0 ps cluster0.cpu1 R AMAIR_EL1 0000000000000000
0 ps cluster0.cpu1 R MAIR2_EL1 0000000000000000
0 ps cluster0.cpu1 R AMAIR2_EL1 0000000000000000
0 ps cluster0.cpu1 R PAR_EL1 0000000000000000
0 ps cluster0.cpu1 R CONTEXTIDR_EL1 0000000000000000
0 ps cluster0.cpu1 R VMPIDR_EL2 0000000080000000
0 ps cluster0.cpu1 R SCTLR_EL1 0000000000c00800
0 ps cluster0.cpu1 R SCTLR_EL2 0000000030c50810
0 ps cluster0.cpu1 R SCTLR_EL3 0000000030c50830
0 ps cluster0.cpu1 R SCR_EL3 0000000000000030
0 ps cluster0.cpu1 R HCR_EL2 0000000000000000
0 ps cluster0.cpu1 R MDCR_EL3 0000000000000000
0 ps cluster0.cpu1 R ESR_EL1 0000000000000000
0 ps cluster0.cpu1 R ESR_EL2 0000000000000000
0 ps cluster0.cpu1 R ESR_EL3 0000000000000000
0 ps cluster0.cpu1 R FAR_EL1 0000000000000000
0 ps cluster0.cpu1 R FAR_EL2 0000000000000000
0 ps cluster0.cpu1 R FAR_EL3 0000000000000000
0 ps cluster0.cpu1 R HPFAR_EL2 0000000000000000
0 ps cluster0.cpu1 R VBAR_EL1 0000000000000000
0 ps cluster0.cpu1 R VBAR_EL2 0000000000000000
0 ps cluster0.cpu1 R VBAR_EL3 0000000000000000
0 ps cluster0.cpu1 R TPIDR_EL0 0000000000000000
0 ps cluster0.cpu1 R TPIDRRO_EL0 0000000000000000
0 ps cluster0.cpu1 R TPIDR_EL1 0000000000000000
0 ps cluster0.cpu1 R TPIDR_EL2 0000000000000000
0 ps cluster0.cpu1 R TPIDR_EL3 0000000000000000
0 ps cluster0.cpu1 R ELR_EL1 0000000000000000
0 ps cluster0.cpu1 R ELR_EL2 0000000000000000
0 ps cluster0.cpu1 R ELR_EL3 0000000000000000
0 ps cluster0.cpu1 R SPSR_EL1 0000000000000000
0 ps cluster0.cpu1 R SPSR_EL2 0000000000000000
0 ps cluster0.cpu1 R SPSR_EL3 0000000000000000
0 ps cluster0.cpu1 R MPIDR_EL1 0000000081000100
0 ps cluster0.cpu1 SIGNAL: SIGNAL=DebugReset STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=ResetHold STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=DebugReset STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=ResetHold STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=DebugReset STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=ResetHold STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=DebugReset STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=ResetHold STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=Abort STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=DebugReset STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=ResetHold STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=DebugReset STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=ResetHold STATE=N
0 ps cluster0.cpu1 SIGNAL: SIGNAL=Abort STATE=N
0 ps cluster0.cpu1 E 00000000:000000000000 00000000 CoreEvent_Reset
0 ps cluster0.cpu1 R cpsr 000003cd
10000 ps cluster0.cpu1 IT (1) 04000000 d2800000 O EL3h_s : MOV      x0,#0
10000 ps cluster0.cpu1 R X0 0000000000000000
20000 ps cluster0.cpu1 IT (2) 04000004 d2800001 O EL3h_s : MOV      x1,#0
20000 ps cluster0.cpu1 R X1 0000000000000000
30000 ps cluster0.cpu1 IT (3) 04000008 d2800002 O EL3h_s : MOV      x2,#0
30000 ps cluster0.cpu1 R X2 0000000000000000
40000 ps cluster0.cpu1 IT (4) 0400000c d2800003 O EL3h_s : MOV      x3,#0
40000 ps cluster0.cpu1 R X3 0000000000000000
50000 ps cluster0.cpu1 IT (5) 04000010 d2800004 O EL3h_s : MOV      x4,#0
50000 ps cluster0.cpu1 R X4 0000000000000000
60000 ps cluster0.cpu1 IT (6) 04000014 d2800005 O EL3h_s : MOV      x5,#0
60000 ps cluster0.cpu1 R X5 0000000000000000
70000 ps cluster0.cpu1 IT (7) 04000018 d2800006 O EL3h_s : MOV      x6,#0
70000 ps cluster0.cpu1 R X6 0000000000000000
80000 ps cluster0.cpu1 IT (8) 0400001c d2800007 O EL3h_s : MOV      x7,#0
80000 ps cluster0.cpu1 R X7 0000000000000000
90000 ps cluster0.cpu1 IT (9) 04000020 d2800008 O EL3h_s : MOV      x8,#0
90000 ps cluster0.cpu1 R X8 0000000000000000
100000 ps cluster0.cpu1 IT (10) 04000024 d2800009 O EL3h_s : MOV      x9,#0
100000 ps cluster0.cpu1 R X9 0000000000000000
110000 ps cluster0.cpu1 IT (11) 04000028 d280000a O EL3h_s : MOV      x10,#0
110000 ps cluster0.cpu1 R X10 0000000000000000
120000 ps cluster0.cpu1 IT (12) 0400002c d280000b O EL3h_s : MOV      x11,#0
120000 ps cluster0.cpu1 R X11 0000000000000000
130000 ps cluster0.cpu1 IT (13) 04000030 d280000c O EL3h_s : MOV      x12,#0
130000 ps cluster0.cpu1 R X12 0000000000000000
140000 ps cluster0.cpu1 IT (14) 04000034 d280000d O EL3h_s : MOV      x13,#0
140000 ps cluster0.cpu1 R X13 0000000000000000
150000 ps cluster0.cpu1 IT (15) 04000038 d280000e O EL3h_s : MOV      x14,#0
150000 ps cluster0.cpu1 R X14 0000000000000000
160000 ps cluster0.cpu1 IT (16) 0400003c d280000f O EL3h_s : MOV      x15,#0
160000 ps cluster0.cpu1 R X15 0000000000000000
170000 ps cluster0.cpu1 IT (17) 04000040 d2800010 O EL3h_s : MOV      x16,#0
170000 ps cluster0.cpu1 R X16 0000000000000000
180000 ps cluster0.cpu1 IT (18) 04000044 d2800011 O EL3h_s : MOV      x17,#0
180000 ps cluster0.cpu1 R X17 0000000000000000
190000 ps cluster0.cpu1 IT (19) 04000048 d2800012 O EL3h_s : MOV      x18,#0
190000 ps cluster0.cpu1 R X18 0000000000000000
200000 ps cluster0.cpu1 IT (20) 0400004c d2800013 O EL3h_s : MOV      x19,#0
200000 ps cluster0.cpu1 R X19 0000000000000000
210000 ps cluster0.cpu1 IT (21) 04000050 d2800014 O EL3h_s : MOV      x20,#0
210000 ps cluster0.cpu1 R X20 0000000000000000
220000 ps cluster0.cpu1 IT (22) 04000054 d2800015 O EL3h_s : MOV      x21,#0
220000 ps cluster0.cpu1 R X21 0000000000000000
230000 ps cluster0.cpu1 IT (23) 04000058 d2800016 O EL3h_s : MOV      x22,#0
230000 ps cluster0.cpu1 R X22 0000000000000000
240000 ps cluster0.cpu1 IT (24) 0400005c d2800017 O EL3h_s : MOV      x23,#0
240000 ps cluster0.cpu1 R X23 0000000000000000
250000 ps cluster0.cpu1 IT (25) 04000060 d2800018 O EL3h_s : MOV      x24,#0
250000 ps cluster0.cpu1 R X24 0000000000000000
260000 ps cluster0.cpu1 IT (26) 04000064 d2800019 O EL3h_s : MOV      x25,#0
260000 ps cluster0.cpu1 R X25 0000000000000000
270000 ps cluster0.cpu1 IT (27) 04000068 d280001a O EL3h_s : MOV      x26,#0
270000 ps cluster0.cpu1 R X26 0000000000000000
280000 ps cluster0.cpu1 IT (28) 0400006c d280001b O EL3h_s : MOV      x27,#0
280000 ps cluster0.cpu1 R X27 0000000000000000
290000 ps cluster0.cpu1 IT (29) 04000070 d280001c O EL3h_s : MOV      x28,#0
290000 ps cluster0.cpu1 R X28 0000000000000000
300000 ps cluster0.cpu1 IT (30) 04000074 d280001d O EL3h_s : MOV      x29,#0
300000 ps cluster0.cpu1 R X29 0000000000000000
310000 ps cluster0.cpu1 IT (31) 04000078 d280001e O EL3h_s : MOV      x30,#0
310000 ps cluster0.cpu1 R X30 0000000000000000
320000 ps cluster0.cpu1 IT (32) 0400007c d2800000 O EL3h_s : MOV      x0,#0
320000 ps cluster0.cpu1 R X0 0000000000000000
330000 ps cluster0.cpu1 IT (33) 04000080 d51e1140 O EL3h_s : MSR      CPTR_EL3,x0
330000 ps cluster0.cpu1 R CPTR_EL3 00000000:00000000
340000 ps cluster0.cpu1 IT (34) 04000084 d51e111f O EL3h_s : MSR      SCR_EL3,xzr
340000 ps cluster0.cpu1 R SCR_EL3 00000000:00000000
350000 ps cluster0.cpu1 IT (35) 04000088 d5033fdf O EL3h_s : ISB
360000 ps cluster0.cpu1 IT (36) 0400008c d2800020 O EL3h_s : MOV      x0,#1
360000 ps cluster0.cpu1 R X0 0000000000000001
370000 ps cluster0.cpu1 IT (37) 04000090 d51ecca0 O EL3h_s : MSR      ICC_SRE_EL3,x0
370000 ps cluster0.cpu1 R ICC_SRE_EL3 00000000:00000001
380000 ps cluster0.cpu1 IT (38) 04000094 d5033fdf O EL3h_s : ISB
390000 ps cluster0.cpu1 IT (39) 04000098 d518cca0 O EL3h_s : MSR      ICC_SRE_EL1,x0
390000 ps cluster0.cpu1 R ICC_SRE_EL1 00000000:00000001
400000 ps cluster0.cpu1 IT (40) 0400009c d2800021 O EL3h_s : MOV      x1,#1
400000 ps cluster0.cpu1 R X1 0000000000000001
410000 ps cluster0.cpu1 IT (41) 040000a0 d51e1101 O EL3h_s : MSR      SCR_EL3,x1
410000 ps cluster0.cpu1 R SCR_EL3 00000000:00000001
420000 ps cluster0.cpu1 IT (42) 040000a4 d5033fdf O EL3h_s : ISB
430000 ps cluster0.cpu1 IT (43) 040000a8 d51cc9a0 O EL3h_s : MSR      ICC_SRE_EL2,x0
430000 ps cluster0.cpu1 R ICC_SRE_EL2 00000000:00000001
440000 ps cluster0.cpu1 IT (44) 040000ac d5033fdf O EL3h_s : ISB
450000 ps cluster0.cpu1 IT (45) 040000b0 d518cca0 O EL3h_s : MSR      ICC_SRE_EL1,x0
450000 ps cluster0.cpu1 R ICC_SRE_EL1 00000000:00000001
460000 ps cluster0.cpu1 IT (46) 040000b4 52800001 O EL3h_s : MOV      w1,#0
460000 ps cluster0.cpu1 R X1 0000000000000000
470000 ps cluster0.cpu1 IT (47) 040000b8 32150021 O EL3h_s : ORR      w1,w1,#0x800
470000 ps cluster0.cpu1 R X1 0000000000000800
480000 ps cluster0.cpu1 IT (48) 040000bc 32160021 O EL3h_s : ORR      w1,w1,#0x400
480000 ps cluster0.cpu1 R X1 0000000000000C00
490000 ps cluster0.cpu1 IT (49) 040000c0 321d0021 O EL3h_s : ORR      w1,w1,#8
490000 ps cluster0.cpu1 R X1 0000000000000C08
500000 ps cluster0.cpu1 IT (50) 040000c4 321e0021 O EL3h_s : ORR      w1,w1,#4
500000 ps cluster0.cpu1 R X1 0000000000000C0C
510000 ps cluster0.cpu1 IT (51) 040000c8 321f0021 O EL3h_s : ORR      w1,w1,#2
510000 ps cluster0.cpu1 R X1 0000000000000C0E
520000 ps cluster0.cpu1 IT (52) 040000cc d51e1101 O EL3h_s : MSR      SCR_EL3,x1
520000 ps cluster0.cpu1 R SCR_EL3 00000000:00000c0e
530000 ps cluster0.cpu1 IT (53) 040000d0 d5033fdf O EL3h_s : ISB
540000 ps cluster0.cpu1 IT (54) 040000d4 d53800a0 O EL3h_s : MRS      x0,MPIDR_EL1
540000 ps cluster0.cpu1 R X0 0000000081000100
550000 ps cluster0.cpu1 IT (55) 040000d8 b2405fe1 O EL3h_s : MOV      x1,#0xffffff
550000 ps cluster0.cpu1 R X1 0000000000FFFFFF
560000 ps cluster0.cpu1 IT (56) 040000dc 8a010000 O EL3h_s : AND      x0,x0,x1
560000 ps cluster0.cpu1 R X0 0000000000000100
570000 ps cluster0.cpu1 IS (57) 040000e0 b40000c0 O EL3h_s : CBZ      x0,{pc}+0x18 ; 0x40000f8
580000 ps cluster0.cpu1 IT (58) 040000e4 d2802001 O EL3h_s : MOV      x1,#0x100
580000 ps cluster0.cpu1 R X1 0000000000000100
590000 ps cluster0.cpu1 IT (59) 040000e8 eb01001f O EL3h_s : CMP      x0,x1
590000 ps cluster0.cpu1 R cpsr 600003cd
600000 ps cluster0.cpu1 IT (60) 040000ec 5401b7e0 O EL3h_s : B.EQ     {pc}+0x36fc ; 0x40037e8
610000 ps cluster0.cpu1 IT (61) 040037e8 58000580 O EL3h_s : LDR      x0,{pc}+0xb0 ; 0x4003898
610000 ps cluster0.cpu1 MR8 04003898:000004003898 00000000_2e001000
610000 ps cluster0.cpu1 R X0 000000002E001000
620000 ps cluster0.cpu1 IT (62) 040037ec d51cc000 O EL3h_s : MSR      VBAR_EL2,x0
620000 ps cluster0.cpu1 R VBAR_EL2 00000000:2e001000
630000 ps cluster0.cpu1 IT (63) 040037f0 d518c000 O EL3h_s : MSR      VBAR_EL1,x0
630000 ps cluster0.cpu1 R VBAR_EL1 00000000:2e001000
640000 ps cluster0.cpu1 IT (64) 040037f4 d2a5e280 O EL3h_s : MOV      x0,#0x2f140000
640000 ps cluster0.cpu1 R X0 000000002F140000
650000 ps cluster0.cpu1 IT (65) 040037f8 d2800281 O EL3h_s : MOV      x1,#0x14
650000 ps cluster0.cpu1 R X1 0000000000000014
660000 ps cluster0.cpu1 IT (66) 040037fc 8b000021 O EL3h_s : ADD      x1,x1,x0
660000 ps cluster0.cpu1 R X1 000000002F140014
670000 ps cluster0.cpu1 IT (67) 04003800 b900003f O EL3h_s : STR      wzr,[x1,#0]
670000 ps cluster0.cpu1 MW4 2f140014:00002f140014 00000000
680000 ps cluster0.cpu1 IT (68) 04003804 d5033f9f O EL3h_s : DSB      SY
690000 ps cluster0.cpu1 IT (69) 04003808 b9400020 O EL3h_s : LDR      w0,[x1,#0]
690000 ps cluster0.cpu1 MR4 2f140014:00002f140014 00000000
690000 ps cluster0.cpu1 R X0 0000000000000000
700000 ps cluster0.cpu1 IT (70) 0400380c 121f0400 O EL3h_s : AND      w0,w0,#6
700000 ps cluster0.cpu1 R X0 0000000000000000
710000 ps cluster0.cpu1 IS (71) 04003810 35ffffc0 O EL3h_s : CBNZ     w0,{pc}-8 ; 0x4003808
720000 ps cluster0.cpu1 IT (72) 04003814 52801fe0 O EL3h_s : MOV      w0,#0xff
720000 ps cluster0.cpu1 R X0 00000000000000FF
730000 ps cluster0.cpu1 IT (73) 04003818 d5184600 O EL3h_s : MSR      ICC_PMR_EL1,x0
730000 ps cluster0.cpu1 R ICC_PMR_EL1 00000000:000000ff
740000 ps cluster0.cpu1 IT (74) 0400381c 52800060 O EL3h_s : MOV      w0,#3
740000 ps cluster0.cpu1 R X0 0000000000000003
750000 ps cluster0.cpu1 IT (75) 04003820 d51ecce0 O EL3h_s : MSR      ICC_IGRPEN1_EL3,x0
750000 ps cluster0.cpu1 R ICC_IGRPEN1_EL3 00000000:00000003
760000 ps cluster0.cpu1 IT (76) 04003824 d518ccc0 O EL3h_s : MSR      ICC_IGRPEN0_EL1,x0
760000 ps cluster0.cpu1 R ICC_IGRPEN0_EL1 00000000:00000003
770000 ps cluster0.cpu1 IT (77) 04003828 d518101f O EL3h_s : MSR      SCTLR_EL1,xzr
770000 ps cluster0.cpu1 R SCTLR_EL1 00000000:00000000
780000 ps cluster0.cpu1 IT (78) 0400382c d51c101f O EL3h_s : MSR      SCTLR_EL2,xzr
780000 ps cluster0.cpu1 R SCTLR_EL2 00000000:00000000
790000 ps cluster0.cpu1 IT (79) 04003830 d2800020 O EL3h_s : MOV      x0,#1
790000 ps cluster0.cpu1 R X0 0000000000000001
800000 ps cluster0.cpu1 IT (80) 04003834 b2760000 O EL3h_s : ORR      x0,x0,#0x400
800000 ps cluster0.cpu1 R X0 0000000000000401
810000 ps cluster0.cpu1 IT (81) 04003838 d51e1100 O EL3h_s : MSR      SCR_EL3,x0
810000 ps cluster0.cpu1 R SCR_EL3 00000000:00000401
820000 ps cluster0.cpu1 IT (82) 0400383c d2b00000 O EL3h_s : MOV      x0,#0x80000000
820000 ps cluster0.cpu1 R X0 0000000080000000
830000 ps cluster0.cpu1 IT (83) 04003840 b27b0000 O EL3h_s : ORR      x0,x0,#0x20
830000 ps cluster0.cpu1 R X0 0000000080000020
840000 ps cluster0.cpu1 IT (84) 04003844 b27c0000 O EL3h_s : ORR      x0,x0,#0x10
840000 ps cluster0.cpu1 R X0 0000000080000030
850000 ps cluster0.cpu1 IT (85) 04003848 b27d0000 O EL3h_s : ORR      x0,x0,#8
850000 ps cluster0.cpu1 R X0 0000000080000038
860000 ps cluster0.cpu1 IT (86) 0400384c d51c1100 O EL3h_s : MSR      HCR_EL2,x0
860000 ps cluster0.cpu1 R HCR_EL2 00000000:80000038
870000 ps cluster0.cpu1 IT (87) 04003850 d51cc81f O EL3h_s : MSR      ICH_AP0R0_EL2,xzr
870000 ps cluster0.cpu1 R ICH_AP0R0_EL2 00000000:00000000
880000 ps cluster0.cpu1 IT (88) 04003854 d51cc91f O EL3h_s : MSR      ICH_AP1R0_EL2,xzr
880000 ps cluster0.cpu1 R ICH_AP1R0_EL2 00000000:00000000
890000 ps cluster0.cpu1 IT (89) 04003858 d2800020 O EL3h_s : MOV      x0,#1
890000 ps cluster0.cpu1 R X0 0000000000000001
900000 ps cluster0.cpu1 IT (90) 0400385c b27f0000 O EL3h_s : ORR      x0,x0,#2
900000 ps cluster0.cpu1 R X0 0000000000000003
910000 ps cluster0.cpu1 IT (91) 04003860 b27d0000 O EL3h_s : ORR      x0,x0,#8
910000 ps cluster0.cpu1 R X0 000000000000000B
920000 ps cluster0.cpu1 IT (92) 04003864 b27c0000 O EL3h_s : ORR      x0,x0,#0x10
920000 ps cluster0.cpu1 R X0 000000000000001B
930000 ps cluster0.cpu1 IT (93) 04003868 b2681c00 O EL3h_s : ORR      x0,x0,#0xff000000
930000 ps cluster0.cpu1 R X0 00000000FF00001B
940000 ps cluster0.cpu1 IT (94) 0400386c d51ccbe0 O EL3h_s : MSR      ICH_VMCR_EL2,x0
940000 ps cluster0.cpu1 R ICH_VMCR_EL2 00000000:ff00001b
950000 ps cluster0.cpu1 IT (95) 04003870 d2800020 O EL3h_s : MOV      x0,#1
950000 ps cluster0.cpu1 R X0 0000000000000001
960000 ps cluster0.cpu1 IT (96) 04003874 d51ccb00 O EL3h_s : MSR      ICH_HCR_EL2,x0
960000 ps cluster0.cpu1 R ICH_HCR_EL2 00000000:00000001
970000 ps cluster0.cpu1 IT (97) 04003878 d51ccc00 O EL3h_s : MSR      ICH_LR0_EL2,x0
970000 ps cluster0.cpu1 R ICH_LR0_EL2 00000000:00000001
980000 ps cluster0.cpu1 IT (98) 0400387c aa1f03eb O EL3h_s : MOV      x11,xzr
980000 ps cluster0.cpu1 R X11 0000000000000000
990000 ps cluster0.cpu1 IT (99) 04003880 58000100 O EL3h_s : LDR      x0,{pc}+0x20 ; 0x40038a0
990000 ps cluster0.cpu1 MR8 040038a0:0000040038a0 00000000_2e000000
990000 ps cluster0.cpu1 R X0 000000002E000000
1000000 ps cluster0.cpu1 IT (100) 04003884 d51e4020 O EL3h_s : MSR      ELR_EL3,x0
1000000 ps cluster0.cpu1 R ELR_EL3 00000000:2e000000
1010000 ps cluster0.cpu1 IT (101) 04003888 d28000a0 O EL3h_s : MOV      x0,#5
1010000 ps cluster0.cpu1 R X0 0000000000000005
1020000 ps cluster0.cpu1 IT (102) 0400388c d51e4000 O EL3h_s : MSR      SPSR_EL3,x0
1020000 ps cluster0.cpu1 R SPSR_EL3 00000000:00000005
1030000 ps cluster0.cpu1 IT (103) 04003890 d69f03e0 O EL3h_s : ERET
1030000 ps cluster0.cpu1 E 00000000:000000000000 EL1h 00000019 CoreEvent_ModeChange
1030000 ps cluster0.cpu1 R cpsr 00000005
1030000 ps cluster0.cpu1 SIGNAL: SIGNAL=DebugReset STATE=N
1030000 ps cluster0.cpu1 SIGNAL: SIGNAL=ResetHold STATE=N
1040000 ps cluster0.cpu1 IT (104) 2e000000 d503201f O EL1h_n : NOP
1050000 ps cluster0.cpu1 IT (105) 2e000004 d503207f O EL1h_n : WFI
5478450000 ps cluster0.cpu1 R ISR 00000080
5478450000 ps cluster0.cpu1 SIGNAL: SIGNAL=VIRQ STATE=Y
5478200000 ps cluster0.cpu1 E 2e000008:00002e000008_NS 00000085 CoreEvent_CURRENT_SPx_IRQ
5478200000 ps cluster0.cpu1 R cpsr 000003c5
5478200000 ps cluster0.cpu1 R ELR_EL1 000000002e000008
5478200000 ps cluster0.cpu1 R SPSR_EL1 0000000000000005
5478240000 ps cluster0.cpu1 IT (107) 2e001280 14000141 O EL1h_n : B        {pc}+0x504 ; 0x2e001784
5478250000 ps cluster0.cpu1 IT (108) 2e001784 d538cc00 O EL1h_n : MRS      x0,ICC_IAR1_EL1
5478250000 ps cluster0.cpu1 R X0 0000000000002000
5478250000 ps cluster0.cpu1 SIGNAL: SIGNAL=VIRQ STATE=N
5478260000 ps cluster0.cpu1 IT (109) 2e001788 580003c1 O EL1h_n : LDR      x1,{pc}+0x78 ; 0x2e001800
5478260000 ps cluster0.cpu1 MR8 2e001800:00002e001800_NS 00000000_2e0017c0
5478260000 ps cluster0.cpu1 R X1 000000002E0017C0
5478270000 ps cluster0.cpu1 IT (110) 2e00178c 52800080 O EL1h_n : MOV      w0,#4
5478270000 ps cluster0.cpu1 R X0 0000000000000004
5478280000 ps cluster0.cpu1 IT (111) 2e001790 d45e0000 O EL1h_n : HLT      #0xf000
5478290000 ps cluster0.cpu1 IT (112) 2e001794 d518cc20 O EL1h_n : MSR      ICC_EOIR1_EL1,x0
5478290000 ps cluster0.cpu1 R ICC_EOIR1_EL1 00000000:00000004
5478300000 ps cluster0.cpu1 IT (113) 2e001798 9100056b O EL1h_n : ADD      x11,x11,#1
5478300000 ps cluster0.cpu1 R X11 0000000000000001
5478310000 ps cluster0.cpu1 IT (114) 2e00179c d69f03e0 O EL1h_n : ERET
5478310000 ps cluster0.cpu1 R cpsr 00000005
5478310000 ps cluster0.cpu1 R ISR 00000000
5478320000 ps cluster0.cpu1 IS (115) 2e000008 b4ffffeb O EL1h_n : CBZ      x11,{pc}-4 ; 0x2e000004
5478330000 ps cluster0.cpu1 IT (116) 2e00000c 52800300 O EL1h_n : MOV      w0,#0x18
5478330000 ps cluster0.cpu1 R X0 0000000000000018
5478340000 ps cluster0.cpu1 IT (117) 2e000010 d45e0000 O EL1h_n : HLT      #0xf000
