$date
	Sun Nov 29 23:35:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_tb $end
$var wire 32 ! PC [31:0] $end
$var wire 32 " INSTRUCTION [31:0] $end
$var reg 1 # CLK $end
$var reg 1 $ RESET $end
$scope module mycpu $end
$var wire 1 # CLK $end
$var wire 32 % INSTRUCTION [31:0] $end
$var wire 1 $ RESET $end
$var wire 1 & write_enb $end
$var wire 1 ' write $end
$var wire 1 ( w_enable $end
$var wire 1 ) sel_r $end
$var wire 8 * readdata [7:0] $end
$var wire 1 + read $end
$var wire 32 , pc_4 [31:0] $end
$var wire 32 - out_32bit [31:0] $end
$var wire 8 . out2 [7:0] $end
$var wire 8 / out1 [7:0] $end
$var wire 3 0 op_code [2:0] $end
$var wire 8 1 mux2_out [7:0] $end
$var wire 8 2 mux1_out [7:0] $end
$var wire 32 3 mem_writedata [31:0] $end
$var wire 1 4 mem_write $end
$var wire 32 5 mem_readdata [31:0] $end
$var wire 1 6 mem_read $end
$var wire 6 7 mem_address [5:0] $end
$var wire 1 8 m_busywait $end
$var wire 32 9 forw_32 [31:0] $end
$var wire 1 : busywait $end
$var wire 1 ; ZERO $end
$var wire 1 < SEL4 $end
$var wire 1 = SEL3 $end
$var wire 1 > SEL2 $end
$var wire 1 ? SEL1 $end
$var wire 1 @ NXT_SEL $end
$var wire 32 A NXT_PC_ADD_1 [31:0] $end
$var wire 32 B NXT_PC_ADD [31:0] $end
$var wire 8 C MUX3_OUT [7:0] $end
$var wire 8 D Complement_2s [7:0] $end
$var wire 8 E Alu_out [7:0] $end
$var reg 32 F PC [31:0] $end
$scope module ALU1 $end
$var wire 1 ; ZERO $end
$var wire 8 G output_or [7:0] $end
$var wire 8 H output_forward [7:0] $end
$var wire 8 I output_and [7:0] $end
$var wire 8 J output_add [7:0] $end
$var wire 3 K SELECT [2:0] $end
$var wire 8 L RESULT [7:0] $end
$var wire 8 M DATA2 [7:0] $end
$var wire 8 N DATA1 [7:0] $end
$scope module add1 $end
$var wire 8 O RESULT [7:0] $end
$var wire 8 P DATA2 [7:0] $end
$var wire 8 Q DATA1 [7:0] $end
$upscope $end
$scope module and1 $end
$var wire 8 R RESULT [7:0] $end
$var wire 8 S DATA2 [7:0] $end
$var wire 8 T DATA1 [7:0] $end
$upscope $end
$scope module forward1 $end
$var wire 8 U RESULT [7:0] $end
$var wire 8 V DATA2 [7:0] $end
$upscope $end
$scope module mux1 $end
$var wire 8 W output_add [7:0] $end
$var wire 8 X output_and [7:0] $end
$var wire 8 Y output_forward [7:0] $end
$var wire 8 Z output_or [7:0] $end
$var wire 3 [ SELECT [2:0] $end
$var reg 8 \ RESULT [7:0] $end
$upscope $end
$scope module or1 $end
$var wire 8 ] RESULT [7:0] $end
$var wire 8 ^ DATA2 [7:0] $end
$var wire 8 _ DATA1 [7:0] $end
$upscope $end
$upscope $end
$scope module BEQ_SIGNEL $end
$var wire 1 @ BEQ_SEL_SIG $end
$var wire 1 ; ZERO $end
$var wire 1 ` beq_0 $end
$var wire 1 < SEL4 $end
$var wire 1 = SEL3 $end
$upscope $end
$scope module FORW_ADD $end
$var wire 32 a DATA2 [31:0] $end
$var wire 32 b DATA1 [31:0] $end
$var reg 32 c RESULT [31:0] $end
$upscope $end
$scope module IMM_0R_2S $end
$var wire 1 ? SEL $end
$var wire 8 d DATA2 [7:0] $end
$var wire 8 e DATA1 [7:0] $end
$var reg 8 f MUX_OUT [7:0] $end
$upscope $end
$scope module IMM_OR_REG $end
$var wire 8 g DATA1 [7:0] $end
$var wire 8 h DATA2 [7:0] $end
$var wire 1 > SEL $end
$var reg 8 i MUX_OUT [7:0] $end
$upscope $end
$scope module MEM_OR_ALU $end
$var wire 8 j DATA2 [7:0] $end
$var wire 1 ) SEL $end
$var wire 8 k DATA1 [7:0] $end
$var reg 8 l MUX_OUT [7:0] $end
$upscope $end
$scope module NEXTPC $end
$var wire 32 m FORW_ADD [31:0] $end
$var wire 1 @ NXT_Add_SEL $end
$var wire 32 n PC_4 [31:0] $end
$var reg 32 o NXT_PC_ADD [31:0] $end
$upscope $end
$scope module PC_OR_NEXTPC $end
$var wire 32 p DATA1 [31:0] $end
$var wire 32 q DATA2 [31:0] $end
$var wire 1 : SEL $end
$var reg 32 r MUX_OUT [31:0] $end
$upscope $end
$scope module Reg1 $end
$var wire 1 # CLK $end
$var wire 8 s IN [7:0] $end
$var wire 3 t INADDRESS [2:0] $end
$var wire 8 u OUT1 [7:0] $end
$var wire 3 v OUT1ADDRESS [2:0] $end
$var wire 8 w OUT2 [7:0] $end
$var wire 3 x OUT2ADDRESS [2:0] $end
$var wire 1 $ RESET $end
$var wire 1 ( WRITE $end
$var integer 32 y i [31:0] $end
$upscope $end
$scope module SIGN_EXT $end
$var wire 8 z IN [7:0] $end
$var wire 32 { OUT [31:0] $end
$upscope $end
$scope module WRITECONT $end
$var wire 1 : busywait $end
$var wire 1 & WRITE_SIG_IN $end
$var reg 1 ( WRITE_SIG_OUT $end
$upscope $end
$scope module cache $end
$var wire 8 | ADDRESS [7:0] $end
$var wire 1 # CLK $end
$var wire 1 $ RESET $end
$var wire 8 } WRITEDATA [7:0] $end
$var wire 1 ' WRITE $end
$var wire 1 + READ $end
$var wire 32 ~ MREADDATA [31:0] $end
$var wire 1 8 MBUSYWAIT $end
$var reg 1 : BUSYWAIT $end
$var reg 1 !" Cdirty $end
$var reg 3 "" Ctag [2:0] $end
$var reg 1 #" Cvalid $end
$var reg 6 $" MADDRESS [5:0] $end
$var reg 1 6 MREAD $end
$var reg 1 4 MWRITE $end
$var reg 32 %" MWRITEDATA [31:0] $end
$var reg 8 &" READDATA [7:0] $end
$var reg 1 '" hit $end
$var reg 3 (" index [2:0] $end
$var reg 1 )" miss_found $end
$var reg 3 *" next_state [2:0] $end
$var reg 2 +" offset [1:0] $end
$var reg 1 ," readaccess $end
$var reg 3 -" state [2:0] $end
$var reg 3 ." tag [2:0] $end
$var reg 1 /" writeaccess $end
$var integer 32 0" i [31:0] $end
$upscope $end
$scope module compliment1 $end
$var wire 8 1" in [7:0] $end
$var reg 8 2" out [7:0] $end
$upscope $end
$scope module controlunit1 $end
$var wire 1 # CLK $end
$var wire 1 3" NXT_PC_ADD_1 $end
$var wire 1 : busywait $end
$var wire 32 4" op_data [31:0] $end
$var reg 1 ? SEL1 $end
$var reg 1 > SEL2 $end
$var reg 1 = SEL3 $end
$var reg 1 < SEL4 $end
$var reg 3 5" op_code [2:0] $end
$var reg 1 + read $end
$var reg 1 ) sel_r $end
$var reg 1 ' write $end
$var reg 1 & write_enb $end
$upscope $end
$scope module counter1 $end
$var wire 32 6" PC [31:0] $end
$var wire 1 $ RESET $end
$var reg 32 7" PC_NEW [31:0] $end
$upscope $end
$scope module data_mem $end
$var wire 6 8" address [5:0] $end
$var wire 1 # clock $end
$var wire 1 6 read $end
$var wire 1 $ reset $end
$var wire 1 4 write $end
$var wire 32 9" writedata [31:0] $end
$var reg 1 8 busywait $end
$var reg 1 :" readaccess $end
$var reg 32 ;" readdata [31:0] $end
$var reg 1 <" writeaccess $end
$var integer 32 =" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000 ="
0<"
bx ;"
0:"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
z3"
bx 2"
bx 1"
bx 0"
x/"
bx ."
b0 -"
x,"
bx +"
b0 *"
0)"
bx ("
x'"
bx &"
bx %"
bx $"
x#"
bx ""
x!"
bx ~
bx }
bx |
bx00 {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx00 b
bx a
x`
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
x@
x?
x>
x=
x<
x;
x:
bx 9
08
bx 7
06
bx 5
04
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx00 -
bx ,
x+
bx *
x)
x(
x'
x&
bx %
1$
0#
bx "
bx !
$end
#10
b0 A
b0 r
b0 B
b0 o
b0 q
b0 ,
b0 a
b0 n
b0 7"
0:
b1000 0"
#19
0'"
#40
0/"
0,"
0'
0+
1#
#41
b1000 y
#50
b0 !
b0 F
b0 p
b0 6"
b1000 0"
0$
#60
b100 A
b100 r
b100 B
b100 o
b100 q
b100 ,
b100 a
b100 n
b100 7"
#70
b0 v
b1 x
b0 t
b1001 g
b0 -
b0 b
b0 {
b0 z
b1001 "
b1001 %
b1001 4"
#80
0@
1(
0`
b1001 1
b1001 M
b1001 P
b1001 S
b1001 V
b1001 ^
b1001 i
0)
1&
0<
0=
1>
0?
b0 0
b0 K
b0 [
b0 5"
b100 9
b100 c
b100 m
0#
#90
0;
b1001 C
b1001 l
b1001 s
b0 2
b0 f
b0 h
bx1xx1 G
bx1xx1 Z
bx1xx1 ]
b0x00x I
b0x00x R
b0x00x X
b1001 E
b1001 L
b1001 \
b1001 j
b1001 |
b1001 H
b1001 U
b1001 Y
b0 /
b0 N
b0 Q
b0 T
b0 _
b0 u
b0 }
b0 .
b0 d
b0 w
b0 1"
#100
b1001 G
b1001 Z
b1001 ]
b0 I
b0 R
b0 X
b0 D
b0 e
b0 2"
#110
b1001 J
b1001 O
b1001 W
#120
1#
#130
b100 !
b100 F
b100 p
b100 6"
#140
b1000 A
b1000 r
b1000 B
b1000 o
b1000 q
b1000 ,
b1000 a
b1000 n
b1000 7"
#150
b1 1
b1 M
b1 P
b1 S
b1 V
b1 ^
b1 i
b1 t
b1 g
b100 -
b100 b
b100 {
b1 z
b10000000000000001 "
b10000000000000001 %
b10000000000000001 4"
b1001 /
b1001 N
b1001 Q
b1001 T
b1001 _
b1001 u
b1001 }
#160
b1 C
b1 l
b1 s
b1 E
b1 L
b1 \
b1 j
b1 |
b1 H
b1 U
b1 Y
b1 I
b1 R
b1 X
b1100 9
b1100 c
b1100 m
0#
#170
b1010 J
b1010 O
b1010 W
#200
1#
#210
b1000 !
b1000 F
b1000 p
b1000 6"
#220
b1100 A
b1100 r
b1100 B
b1100 o
b1100 q
b1100 ,
b1100 a
b1100 n
b1100 7"
#230
b0 t
b0 -
b0 b
b0 {
b0 z
b1 2
b1 f
b1 h
b1010000000000000000000000001 "
b1010000000000000000000000001 %
b1010000000000000000000000001 4"
b1 .
b1 d
b1 w
b1 1"
#240
b0 ."
b0 ("
b1 +"
b1000 A
b1000 r
bx C
bx l
bx s
1/"
1:
0(
1)
1'
0&
0>
b11111111 D
b11111111 e
b11111111 2"
0#
#250
b1 *"
0!"
0#"
b0 ""
#280
1:"
18
1)"
b0 7
b0 $"
b0 8"
16
b1 *"
b1 -"
1#
#320
0#
#360
1#
#400
0#
#440
1#
#480
0#
#520
1#
#560
0#
#600
1#
#640
0#
#680
1#
#720
0#
#760
1#
bx00000000 5
bx00000000 ~
bx00000000 ;"
#800
0#
#840
1#
#880
0#
#920
1#
#960
0#
#1000
1#
#1040
0#
#1080
1#
#1120
0#
#1160
1#
bx0000000000000000 5
bx0000000000000000 ~
bx0000000000000000 ;"
#1200
0#
#1240
1#
#1280
0#
#1320
1#
#1360
0#
#1400
1#
#1440
0#
#1480
1#
#1520
0#
#1560
1#
bx000000000000000000000000 5
bx000000000000000000000000 ~
bx000000000000000000000000 ;"
#1600
0#
#1640
1#
#1680
0#
#1720
1#
#1760
0#
#1800
1#
#1840
0#
#1880
1#
#1920
0#
#1960
bx 7
bx $"
bx 8"
06
0)"
b0 -"
b1 *"
1#
0:"
08
b0 5
b0 ~
b0 ;"
#1979
b0 *"
1'"
#1980
1#"
#2000
0#
#2040
0/"
0'
b1100 A
b1100 r
0:
1#
#2050
b1100 !
b1100 F
b1100 p
b1100 6"
#2060
b10000 A
b10000 r
b10000 B
b10000 o
b10000 q
b10000 ,
b10000 a
b10000 n
b10000 7"
#2070
b1 v
b0 x
b0 g
b1011000000000000000100000000 "
b1011000000000000000100000000 %
b1011000000000000000100000000 4"
#2080
b1100 A
b1100 r
1/"
1:
b0 1
b0 M
b0 P
b0 S
b0 V
b0 ^
b0 i
1'
1>
b10000 9
b10000 c
b10000 m
0#
#2090
1;
b1001 2
b1001 f
b1001 h
1!"
b0 I
b0 R
b0 X
b0 E
b0 L
b0 \
b0 j
b0 |
b0 H
b0 U
b0 Y
b1 /
b1 N
b1 Q
b1 T
b1 _
b1 u
b1 }
b1001 .
b1001 d
b1001 w
b1001 1"
#2100
b1 G
b1 Z
b1 ]
b11110111 D
b11110111 e
b11110111 2"
#2110
b1 J
b1 O
b1 W
#2120
0/"
0'
b10000 A
b10000 r
0:
1#
#2130
b10000 !
b10000 F
b10000 p
b10000 6"
#2140
b10100 A
b10100 r
b10100 B
b10100 o
b10100 q
b10100 ,
b10100 a
b10100 n
b10100 7"
#2150
b1 1
b1 M
b1 P
b1 S
b1 V
b1 ^
b1 i
b0 v
b1 x
b10 t
b1 g
b1000 -
b1000 b
b1000 {
b10 z
b1000000000100000000000000001 "
b1000000000100000000000000001 %
b1000000000100000000000000001 4"
#2160
b10000 A
b10000 r
1,"
1:
0(
b1001 1
b1001 M
b1001 P
b1001 S
b1001 V
b1001 ^
b1001 i
1+
1&
0>
0;
b1 I
b1 R
b1 X
b1 E
b1 L
b1 \
b1 j
b1 |
b1 H
b1 U
b1 Y
b11100 9
b11100 c
b11100 m
0#
#2170
b1 1
b1 M
b1 P
b1 S
b1 V
b1 ^
b1 i
b1 C
b1 l
b1 s
b1 2
b1 f
b1 h
b1 *
b1 k
b1 &"
b1001 G
b1001 Z
b1001 ]
b1001 E
b1001 L
b1001 \
b1001 j
b1001 |
b1001 H
b1001 U
b1001 Y
b1001 /
b1001 N
b1001 Q
b1001 T
b1001 _
b1001 u
b1001 }
b1 .
b1 d
b1 w
b1 1"
#2180
b1 E
b1 L
b1 \
b1 j
b1 |
b1 H
b1 U
b1 Y
b11111111 D
b11111111 e
b11111111 2"
#2190
b1010 J
b1010 O
b1010 W
#2200
0+
b10100 A
b10100 r
1(
0:
0,"
1#
#2210
b10100 !
b10100 F
b10100 p
b10100 6"
#2220
b11000 A
b11000 r
b11000 B
b11000 o
b11000 q
b11000 ,
b11000 a
b11000 n
b11000 7"
#2230
b11 t
b1100 -
b1100 b
b1100 {
b11 z
b1000000000110000000000000001 "
b1000000000110000000000000001 %
b1000000000110000000000000001 4"
#2240
b10100 A
b10100 r
0(
1,"
1:
1+
b100100 9
b100100 c
b100100 m
0#
#2280
b11000 A
b11000 r
1(
0:
0,"
1#
#2290
b11000 !
b11000 F
b11000 p
b11000 6"
#2300
b11100 A
b11100 r
b11100 B
b11100 o
b11100 q
b11100 ,
b11100 a
b11100 n
b11100 7"
#2310
b100 t
b10000 -
b10000 b
b10000 {
b100 z
b11000001000000000000000001 "
b11000001000000000000000001 %
b11000001000000000000000001 4"
#2320
b11111111 1
b11111111 M
b11111111 P
b11111111 S
b11111111 V
b11111111 ^
b11111111 i
b1010 C
b1010 l
b1010 s
b11111111 2
b11111111 f
b11111111 h
b1010 E
b1010 L
b1010 \
b1010 j
b1010 |
0)
0+
1?
b1 0
b1 K
b1 [
b1 5"
b101100 9
b101100 c
b101100 m
0#
#2330
b11111111 G
b11111111 Z
b11111111 ]
b1001 I
b1001 R
b1001 X
b11111111 H
b11111111 U
b11111111 Y
#2340
b1000 C
b1000 l
b1000 s
b1000 E
b1000 L
b1000 \
b1000 j
b1000 |
b1000 J
b1000 O
b1000 W
#2360
1#
#2370
b11100 !
b11100 F
b11100 p
b11100 6"
#2380
b100000 A
b100000 r
b100000 B
b100000 o
b100000 q
b100000 ,
b100000 a
b100000 n
b100000 7"
#2390
b100 v
b10 x
b0 t
b10 g
b0 -
b0 b
b0 {
b0 z
b1011000000000000010000000010 "
b1011000000000000010000000010 %
b1011000000000000010000000010 4"
#2400
b11100 A
b11100 r
b111 ."
b111 ("
b11 +"
b1 C
b1 l
b1 s
1/"
1:
0(
b10 1
b10 M
b10 P
b10 S
b10 V
b10 ^
b10 i
b1 2
b1 f
b1 h
b11111111 E
b11111111 L
b11111111 \
b11111111 j
b11111111 |
1)
1'
0&
1>
0?
b0 0
b0 K
b0 [
b0 5"
b100000 9
b100000 c
b100000 m
0#
#2409
b10 *"
0'"
#2410
b1 *"
b1011 G
b1011 Z
b1011 ]
b0 I
b0 R
b0 X
0!"
0#"
b10 E
b10 L
b10 \
b10 j
b10 |
b10 H
b10 U
b10 Y
b1000 /
b1000 N
b1000 Q
b1000 T
b1000 _
b1000 u
b1000 }
#2420
b1010 G
b1010 Z
b1010 ]
#2430
b1010 J
b1010 O
b1010 W
#2440
1:"
18
1)"
b111111 7
b111111 $"
b111111 8"
16
b1 *"
b1 -"
1#
#2480
0#
#2520
1#
#2560
0#
#2600
1#
#2640
0#
#2680
1#
#2720
0#
#2760
1#
#2800
0#
#2840
1#
#2880
0#
#2920
1#
#2960
0#
#3000
1#
#3040
0#
#3080
1#
#3120
0#
#3160
1#
#3200
0#
#3240
1#
#3280
0#
#3320
1#
#3360
0#
#3400
1#
#3440
0#
#3480
1#
#3520
0#
#3560
1#
#3600
0#
#3640
1#
#3680
0#
#3720
1#
#3760
0#
#3800
1#
#3840
0#
#3880
1#
#3920
0#
#3960
1#
#4000
0#
#4040
1#
#4080
0#
#4120
bx 7
bx $"
bx 8"
06
0)"
b0 -"
b1 *"
1#
0:"
08
#4130
b0 ."
b0 ("
b10 +"
#4139
b0 *"
1'"
#4140
1!"
1#"
#4160
0#
#4200
b100000 A
b100000 r
0:
1#
#4210
b100000 !
b100000 F
b100000 p
b100000 6"
0/"
#4220
b100100 A
b100100 r
b100100 B
b100100 o
b100100 q
b100100 ,
b100100 a
b100100 n
b100100 7"
#4230
b0 v
b101 t
b10100 -
b10100 b
b10100 {
b101 z
b1001000001010000000000000010 "
b1001000001010000000000000010 %
b1001000001010000000000000010 4"
#4240
b100000 A
b100000 r
1,"
1:
0(
0'
1+
1&
b111000 9
b111000 c
b111000 m
0#
#4250
b1000 C
b1000 l
b1000 s
b1000 *
b1000 k
b1000 &"
b1001 /
b1001 N
b1001 Q
b1001 T
b1001 _
b1001 u
b1001 }
#4260
b1011 G
b1011 Z
b1011 ]
#4270
b1011 J
b1011 O
b1011 W
#4280
0+
b100100 A
b100100 r
1(
0:
0,"
1#
#4290
b100100 !
b100100 F
b100100 p
b100100 6"
#4300
b101000 A
b101000 r
b101000 B
b101000 o
b101000 q
b101000 ,
b101000 a
b101000 n
b101000 7"
#4310
b100000 1
b100000 M
b100000 P
b100000 S
b100000 V
b100000 ^
b100000 i
b100 v
b0 x
b0 t
b100000 g
b0 -
b0 b
b0 {
b0 z
b1011000000000000010000100000 "
b1011000000000000010000100000 %
b1011000000000000010000100000 4"
#4320
b1 ."
b0 +"
b100100 A
b100100 r
1/"
1:
0(
1'
0&
b101001 G
b101001 Z
b101001 ]
b100000 E
b100000 L
b100000 \
b100000 j
b100000 |
b100000 H
b100000 U
b100000 Y
b101000 9
b101000 c
b101000 m
0#
#4329
b10 *"
0'"
#4330
b1001 2
b1001 f
b1001 h
b101001 J
b101001 O
b101001 W
b1000 /
b1000 N
b1000 Q
b1000 T
b1000 _
b1000 u
b1000 }
b1001 .
b1001 d
b1001 w
b1001 1"
#4340
b101000 G
b101000 Z
b101000 ]
b11110111 D
b11110111 e
b11110111 2"
#4350
b101000 J
b101000 O
b101000 W
#4360
1<"
18
b10000000000100000000 3
b10000000000100000000 %"
b10000000000100000000 9"
b0 7
b0 $"
b0 8"
14
b10 *"
b10 -"
1#
#4400
0#
#4440
1#
#4480
0#
#4520
1#
#4560
0#
#4600
1#
#4640
0#
#4680
1#
#4720
0#
#4760
1#
#4800
0#
#4840
1#
#4880
0#
#4920
1#
#4960
0#
#5000
1#
#5040
0#
#5080
1#
#5120
0#
#5160
1#
#5200
0#
#5240
1#
#5280
0#
#5320
1#
#5360
0#
#5400
1#
#5440
0#
#5480
1#
#5520
0#
#5560
1#
#5600
0#
#5640
1#
#5680
0#
#5720
1#
#5760
0#
#5800
1#
#5840
0#
#5880
1#
#5920
0#
#5960
1#
#6000
0#
#6040
1:"
1)"
bx 3
bx %"
bx 9"
b1000 7
b1000 $"
b1000 8"
04
16
b1 -"
b1 *"
1#
0<"
18
#6080
0#
#6120
1#
#6160
0#
#6200
1#
#6240
0#
#6280
1#
#6320
0#
#6360
1#
#6400
0#
#6440
1#
#6480
0#
#6520
1#
#6560
0#
#6600
1#
#6640
0#
#6680
1#
#6720
0#
#6760
1#
#6800
0#
#6840
1#
#6880
0#
#6920
1#
#6960
0#
#7000
1#
#7040
0#
#7080
1#
#7120
0#
#7160
1#
#7200
0#
#7240
1#
#7280
0#
#7320
1#
#7360
0#
#7400
1#
#7440
0#
#7480
1#
#7520
0#
#7560
1#
#7600
0#
#7640
1#
#7680
0#
#7720
bx 7
bx $"
bx 8"
06
0)"
b0 -"
b10 *"
1#
0:"
08
#7740
b1 *"
0!"
b1 ""
#7749
b0 *"
1'"
#7760
0#
#7800
0/"
0'
b101000 A
b101000 r
0:
1#
#7810
b101000 !
b101000 F
b101000 p
b101000 6"
#7820
b101100 A
b101100 r
b101100 B
b101100 o
b101100 q
b101100 ,
b101100 a
b101100 n
b101100 7"
#7830
b0 v
b110 t
b11000 -
b11000 b
b11000 {
b110 z
b1001000001100000000000100000 "
b1001000001100000000000100000 %
b1001000001100000000000100000 4"
#7840
b101000 A
b101000 r
1,"
1:
0(
1+
1&
b1000100 9
b1000100 c
b1000100 m
0#
#7850
1!"
b1001 /
b1001 N
b1001 Q
b1001 T
b1001 _
b1001 u
b1001 }
#7860
b101001 G
b101001 Z
b101001 ]
#7870
b101001 J
b101001 O
b101001 W
#7880
0+
b101100 A
b101100 r
1(
0:
0,"
1#
#7890
b101100 !
b101100 F
b101100 p
b101100 6"
#7900
b110000 A
b110000 r
b110000 B
b110000 o
b110000 q
b110000 ,
b110000 a
b110000 n
b110000 7"
#7910
bx 1
bx M
bx P
bx S
bx V
bx ^
bx i
bx v
bx x
bx t
bx g
bx00 -
bx00 b
bx00 {
bx z
bx "
bx %
bx 4"
#7920
x;
bx1xx1 G
bx1xx1 Z
bx1xx1 ]
b0x00x I
b0x00x R
b0x00x X
bx E
bx L
bx \
bx j
bx |
bx H
bx U
bx Y
bx 9
bx c
bx m
0#
#7930
bx 2
bx f
bx h
bx J
bx O
bx W
bx /
bx N
bx Q
bx T
bx _
bx u
bx }
bx .
bx d
bx w
bx 1"
#7940
bx G
bx Z
bx ]
bx I
bx R
bx X
bx D
bx e
bx 2"
#7960
1#
#7970
b110000 !
b110000 F
b110000 p
b110000 6"
#7980
b110100 A
b110100 r
b110100 B
b110100 o
b110100 q
b110100 ,
b110100 a
b110100 n
b110100 7"
#8000
0#
#8040
1#
#8050
b110100 !
b110100 F
b110100 p
b110100 6"
