|msystem
brd_n_rst => brd_rst.IN1
brd_clk_p => brd_clk_p.IN1
sys_clk_o <= sys_clk.DB_MAX_OUTPUT_PORT_TYPE
mem_clk_o <= sdr_clk.DB_MAX_OUTPUT_PORT_TYPE
sdr_clk <= sdr_clk.DB_MAX_OUTPUT_PORT_TYPE
sdr_ras_n <= wb_sdram_ctrl:u_sdram.ras_pad_o
sdr_cas_n <= wb_sdram_ctrl:u_sdram.cas_pad_o
sdr_we_n <= wb_sdram_ctrl:u_sdram.we_pad_o
sdr_dqm[0] <= wb_sdram_ctrl:u_sdram.dqm_pad_o
sdr_dqm[1] <= wb_sdram_ctrl:u_sdram.dqm_pad_o
sdr_ba[0] <= wb_sdram_ctrl:u_sdram.ba_pad_o
sdr_ba[1] <= wb_sdram_ctrl:u_sdram.ba_pad_o
sdr_addr[0] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[1] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[2] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[3] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[4] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[5] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[6] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[7] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[8] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[9] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[10] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[11] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_addr[12] <= wb_sdram_ctrl:u_sdram.a_pad_o
sdr_dq[0] <> sdr_dq[0]
sdr_dq[1] <> sdr_dq[1]
sdr_dq[2] <> sdr_dq[2]
sdr_dq[3] <> sdr_dq[3]
sdr_dq[4] <> sdr_dq[4]
sdr_dq[5] <> sdr_dq[5]
sdr_dq[6] <> sdr_dq[6]
sdr_dq[7] <> sdr_dq[7]
sdr_dq[8] <> sdr_dq[8]
sdr_dq[9] <> sdr_dq[9]
sdr_dq[10] <> sdr_dq[10]
sdr_dq[11] <> sdr_dq[11]
sdr_dq[12] <> sdr_dq[12]
sdr_dq[13] <> sdr_dq[13]
sdr_dq[14] <> sdr_dq[14]
sdr_dq[15] <> sdr_dq[15]
sdr_cs_n <= wb_sdram_ctrl:u_sdram.cs_n_pad_o
sdr_cke <= wb_sdram_ctrl:u_sdram.cke_pad_o
i_uart0_rts => ~NO_FANOUT~
o_uart0_rx <= uart:u_uart0.o_uart_txd
o_uart0_cts <= uart:u_uart0.o_uart_rts_n
i_uart0_tx => i_uart0_tx.IN1
o_spi0_mosi <= tiny_spi:u_spi_0.MOSI
o_spi0_sclk <= tiny_spi:u_spi_0.SCLK
o_spi0_ss <> o_spi0_ss
i_spi0_miso => i_spi0_miso.IN1
i_spi0_int => ~NO_FANOUT~
led3 <> led3
led4 <> led4
led5 <> led5
led6 <> led6
led7 <> led7
led8 <> led8
led9 <> led9
o_spi1_mosi <= tiny_spi:u_spi_1.MOSI
o_spi1_sclk <= tiny_spi:u_spi_1.SCLK
o_spi1_ss <> o_spi1_ss
i_spi1_miso => i_spi1_miso.IN1
led <= brd_rst.DB_MAX_OUTPUT_PORT_TYPE
led2 <= system_rdy.DB_MAX_OUTPUT_PORT_TYPE


|msystem|my_clocks_resets:u_clk_r
i_brd_rst => i_brd_rst.IN1
i_brd_clk => i_brd_clk.IN1
i_memory_initialized => o_system_ready.IN1
o_sys_rst <= o_sys_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sys_clk <= my_pll:my_pll_inst.c0
o_mem_clk <= my_pll:my_pll_inst.c1
o_sdr_rst <= o_sdr_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_system_ready <= o_system_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|msystem|my_clocks_resets:u_clk_r|my_pll:my_pll_inst
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|msystem|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component
inclk[0] => my_pll_altpll:auto_generated.inclk[0]
inclk[1] => my_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => my_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= my_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|msystem|my_clocks_resets:u_clk_r|my_pll:my_pll_inst|altpll:altpll_component|my_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|msystem|a23_core:u_amber
i_clk => i_clk.IN4
i_irq => i_irq.IN1
i_firq => i_firq.IN1
i_system_rdy => i_system_rdy.IN1
o_wb_adr[0] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[1] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[2] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[3] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[4] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[5] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[6] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[7] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[8] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[9] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[10] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[11] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[12] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[13] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[14] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[15] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[16] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[17] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[18] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[19] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[20] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[21] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[22] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[23] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[24] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[25] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[26] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[27] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[28] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[29] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[30] <= a23_fetch:u_fetch.o_wb_adr
o_wb_adr[31] <= a23_fetch:u_fetch.o_wb_adr
o_wb_sel[0] <= a23_fetch:u_fetch.o_wb_sel
o_wb_sel[1] <= a23_fetch:u_fetch.o_wb_sel
o_wb_sel[2] <= a23_fetch:u_fetch.o_wb_sel
o_wb_sel[3] <= a23_fetch:u_fetch.o_wb_sel
o_wb_we <= a23_fetch:u_fetch.o_wb_we
i_wb_dat[0] => i_wb_dat[0].IN1
i_wb_dat[1] => i_wb_dat[1].IN1
i_wb_dat[2] => i_wb_dat[2].IN1
i_wb_dat[3] => i_wb_dat[3].IN1
i_wb_dat[4] => i_wb_dat[4].IN1
i_wb_dat[5] => i_wb_dat[5].IN1
i_wb_dat[6] => i_wb_dat[6].IN1
i_wb_dat[7] => i_wb_dat[7].IN1
i_wb_dat[8] => i_wb_dat[8].IN1
i_wb_dat[9] => i_wb_dat[9].IN1
i_wb_dat[10] => i_wb_dat[10].IN1
i_wb_dat[11] => i_wb_dat[11].IN1
i_wb_dat[12] => i_wb_dat[12].IN1
i_wb_dat[13] => i_wb_dat[13].IN1
i_wb_dat[14] => i_wb_dat[14].IN1
i_wb_dat[15] => i_wb_dat[15].IN1
i_wb_dat[16] => i_wb_dat[16].IN1
i_wb_dat[17] => i_wb_dat[17].IN1
i_wb_dat[18] => i_wb_dat[18].IN1
i_wb_dat[19] => i_wb_dat[19].IN1
i_wb_dat[20] => i_wb_dat[20].IN1
i_wb_dat[21] => i_wb_dat[21].IN1
i_wb_dat[22] => i_wb_dat[22].IN1
i_wb_dat[23] => i_wb_dat[23].IN1
i_wb_dat[24] => i_wb_dat[24].IN1
i_wb_dat[25] => i_wb_dat[25].IN1
i_wb_dat[26] => i_wb_dat[26].IN1
i_wb_dat[27] => i_wb_dat[27].IN1
i_wb_dat[28] => i_wb_dat[28].IN1
i_wb_dat[29] => i_wb_dat[29].IN1
i_wb_dat[30] => i_wb_dat[30].IN1
i_wb_dat[31] => i_wb_dat[31].IN1
o_wb_dat[0] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[1] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[2] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[3] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[4] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[5] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[6] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[7] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[8] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[9] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[10] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[11] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[12] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[13] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[14] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[15] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[16] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[17] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[18] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[19] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[20] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[21] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[22] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[23] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[24] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[25] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[26] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[27] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[28] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[29] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[30] <= a23_fetch:u_fetch.o_wb_dat
o_wb_dat[31] <= a23_fetch:u_fetch.o_wb_dat
o_wb_cyc <= a23_fetch:u_fetch.o_wb_cyc
o_wb_stb <= a23_fetch:u_fetch.o_wb_stb
i_wb_ack => i_wb_ack.IN1
i_wb_err => i_wb_err.IN1


|msystem|a23_core:u_amber|a23_fetch:u_fetch
i_clk => i_clk.IN2
i_address[0] => i_address[0].IN2
i_address[1] => i_address[1].IN2
i_address[2] => i_address[2].IN2
i_address[3] => i_address[3].IN2
i_address[4] => i_address[4].IN2
i_address[5] => i_address[5].IN2
i_address[6] => i_address[6].IN2
i_address[7] => i_address[7].IN2
i_address[8] => i_address[8].IN2
i_address[9] => i_address[9].IN2
i_address[10] => i_address[10].IN2
i_address[11] => i_address[11].IN2
i_address[12] => i_address[12].IN2
i_address[13] => i_address[13].IN2
i_address[14] => i_address[14].IN2
i_address[15] => i_address[15].IN2
i_address[16] => i_address[16].IN2
i_address[17] => i_address[17].IN2
i_address[18] => i_address[18].IN2
i_address[19] => i_address[19].IN2
i_address[20] => i_address[20].IN2
i_address[21] => i_address[21].IN2
i_address[22] => i_address[22].IN2
i_address[23] => i_address[23].IN2
i_address[24] => i_address[24].IN2
i_address[25] => i_address[25].IN2
i_address[26] => i_address[26].IN2
i_address[27] => i_address[27].IN2
i_address[28] => i_address[28].IN2
i_address[29] => i_address[29].IN2
i_address[30] => i_address[30].IN2
i_address[31] => i_address[31].IN2
i_address_valid => sel_cache.IN1
i_address_valid => sel_wb.IN0
i_address_nxt[0] => i_address_nxt[0].IN1
i_address_nxt[1] => i_address_nxt[1].IN1
i_address_nxt[2] => i_address_nxt[2].IN1
i_address_nxt[3] => i_address_nxt[3].IN1
i_address_nxt[4] => i_address_nxt[4].IN1
i_address_nxt[5] => i_address_nxt[5].IN1
i_address_nxt[6] => i_address_nxt[6].IN1
i_address_nxt[7] => i_address_nxt[7].IN1
i_address_nxt[8] => i_address_nxt[8].IN1
i_address_nxt[9] => i_address_nxt[9].IN1
i_address_nxt[10] => i_address_nxt[10].IN1
i_address_nxt[11] => i_address_nxt[11].IN1
i_address_nxt[12] => i_address_nxt[12].IN1
i_address_nxt[13] => i_address_nxt[13].IN1
i_address_nxt[14] => i_address_nxt[14].IN1
i_address_nxt[15] => i_address_nxt[15].IN1
i_address_nxt[16] => i_address_nxt[16].IN1
i_address_nxt[17] => i_address_nxt[17].IN1
i_address_nxt[18] => i_address_nxt[18].IN1
i_address_nxt[19] => i_address_nxt[19].IN1
i_address_nxt[20] => i_address_nxt[20].IN1
i_address_nxt[21] => i_address_nxt[21].IN1
i_address_nxt[22] => i_address_nxt[22].IN1
i_address_nxt[23] => i_address_nxt[23].IN1
i_address_nxt[24] => i_address_nxt[24].IN1
i_address_nxt[25] => i_address_nxt[25].IN1
i_address_nxt[26] => i_address_nxt[26].IN1
i_address_nxt[27] => i_address_nxt[27].IN1
i_address_nxt[28] => i_address_nxt[28].IN1
i_address_nxt[29] => i_address_nxt[29].IN1
i_address_nxt[30] => i_address_nxt[30].IN1
i_address_nxt[31] => i_address_nxt[31].IN1
i_write_data[0] => i_write_data[0].IN2
i_write_data[1] => i_write_data[1].IN2
i_write_data[2] => i_write_data[2].IN2
i_write_data[3] => i_write_data[3].IN2
i_write_data[4] => i_write_data[4].IN2
i_write_data[5] => i_write_data[5].IN2
i_write_data[6] => i_write_data[6].IN2
i_write_data[7] => i_write_data[7].IN2
i_write_data[8] => i_write_data[8].IN2
i_write_data[9] => i_write_data[9].IN2
i_write_data[10] => i_write_data[10].IN2
i_write_data[11] => i_write_data[11].IN2
i_write_data[12] => i_write_data[12].IN2
i_write_data[13] => i_write_data[13].IN2
i_write_data[14] => i_write_data[14].IN2
i_write_data[15] => i_write_data[15].IN2
i_write_data[16] => i_write_data[16].IN2
i_write_data[17] => i_write_data[17].IN2
i_write_data[18] => i_write_data[18].IN2
i_write_data[19] => i_write_data[19].IN2
i_write_data[20] => i_write_data[20].IN2
i_write_data[21] => i_write_data[21].IN2
i_write_data[22] => i_write_data[22].IN2
i_write_data[23] => i_write_data[23].IN2
i_write_data[24] => i_write_data[24].IN2
i_write_data[25] => i_write_data[25].IN2
i_write_data[26] => i_write_data[26].IN2
i_write_data[27] => i_write_data[27].IN2
i_write_data[28] => i_write_data[28].IN2
i_write_data[29] => i_write_data[29].IN2
i_write_data[30] => i_write_data[30].IN2
i_write_data[31] => i_write_data[31].IN2
i_write_enable => i_write_enable.IN2
o_read_data[0] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[1] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[2] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[3] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[4] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[5] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[6] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[7] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[8] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[9] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[10] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[11] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[12] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[13] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[14] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[15] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[16] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[17] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[18] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[19] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[20] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[21] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[22] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[23] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[24] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[25] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[26] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[27] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[28] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[29] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[30] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[31] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
i_priviledged => ~NO_FANOUT~
i_exclusive => i_exclusive.IN2
i_byte_enable[0] => i_byte_enable[0].IN2
i_byte_enable[1] => i_byte_enable[1].IN2
i_byte_enable[2] => i_byte_enable[2].IN2
i_byte_enable[3] => i_byte_enable[3].IN2
i_data_access => i_data_access.IN1
i_cache_enable => i_cache_enable.IN1
i_cache_flush => i_cache_flush.IN1
i_cacheable_area[0] => Mux0.IN36
i_cacheable_area[1] => Mux0.IN35
i_cacheable_area[2] => Mux0.IN34
i_cacheable_area[3] => Mux0.IN33
i_cacheable_area[4] => Mux0.IN32
i_cacheable_area[5] => Mux0.IN31
i_cacheable_area[6] => Mux0.IN30
i_cacheable_area[7] => Mux0.IN29
i_cacheable_area[8] => Mux0.IN28
i_cacheable_area[9] => Mux0.IN27
i_cacheable_area[10] => Mux0.IN26
i_cacheable_area[11] => Mux0.IN25
i_cacheable_area[12] => Mux0.IN24
i_cacheable_area[13] => Mux0.IN23
i_cacheable_area[14] => Mux0.IN22
i_cacheable_area[15] => Mux0.IN21
i_cacheable_area[16] => Mux0.IN20
i_cacheable_area[17] => Mux0.IN19
i_cacheable_area[18] => Mux0.IN18
i_cacheable_area[19] => Mux0.IN17
i_cacheable_area[20] => Mux0.IN16
i_cacheable_area[21] => Mux0.IN15
i_cacheable_area[22] => Mux0.IN14
i_cacheable_area[23] => Mux0.IN13
i_cacheable_area[24] => Mux0.IN12
i_cacheable_area[25] => Mux0.IN11
i_cacheable_area[26] => Mux0.IN10
i_cacheable_area[27] => Mux0.IN9
i_cacheable_area[28] => Mux0.IN8
i_cacheable_area[29] => Mux0.IN7
i_cacheable_area[30] => Mux0.IN6
i_cacheable_area[31] => Mux0.IN5
i_system_rdy => o_fetch_stall.IN1
o_fetch_stall <= o_fetch_stall.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[0] <= o_wb_adr[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[1] <= o_wb_adr[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[2] <= o_wb_adr[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[3] <= o_wb_adr[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[4] <= o_wb_adr[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[5] <= o_wb_adr[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[6] <= o_wb_adr[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[7] <= o_wb_adr[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[8] <= o_wb_adr[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[9] <= o_wb_adr[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[10] <= o_wb_adr[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[11] <= o_wb_adr[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[12] <= o_wb_adr[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[13] <= o_wb_adr[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[14] <= o_wb_adr[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[15] <= o_wb_adr[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[16] <= o_wb_adr[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[17] <= o_wb_adr[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[18] <= o_wb_adr[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[19] <= o_wb_adr[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[20] <= o_wb_adr[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[21] <= o_wb_adr[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[22] <= o_wb_adr[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[23] <= o_wb_adr[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[24] <= o_wb_adr[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[25] <= o_wb_adr[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[26] <= o_wb_adr[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[27] <= o_wb_adr[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[28] <= o_wb_adr[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[29] <= o_wb_adr[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[30] <= o_wb_adr[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[31] <= o_wb_adr[31].DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[0] <= a23_wishbone:u_wishbone.o_wb_sel
o_wb_sel[1] <= a23_wishbone:u_wishbone.o_wb_sel
o_wb_sel[2] <= a23_wishbone:u_wishbone.o_wb_sel
o_wb_sel[3] <= a23_wishbone:u_wishbone.o_wb_sel
o_wb_we <= a23_wishbone:u_wishbone.o_wb_we
i_wb_dat[0] => i_wb_dat[0].IN2
i_wb_dat[1] => i_wb_dat[1].IN2
i_wb_dat[2] => i_wb_dat[2].IN2
i_wb_dat[3] => i_wb_dat[3].IN2
i_wb_dat[4] => i_wb_dat[4].IN2
i_wb_dat[5] => i_wb_dat[5].IN2
i_wb_dat[6] => i_wb_dat[6].IN2
i_wb_dat[7] => i_wb_dat[7].IN2
i_wb_dat[8] => i_wb_dat[8].IN2
i_wb_dat[9] => i_wb_dat[9].IN2
i_wb_dat[10] => i_wb_dat[10].IN2
i_wb_dat[11] => i_wb_dat[11].IN2
i_wb_dat[12] => i_wb_dat[12].IN2
i_wb_dat[13] => i_wb_dat[13].IN2
i_wb_dat[14] => i_wb_dat[14].IN2
i_wb_dat[15] => i_wb_dat[15].IN2
i_wb_dat[16] => i_wb_dat[16].IN2
i_wb_dat[17] => i_wb_dat[17].IN2
i_wb_dat[18] => i_wb_dat[18].IN2
i_wb_dat[19] => i_wb_dat[19].IN2
i_wb_dat[20] => i_wb_dat[20].IN2
i_wb_dat[21] => i_wb_dat[21].IN2
i_wb_dat[22] => i_wb_dat[22].IN2
i_wb_dat[23] => i_wb_dat[23].IN2
i_wb_dat[24] => i_wb_dat[24].IN2
i_wb_dat[25] => i_wb_dat[25].IN2
i_wb_dat[26] => i_wb_dat[26].IN2
i_wb_dat[27] => i_wb_dat[27].IN2
i_wb_dat[28] => i_wb_dat[28].IN2
i_wb_dat[29] => i_wb_dat[29].IN2
i_wb_dat[30] => i_wb_dat[30].IN2
i_wb_dat[31] => i_wb_dat[31].IN2
o_wb_dat[0] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[1] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[2] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[3] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[4] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[5] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[6] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[7] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[8] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[9] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[10] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[11] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[12] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[13] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[14] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[15] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[16] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[17] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[18] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[19] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[20] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[21] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[22] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[23] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[24] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[25] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[26] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[27] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[28] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[29] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[30] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_dat[31] <= a23_wishbone:u_wishbone.o_wb_dat
o_wb_cyc <= a23_wishbone:u_wishbone.o_wb_cyc
o_wb_stb <= a23_wishbone:u_wishbone.o_wb_stb
i_wb_ack => i_wb_ack.IN1
i_wb_err => i_wb_err.IN1


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache
i_clk => i_clk.IN8
i_select => enable.IN0
i_exclusive => exclusive_access.IN0
i_write_data[0] => write_data_word.DATAA
i_write_data[0] => write_data_word.DATAB
i_write_data[0] => write_data_word[0].DATAB
i_write_data[1] => write_data_word.DATAA
i_write_data[1] => write_data_word.DATAB
i_write_data[1] => write_data_word[1].DATAB
i_write_data[2] => write_data_word.DATAA
i_write_data[2] => write_data_word.DATAB
i_write_data[2] => write_data_word[2].DATAB
i_write_data[3] => write_data_word.DATAA
i_write_data[3] => write_data_word.DATAB
i_write_data[3] => write_data_word[3].DATAB
i_write_data[4] => write_data_word.DATAA
i_write_data[4] => write_data_word.DATAB
i_write_data[4] => write_data_word[4].DATAB
i_write_data[5] => write_data_word.DATAA
i_write_data[5] => write_data_word.DATAB
i_write_data[5] => write_data_word[5].DATAB
i_write_data[6] => write_data_word.DATAA
i_write_data[6] => write_data_word.DATAB
i_write_data[6] => write_data_word[6].DATAB
i_write_data[7] => write_data_word.DATAA
i_write_data[7] => write_data_word.DATAB
i_write_data[7] => write_data_word[7].DATAB
i_write_data[8] => write_data_word.DATAA
i_write_data[8] => write_data_word.DATAB
i_write_data[8] => write_data_word.DATAB
i_write_data[9] => write_data_word.DATAA
i_write_data[9] => write_data_word.DATAB
i_write_data[9] => write_data_word.DATAB
i_write_data[10] => write_data_word.DATAA
i_write_data[10] => write_data_word.DATAB
i_write_data[10] => write_data_word.DATAB
i_write_data[11] => write_data_word.DATAA
i_write_data[11] => write_data_word.DATAB
i_write_data[11] => write_data_word.DATAB
i_write_data[12] => write_data_word.DATAA
i_write_data[12] => write_data_word.DATAB
i_write_data[12] => write_data_word.DATAB
i_write_data[13] => write_data_word.DATAA
i_write_data[13] => write_data_word.DATAB
i_write_data[13] => write_data_word.DATAB
i_write_data[14] => write_data_word.DATAA
i_write_data[14] => write_data_word.DATAB
i_write_data[14] => write_data_word.DATAB
i_write_data[15] => write_data_word.DATAA
i_write_data[15] => write_data_word.DATAB
i_write_data[15] => write_data_word.DATAB
i_write_data[16] => write_data_word.DATAA
i_write_data[16] => write_data_word.DATAB
i_write_data[17] => write_data_word.DATAA
i_write_data[17] => write_data_word.DATAB
i_write_data[18] => write_data_word.DATAA
i_write_data[18] => write_data_word.DATAB
i_write_data[19] => write_data_word.DATAA
i_write_data[19] => write_data_word.DATAB
i_write_data[20] => write_data_word.DATAA
i_write_data[20] => write_data_word.DATAB
i_write_data[21] => write_data_word.DATAA
i_write_data[21] => write_data_word.DATAB
i_write_data[22] => write_data_word.DATAA
i_write_data[22] => write_data_word.DATAB
i_write_data[23] => write_data_word.DATAA
i_write_data[23] => write_data_word.DATAB
i_write_data[24] => write_data_word.DATAA
i_write_data[24] => write_data_word.DATAB
i_write_data[25] => write_data_word.DATAA
i_write_data[25] => write_data_word.DATAB
i_write_data[26] => write_data_word.DATAA
i_write_data[26] => write_data_word.DATAB
i_write_data[27] => write_data_word.DATAA
i_write_data[27] => write_data_word.DATAB
i_write_data[28] => write_data_word.DATAA
i_write_data[28] => write_data_word.DATAB
i_write_data[29] => write_data_word.DATAA
i_write_data[29] => write_data_word.DATAB
i_write_data[30] => write_data_word.DATAA
i_write_data[30] => write_data_word.DATAB
i_write_data[31] => write_data_word.DATAA
i_write_data[31] => write_data_word.DATAB
i_write_enable => write_miss.IN1
i_write_enable => ex_read_cache_busy.IN1
i_write_enable => read_miss.IN1
i_address[0] => Equal21.IN31
i_address[1] => Equal21.IN30
i_address[2] => Equal21.IN29
i_address[2] => Equal0.IN1
i_address[2] => Equal1.IN0
i_address[2] => Equal2.IN1
i_address[2] => Equal12.IN1
i_address[2] => Equal13.IN0
i_address[2] => Equal14.IN1
i_address[2] => miss_address[2].DATAIN
i_address[3] => Equal21.IN28
i_address[3] => Equal0.IN0
i_address[3] => Equal1.IN1
i_address[3] => Equal2.IN0
i_address[3] => Equal12.IN0
i_address[3] => Equal13.IN1
i_address[3] => Equal14.IN0
i_address[3] => miss_address[3].DATAIN
i_address[4] => address[0].DATAB
i_address[4] => data_address.DATAB
i_address[4] => Equal21.IN27
i_address[4] => miss_address[4].DATAIN
i_address[4] => ex_read_address[0].DATAIN
i_address[5] => address[1].DATAB
i_address[5] => data_address.DATAB
i_address[5] => Equal21.IN26
i_address[5] => miss_address[5].DATAIN
i_address[5] => ex_read_address[1].DATAIN
i_address[6] => address[2].DATAB
i_address[6] => data_address.DATAB
i_address[6] => Equal21.IN25
i_address[6] => miss_address[6].DATAIN
i_address[6] => ex_read_address[2].DATAIN
i_address[7] => address[3].DATAB
i_address[7] => data_address.DATAB
i_address[7] => Equal21.IN24
i_address[7] => miss_address[7].DATAIN
i_address[7] => ex_read_address[3].DATAIN
i_address[8] => address[4].DATAB
i_address[8] => data_address.DATAB
i_address[8] => Equal21.IN23
i_address[8] => miss_address[8].DATAIN
i_address[8] => ex_read_address[4].DATAIN
i_address[9] => address[5].DATAB
i_address[9] => data_address.DATAB
i_address[9] => Equal21.IN22
i_address[9] => miss_address[9].DATAIN
i_address[9] => ex_read_address[5].DATAIN
i_address[10] => address[6].DATAB
i_address[10] => data_address.DATAB
i_address[10] => Equal21.IN21
i_address[10] => miss_address[10].DATAIN
i_address[10] => ex_read_address[6].DATAIN
i_address[11] => address[7].DATAB
i_address[11] => data_address.DATAB
i_address[11] => Equal21.IN20
i_address[11] => miss_address[11].DATAIN
i_address[11] => ex_read_address[7].DATAIN
i_address[12] => Equal21.IN19
i_address[12] => Equal27.IN19
i_address[12] => Equal29.IN19
i_address[12] => Equal31.IN19
i_address[12] => Equal33.IN19
i_address[12] => miss_address[12].DATAIN
i_address[13] => Equal21.IN18
i_address[13] => Equal27.IN18
i_address[13] => Equal29.IN18
i_address[13] => Equal31.IN18
i_address[13] => Equal33.IN18
i_address[13] => miss_address[13].DATAIN
i_address[14] => Equal21.IN17
i_address[14] => Equal27.IN17
i_address[14] => Equal29.IN17
i_address[14] => Equal31.IN17
i_address[14] => Equal33.IN17
i_address[14] => miss_address[14].DATAIN
i_address[15] => Equal21.IN16
i_address[15] => Equal27.IN16
i_address[15] => Equal29.IN16
i_address[15] => Equal31.IN16
i_address[15] => Equal33.IN16
i_address[15] => miss_address[15].DATAIN
i_address[16] => Equal21.IN15
i_address[16] => Equal27.IN15
i_address[16] => Equal29.IN15
i_address[16] => Equal31.IN15
i_address[16] => Equal33.IN15
i_address[16] => miss_address[16].DATAIN
i_address[17] => Equal21.IN14
i_address[17] => Equal27.IN14
i_address[17] => Equal29.IN14
i_address[17] => Equal31.IN14
i_address[17] => Equal33.IN14
i_address[17] => miss_address[17].DATAIN
i_address[18] => Equal21.IN13
i_address[18] => Equal27.IN13
i_address[18] => Equal29.IN13
i_address[18] => Equal31.IN13
i_address[18] => Equal33.IN13
i_address[18] => miss_address[18].DATAIN
i_address[19] => Equal21.IN12
i_address[19] => Equal27.IN12
i_address[19] => Equal29.IN12
i_address[19] => Equal31.IN12
i_address[19] => Equal33.IN12
i_address[19] => miss_address[19].DATAIN
i_address[20] => Equal21.IN11
i_address[20] => Equal27.IN11
i_address[20] => Equal29.IN11
i_address[20] => Equal31.IN11
i_address[20] => Equal33.IN11
i_address[20] => miss_address[20].DATAIN
i_address[21] => Equal21.IN10
i_address[21] => Equal27.IN10
i_address[21] => Equal29.IN10
i_address[21] => Equal31.IN10
i_address[21] => Equal33.IN10
i_address[21] => miss_address[21].DATAIN
i_address[22] => Equal21.IN9
i_address[22] => Equal27.IN9
i_address[22] => Equal29.IN9
i_address[22] => Equal31.IN9
i_address[22] => Equal33.IN9
i_address[22] => miss_address[22].DATAIN
i_address[23] => Equal21.IN8
i_address[23] => Equal27.IN8
i_address[23] => Equal29.IN8
i_address[23] => Equal31.IN8
i_address[23] => Equal33.IN8
i_address[23] => miss_address[23].DATAIN
i_address[24] => Equal21.IN7
i_address[24] => Equal27.IN7
i_address[24] => Equal29.IN7
i_address[24] => Equal31.IN7
i_address[24] => Equal33.IN7
i_address[24] => miss_address[24].DATAIN
i_address[25] => Equal21.IN6
i_address[25] => Equal27.IN6
i_address[25] => Equal29.IN6
i_address[25] => Equal31.IN6
i_address[25] => Equal33.IN6
i_address[25] => miss_address[25].DATAIN
i_address[26] => Equal21.IN5
i_address[26] => Equal27.IN5
i_address[26] => Equal29.IN5
i_address[26] => Equal31.IN5
i_address[26] => Equal33.IN5
i_address[26] => miss_address[26].DATAIN
i_address[27] => Equal21.IN4
i_address[27] => Equal27.IN4
i_address[27] => Equal29.IN4
i_address[27] => Equal31.IN4
i_address[27] => Equal33.IN4
i_address[27] => miss_address[27].DATAIN
i_address[28] => Equal21.IN3
i_address[28] => Equal27.IN3
i_address[28] => Equal29.IN3
i_address[28] => Equal31.IN3
i_address[28] => Equal33.IN3
i_address[28] => miss_address[28].DATAIN
i_address[29] => Equal21.IN2
i_address[29] => Equal27.IN2
i_address[29] => Equal29.IN2
i_address[29] => Equal31.IN2
i_address[29] => Equal33.IN2
i_address[29] => miss_address[29].DATAIN
i_address[30] => Equal21.IN1
i_address[30] => Equal27.IN1
i_address[30] => Equal29.IN1
i_address[30] => Equal31.IN1
i_address[30] => Equal33.IN1
i_address[30] => miss_address[30].DATAIN
i_address[31] => Equal21.IN0
i_address[31] => Equal27.IN0
i_address[31] => Equal29.IN0
i_address[31] => Equal31.IN0
i_address[31] => Equal33.IN0
i_address[31] => miss_address[31].DATAIN
i_address_nxt[0] => ~NO_FANOUT~
i_address_nxt[1] => ~NO_FANOUT~
i_address_nxt[2] => ~NO_FANOUT~
i_address_nxt[3] => ~NO_FANOUT~
i_address_nxt[4] => address[0].DATAA
i_address_nxt[5] => address[1].DATAA
i_address_nxt[6] => address[2].DATAA
i_address_nxt[7] => address[3].DATAA
i_address_nxt[8] => address[4].DATAA
i_address_nxt[9] => address[5].DATAA
i_address_nxt[10] => address[6].DATAA
i_address_nxt[11] => address[7].DATAA
i_address_nxt[12] => ~NO_FANOUT~
i_address_nxt[13] => ~NO_FANOUT~
i_address_nxt[14] => ~NO_FANOUT~
i_address_nxt[15] => ~NO_FANOUT~
i_address_nxt[16] => ~NO_FANOUT~
i_address_nxt[17] => ~NO_FANOUT~
i_address_nxt[18] => ~NO_FANOUT~
i_address_nxt[19] => ~NO_FANOUT~
i_address_nxt[20] => ~NO_FANOUT~
i_address_nxt[21] => ~NO_FANOUT~
i_address_nxt[22] => ~NO_FANOUT~
i_address_nxt[23] => ~NO_FANOUT~
i_address_nxt[24] => ~NO_FANOUT~
i_address_nxt[25] => ~NO_FANOUT~
i_address_nxt[26] => ~NO_FANOUT~
i_address_nxt[27] => ~NO_FANOUT~
i_address_nxt[28] => ~NO_FANOUT~
i_address_nxt[29] => ~NO_FANOUT~
i_address_nxt[30] => ~NO_FANOUT~
i_address_nxt[31] => ~NO_FANOUT~
i_byte_enable[0] => Equal15.IN0
i_byte_enable[0] => Equal16.IN3
i_byte_enable[0] => Equal17.IN3
i_byte_enable[0] => Equal18.IN3
i_byte_enable[0] => Equal19.IN1
i_byte_enable[0] => Equal20.IN3
i_byte_enable[1] => Equal15.IN3
i_byte_enable[1] => Equal16.IN0
i_byte_enable[1] => Equal17.IN2
i_byte_enable[1] => Equal18.IN2
i_byte_enable[1] => Equal19.IN0
i_byte_enable[1] => Equal20.IN2
i_byte_enable[2] => Equal15.IN2
i_byte_enable[2] => Equal16.IN2
i_byte_enable[2] => Equal17.IN0
i_byte_enable[2] => Equal18.IN1
i_byte_enable[2] => Equal19.IN3
i_byte_enable[2] => Equal20.IN1
i_byte_enable[3] => Equal15.IN1
i_byte_enable[3] => Equal16.IN1
i_byte_enable[3] => Equal17.IN1
i_byte_enable[3] => Equal18.IN0
i_byte_enable[3] => Equal19.IN2
i_byte_enable[3] => Equal20.IN0
i_cache_enable => enable.IN1
i_cache_enable => exclusive_access.IN1
i_cache_flush => c_state.OUTPUTSELECT
i_cache_flush => c_state.OUTPUTSELECT
i_cache_flush => c_state.OUTPUTSELECT
i_cache_flush => c_state.OUTPUTSELECT
i_cache_flush => source_sel.OUTPUTSELECT
i_cache_flush => source_sel.OUTPUTSELECT
i_cache_flush => source_sel.OUTPUTSELECT
i_cache_flush => source_sel.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => init_count.OUTPUTSELECT
i_cache_flush => random_num[0].ENA
i_cache_flush => random_num[1].ENA
i_cache_flush => random_num[2].ENA
i_cache_flush => random_num[3].ENA
i_cache_flush => select_way[0].ENA
i_cache_flush => select_way[1].ENA
i_cache_flush => select_way[2].ENA
i_cache_flush => select_way[3].ENA
o_read_data[0] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[1] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[2] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[3] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[4] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[5] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[6] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[7] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[8] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[9] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[10] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[11] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[12] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[13] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[14] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[15] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[16] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[17] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[18] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[19] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[20] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[21] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[22] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[23] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[24] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[25] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[26] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[27] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[28] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[29] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[30] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[31] <= o_read_data.DB_MAX_OUTPUT_PORT_TYPE
i_core_stall => address[7].OUTPUTSELECT
i_core_stall => address[6].OUTPUTSELECT
i_core_stall => address[5].OUTPUTSELECT
i_core_stall => address[4].OUTPUTSELECT
i_core_stall => address[3].OUTPUTSELECT
i_core_stall => address[2].OUTPUTSELECT
i_core_stall => address[1].OUTPUTSELECT
i_core_stall => address[0].OUTPUTSELECT
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
o_wb_req <= o_wb_req.DB_MAX_OUTPUT_PORT_TYPE
i_wb_address[0] => wb_read_buf_address.DATAB
i_wb_address[1] => wb_read_buf_address.DATAB
i_wb_address[2] => wb_read_buf_address.DATAB
i_wb_address[3] => wb_read_buf_address.DATAB
i_wb_address[4] => wb_read_buf_address.DATAB
i_wb_address[5] => wb_read_buf_address.DATAB
i_wb_address[6] => wb_read_buf_address.DATAB
i_wb_address[7] => wb_read_buf_address.DATAB
i_wb_address[8] => wb_read_buf_address.DATAB
i_wb_address[9] => wb_read_buf_address.DATAB
i_wb_address[10] => wb_read_buf_address.DATAB
i_wb_address[11] => wb_read_buf_address.DATAB
i_wb_address[12] => wb_read_buf_address.DATAB
i_wb_address[13] => wb_read_buf_address.DATAB
i_wb_address[14] => wb_read_buf_address.DATAB
i_wb_address[15] => wb_read_buf_address.DATAB
i_wb_address[16] => wb_read_buf_address.DATAB
i_wb_address[17] => wb_read_buf_address.DATAB
i_wb_address[18] => wb_read_buf_address.DATAB
i_wb_address[19] => wb_read_buf_address.DATAB
i_wb_address[20] => wb_read_buf_address.DATAB
i_wb_address[21] => wb_read_buf_address.DATAB
i_wb_address[22] => wb_read_buf_address.DATAB
i_wb_address[23] => wb_read_buf_address.DATAB
i_wb_address[24] => wb_read_buf_address.DATAB
i_wb_address[25] => wb_read_buf_address.DATAB
i_wb_address[26] => wb_read_buf_address.DATAB
i_wb_address[27] => wb_read_buf_address.DATAB
i_wb_address[28] => wb_read_buf_address.DATAB
i_wb_address[29] => wb_read_buf_address.DATAB
i_wb_address[30] => wb_read_buf_address.DATAB
i_wb_address[31] => wb_read_buf_address.DATAB
i_wb_read_data[0] => wb_read_buf_data.DATAB
i_wb_read_data[0] => wb_rdata_burst[96].DATAIN
i_wb_read_data[1] => wb_read_buf_data.DATAB
i_wb_read_data[1] => wb_rdata_burst[97].DATAIN
i_wb_read_data[2] => wb_read_buf_data.DATAB
i_wb_read_data[2] => wb_rdata_burst[98].DATAIN
i_wb_read_data[3] => wb_read_buf_data.DATAB
i_wb_read_data[3] => wb_rdata_burst[99].DATAIN
i_wb_read_data[4] => wb_read_buf_data.DATAB
i_wb_read_data[4] => wb_rdata_burst[100].DATAIN
i_wb_read_data[5] => wb_read_buf_data.DATAB
i_wb_read_data[5] => wb_rdata_burst[101].DATAIN
i_wb_read_data[6] => wb_read_buf_data.DATAB
i_wb_read_data[6] => wb_rdata_burst[102].DATAIN
i_wb_read_data[7] => wb_read_buf_data.DATAB
i_wb_read_data[7] => wb_rdata_burst[103].DATAIN
i_wb_read_data[8] => wb_read_buf_data.DATAB
i_wb_read_data[8] => wb_rdata_burst[104].DATAIN
i_wb_read_data[9] => wb_read_buf_data.DATAB
i_wb_read_data[9] => wb_rdata_burst[105].DATAIN
i_wb_read_data[10] => wb_read_buf_data.DATAB
i_wb_read_data[10] => wb_rdata_burst[106].DATAIN
i_wb_read_data[11] => wb_read_buf_data.DATAB
i_wb_read_data[11] => wb_rdata_burst[107].DATAIN
i_wb_read_data[12] => wb_read_buf_data.DATAB
i_wb_read_data[12] => wb_rdata_burst[108].DATAIN
i_wb_read_data[13] => wb_read_buf_data.DATAB
i_wb_read_data[13] => wb_rdata_burst[109].DATAIN
i_wb_read_data[14] => wb_read_buf_data.DATAB
i_wb_read_data[14] => wb_rdata_burst[110].DATAIN
i_wb_read_data[15] => wb_read_buf_data.DATAB
i_wb_read_data[15] => wb_rdata_burst[111].DATAIN
i_wb_read_data[16] => wb_read_buf_data.DATAB
i_wb_read_data[16] => wb_rdata_burst[112].DATAIN
i_wb_read_data[17] => wb_read_buf_data.DATAB
i_wb_read_data[17] => wb_rdata_burst[113].DATAIN
i_wb_read_data[18] => wb_read_buf_data.DATAB
i_wb_read_data[18] => wb_rdata_burst[114].DATAIN
i_wb_read_data[19] => wb_read_buf_data.DATAB
i_wb_read_data[19] => wb_rdata_burst[115].DATAIN
i_wb_read_data[20] => wb_read_buf_data.DATAB
i_wb_read_data[20] => wb_rdata_burst[116].DATAIN
i_wb_read_data[21] => wb_read_buf_data.DATAB
i_wb_read_data[21] => wb_rdata_burst[117].DATAIN
i_wb_read_data[22] => wb_read_buf_data.DATAB
i_wb_read_data[22] => wb_rdata_burst[118].DATAIN
i_wb_read_data[23] => wb_read_buf_data.DATAB
i_wb_read_data[23] => wb_rdata_burst[119].DATAIN
i_wb_read_data[24] => wb_read_buf_data.DATAB
i_wb_read_data[24] => wb_rdata_burst[120].DATAIN
i_wb_read_data[25] => wb_read_buf_data.DATAB
i_wb_read_data[25] => wb_rdata_burst[121].DATAIN
i_wb_read_data[26] => wb_read_buf_data.DATAB
i_wb_read_data[26] => wb_rdata_burst[122].DATAIN
i_wb_read_data[27] => wb_read_buf_data.DATAB
i_wb_read_data[27] => wb_rdata_burst[123].DATAIN
i_wb_read_data[28] => wb_read_buf_data.DATAB
i_wb_read_data[28] => wb_rdata_burst[124].DATAIN
i_wb_read_data[29] => wb_read_buf_data.DATAB
i_wb_read_data[29] => wb_rdata_burst[125].DATAIN
i_wb_read_data[30] => wb_read_buf_data.DATAB
i_wb_read_data[30] => wb_rdata_burst[126].DATAIN
i_wb_read_data[31] => wb_read_buf_data.DATAB
i_wb_read_data[31] => wb_rdata_burst[127].DATAIN
i_wb_stall => write_stall.IN1
i_wb_stall => c_state.OUTPUTSELECT
i_wb_stall => source_sel.OUTPUTSELECT
i_wb_stall => source_sel.OUTPUTSELECT
i_wb_stall => select_way.OUTPUTSELECT
i_wb_stall => select_way.OUTPUTSELECT
i_wb_stall => select_way.OUTPUTSELECT
i_wb_stall => select_way.OUTPUTSELECT
i_wb_stall => random_num.OUTPUTSELECT
i_wb_stall => random_num.OUTPUTSELECT
i_wb_stall => random_num.OUTPUTSELECT
i_wb_stall => random_num.OUTPUTSELECT
i_wb_stall => wb_read_buf_valid.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_address.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => wb_read_buf_data.OUTPUTSELECT
i_wb_stall => source_sel.OUTPUTSELECT
i_wb_stall => source_sel.OUTPUTSELECT
i_wb_stall => source_sel.OUTPUTSELECT
i_wb_stall => source_sel.OUTPUTSELECT
i_wb_stall => c_state.OUTPUTSELECT
i_wb_stall => c_state.OUTPUTSELECT
i_wb_stall => c_state.OUTPUTSELECT
i_wb_stall => c_state.OUTPUTSELECT
i_wb_stall => c_state.OUTPUTSELECT
i_wb_stall => c_state.OUTPUTSELECT
i_wb_stall => wb_rdata_burst[0].ENA
i_wb_stall => wb_rdata_burst[1].ENA
i_wb_stall => wb_rdata_burst[2].ENA
i_wb_stall => wb_rdata_burst[3].ENA
i_wb_stall => wb_rdata_burst[4].ENA
i_wb_stall => wb_rdata_burst[5].ENA
i_wb_stall => wb_rdata_burst[6].ENA
i_wb_stall => wb_rdata_burst[7].ENA
i_wb_stall => wb_rdata_burst[8].ENA
i_wb_stall => wb_rdata_burst[9].ENA
i_wb_stall => wb_rdata_burst[10].ENA
i_wb_stall => wb_rdata_burst[11].ENA
i_wb_stall => wb_rdata_burst[12].ENA
i_wb_stall => wb_rdata_burst[13].ENA
i_wb_stall => wb_rdata_burst[14].ENA
i_wb_stall => wb_rdata_burst[15].ENA
i_wb_stall => wb_rdata_burst[16].ENA
i_wb_stall => wb_rdata_burst[17].ENA
i_wb_stall => wb_rdata_burst[18].ENA
i_wb_stall => wb_rdata_burst[19].ENA
i_wb_stall => wb_rdata_burst[20].ENA
i_wb_stall => wb_rdata_burst[21].ENA
i_wb_stall => wb_rdata_burst[22].ENA
i_wb_stall => wb_rdata_burst[23].ENA
i_wb_stall => wb_rdata_burst[24].ENA
i_wb_stall => wb_rdata_burst[25].ENA
i_wb_stall => wb_rdata_burst[26].ENA
i_wb_stall => wb_rdata_burst[27].ENA
i_wb_stall => wb_rdata_burst[28].ENA
i_wb_stall => wb_rdata_burst[29].ENA
i_wb_stall => wb_rdata_burst[30].ENA
i_wb_stall => wb_rdata_burst[31].ENA
i_wb_stall => wb_rdata_burst[32].ENA
i_wb_stall => wb_rdata_burst[33].ENA
i_wb_stall => wb_rdata_burst[34].ENA
i_wb_stall => wb_rdata_burst[35].ENA
i_wb_stall => wb_rdata_burst[36].ENA
i_wb_stall => wb_rdata_burst[37].ENA
i_wb_stall => wb_rdata_burst[38].ENA
i_wb_stall => wb_rdata_burst[39].ENA
i_wb_stall => wb_rdata_burst[40].ENA
i_wb_stall => wb_rdata_burst[41].ENA
i_wb_stall => wb_rdata_burst[42].ENA
i_wb_stall => wb_rdata_burst[43].ENA
i_wb_stall => wb_rdata_burst[44].ENA
i_wb_stall => wb_rdata_burst[45].ENA
i_wb_stall => wb_rdata_burst[46].ENA
i_wb_stall => wb_rdata_burst[47].ENA
i_wb_stall => wb_rdata_burst[48].ENA
i_wb_stall => wb_rdata_burst[49].ENA
i_wb_stall => wb_rdata_burst[50].ENA
i_wb_stall => wb_rdata_burst[51].ENA
i_wb_stall => wb_rdata_burst[52].ENA
i_wb_stall => wb_rdata_burst[53].ENA
i_wb_stall => wb_rdata_burst[54].ENA
i_wb_stall => wb_rdata_burst[55].ENA
i_wb_stall => wb_rdata_burst[56].ENA
i_wb_stall => wb_rdata_burst[57].ENA
i_wb_stall => wb_rdata_burst[58].ENA
i_wb_stall => wb_rdata_burst[59].ENA
i_wb_stall => wb_rdata_burst[60].ENA
i_wb_stall => wb_rdata_burst[61].ENA
i_wb_stall => wb_rdata_burst[62].ENA
i_wb_stall => wb_rdata_burst[63].ENA
i_wb_stall => wb_rdata_burst[64].ENA
i_wb_stall => wb_rdata_burst[65].ENA
i_wb_stall => wb_rdata_burst[66].ENA
i_wb_stall => wb_rdata_burst[67].ENA
i_wb_stall => wb_rdata_burst[68].ENA
i_wb_stall => wb_rdata_burst[69].ENA
i_wb_stall => wb_rdata_burst[70].ENA
i_wb_stall => wb_rdata_burst[71].ENA
i_wb_stall => wb_rdata_burst[72].ENA
i_wb_stall => wb_rdata_burst[73].ENA
i_wb_stall => wb_rdata_burst[74].ENA
i_wb_stall => wb_rdata_burst[75].ENA
i_wb_stall => wb_rdata_burst[76].ENA
i_wb_stall => wb_rdata_burst[77].ENA
i_wb_stall => wb_rdata_burst[78].ENA
i_wb_stall => wb_rdata_burst[79].ENA
i_wb_stall => wb_rdata_burst[80].ENA
i_wb_stall => wb_rdata_burst[81].ENA
i_wb_stall => wb_rdata_burst[82].ENA
i_wb_stall => wb_rdata_burst[83].ENA
i_wb_stall => wb_rdata_burst[84].ENA
i_wb_stall => wb_rdata_burst[85].ENA
i_wb_stall => wb_rdata_burst[86].ENA
i_wb_stall => wb_rdata_burst[87].ENA
i_wb_stall => wb_rdata_burst[88].ENA
i_wb_stall => wb_rdata_burst[89].ENA
i_wb_stall => wb_rdata_burst[90].ENA
i_wb_stall => wb_rdata_burst[91].ENA
i_wb_stall => wb_rdata_burst[92].ENA
i_wb_stall => wb_rdata_burst[93].ENA
i_wb_stall => wb_rdata_burst[94].ENA
i_wb_stall => wb_rdata_burst[95].ENA
i_wb_stall => wb_rdata_burst[96].ENA
i_wb_stall => wb_rdata_burst[97].ENA
i_wb_stall => wb_rdata_burst[98].ENA
i_wb_stall => wb_rdata_burst[99].ENA
i_wb_stall => wb_rdata_burst[100].ENA
i_wb_stall => wb_rdata_burst[101].ENA
i_wb_stall => wb_rdata_burst[102].ENA
i_wb_stall => wb_rdata_burst[103].ENA
i_wb_stall => wb_rdata_burst[104].ENA
i_wb_stall => wb_rdata_burst[105].ENA
i_wb_stall => wb_rdata_burst[106].ENA
i_wb_stall => wb_rdata_burst[107].ENA
i_wb_stall => wb_rdata_burst[108].ENA
i_wb_stall => wb_rdata_burst[109].ENA
i_wb_stall => wb_rdata_burst[110].ENA
i_wb_stall => wb_rdata_burst[111].ENA
i_wb_stall => wb_rdata_burst[112].ENA
i_wb_stall => wb_rdata_burst[113].ENA
i_wb_stall => wb_rdata_burst[114].ENA
i_wb_stall => wb_rdata_burst[115].ENA
i_wb_stall => wb_rdata_burst[116].ENA
i_wb_stall => wb_rdata_burst[117].ENA
i_wb_stall => wb_rdata_burst[118].ENA
i_wb_stall => wb_rdata_burst[119].ENA
i_wb_stall => wb_rdata_burst[120].ENA
i_wb_stall => wb_rdata_burst[121].ENA
i_wb_stall => wb_rdata_burst[122].ENA
i_wb_stall => wb_rdata_burst[123].ENA
i_wb_stall => wb_rdata_burst[124].ENA
i_wb_stall => wb_rdata_burst[125].ENA
i_wb_stall => wb_rdata_burst[126].ENA
i_wb_stall => wb_rdata_burst[127].ENA


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_21_line_en:sram.q
o_read_data[1] <= sram_256_21_line_en:sram.q
o_read_data[2] <= sram_256_21_line_en:sram.q
o_read_data[3] <= sram_256_21_line_en:sram.q
o_read_data[4] <= sram_256_21_line_en:sram.q
o_read_data[5] <= sram_256_21_line_en:sram.q
o_read_data[6] <= sram_256_21_line_en:sram.q
o_read_data[7] <= sram_256_21_line_en:sram.q
o_read_data[8] <= sram_256_21_line_en:sram.q
o_read_data[9] <= sram_256_21_line_en:sram.q
o_read_data[10] <= sram_256_21_line_en:sram.q
o_read_data[11] <= sram_256_21_line_en:sram.q
o_read_data[12] <= sram_256_21_line_en:sram.q
o_read_data[13] <= sram_256_21_line_en:sram.q
o_read_data[14] <= sram_256_21_line_en:sram.q
o_read_data[15] <= sram_256_21_line_en:sram.q
o_read_data[16] <= sram_256_21_line_en:sram.q
o_read_data[17] <= sram_256_21_line_en:sram.q
o_read_data[18] <= sram_256_21_line_en:sram.q
o_read_data[19] <= sram_256_21_line_en:sram.q
o_read_data[20] <= sram_256_21_line_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag|sram_256_21_line_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_41b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_41b1:auto_generated.data_a[0]
data_a[1] => altsyncram_41b1:auto_generated.data_a[1]
data_a[2] => altsyncram_41b1:auto_generated.data_a[2]
data_a[3] => altsyncram_41b1:auto_generated.data_a[3]
data_a[4] => altsyncram_41b1:auto_generated.data_a[4]
data_a[5] => altsyncram_41b1:auto_generated.data_a[5]
data_a[6] => altsyncram_41b1:auto_generated.data_a[6]
data_a[7] => altsyncram_41b1:auto_generated.data_a[7]
data_a[8] => altsyncram_41b1:auto_generated.data_a[8]
data_a[9] => altsyncram_41b1:auto_generated.data_a[9]
data_a[10] => altsyncram_41b1:auto_generated.data_a[10]
data_a[11] => altsyncram_41b1:auto_generated.data_a[11]
data_a[12] => altsyncram_41b1:auto_generated.data_a[12]
data_a[13] => altsyncram_41b1:auto_generated.data_a[13]
data_a[14] => altsyncram_41b1:auto_generated.data_a[14]
data_a[15] => altsyncram_41b1:auto_generated.data_a[15]
data_a[16] => altsyncram_41b1:auto_generated.data_a[16]
data_a[17] => altsyncram_41b1:auto_generated.data_a[17]
data_a[18] => altsyncram_41b1:auto_generated.data_a[18]
data_a[19] => altsyncram_41b1:auto_generated.data_a[19]
data_a[20] => altsyncram_41b1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_41b1:auto_generated.address_a[0]
address_a[1] => altsyncram_41b1:auto_generated.address_a[1]
address_a[2] => altsyncram_41b1:auto_generated.address_a[2]
address_a[3] => altsyncram_41b1:auto_generated.address_a[3]
address_a[4] => altsyncram_41b1:auto_generated.address_a[4]
address_a[5] => altsyncram_41b1:auto_generated.address_a[5]
address_a[6] => altsyncram_41b1:auto_generated.address_a[6]
address_a[7] => altsyncram_41b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_41b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_41b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_41b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_41b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_41b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_41b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_41b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_41b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_41b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_41b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_41b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_41b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_41b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_41b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_41b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_41b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_41b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_41b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_41b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_41b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_41b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_41b1:auto_generated.q_a[20]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[0].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_byte_enable[0] => i_byte_enable[0].IN1
i_byte_enable[1] => i_byte_enable[1].IN1
i_byte_enable[2] => i_byte_enable[2].IN1
i_byte_enable[3] => i_byte_enable[3].IN1
i_byte_enable[4] => i_byte_enable[4].IN1
i_byte_enable[5] => i_byte_enable[5].IN1
i_byte_enable[6] => i_byte_enable[6].IN1
i_byte_enable[7] => i_byte_enable[7].IN1
i_byte_enable[8] => i_byte_enable[8].IN1
i_byte_enable[9] => i_byte_enable[9].IN1
i_byte_enable[10] => i_byte_enable[10].IN1
i_byte_enable[11] => i_byte_enable[11].IN1
i_byte_enable[12] => i_byte_enable[12].IN1
i_byte_enable[13] => i_byte_enable[13].IN1
i_byte_enable[14] => i_byte_enable[14].IN1
i_byte_enable[15] => i_byte_enable[15].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_data[21] => i_write_data[21].IN1
i_write_data[22] => i_write_data[22].IN1
i_write_data[23] => i_write_data[23].IN1
i_write_data[24] => i_write_data[24].IN1
i_write_data[25] => i_write_data[25].IN1
i_write_data[26] => i_write_data[26].IN1
i_write_data[27] => i_write_data[27].IN1
i_write_data[28] => i_write_data[28].IN1
i_write_data[29] => i_write_data[29].IN1
i_write_data[30] => i_write_data[30].IN1
i_write_data[31] => i_write_data[31].IN1
i_write_data[32] => i_write_data[32].IN1
i_write_data[33] => i_write_data[33].IN1
i_write_data[34] => i_write_data[34].IN1
i_write_data[35] => i_write_data[35].IN1
i_write_data[36] => i_write_data[36].IN1
i_write_data[37] => i_write_data[37].IN1
i_write_data[38] => i_write_data[38].IN1
i_write_data[39] => i_write_data[39].IN1
i_write_data[40] => i_write_data[40].IN1
i_write_data[41] => i_write_data[41].IN1
i_write_data[42] => i_write_data[42].IN1
i_write_data[43] => i_write_data[43].IN1
i_write_data[44] => i_write_data[44].IN1
i_write_data[45] => i_write_data[45].IN1
i_write_data[46] => i_write_data[46].IN1
i_write_data[47] => i_write_data[47].IN1
i_write_data[48] => i_write_data[48].IN1
i_write_data[49] => i_write_data[49].IN1
i_write_data[50] => i_write_data[50].IN1
i_write_data[51] => i_write_data[51].IN1
i_write_data[52] => i_write_data[52].IN1
i_write_data[53] => i_write_data[53].IN1
i_write_data[54] => i_write_data[54].IN1
i_write_data[55] => i_write_data[55].IN1
i_write_data[56] => i_write_data[56].IN1
i_write_data[57] => i_write_data[57].IN1
i_write_data[58] => i_write_data[58].IN1
i_write_data[59] => i_write_data[59].IN1
i_write_data[60] => i_write_data[60].IN1
i_write_data[61] => i_write_data[61].IN1
i_write_data[62] => i_write_data[62].IN1
i_write_data[63] => i_write_data[63].IN1
i_write_data[64] => i_write_data[64].IN1
i_write_data[65] => i_write_data[65].IN1
i_write_data[66] => i_write_data[66].IN1
i_write_data[67] => i_write_data[67].IN1
i_write_data[68] => i_write_data[68].IN1
i_write_data[69] => i_write_data[69].IN1
i_write_data[70] => i_write_data[70].IN1
i_write_data[71] => i_write_data[71].IN1
i_write_data[72] => i_write_data[72].IN1
i_write_data[73] => i_write_data[73].IN1
i_write_data[74] => i_write_data[74].IN1
i_write_data[75] => i_write_data[75].IN1
i_write_data[76] => i_write_data[76].IN1
i_write_data[77] => i_write_data[77].IN1
i_write_data[78] => i_write_data[78].IN1
i_write_data[79] => i_write_data[79].IN1
i_write_data[80] => i_write_data[80].IN1
i_write_data[81] => i_write_data[81].IN1
i_write_data[82] => i_write_data[82].IN1
i_write_data[83] => i_write_data[83].IN1
i_write_data[84] => i_write_data[84].IN1
i_write_data[85] => i_write_data[85].IN1
i_write_data[86] => i_write_data[86].IN1
i_write_data[87] => i_write_data[87].IN1
i_write_data[88] => i_write_data[88].IN1
i_write_data[89] => i_write_data[89].IN1
i_write_data[90] => i_write_data[90].IN1
i_write_data[91] => i_write_data[91].IN1
i_write_data[92] => i_write_data[92].IN1
i_write_data[93] => i_write_data[93].IN1
i_write_data[94] => i_write_data[94].IN1
i_write_data[95] => i_write_data[95].IN1
i_write_data[96] => i_write_data[96].IN1
i_write_data[97] => i_write_data[97].IN1
i_write_data[98] => i_write_data[98].IN1
i_write_data[99] => i_write_data[99].IN1
i_write_data[100] => i_write_data[100].IN1
i_write_data[101] => i_write_data[101].IN1
i_write_data[102] => i_write_data[102].IN1
i_write_data[103] => i_write_data[103].IN1
i_write_data[104] => i_write_data[104].IN1
i_write_data[105] => i_write_data[105].IN1
i_write_data[106] => i_write_data[106].IN1
i_write_data[107] => i_write_data[107].IN1
i_write_data[108] => i_write_data[108].IN1
i_write_data[109] => i_write_data[109].IN1
i_write_data[110] => i_write_data[110].IN1
i_write_data[111] => i_write_data[111].IN1
i_write_data[112] => i_write_data[112].IN1
i_write_data[113] => i_write_data[113].IN1
i_write_data[114] => i_write_data[114].IN1
i_write_data[115] => i_write_data[115].IN1
i_write_data[116] => i_write_data[116].IN1
i_write_data[117] => i_write_data[117].IN1
i_write_data[118] => i_write_data[118].IN1
i_write_data[119] => i_write_data[119].IN1
i_write_data[120] => i_write_data[120].IN1
i_write_data[121] => i_write_data[121].IN1
i_write_data[122] => i_write_data[122].IN1
i_write_data[123] => i_write_data[123].IN1
i_write_data[124] => i_write_data[124].IN1
i_write_data[125] => i_write_data[125].IN1
i_write_data[126] => i_write_data[126].IN1
i_write_data[127] => i_write_data[127].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_128_byte_en:sram.q
o_read_data[1] <= sram_256_128_byte_en:sram.q
o_read_data[2] <= sram_256_128_byte_en:sram.q
o_read_data[3] <= sram_256_128_byte_en:sram.q
o_read_data[4] <= sram_256_128_byte_en:sram.q
o_read_data[5] <= sram_256_128_byte_en:sram.q
o_read_data[6] <= sram_256_128_byte_en:sram.q
o_read_data[7] <= sram_256_128_byte_en:sram.q
o_read_data[8] <= sram_256_128_byte_en:sram.q
o_read_data[9] <= sram_256_128_byte_en:sram.q
o_read_data[10] <= sram_256_128_byte_en:sram.q
o_read_data[11] <= sram_256_128_byte_en:sram.q
o_read_data[12] <= sram_256_128_byte_en:sram.q
o_read_data[13] <= sram_256_128_byte_en:sram.q
o_read_data[14] <= sram_256_128_byte_en:sram.q
o_read_data[15] <= sram_256_128_byte_en:sram.q
o_read_data[16] <= sram_256_128_byte_en:sram.q
o_read_data[17] <= sram_256_128_byte_en:sram.q
o_read_data[18] <= sram_256_128_byte_en:sram.q
o_read_data[19] <= sram_256_128_byte_en:sram.q
o_read_data[20] <= sram_256_128_byte_en:sram.q
o_read_data[21] <= sram_256_128_byte_en:sram.q
o_read_data[22] <= sram_256_128_byte_en:sram.q
o_read_data[23] <= sram_256_128_byte_en:sram.q
o_read_data[24] <= sram_256_128_byte_en:sram.q
o_read_data[25] <= sram_256_128_byte_en:sram.q
o_read_data[26] <= sram_256_128_byte_en:sram.q
o_read_data[27] <= sram_256_128_byte_en:sram.q
o_read_data[28] <= sram_256_128_byte_en:sram.q
o_read_data[29] <= sram_256_128_byte_en:sram.q
o_read_data[30] <= sram_256_128_byte_en:sram.q
o_read_data[31] <= sram_256_128_byte_en:sram.q
o_read_data[32] <= sram_256_128_byte_en:sram.q
o_read_data[33] <= sram_256_128_byte_en:sram.q
o_read_data[34] <= sram_256_128_byte_en:sram.q
o_read_data[35] <= sram_256_128_byte_en:sram.q
o_read_data[36] <= sram_256_128_byte_en:sram.q
o_read_data[37] <= sram_256_128_byte_en:sram.q
o_read_data[38] <= sram_256_128_byte_en:sram.q
o_read_data[39] <= sram_256_128_byte_en:sram.q
o_read_data[40] <= sram_256_128_byte_en:sram.q
o_read_data[41] <= sram_256_128_byte_en:sram.q
o_read_data[42] <= sram_256_128_byte_en:sram.q
o_read_data[43] <= sram_256_128_byte_en:sram.q
o_read_data[44] <= sram_256_128_byte_en:sram.q
o_read_data[45] <= sram_256_128_byte_en:sram.q
o_read_data[46] <= sram_256_128_byte_en:sram.q
o_read_data[47] <= sram_256_128_byte_en:sram.q
o_read_data[48] <= sram_256_128_byte_en:sram.q
o_read_data[49] <= sram_256_128_byte_en:sram.q
o_read_data[50] <= sram_256_128_byte_en:sram.q
o_read_data[51] <= sram_256_128_byte_en:sram.q
o_read_data[52] <= sram_256_128_byte_en:sram.q
o_read_data[53] <= sram_256_128_byte_en:sram.q
o_read_data[54] <= sram_256_128_byte_en:sram.q
o_read_data[55] <= sram_256_128_byte_en:sram.q
o_read_data[56] <= sram_256_128_byte_en:sram.q
o_read_data[57] <= sram_256_128_byte_en:sram.q
o_read_data[58] <= sram_256_128_byte_en:sram.q
o_read_data[59] <= sram_256_128_byte_en:sram.q
o_read_data[60] <= sram_256_128_byte_en:sram.q
o_read_data[61] <= sram_256_128_byte_en:sram.q
o_read_data[62] <= sram_256_128_byte_en:sram.q
o_read_data[63] <= sram_256_128_byte_en:sram.q
o_read_data[64] <= sram_256_128_byte_en:sram.q
o_read_data[65] <= sram_256_128_byte_en:sram.q
o_read_data[66] <= sram_256_128_byte_en:sram.q
o_read_data[67] <= sram_256_128_byte_en:sram.q
o_read_data[68] <= sram_256_128_byte_en:sram.q
o_read_data[69] <= sram_256_128_byte_en:sram.q
o_read_data[70] <= sram_256_128_byte_en:sram.q
o_read_data[71] <= sram_256_128_byte_en:sram.q
o_read_data[72] <= sram_256_128_byte_en:sram.q
o_read_data[73] <= sram_256_128_byte_en:sram.q
o_read_data[74] <= sram_256_128_byte_en:sram.q
o_read_data[75] <= sram_256_128_byte_en:sram.q
o_read_data[76] <= sram_256_128_byte_en:sram.q
o_read_data[77] <= sram_256_128_byte_en:sram.q
o_read_data[78] <= sram_256_128_byte_en:sram.q
o_read_data[79] <= sram_256_128_byte_en:sram.q
o_read_data[80] <= sram_256_128_byte_en:sram.q
o_read_data[81] <= sram_256_128_byte_en:sram.q
o_read_data[82] <= sram_256_128_byte_en:sram.q
o_read_data[83] <= sram_256_128_byte_en:sram.q
o_read_data[84] <= sram_256_128_byte_en:sram.q
o_read_data[85] <= sram_256_128_byte_en:sram.q
o_read_data[86] <= sram_256_128_byte_en:sram.q
o_read_data[87] <= sram_256_128_byte_en:sram.q
o_read_data[88] <= sram_256_128_byte_en:sram.q
o_read_data[89] <= sram_256_128_byte_en:sram.q
o_read_data[90] <= sram_256_128_byte_en:sram.q
o_read_data[91] <= sram_256_128_byte_en:sram.q
o_read_data[92] <= sram_256_128_byte_en:sram.q
o_read_data[93] <= sram_256_128_byte_en:sram.q
o_read_data[94] <= sram_256_128_byte_en:sram.q
o_read_data[95] <= sram_256_128_byte_en:sram.q
o_read_data[96] <= sram_256_128_byte_en:sram.q
o_read_data[97] <= sram_256_128_byte_en:sram.q
o_read_data[98] <= sram_256_128_byte_en:sram.q
o_read_data[99] <= sram_256_128_byte_en:sram.q
o_read_data[100] <= sram_256_128_byte_en:sram.q
o_read_data[101] <= sram_256_128_byte_en:sram.q
o_read_data[102] <= sram_256_128_byte_en:sram.q
o_read_data[103] <= sram_256_128_byte_en:sram.q
o_read_data[104] <= sram_256_128_byte_en:sram.q
o_read_data[105] <= sram_256_128_byte_en:sram.q
o_read_data[106] <= sram_256_128_byte_en:sram.q
o_read_data[107] <= sram_256_128_byte_en:sram.q
o_read_data[108] <= sram_256_128_byte_en:sram.q
o_read_data[109] <= sram_256_128_byte_en:sram.q
o_read_data[110] <= sram_256_128_byte_en:sram.q
o_read_data[111] <= sram_256_128_byte_en:sram.q
o_read_data[112] <= sram_256_128_byte_en:sram.q
o_read_data[113] <= sram_256_128_byte_en:sram.q
o_read_data[114] <= sram_256_128_byte_en:sram.q
o_read_data[115] <= sram_256_128_byte_en:sram.q
o_read_data[116] <= sram_256_128_byte_en:sram.q
o_read_data[117] <= sram_256_128_byte_en:sram.q
o_read_data[118] <= sram_256_128_byte_en:sram.q
o_read_data[119] <= sram_256_128_byte_en:sram.q
o_read_data[120] <= sram_256_128_byte_en:sram.q
o_read_data[121] <= sram_256_128_byte_en:sram.q
o_read_data[122] <= sram_256_128_byte_en:sram.q
o_read_data[123] <= sram_256_128_byte_en:sram.q
o_read_data[124] <= sram_256_128_byte_en:sram.q
o_read_data[125] <= sram_256_128_byte_en:sram.q
o_read_data[126] <= sram_256_128_byte_en:sram.q
o_read_data[127] <= sram_256_128_byte_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data|sram_256_128_byte_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
byteena[4] => byteena[4].IN1
byteena[5] => byteena[5].IN1
byteena[6] => byteena[6].IN1
byteena[7] => byteena[7].IN1
byteena[8] => byteena[8].IN1
byteena[9] => byteena[9].IN1
byteena[10] => byteena[10].IN1
byteena[11] => byteena[11].IN1
byteena[12] => byteena[12].IN1
byteena[13] => byteena[13].IN1
byteena[14] => byteena[14].IN1
byteena[15] => byteena[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_t5d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t5d1:auto_generated.data_a[0]
data_a[1] => altsyncram_t5d1:auto_generated.data_a[1]
data_a[2] => altsyncram_t5d1:auto_generated.data_a[2]
data_a[3] => altsyncram_t5d1:auto_generated.data_a[3]
data_a[4] => altsyncram_t5d1:auto_generated.data_a[4]
data_a[5] => altsyncram_t5d1:auto_generated.data_a[5]
data_a[6] => altsyncram_t5d1:auto_generated.data_a[6]
data_a[7] => altsyncram_t5d1:auto_generated.data_a[7]
data_a[8] => altsyncram_t5d1:auto_generated.data_a[8]
data_a[9] => altsyncram_t5d1:auto_generated.data_a[9]
data_a[10] => altsyncram_t5d1:auto_generated.data_a[10]
data_a[11] => altsyncram_t5d1:auto_generated.data_a[11]
data_a[12] => altsyncram_t5d1:auto_generated.data_a[12]
data_a[13] => altsyncram_t5d1:auto_generated.data_a[13]
data_a[14] => altsyncram_t5d1:auto_generated.data_a[14]
data_a[15] => altsyncram_t5d1:auto_generated.data_a[15]
data_a[16] => altsyncram_t5d1:auto_generated.data_a[16]
data_a[17] => altsyncram_t5d1:auto_generated.data_a[17]
data_a[18] => altsyncram_t5d1:auto_generated.data_a[18]
data_a[19] => altsyncram_t5d1:auto_generated.data_a[19]
data_a[20] => altsyncram_t5d1:auto_generated.data_a[20]
data_a[21] => altsyncram_t5d1:auto_generated.data_a[21]
data_a[22] => altsyncram_t5d1:auto_generated.data_a[22]
data_a[23] => altsyncram_t5d1:auto_generated.data_a[23]
data_a[24] => altsyncram_t5d1:auto_generated.data_a[24]
data_a[25] => altsyncram_t5d1:auto_generated.data_a[25]
data_a[26] => altsyncram_t5d1:auto_generated.data_a[26]
data_a[27] => altsyncram_t5d1:auto_generated.data_a[27]
data_a[28] => altsyncram_t5d1:auto_generated.data_a[28]
data_a[29] => altsyncram_t5d1:auto_generated.data_a[29]
data_a[30] => altsyncram_t5d1:auto_generated.data_a[30]
data_a[31] => altsyncram_t5d1:auto_generated.data_a[31]
data_a[32] => altsyncram_t5d1:auto_generated.data_a[32]
data_a[33] => altsyncram_t5d1:auto_generated.data_a[33]
data_a[34] => altsyncram_t5d1:auto_generated.data_a[34]
data_a[35] => altsyncram_t5d1:auto_generated.data_a[35]
data_a[36] => altsyncram_t5d1:auto_generated.data_a[36]
data_a[37] => altsyncram_t5d1:auto_generated.data_a[37]
data_a[38] => altsyncram_t5d1:auto_generated.data_a[38]
data_a[39] => altsyncram_t5d1:auto_generated.data_a[39]
data_a[40] => altsyncram_t5d1:auto_generated.data_a[40]
data_a[41] => altsyncram_t5d1:auto_generated.data_a[41]
data_a[42] => altsyncram_t5d1:auto_generated.data_a[42]
data_a[43] => altsyncram_t5d1:auto_generated.data_a[43]
data_a[44] => altsyncram_t5d1:auto_generated.data_a[44]
data_a[45] => altsyncram_t5d1:auto_generated.data_a[45]
data_a[46] => altsyncram_t5d1:auto_generated.data_a[46]
data_a[47] => altsyncram_t5d1:auto_generated.data_a[47]
data_a[48] => altsyncram_t5d1:auto_generated.data_a[48]
data_a[49] => altsyncram_t5d1:auto_generated.data_a[49]
data_a[50] => altsyncram_t5d1:auto_generated.data_a[50]
data_a[51] => altsyncram_t5d1:auto_generated.data_a[51]
data_a[52] => altsyncram_t5d1:auto_generated.data_a[52]
data_a[53] => altsyncram_t5d1:auto_generated.data_a[53]
data_a[54] => altsyncram_t5d1:auto_generated.data_a[54]
data_a[55] => altsyncram_t5d1:auto_generated.data_a[55]
data_a[56] => altsyncram_t5d1:auto_generated.data_a[56]
data_a[57] => altsyncram_t5d1:auto_generated.data_a[57]
data_a[58] => altsyncram_t5d1:auto_generated.data_a[58]
data_a[59] => altsyncram_t5d1:auto_generated.data_a[59]
data_a[60] => altsyncram_t5d1:auto_generated.data_a[60]
data_a[61] => altsyncram_t5d1:auto_generated.data_a[61]
data_a[62] => altsyncram_t5d1:auto_generated.data_a[62]
data_a[63] => altsyncram_t5d1:auto_generated.data_a[63]
data_a[64] => altsyncram_t5d1:auto_generated.data_a[64]
data_a[65] => altsyncram_t5d1:auto_generated.data_a[65]
data_a[66] => altsyncram_t5d1:auto_generated.data_a[66]
data_a[67] => altsyncram_t5d1:auto_generated.data_a[67]
data_a[68] => altsyncram_t5d1:auto_generated.data_a[68]
data_a[69] => altsyncram_t5d1:auto_generated.data_a[69]
data_a[70] => altsyncram_t5d1:auto_generated.data_a[70]
data_a[71] => altsyncram_t5d1:auto_generated.data_a[71]
data_a[72] => altsyncram_t5d1:auto_generated.data_a[72]
data_a[73] => altsyncram_t5d1:auto_generated.data_a[73]
data_a[74] => altsyncram_t5d1:auto_generated.data_a[74]
data_a[75] => altsyncram_t5d1:auto_generated.data_a[75]
data_a[76] => altsyncram_t5d1:auto_generated.data_a[76]
data_a[77] => altsyncram_t5d1:auto_generated.data_a[77]
data_a[78] => altsyncram_t5d1:auto_generated.data_a[78]
data_a[79] => altsyncram_t5d1:auto_generated.data_a[79]
data_a[80] => altsyncram_t5d1:auto_generated.data_a[80]
data_a[81] => altsyncram_t5d1:auto_generated.data_a[81]
data_a[82] => altsyncram_t5d1:auto_generated.data_a[82]
data_a[83] => altsyncram_t5d1:auto_generated.data_a[83]
data_a[84] => altsyncram_t5d1:auto_generated.data_a[84]
data_a[85] => altsyncram_t5d1:auto_generated.data_a[85]
data_a[86] => altsyncram_t5d1:auto_generated.data_a[86]
data_a[87] => altsyncram_t5d1:auto_generated.data_a[87]
data_a[88] => altsyncram_t5d1:auto_generated.data_a[88]
data_a[89] => altsyncram_t5d1:auto_generated.data_a[89]
data_a[90] => altsyncram_t5d1:auto_generated.data_a[90]
data_a[91] => altsyncram_t5d1:auto_generated.data_a[91]
data_a[92] => altsyncram_t5d1:auto_generated.data_a[92]
data_a[93] => altsyncram_t5d1:auto_generated.data_a[93]
data_a[94] => altsyncram_t5d1:auto_generated.data_a[94]
data_a[95] => altsyncram_t5d1:auto_generated.data_a[95]
data_a[96] => altsyncram_t5d1:auto_generated.data_a[96]
data_a[97] => altsyncram_t5d1:auto_generated.data_a[97]
data_a[98] => altsyncram_t5d1:auto_generated.data_a[98]
data_a[99] => altsyncram_t5d1:auto_generated.data_a[99]
data_a[100] => altsyncram_t5d1:auto_generated.data_a[100]
data_a[101] => altsyncram_t5d1:auto_generated.data_a[101]
data_a[102] => altsyncram_t5d1:auto_generated.data_a[102]
data_a[103] => altsyncram_t5d1:auto_generated.data_a[103]
data_a[104] => altsyncram_t5d1:auto_generated.data_a[104]
data_a[105] => altsyncram_t5d1:auto_generated.data_a[105]
data_a[106] => altsyncram_t5d1:auto_generated.data_a[106]
data_a[107] => altsyncram_t5d1:auto_generated.data_a[107]
data_a[108] => altsyncram_t5d1:auto_generated.data_a[108]
data_a[109] => altsyncram_t5d1:auto_generated.data_a[109]
data_a[110] => altsyncram_t5d1:auto_generated.data_a[110]
data_a[111] => altsyncram_t5d1:auto_generated.data_a[111]
data_a[112] => altsyncram_t5d1:auto_generated.data_a[112]
data_a[113] => altsyncram_t5d1:auto_generated.data_a[113]
data_a[114] => altsyncram_t5d1:auto_generated.data_a[114]
data_a[115] => altsyncram_t5d1:auto_generated.data_a[115]
data_a[116] => altsyncram_t5d1:auto_generated.data_a[116]
data_a[117] => altsyncram_t5d1:auto_generated.data_a[117]
data_a[118] => altsyncram_t5d1:auto_generated.data_a[118]
data_a[119] => altsyncram_t5d1:auto_generated.data_a[119]
data_a[120] => altsyncram_t5d1:auto_generated.data_a[120]
data_a[121] => altsyncram_t5d1:auto_generated.data_a[121]
data_a[122] => altsyncram_t5d1:auto_generated.data_a[122]
data_a[123] => altsyncram_t5d1:auto_generated.data_a[123]
data_a[124] => altsyncram_t5d1:auto_generated.data_a[124]
data_a[125] => altsyncram_t5d1:auto_generated.data_a[125]
data_a[126] => altsyncram_t5d1:auto_generated.data_a[126]
data_a[127] => altsyncram_t5d1:auto_generated.data_a[127]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t5d1:auto_generated.address_a[0]
address_a[1] => altsyncram_t5d1:auto_generated.address_a[1]
address_a[2] => altsyncram_t5d1:auto_generated.address_a[2]
address_a[3] => altsyncram_t5d1:auto_generated.address_a[3]
address_a[4] => altsyncram_t5d1:auto_generated.address_a[4]
address_a[5] => altsyncram_t5d1:auto_generated.address_a[5]
address_a[6] => altsyncram_t5d1:auto_generated.address_a[6]
address_a[7] => altsyncram_t5d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t5d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t5d1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t5d1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t5d1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t5d1:auto_generated.byteena_a[3]
byteena_a[4] => altsyncram_t5d1:auto_generated.byteena_a[4]
byteena_a[5] => altsyncram_t5d1:auto_generated.byteena_a[5]
byteena_a[6] => altsyncram_t5d1:auto_generated.byteena_a[6]
byteena_a[7] => altsyncram_t5d1:auto_generated.byteena_a[7]
byteena_a[8] => altsyncram_t5d1:auto_generated.byteena_a[8]
byteena_a[9] => altsyncram_t5d1:auto_generated.byteena_a[9]
byteena_a[10] => altsyncram_t5d1:auto_generated.byteena_a[10]
byteena_a[11] => altsyncram_t5d1:auto_generated.byteena_a[11]
byteena_a[12] => altsyncram_t5d1:auto_generated.byteena_a[12]
byteena_a[13] => altsyncram_t5d1:auto_generated.byteena_a[13]
byteena_a[14] => altsyncram_t5d1:auto_generated.byteena_a[14]
byteena_a[15] => altsyncram_t5d1:auto_generated.byteena_a[15]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t5d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t5d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t5d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t5d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t5d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t5d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t5d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t5d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t5d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t5d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t5d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t5d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t5d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t5d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t5d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t5d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t5d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t5d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t5d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t5d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t5d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t5d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t5d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t5d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_t5d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_t5d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_t5d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_t5d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_t5d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_t5d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_t5d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_t5d1:auto_generated.q_a[31]
q_a[32] <= altsyncram_t5d1:auto_generated.q_a[32]
q_a[33] <= altsyncram_t5d1:auto_generated.q_a[33]
q_a[34] <= altsyncram_t5d1:auto_generated.q_a[34]
q_a[35] <= altsyncram_t5d1:auto_generated.q_a[35]
q_a[36] <= altsyncram_t5d1:auto_generated.q_a[36]
q_a[37] <= altsyncram_t5d1:auto_generated.q_a[37]
q_a[38] <= altsyncram_t5d1:auto_generated.q_a[38]
q_a[39] <= altsyncram_t5d1:auto_generated.q_a[39]
q_a[40] <= altsyncram_t5d1:auto_generated.q_a[40]
q_a[41] <= altsyncram_t5d1:auto_generated.q_a[41]
q_a[42] <= altsyncram_t5d1:auto_generated.q_a[42]
q_a[43] <= altsyncram_t5d1:auto_generated.q_a[43]
q_a[44] <= altsyncram_t5d1:auto_generated.q_a[44]
q_a[45] <= altsyncram_t5d1:auto_generated.q_a[45]
q_a[46] <= altsyncram_t5d1:auto_generated.q_a[46]
q_a[47] <= altsyncram_t5d1:auto_generated.q_a[47]
q_a[48] <= altsyncram_t5d1:auto_generated.q_a[48]
q_a[49] <= altsyncram_t5d1:auto_generated.q_a[49]
q_a[50] <= altsyncram_t5d1:auto_generated.q_a[50]
q_a[51] <= altsyncram_t5d1:auto_generated.q_a[51]
q_a[52] <= altsyncram_t5d1:auto_generated.q_a[52]
q_a[53] <= altsyncram_t5d1:auto_generated.q_a[53]
q_a[54] <= altsyncram_t5d1:auto_generated.q_a[54]
q_a[55] <= altsyncram_t5d1:auto_generated.q_a[55]
q_a[56] <= altsyncram_t5d1:auto_generated.q_a[56]
q_a[57] <= altsyncram_t5d1:auto_generated.q_a[57]
q_a[58] <= altsyncram_t5d1:auto_generated.q_a[58]
q_a[59] <= altsyncram_t5d1:auto_generated.q_a[59]
q_a[60] <= altsyncram_t5d1:auto_generated.q_a[60]
q_a[61] <= altsyncram_t5d1:auto_generated.q_a[61]
q_a[62] <= altsyncram_t5d1:auto_generated.q_a[62]
q_a[63] <= altsyncram_t5d1:auto_generated.q_a[63]
q_a[64] <= altsyncram_t5d1:auto_generated.q_a[64]
q_a[65] <= altsyncram_t5d1:auto_generated.q_a[65]
q_a[66] <= altsyncram_t5d1:auto_generated.q_a[66]
q_a[67] <= altsyncram_t5d1:auto_generated.q_a[67]
q_a[68] <= altsyncram_t5d1:auto_generated.q_a[68]
q_a[69] <= altsyncram_t5d1:auto_generated.q_a[69]
q_a[70] <= altsyncram_t5d1:auto_generated.q_a[70]
q_a[71] <= altsyncram_t5d1:auto_generated.q_a[71]
q_a[72] <= altsyncram_t5d1:auto_generated.q_a[72]
q_a[73] <= altsyncram_t5d1:auto_generated.q_a[73]
q_a[74] <= altsyncram_t5d1:auto_generated.q_a[74]
q_a[75] <= altsyncram_t5d1:auto_generated.q_a[75]
q_a[76] <= altsyncram_t5d1:auto_generated.q_a[76]
q_a[77] <= altsyncram_t5d1:auto_generated.q_a[77]
q_a[78] <= altsyncram_t5d1:auto_generated.q_a[78]
q_a[79] <= altsyncram_t5d1:auto_generated.q_a[79]
q_a[80] <= altsyncram_t5d1:auto_generated.q_a[80]
q_a[81] <= altsyncram_t5d1:auto_generated.q_a[81]
q_a[82] <= altsyncram_t5d1:auto_generated.q_a[82]
q_a[83] <= altsyncram_t5d1:auto_generated.q_a[83]
q_a[84] <= altsyncram_t5d1:auto_generated.q_a[84]
q_a[85] <= altsyncram_t5d1:auto_generated.q_a[85]
q_a[86] <= altsyncram_t5d1:auto_generated.q_a[86]
q_a[87] <= altsyncram_t5d1:auto_generated.q_a[87]
q_a[88] <= altsyncram_t5d1:auto_generated.q_a[88]
q_a[89] <= altsyncram_t5d1:auto_generated.q_a[89]
q_a[90] <= altsyncram_t5d1:auto_generated.q_a[90]
q_a[91] <= altsyncram_t5d1:auto_generated.q_a[91]
q_a[92] <= altsyncram_t5d1:auto_generated.q_a[92]
q_a[93] <= altsyncram_t5d1:auto_generated.q_a[93]
q_a[94] <= altsyncram_t5d1:auto_generated.q_a[94]
q_a[95] <= altsyncram_t5d1:auto_generated.q_a[95]
q_a[96] <= altsyncram_t5d1:auto_generated.q_a[96]
q_a[97] <= altsyncram_t5d1:auto_generated.q_a[97]
q_a[98] <= altsyncram_t5d1:auto_generated.q_a[98]
q_a[99] <= altsyncram_t5d1:auto_generated.q_a[99]
q_a[100] <= altsyncram_t5d1:auto_generated.q_a[100]
q_a[101] <= altsyncram_t5d1:auto_generated.q_a[101]
q_a[102] <= altsyncram_t5d1:auto_generated.q_a[102]
q_a[103] <= altsyncram_t5d1:auto_generated.q_a[103]
q_a[104] <= altsyncram_t5d1:auto_generated.q_a[104]
q_a[105] <= altsyncram_t5d1:auto_generated.q_a[105]
q_a[106] <= altsyncram_t5d1:auto_generated.q_a[106]
q_a[107] <= altsyncram_t5d1:auto_generated.q_a[107]
q_a[108] <= altsyncram_t5d1:auto_generated.q_a[108]
q_a[109] <= altsyncram_t5d1:auto_generated.q_a[109]
q_a[110] <= altsyncram_t5d1:auto_generated.q_a[110]
q_a[111] <= altsyncram_t5d1:auto_generated.q_a[111]
q_a[112] <= altsyncram_t5d1:auto_generated.q_a[112]
q_a[113] <= altsyncram_t5d1:auto_generated.q_a[113]
q_a[114] <= altsyncram_t5d1:auto_generated.q_a[114]
q_a[115] <= altsyncram_t5d1:auto_generated.q_a[115]
q_a[116] <= altsyncram_t5d1:auto_generated.q_a[116]
q_a[117] <= altsyncram_t5d1:auto_generated.q_a[117]
q_a[118] <= altsyncram_t5d1:auto_generated.q_a[118]
q_a[119] <= altsyncram_t5d1:auto_generated.q_a[119]
q_a[120] <= altsyncram_t5d1:auto_generated.q_a[120]
q_a[121] <= altsyncram_t5d1:auto_generated.q_a[121]
q_a[122] <= altsyncram_t5d1:auto_generated.q_a[122]
q_a[123] <= altsyncram_t5d1:auto_generated.q_a[123]
q_a[124] <= altsyncram_t5d1:auto_generated.q_a[124]
q_a[125] <= altsyncram_t5d1:auto_generated.q_a[125]
q_a[126] <= altsyncram_t5d1:auto_generated.q_a[126]
q_a[127] <= altsyncram_t5d1:auto_generated.q_a[127]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[0].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a127.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_21_line_en:sram.q
o_read_data[1] <= sram_256_21_line_en:sram.q
o_read_data[2] <= sram_256_21_line_en:sram.q
o_read_data[3] <= sram_256_21_line_en:sram.q
o_read_data[4] <= sram_256_21_line_en:sram.q
o_read_data[5] <= sram_256_21_line_en:sram.q
o_read_data[6] <= sram_256_21_line_en:sram.q
o_read_data[7] <= sram_256_21_line_en:sram.q
o_read_data[8] <= sram_256_21_line_en:sram.q
o_read_data[9] <= sram_256_21_line_en:sram.q
o_read_data[10] <= sram_256_21_line_en:sram.q
o_read_data[11] <= sram_256_21_line_en:sram.q
o_read_data[12] <= sram_256_21_line_en:sram.q
o_read_data[13] <= sram_256_21_line_en:sram.q
o_read_data[14] <= sram_256_21_line_en:sram.q
o_read_data[15] <= sram_256_21_line_en:sram.q
o_read_data[16] <= sram_256_21_line_en:sram.q
o_read_data[17] <= sram_256_21_line_en:sram.q
o_read_data[18] <= sram_256_21_line_en:sram.q
o_read_data[19] <= sram_256_21_line_en:sram.q
o_read_data[20] <= sram_256_21_line_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag|sram_256_21_line_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_41b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_41b1:auto_generated.data_a[0]
data_a[1] => altsyncram_41b1:auto_generated.data_a[1]
data_a[2] => altsyncram_41b1:auto_generated.data_a[2]
data_a[3] => altsyncram_41b1:auto_generated.data_a[3]
data_a[4] => altsyncram_41b1:auto_generated.data_a[4]
data_a[5] => altsyncram_41b1:auto_generated.data_a[5]
data_a[6] => altsyncram_41b1:auto_generated.data_a[6]
data_a[7] => altsyncram_41b1:auto_generated.data_a[7]
data_a[8] => altsyncram_41b1:auto_generated.data_a[8]
data_a[9] => altsyncram_41b1:auto_generated.data_a[9]
data_a[10] => altsyncram_41b1:auto_generated.data_a[10]
data_a[11] => altsyncram_41b1:auto_generated.data_a[11]
data_a[12] => altsyncram_41b1:auto_generated.data_a[12]
data_a[13] => altsyncram_41b1:auto_generated.data_a[13]
data_a[14] => altsyncram_41b1:auto_generated.data_a[14]
data_a[15] => altsyncram_41b1:auto_generated.data_a[15]
data_a[16] => altsyncram_41b1:auto_generated.data_a[16]
data_a[17] => altsyncram_41b1:auto_generated.data_a[17]
data_a[18] => altsyncram_41b1:auto_generated.data_a[18]
data_a[19] => altsyncram_41b1:auto_generated.data_a[19]
data_a[20] => altsyncram_41b1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_41b1:auto_generated.address_a[0]
address_a[1] => altsyncram_41b1:auto_generated.address_a[1]
address_a[2] => altsyncram_41b1:auto_generated.address_a[2]
address_a[3] => altsyncram_41b1:auto_generated.address_a[3]
address_a[4] => altsyncram_41b1:auto_generated.address_a[4]
address_a[5] => altsyncram_41b1:auto_generated.address_a[5]
address_a[6] => altsyncram_41b1:auto_generated.address_a[6]
address_a[7] => altsyncram_41b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_41b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_41b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_41b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_41b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_41b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_41b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_41b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_41b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_41b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_41b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_41b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_41b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_41b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_41b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_41b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_41b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_41b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_41b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_41b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_41b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_41b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_41b1:auto_generated.q_a[20]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[1].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_byte_enable[0] => i_byte_enable[0].IN1
i_byte_enable[1] => i_byte_enable[1].IN1
i_byte_enable[2] => i_byte_enable[2].IN1
i_byte_enable[3] => i_byte_enable[3].IN1
i_byte_enable[4] => i_byte_enable[4].IN1
i_byte_enable[5] => i_byte_enable[5].IN1
i_byte_enable[6] => i_byte_enable[6].IN1
i_byte_enable[7] => i_byte_enable[7].IN1
i_byte_enable[8] => i_byte_enable[8].IN1
i_byte_enable[9] => i_byte_enable[9].IN1
i_byte_enable[10] => i_byte_enable[10].IN1
i_byte_enable[11] => i_byte_enable[11].IN1
i_byte_enable[12] => i_byte_enable[12].IN1
i_byte_enable[13] => i_byte_enable[13].IN1
i_byte_enable[14] => i_byte_enable[14].IN1
i_byte_enable[15] => i_byte_enable[15].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_data[21] => i_write_data[21].IN1
i_write_data[22] => i_write_data[22].IN1
i_write_data[23] => i_write_data[23].IN1
i_write_data[24] => i_write_data[24].IN1
i_write_data[25] => i_write_data[25].IN1
i_write_data[26] => i_write_data[26].IN1
i_write_data[27] => i_write_data[27].IN1
i_write_data[28] => i_write_data[28].IN1
i_write_data[29] => i_write_data[29].IN1
i_write_data[30] => i_write_data[30].IN1
i_write_data[31] => i_write_data[31].IN1
i_write_data[32] => i_write_data[32].IN1
i_write_data[33] => i_write_data[33].IN1
i_write_data[34] => i_write_data[34].IN1
i_write_data[35] => i_write_data[35].IN1
i_write_data[36] => i_write_data[36].IN1
i_write_data[37] => i_write_data[37].IN1
i_write_data[38] => i_write_data[38].IN1
i_write_data[39] => i_write_data[39].IN1
i_write_data[40] => i_write_data[40].IN1
i_write_data[41] => i_write_data[41].IN1
i_write_data[42] => i_write_data[42].IN1
i_write_data[43] => i_write_data[43].IN1
i_write_data[44] => i_write_data[44].IN1
i_write_data[45] => i_write_data[45].IN1
i_write_data[46] => i_write_data[46].IN1
i_write_data[47] => i_write_data[47].IN1
i_write_data[48] => i_write_data[48].IN1
i_write_data[49] => i_write_data[49].IN1
i_write_data[50] => i_write_data[50].IN1
i_write_data[51] => i_write_data[51].IN1
i_write_data[52] => i_write_data[52].IN1
i_write_data[53] => i_write_data[53].IN1
i_write_data[54] => i_write_data[54].IN1
i_write_data[55] => i_write_data[55].IN1
i_write_data[56] => i_write_data[56].IN1
i_write_data[57] => i_write_data[57].IN1
i_write_data[58] => i_write_data[58].IN1
i_write_data[59] => i_write_data[59].IN1
i_write_data[60] => i_write_data[60].IN1
i_write_data[61] => i_write_data[61].IN1
i_write_data[62] => i_write_data[62].IN1
i_write_data[63] => i_write_data[63].IN1
i_write_data[64] => i_write_data[64].IN1
i_write_data[65] => i_write_data[65].IN1
i_write_data[66] => i_write_data[66].IN1
i_write_data[67] => i_write_data[67].IN1
i_write_data[68] => i_write_data[68].IN1
i_write_data[69] => i_write_data[69].IN1
i_write_data[70] => i_write_data[70].IN1
i_write_data[71] => i_write_data[71].IN1
i_write_data[72] => i_write_data[72].IN1
i_write_data[73] => i_write_data[73].IN1
i_write_data[74] => i_write_data[74].IN1
i_write_data[75] => i_write_data[75].IN1
i_write_data[76] => i_write_data[76].IN1
i_write_data[77] => i_write_data[77].IN1
i_write_data[78] => i_write_data[78].IN1
i_write_data[79] => i_write_data[79].IN1
i_write_data[80] => i_write_data[80].IN1
i_write_data[81] => i_write_data[81].IN1
i_write_data[82] => i_write_data[82].IN1
i_write_data[83] => i_write_data[83].IN1
i_write_data[84] => i_write_data[84].IN1
i_write_data[85] => i_write_data[85].IN1
i_write_data[86] => i_write_data[86].IN1
i_write_data[87] => i_write_data[87].IN1
i_write_data[88] => i_write_data[88].IN1
i_write_data[89] => i_write_data[89].IN1
i_write_data[90] => i_write_data[90].IN1
i_write_data[91] => i_write_data[91].IN1
i_write_data[92] => i_write_data[92].IN1
i_write_data[93] => i_write_data[93].IN1
i_write_data[94] => i_write_data[94].IN1
i_write_data[95] => i_write_data[95].IN1
i_write_data[96] => i_write_data[96].IN1
i_write_data[97] => i_write_data[97].IN1
i_write_data[98] => i_write_data[98].IN1
i_write_data[99] => i_write_data[99].IN1
i_write_data[100] => i_write_data[100].IN1
i_write_data[101] => i_write_data[101].IN1
i_write_data[102] => i_write_data[102].IN1
i_write_data[103] => i_write_data[103].IN1
i_write_data[104] => i_write_data[104].IN1
i_write_data[105] => i_write_data[105].IN1
i_write_data[106] => i_write_data[106].IN1
i_write_data[107] => i_write_data[107].IN1
i_write_data[108] => i_write_data[108].IN1
i_write_data[109] => i_write_data[109].IN1
i_write_data[110] => i_write_data[110].IN1
i_write_data[111] => i_write_data[111].IN1
i_write_data[112] => i_write_data[112].IN1
i_write_data[113] => i_write_data[113].IN1
i_write_data[114] => i_write_data[114].IN1
i_write_data[115] => i_write_data[115].IN1
i_write_data[116] => i_write_data[116].IN1
i_write_data[117] => i_write_data[117].IN1
i_write_data[118] => i_write_data[118].IN1
i_write_data[119] => i_write_data[119].IN1
i_write_data[120] => i_write_data[120].IN1
i_write_data[121] => i_write_data[121].IN1
i_write_data[122] => i_write_data[122].IN1
i_write_data[123] => i_write_data[123].IN1
i_write_data[124] => i_write_data[124].IN1
i_write_data[125] => i_write_data[125].IN1
i_write_data[126] => i_write_data[126].IN1
i_write_data[127] => i_write_data[127].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_128_byte_en:sram.q
o_read_data[1] <= sram_256_128_byte_en:sram.q
o_read_data[2] <= sram_256_128_byte_en:sram.q
o_read_data[3] <= sram_256_128_byte_en:sram.q
o_read_data[4] <= sram_256_128_byte_en:sram.q
o_read_data[5] <= sram_256_128_byte_en:sram.q
o_read_data[6] <= sram_256_128_byte_en:sram.q
o_read_data[7] <= sram_256_128_byte_en:sram.q
o_read_data[8] <= sram_256_128_byte_en:sram.q
o_read_data[9] <= sram_256_128_byte_en:sram.q
o_read_data[10] <= sram_256_128_byte_en:sram.q
o_read_data[11] <= sram_256_128_byte_en:sram.q
o_read_data[12] <= sram_256_128_byte_en:sram.q
o_read_data[13] <= sram_256_128_byte_en:sram.q
o_read_data[14] <= sram_256_128_byte_en:sram.q
o_read_data[15] <= sram_256_128_byte_en:sram.q
o_read_data[16] <= sram_256_128_byte_en:sram.q
o_read_data[17] <= sram_256_128_byte_en:sram.q
o_read_data[18] <= sram_256_128_byte_en:sram.q
o_read_data[19] <= sram_256_128_byte_en:sram.q
o_read_data[20] <= sram_256_128_byte_en:sram.q
o_read_data[21] <= sram_256_128_byte_en:sram.q
o_read_data[22] <= sram_256_128_byte_en:sram.q
o_read_data[23] <= sram_256_128_byte_en:sram.q
o_read_data[24] <= sram_256_128_byte_en:sram.q
o_read_data[25] <= sram_256_128_byte_en:sram.q
o_read_data[26] <= sram_256_128_byte_en:sram.q
o_read_data[27] <= sram_256_128_byte_en:sram.q
o_read_data[28] <= sram_256_128_byte_en:sram.q
o_read_data[29] <= sram_256_128_byte_en:sram.q
o_read_data[30] <= sram_256_128_byte_en:sram.q
o_read_data[31] <= sram_256_128_byte_en:sram.q
o_read_data[32] <= sram_256_128_byte_en:sram.q
o_read_data[33] <= sram_256_128_byte_en:sram.q
o_read_data[34] <= sram_256_128_byte_en:sram.q
o_read_data[35] <= sram_256_128_byte_en:sram.q
o_read_data[36] <= sram_256_128_byte_en:sram.q
o_read_data[37] <= sram_256_128_byte_en:sram.q
o_read_data[38] <= sram_256_128_byte_en:sram.q
o_read_data[39] <= sram_256_128_byte_en:sram.q
o_read_data[40] <= sram_256_128_byte_en:sram.q
o_read_data[41] <= sram_256_128_byte_en:sram.q
o_read_data[42] <= sram_256_128_byte_en:sram.q
o_read_data[43] <= sram_256_128_byte_en:sram.q
o_read_data[44] <= sram_256_128_byte_en:sram.q
o_read_data[45] <= sram_256_128_byte_en:sram.q
o_read_data[46] <= sram_256_128_byte_en:sram.q
o_read_data[47] <= sram_256_128_byte_en:sram.q
o_read_data[48] <= sram_256_128_byte_en:sram.q
o_read_data[49] <= sram_256_128_byte_en:sram.q
o_read_data[50] <= sram_256_128_byte_en:sram.q
o_read_data[51] <= sram_256_128_byte_en:sram.q
o_read_data[52] <= sram_256_128_byte_en:sram.q
o_read_data[53] <= sram_256_128_byte_en:sram.q
o_read_data[54] <= sram_256_128_byte_en:sram.q
o_read_data[55] <= sram_256_128_byte_en:sram.q
o_read_data[56] <= sram_256_128_byte_en:sram.q
o_read_data[57] <= sram_256_128_byte_en:sram.q
o_read_data[58] <= sram_256_128_byte_en:sram.q
o_read_data[59] <= sram_256_128_byte_en:sram.q
o_read_data[60] <= sram_256_128_byte_en:sram.q
o_read_data[61] <= sram_256_128_byte_en:sram.q
o_read_data[62] <= sram_256_128_byte_en:sram.q
o_read_data[63] <= sram_256_128_byte_en:sram.q
o_read_data[64] <= sram_256_128_byte_en:sram.q
o_read_data[65] <= sram_256_128_byte_en:sram.q
o_read_data[66] <= sram_256_128_byte_en:sram.q
o_read_data[67] <= sram_256_128_byte_en:sram.q
o_read_data[68] <= sram_256_128_byte_en:sram.q
o_read_data[69] <= sram_256_128_byte_en:sram.q
o_read_data[70] <= sram_256_128_byte_en:sram.q
o_read_data[71] <= sram_256_128_byte_en:sram.q
o_read_data[72] <= sram_256_128_byte_en:sram.q
o_read_data[73] <= sram_256_128_byte_en:sram.q
o_read_data[74] <= sram_256_128_byte_en:sram.q
o_read_data[75] <= sram_256_128_byte_en:sram.q
o_read_data[76] <= sram_256_128_byte_en:sram.q
o_read_data[77] <= sram_256_128_byte_en:sram.q
o_read_data[78] <= sram_256_128_byte_en:sram.q
o_read_data[79] <= sram_256_128_byte_en:sram.q
o_read_data[80] <= sram_256_128_byte_en:sram.q
o_read_data[81] <= sram_256_128_byte_en:sram.q
o_read_data[82] <= sram_256_128_byte_en:sram.q
o_read_data[83] <= sram_256_128_byte_en:sram.q
o_read_data[84] <= sram_256_128_byte_en:sram.q
o_read_data[85] <= sram_256_128_byte_en:sram.q
o_read_data[86] <= sram_256_128_byte_en:sram.q
o_read_data[87] <= sram_256_128_byte_en:sram.q
o_read_data[88] <= sram_256_128_byte_en:sram.q
o_read_data[89] <= sram_256_128_byte_en:sram.q
o_read_data[90] <= sram_256_128_byte_en:sram.q
o_read_data[91] <= sram_256_128_byte_en:sram.q
o_read_data[92] <= sram_256_128_byte_en:sram.q
o_read_data[93] <= sram_256_128_byte_en:sram.q
o_read_data[94] <= sram_256_128_byte_en:sram.q
o_read_data[95] <= sram_256_128_byte_en:sram.q
o_read_data[96] <= sram_256_128_byte_en:sram.q
o_read_data[97] <= sram_256_128_byte_en:sram.q
o_read_data[98] <= sram_256_128_byte_en:sram.q
o_read_data[99] <= sram_256_128_byte_en:sram.q
o_read_data[100] <= sram_256_128_byte_en:sram.q
o_read_data[101] <= sram_256_128_byte_en:sram.q
o_read_data[102] <= sram_256_128_byte_en:sram.q
o_read_data[103] <= sram_256_128_byte_en:sram.q
o_read_data[104] <= sram_256_128_byte_en:sram.q
o_read_data[105] <= sram_256_128_byte_en:sram.q
o_read_data[106] <= sram_256_128_byte_en:sram.q
o_read_data[107] <= sram_256_128_byte_en:sram.q
o_read_data[108] <= sram_256_128_byte_en:sram.q
o_read_data[109] <= sram_256_128_byte_en:sram.q
o_read_data[110] <= sram_256_128_byte_en:sram.q
o_read_data[111] <= sram_256_128_byte_en:sram.q
o_read_data[112] <= sram_256_128_byte_en:sram.q
o_read_data[113] <= sram_256_128_byte_en:sram.q
o_read_data[114] <= sram_256_128_byte_en:sram.q
o_read_data[115] <= sram_256_128_byte_en:sram.q
o_read_data[116] <= sram_256_128_byte_en:sram.q
o_read_data[117] <= sram_256_128_byte_en:sram.q
o_read_data[118] <= sram_256_128_byte_en:sram.q
o_read_data[119] <= sram_256_128_byte_en:sram.q
o_read_data[120] <= sram_256_128_byte_en:sram.q
o_read_data[121] <= sram_256_128_byte_en:sram.q
o_read_data[122] <= sram_256_128_byte_en:sram.q
o_read_data[123] <= sram_256_128_byte_en:sram.q
o_read_data[124] <= sram_256_128_byte_en:sram.q
o_read_data[125] <= sram_256_128_byte_en:sram.q
o_read_data[126] <= sram_256_128_byte_en:sram.q
o_read_data[127] <= sram_256_128_byte_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data|sram_256_128_byte_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
byteena[4] => byteena[4].IN1
byteena[5] => byteena[5].IN1
byteena[6] => byteena[6].IN1
byteena[7] => byteena[7].IN1
byteena[8] => byteena[8].IN1
byteena[9] => byteena[9].IN1
byteena[10] => byteena[10].IN1
byteena[11] => byteena[11].IN1
byteena[12] => byteena[12].IN1
byteena[13] => byteena[13].IN1
byteena[14] => byteena[14].IN1
byteena[15] => byteena[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_t5d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t5d1:auto_generated.data_a[0]
data_a[1] => altsyncram_t5d1:auto_generated.data_a[1]
data_a[2] => altsyncram_t5d1:auto_generated.data_a[2]
data_a[3] => altsyncram_t5d1:auto_generated.data_a[3]
data_a[4] => altsyncram_t5d1:auto_generated.data_a[4]
data_a[5] => altsyncram_t5d1:auto_generated.data_a[5]
data_a[6] => altsyncram_t5d1:auto_generated.data_a[6]
data_a[7] => altsyncram_t5d1:auto_generated.data_a[7]
data_a[8] => altsyncram_t5d1:auto_generated.data_a[8]
data_a[9] => altsyncram_t5d1:auto_generated.data_a[9]
data_a[10] => altsyncram_t5d1:auto_generated.data_a[10]
data_a[11] => altsyncram_t5d1:auto_generated.data_a[11]
data_a[12] => altsyncram_t5d1:auto_generated.data_a[12]
data_a[13] => altsyncram_t5d1:auto_generated.data_a[13]
data_a[14] => altsyncram_t5d1:auto_generated.data_a[14]
data_a[15] => altsyncram_t5d1:auto_generated.data_a[15]
data_a[16] => altsyncram_t5d1:auto_generated.data_a[16]
data_a[17] => altsyncram_t5d1:auto_generated.data_a[17]
data_a[18] => altsyncram_t5d1:auto_generated.data_a[18]
data_a[19] => altsyncram_t5d1:auto_generated.data_a[19]
data_a[20] => altsyncram_t5d1:auto_generated.data_a[20]
data_a[21] => altsyncram_t5d1:auto_generated.data_a[21]
data_a[22] => altsyncram_t5d1:auto_generated.data_a[22]
data_a[23] => altsyncram_t5d1:auto_generated.data_a[23]
data_a[24] => altsyncram_t5d1:auto_generated.data_a[24]
data_a[25] => altsyncram_t5d1:auto_generated.data_a[25]
data_a[26] => altsyncram_t5d1:auto_generated.data_a[26]
data_a[27] => altsyncram_t5d1:auto_generated.data_a[27]
data_a[28] => altsyncram_t5d1:auto_generated.data_a[28]
data_a[29] => altsyncram_t5d1:auto_generated.data_a[29]
data_a[30] => altsyncram_t5d1:auto_generated.data_a[30]
data_a[31] => altsyncram_t5d1:auto_generated.data_a[31]
data_a[32] => altsyncram_t5d1:auto_generated.data_a[32]
data_a[33] => altsyncram_t5d1:auto_generated.data_a[33]
data_a[34] => altsyncram_t5d1:auto_generated.data_a[34]
data_a[35] => altsyncram_t5d1:auto_generated.data_a[35]
data_a[36] => altsyncram_t5d1:auto_generated.data_a[36]
data_a[37] => altsyncram_t5d1:auto_generated.data_a[37]
data_a[38] => altsyncram_t5d1:auto_generated.data_a[38]
data_a[39] => altsyncram_t5d1:auto_generated.data_a[39]
data_a[40] => altsyncram_t5d1:auto_generated.data_a[40]
data_a[41] => altsyncram_t5d1:auto_generated.data_a[41]
data_a[42] => altsyncram_t5d1:auto_generated.data_a[42]
data_a[43] => altsyncram_t5d1:auto_generated.data_a[43]
data_a[44] => altsyncram_t5d1:auto_generated.data_a[44]
data_a[45] => altsyncram_t5d1:auto_generated.data_a[45]
data_a[46] => altsyncram_t5d1:auto_generated.data_a[46]
data_a[47] => altsyncram_t5d1:auto_generated.data_a[47]
data_a[48] => altsyncram_t5d1:auto_generated.data_a[48]
data_a[49] => altsyncram_t5d1:auto_generated.data_a[49]
data_a[50] => altsyncram_t5d1:auto_generated.data_a[50]
data_a[51] => altsyncram_t5d1:auto_generated.data_a[51]
data_a[52] => altsyncram_t5d1:auto_generated.data_a[52]
data_a[53] => altsyncram_t5d1:auto_generated.data_a[53]
data_a[54] => altsyncram_t5d1:auto_generated.data_a[54]
data_a[55] => altsyncram_t5d1:auto_generated.data_a[55]
data_a[56] => altsyncram_t5d1:auto_generated.data_a[56]
data_a[57] => altsyncram_t5d1:auto_generated.data_a[57]
data_a[58] => altsyncram_t5d1:auto_generated.data_a[58]
data_a[59] => altsyncram_t5d1:auto_generated.data_a[59]
data_a[60] => altsyncram_t5d1:auto_generated.data_a[60]
data_a[61] => altsyncram_t5d1:auto_generated.data_a[61]
data_a[62] => altsyncram_t5d1:auto_generated.data_a[62]
data_a[63] => altsyncram_t5d1:auto_generated.data_a[63]
data_a[64] => altsyncram_t5d1:auto_generated.data_a[64]
data_a[65] => altsyncram_t5d1:auto_generated.data_a[65]
data_a[66] => altsyncram_t5d1:auto_generated.data_a[66]
data_a[67] => altsyncram_t5d1:auto_generated.data_a[67]
data_a[68] => altsyncram_t5d1:auto_generated.data_a[68]
data_a[69] => altsyncram_t5d1:auto_generated.data_a[69]
data_a[70] => altsyncram_t5d1:auto_generated.data_a[70]
data_a[71] => altsyncram_t5d1:auto_generated.data_a[71]
data_a[72] => altsyncram_t5d1:auto_generated.data_a[72]
data_a[73] => altsyncram_t5d1:auto_generated.data_a[73]
data_a[74] => altsyncram_t5d1:auto_generated.data_a[74]
data_a[75] => altsyncram_t5d1:auto_generated.data_a[75]
data_a[76] => altsyncram_t5d1:auto_generated.data_a[76]
data_a[77] => altsyncram_t5d1:auto_generated.data_a[77]
data_a[78] => altsyncram_t5d1:auto_generated.data_a[78]
data_a[79] => altsyncram_t5d1:auto_generated.data_a[79]
data_a[80] => altsyncram_t5d1:auto_generated.data_a[80]
data_a[81] => altsyncram_t5d1:auto_generated.data_a[81]
data_a[82] => altsyncram_t5d1:auto_generated.data_a[82]
data_a[83] => altsyncram_t5d1:auto_generated.data_a[83]
data_a[84] => altsyncram_t5d1:auto_generated.data_a[84]
data_a[85] => altsyncram_t5d1:auto_generated.data_a[85]
data_a[86] => altsyncram_t5d1:auto_generated.data_a[86]
data_a[87] => altsyncram_t5d1:auto_generated.data_a[87]
data_a[88] => altsyncram_t5d1:auto_generated.data_a[88]
data_a[89] => altsyncram_t5d1:auto_generated.data_a[89]
data_a[90] => altsyncram_t5d1:auto_generated.data_a[90]
data_a[91] => altsyncram_t5d1:auto_generated.data_a[91]
data_a[92] => altsyncram_t5d1:auto_generated.data_a[92]
data_a[93] => altsyncram_t5d1:auto_generated.data_a[93]
data_a[94] => altsyncram_t5d1:auto_generated.data_a[94]
data_a[95] => altsyncram_t5d1:auto_generated.data_a[95]
data_a[96] => altsyncram_t5d1:auto_generated.data_a[96]
data_a[97] => altsyncram_t5d1:auto_generated.data_a[97]
data_a[98] => altsyncram_t5d1:auto_generated.data_a[98]
data_a[99] => altsyncram_t5d1:auto_generated.data_a[99]
data_a[100] => altsyncram_t5d1:auto_generated.data_a[100]
data_a[101] => altsyncram_t5d1:auto_generated.data_a[101]
data_a[102] => altsyncram_t5d1:auto_generated.data_a[102]
data_a[103] => altsyncram_t5d1:auto_generated.data_a[103]
data_a[104] => altsyncram_t5d1:auto_generated.data_a[104]
data_a[105] => altsyncram_t5d1:auto_generated.data_a[105]
data_a[106] => altsyncram_t5d1:auto_generated.data_a[106]
data_a[107] => altsyncram_t5d1:auto_generated.data_a[107]
data_a[108] => altsyncram_t5d1:auto_generated.data_a[108]
data_a[109] => altsyncram_t5d1:auto_generated.data_a[109]
data_a[110] => altsyncram_t5d1:auto_generated.data_a[110]
data_a[111] => altsyncram_t5d1:auto_generated.data_a[111]
data_a[112] => altsyncram_t5d1:auto_generated.data_a[112]
data_a[113] => altsyncram_t5d1:auto_generated.data_a[113]
data_a[114] => altsyncram_t5d1:auto_generated.data_a[114]
data_a[115] => altsyncram_t5d1:auto_generated.data_a[115]
data_a[116] => altsyncram_t5d1:auto_generated.data_a[116]
data_a[117] => altsyncram_t5d1:auto_generated.data_a[117]
data_a[118] => altsyncram_t5d1:auto_generated.data_a[118]
data_a[119] => altsyncram_t5d1:auto_generated.data_a[119]
data_a[120] => altsyncram_t5d1:auto_generated.data_a[120]
data_a[121] => altsyncram_t5d1:auto_generated.data_a[121]
data_a[122] => altsyncram_t5d1:auto_generated.data_a[122]
data_a[123] => altsyncram_t5d1:auto_generated.data_a[123]
data_a[124] => altsyncram_t5d1:auto_generated.data_a[124]
data_a[125] => altsyncram_t5d1:auto_generated.data_a[125]
data_a[126] => altsyncram_t5d1:auto_generated.data_a[126]
data_a[127] => altsyncram_t5d1:auto_generated.data_a[127]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t5d1:auto_generated.address_a[0]
address_a[1] => altsyncram_t5d1:auto_generated.address_a[1]
address_a[2] => altsyncram_t5d1:auto_generated.address_a[2]
address_a[3] => altsyncram_t5d1:auto_generated.address_a[3]
address_a[4] => altsyncram_t5d1:auto_generated.address_a[4]
address_a[5] => altsyncram_t5d1:auto_generated.address_a[5]
address_a[6] => altsyncram_t5d1:auto_generated.address_a[6]
address_a[7] => altsyncram_t5d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t5d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t5d1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t5d1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t5d1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t5d1:auto_generated.byteena_a[3]
byteena_a[4] => altsyncram_t5d1:auto_generated.byteena_a[4]
byteena_a[5] => altsyncram_t5d1:auto_generated.byteena_a[5]
byteena_a[6] => altsyncram_t5d1:auto_generated.byteena_a[6]
byteena_a[7] => altsyncram_t5d1:auto_generated.byteena_a[7]
byteena_a[8] => altsyncram_t5d1:auto_generated.byteena_a[8]
byteena_a[9] => altsyncram_t5d1:auto_generated.byteena_a[9]
byteena_a[10] => altsyncram_t5d1:auto_generated.byteena_a[10]
byteena_a[11] => altsyncram_t5d1:auto_generated.byteena_a[11]
byteena_a[12] => altsyncram_t5d1:auto_generated.byteena_a[12]
byteena_a[13] => altsyncram_t5d1:auto_generated.byteena_a[13]
byteena_a[14] => altsyncram_t5d1:auto_generated.byteena_a[14]
byteena_a[15] => altsyncram_t5d1:auto_generated.byteena_a[15]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t5d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t5d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t5d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t5d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t5d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t5d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t5d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t5d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t5d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t5d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t5d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t5d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t5d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t5d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t5d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t5d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t5d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t5d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t5d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t5d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t5d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t5d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t5d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t5d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_t5d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_t5d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_t5d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_t5d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_t5d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_t5d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_t5d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_t5d1:auto_generated.q_a[31]
q_a[32] <= altsyncram_t5d1:auto_generated.q_a[32]
q_a[33] <= altsyncram_t5d1:auto_generated.q_a[33]
q_a[34] <= altsyncram_t5d1:auto_generated.q_a[34]
q_a[35] <= altsyncram_t5d1:auto_generated.q_a[35]
q_a[36] <= altsyncram_t5d1:auto_generated.q_a[36]
q_a[37] <= altsyncram_t5d1:auto_generated.q_a[37]
q_a[38] <= altsyncram_t5d1:auto_generated.q_a[38]
q_a[39] <= altsyncram_t5d1:auto_generated.q_a[39]
q_a[40] <= altsyncram_t5d1:auto_generated.q_a[40]
q_a[41] <= altsyncram_t5d1:auto_generated.q_a[41]
q_a[42] <= altsyncram_t5d1:auto_generated.q_a[42]
q_a[43] <= altsyncram_t5d1:auto_generated.q_a[43]
q_a[44] <= altsyncram_t5d1:auto_generated.q_a[44]
q_a[45] <= altsyncram_t5d1:auto_generated.q_a[45]
q_a[46] <= altsyncram_t5d1:auto_generated.q_a[46]
q_a[47] <= altsyncram_t5d1:auto_generated.q_a[47]
q_a[48] <= altsyncram_t5d1:auto_generated.q_a[48]
q_a[49] <= altsyncram_t5d1:auto_generated.q_a[49]
q_a[50] <= altsyncram_t5d1:auto_generated.q_a[50]
q_a[51] <= altsyncram_t5d1:auto_generated.q_a[51]
q_a[52] <= altsyncram_t5d1:auto_generated.q_a[52]
q_a[53] <= altsyncram_t5d1:auto_generated.q_a[53]
q_a[54] <= altsyncram_t5d1:auto_generated.q_a[54]
q_a[55] <= altsyncram_t5d1:auto_generated.q_a[55]
q_a[56] <= altsyncram_t5d1:auto_generated.q_a[56]
q_a[57] <= altsyncram_t5d1:auto_generated.q_a[57]
q_a[58] <= altsyncram_t5d1:auto_generated.q_a[58]
q_a[59] <= altsyncram_t5d1:auto_generated.q_a[59]
q_a[60] <= altsyncram_t5d1:auto_generated.q_a[60]
q_a[61] <= altsyncram_t5d1:auto_generated.q_a[61]
q_a[62] <= altsyncram_t5d1:auto_generated.q_a[62]
q_a[63] <= altsyncram_t5d1:auto_generated.q_a[63]
q_a[64] <= altsyncram_t5d1:auto_generated.q_a[64]
q_a[65] <= altsyncram_t5d1:auto_generated.q_a[65]
q_a[66] <= altsyncram_t5d1:auto_generated.q_a[66]
q_a[67] <= altsyncram_t5d1:auto_generated.q_a[67]
q_a[68] <= altsyncram_t5d1:auto_generated.q_a[68]
q_a[69] <= altsyncram_t5d1:auto_generated.q_a[69]
q_a[70] <= altsyncram_t5d1:auto_generated.q_a[70]
q_a[71] <= altsyncram_t5d1:auto_generated.q_a[71]
q_a[72] <= altsyncram_t5d1:auto_generated.q_a[72]
q_a[73] <= altsyncram_t5d1:auto_generated.q_a[73]
q_a[74] <= altsyncram_t5d1:auto_generated.q_a[74]
q_a[75] <= altsyncram_t5d1:auto_generated.q_a[75]
q_a[76] <= altsyncram_t5d1:auto_generated.q_a[76]
q_a[77] <= altsyncram_t5d1:auto_generated.q_a[77]
q_a[78] <= altsyncram_t5d1:auto_generated.q_a[78]
q_a[79] <= altsyncram_t5d1:auto_generated.q_a[79]
q_a[80] <= altsyncram_t5d1:auto_generated.q_a[80]
q_a[81] <= altsyncram_t5d1:auto_generated.q_a[81]
q_a[82] <= altsyncram_t5d1:auto_generated.q_a[82]
q_a[83] <= altsyncram_t5d1:auto_generated.q_a[83]
q_a[84] <= altsyncram_t5d1:auto_generated.q_a[84]
q_a[85] <= altsyncram_t5d1:auto_generated.q_a[85]
q_a[86] <= altsyncram_t5d1:auto_generated.q_a[86]
q_a[87] <= altsyncram_t5d1:auto_generated.q_a[87]
q_a[88] <= altsyncram_t5d1:auto_generated.q_a[88]
q_a[89] <= altsyncram_t5d1:auto_generated.q_a[89]
q_a[90] <= altsyncram_t5d1:auto_generated.q_a[90]
q_a[91] <= altsyncram_t5d1:auto_generated.q_a[91]
q_a[92] <= altsyncram_t5d1:auto_generated.q_a[92]
q_a[93] <= altsyncram_t5d1:auto_generated.q_a[93]
q_a[94] <= altsyncram_t5d1:auto_generated.q_a[94]
q_a[95] <= altsyncram_t5d1:auto_generated.q_a[95]
q_a[96] <= altsyncram_t5d1:auto_generated.q_a[96]
q_a[97] <= altsyncram_t5d1:auto_generated.q_a[97]
q_a[98] <= altsyncram_t5d1:auto_generated.q_a[98]
q_a[99] <= altsyncram_t5d1:auto_generated.q_a[99]
q_a[100] <= altsyncram_t5d1:auto_generated.q_a[100]
q_a[101] <= altsyncram_t5d1:auto_generated.q_a[101]
q_a[102] <= altsyncram_t5d1:auto_generated.q_a[102]
q_a[103] <= altsyncram_t5d1:auto_generated.q_a[103]
q_a[104] <= altsyncram_t5d1:auto_generated.q_a[104]
q_a[105] <= altsyncram_t5d1:auto_generated.q_a[105]
q_a[106] <= altsyncram_t5d1:auto_generated.q_a[106]
q_a[107] <= altsyncram_t5d1:auto_generated.q_a[107]
q_a[108] <= altsyncram_t5d1:auto_generated.q_a[108]
q_a[109] <= altsyncram_t5d1:auto_generated.q_a[109]
q_a[110] <= altsyncram_t5d1:auto_generated.q_a[110]
q_a[111] <= altsyncram_t5d1:auto_generated.q_a[111]
q_a[112] <= altsyncram_t5d1:auto_generated.q_a[112]
q_a[113] <= altsyncram_t5d1:auto_generated.q_a[113]
q_a[114] <= altsyncram_t5d1:auto_generated.q_a[114]
q_a[115] <= altsyncram_t5d1:auto_generated.q_a[115]
q_a[116] <= altsyncram_t5d1:auto_generated.q_a[116]
q_a[117] <= altsyncram_t5d1:auto_generated.q_a[117]
q_a[118] <= altsyncram_t5d1:auto_generated.q_a[118]
q_a[119] <= altsyncram_t5d1:auto_generated.q_a[119]
q_a[120] <= altsyncram_t5d1:auto_generated.q_a[120]
q_a[121] <= altsyncram_t5d1:auto_generated.q_a[121]
q_a[122] <= altsyncram_t5d1:auto_generated.q_a[122]
q_a[123] <= altsyncram_t5d1:auto_generated.q_a[123]
q_a[124] <= altsyncram_t5d1:auto_generated.q_a[124]
q_a[125] <= altsyncram_t5d1:auto_generated.q_a[125]
q_a[126] <= altsyncram_t5d1:auto_generated.q_a[126]
q_a[127] <= altsyncram_t5d1:auto_generated.q_a[127]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[1].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a127.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_21_line_en:sram.q
o_read_data[1] <= sram_256_21_line_en:sram.q
o_read_data[2] <= sram_256_21_line_en:sram.q
o_read_data[3] <= sram_256_21_line_en:sram.q
o_read_data[4] <= sram_256_21_line_en:sram.q
o_read_data[5] <= sram_256_21_line_en:sram.q
o_read_data[6] <= sram_256_21_line_en:sram.q
o_read_data[7] <= sram_256_21_line_en:sram.q
o_read_data[8] <= sram_256_21_line_en:sram.q
o_read_data[9] <= sram_256_21_line_en:sram.q
o_read_data[10] <= sram_256_21_line_en:sram.q
o_read_data[11] <= sram_256_21_line_en:sram.q
o_read_data[12] <= sram_256_21_line_en:sram.q
o_read_data[13] <= sram_256_21_line_en:sram.q
o_read_data[14] <= sram_256_21_line_en:sram.q
o_read_data[15] <= sram_256_21_line_en:sram.q
o_read_data[16] <= sram_256_21_line_en:sram.q
o_read_data[17] <= sram_256_21_line_en:sram.q
o_read_data[18] <= sram_256_21_line_en:sram.q
o_read_data[19] <= sram_256_21_line_en:sram.q
o_read_data[20] <= sram_256_21_line_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag|sram_256_21_line_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_41b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_41b1:auto_generated.data_a[0]
data_a[1] => altsyncram_41b1:auto_generated.data_a[1]
data_a[2] => altsyncram_41b1:auto_generated.data_a[2]
data_a[3] => altsyncram_41b1:auto_generated.data_a[3]
data_a[4] => altsyncram_41b1:auto_generated.data_a[4]
data_a[5] => altsyncram_41b1:auto_generated.data_a[5]
data_a[6] => altsyncram_41b1:auto_generated.data_a[6]
data_a[7] => altsyncram_41b1:auto_generated.data_a[7]
data_a[8] => altsyncram_41b1:auto_generated.data_a[8]
data_a[9] => altsyncram_41b1:auto_generated.data_a[9]
data_a[10] => altsyncram_41b1:auto_generated.data_a[10]
data_a[11] => altsyncram_41b1:auto_generated.data_a[11]
data_a[12] => altsyncram_41b1:auto_generated.data_a[12]
data_a[13] => altsyncram_41b1:auto_generated.data_a[13]
data_a[14] => altsyncram_41b1:auto_generated.data_a[14]
data_a[15] => altsyncram_41b1:auto_generated.data_a[15]
data_a[16] => altsyncram_41b1:auto_generated.data_a[16]
data_a[17] => altsyncram_41b1:auto_generated.data_a[17]
data_a[18] => altsyncram_41b1:auto_generated.data_a[18]
data_a[19] => altsyncram_41b1:auto_generated.data_a[19]
data_a[20] => altsyncram_41b1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_41b1:auto_generated.address_a[0]
address_a[1] => altsyncram_41b1:auto_generated.address_a[1]
address_a[2] => altsyncram_41b1:auto_generated.address_a[2]
address_a[3] => altsyncram_41b1:auto_generated.address_a[3]
address_a[4] => altsyncram_41b1:auto_generated.address_a[4]
address_a[5] => altsyncram_41b1:auto_generated.address_a[5]
address_a[6] => altsyncram_41b1:auto_generated.address_a[6]
address_a[7] => altsyncram_41b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_41b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_41b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_41b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_41b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_41b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_41b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_41b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_41b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_41b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_41b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_41b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_41b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_41b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_41b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_41b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_41b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_41b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_41b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_41b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_41b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_41b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_41b1:auto_generated.q_a[20]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[2].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_byte_enable[0] => i_byte_enable[0].IN1
i_byte_enable[1] => i_byte_enable[1].IN1
i_byte_enable[2] => i_byte_enable[2].IN1
i_byte_enable[3] => i_byte_enable[3].IN1
i_byte_enable[4] => i_byte_enable[4].IN1
i_byte_enable[5] => i_byte_enable[5].IN1
i_byte_enable[6] => i_byte_enable[6].IN1
i_byte_enable[7] => i_byte_enable[7].IN1
i_byte_enable[8] => i_byte_enable[8].IN1
i_byte_enable[9] => i_byte_enable[9].IN1
i_byte_enable[10] => i_byte_enable[10].IN1
i_byte_enable[11] => i_byte_enable[11].IN1
i_byte_enable[12] => i_byte_enable[12].IN1
i_byte_enable[13] => i_byte_enable[13].IN1
i_byte_enable[14] => i_byte_enable[14].IN1
i_byte_enable[15] => i_byte_enable[15].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_data[21] => i_write_data[21].IN1
i_write_data[22] => i_write_data[22].IN1
i_write_data[23] => i_write_data[23].IN1
i_write_data[24] => i_write_data[24].IN1
i_write_data[25] => i_write_data[25].IN1
i_write_data[26] => i_write_data[26].IN1
i_write_data[27] => i_write_data[27].IN1
i_write_data[28] => i_write_data[28].IN1
i_write_data[29] => i_write_data[29].IN1
i_write_data[30] => i_write_data[30].IN1
i_write_data[31] => i_write_data[31].IN1
i_write_data[32] => i_write_data[32].IN1
i_write_data[33] => i_write_data[33].IN1
i_write_data[34] => i_write_data[34].IN1
i_write_data[35] => i_write_data[35].IN1
i_write_data[36] => i_write_data[36].IN1
i_write_data[37] => i_write_data[37].IN1
i_write_data[38] => i_write_data[38].IN1
i_write_data[39] => i_write_data[39].IN1
i_write_data[40] => i_write_data[40].IN1
i_write_data[41] => i_write_data[41].IN1
i_write_data[42] => i_write_data[42].IN1
i_write_data[43] => i_write_data[43].IN1
i_write_data[44] => i_write_data[44].IN1
i_write_data[45] => i_write_data[45].IN1
i_write_data[46] => i_write_data[46].IN1
i_write_data[47] => i_write_data[47].IN1
i_write_data[48] => i_write_data[48].IN1
i_write_data[49] => i_write_data[49].IN1
i_write_data[50] => i_write_data[50].IN1
i_write_data[51] => i_write_data[51].IN1
i_write_data[52] => i_write_data[52].IN1
i_write_data[53] => i_write_data[53].IN1
i_write_data[54] => i_write_data[54].IN1
i_write_data[55] => i_write_data[55].IN1
i_write_data[56] => i_write_data[56].IN1
i_write_data[57] => i_write_data[57].IN1
i_write_data[58] => i_write_data[58].IN1
i_write_data[59] => i_write_data[59].IN1
i_write_data[60] => i_write_data[60].IN1
i_write_data[61] => i_write_data[61].IN1
i_write_data[62] => i_write_data[62].IN1
i_write_data[63] => i_write_data[63].IN1
i_write_data[64] => i_write_data[64].IN1
i_write_data[65] => i_write_data[65].IN1
i_write_data[66] => i_write_data[66].IN1
i_write_data[67] => i_write_data[67].IN1
i_write_data[68] => i_write_data[68].IN1
i_write_data[69] => i_write_data[69].IN1
i_write_data[70] => i_write_data[70].IN1
i_write_data[71] => i_write_data[71].IN1
i_write_data[72] => i_write_data[72].IN1
i_write_data[73] => i_write_data[73].IN1
i_write_data[74] => i_write_data[74].IN1
i_write_data[75] => i_write_data[75].IN1
i_write_data[76] => i_write_data[76].IN1
i_write_data[77] => i_write_data[77].IN1
i_write_data[78] => i_write_data[78].IN1
i_write_data[79] => i_write_data[79].IN1
i_write_data[80] => i_write_data[80].IN1
i_write_data[81] => i_write_data[81].IN1
i_write_data[82] => i_write_data[82].IN1
i_write_data[83] => i_write_data[83].IN1
i_write_data[84] => i_write_data[84].IN1
i_write_data[85] => i_write_data[85].IN1
i_write_data[86] => i_write_data[86].IN1
i_write_data[87] => i_write_data[87].IN1
i_write_data[88] => i_write_data[88].IN1
i_write_data[89] => i_write_data[89].IN1
i_write_data[90] => i_write_data[90].IN1
i_write_data[91] => i_write_data[91].IN1
i_write_data[92] => i_write_data[92].IN1
i_write_data[93] => i_write_data[93].IN1
i_write_data[94] => i_write_data[94].IN1
i_write_data[95] => i_write_data[95].IN1
i_write_data[96] => i_write_data[96].IN1
i_write_data[97] => i_write_data[97].IN1
i_write_data[98] => i_write_data[98].IN1
i_write_data[99] => i_write_data[99].IN1
i_write_data[100] => i_write_data[100].IN1
i_write_data[101] => i_write_data[101].IN1
i_write_data[102] => i_write_data[102].IN1
i_write_data[103] => i_write_data[103].IN1
i_write_data[104] => i_write_data[104].IN1
i_write_data[105] => i_write_data[105].IN1
i_write_data[106] => i_write_data[106].IN1
i_write_data[107] => i_write_data[107].IN1
i_write_data[108] => i_write_data[108].IN1
i_write_data[109] => i_write_data[109].IN1
i_write_data[110] => i_write_data[110].IN1
i_write_data[111] => i_write_data[111].IN1
i_write_data[112] => i_write_data[112].IN1
i_write_data[113] => i_write_data[113].IN1
i_write_data[114] => i_write_data[114].IN1
i_write_data[115] => i_write_data[115].IN1
i_write_data[116] => i_write_data[116].IN1
i_write_data[117] => i_write_data[117].IN1
i_write_data[118] => i_write_data[118].IN1
i_write_data[119] => i_write_data[119].IN1
i_write_data[120] => i_write_data[120].IN1
i_write_data[121] => i_write_data[121].IN1
i_write_data[122] => i_write_data[122].IN1
i_write_data[123] => i_write_data[123].IN1
i_write_data[124] => i_write_data[124].IN1
i_write_data[125] => i_write_data[125].IN1
i_write_data[126] => i_write_data[126].IN1
i_write_data[127] => i_write_data[127].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_128_byte_en:sram.q
o_read_data[1] <= sram_256_128_byte_en:sram.q
o_read_data[2] <= sram_256_128_byte_en:sram.q
o_read_data[3] <= sram_256_128_byte_en:sram.q
o_read_data[4] <= sram_256_128_byte_en:sram.q
o_read_data[5] <= sram_256_128_byte_en:sram.q
o_read_data[6] <= sram_256_128_byte_en:sram.q
o_read_data[7] <= sram_256_128_byte_en:sram.q
o_read_data[8] <= sram_256_128_byte_en:sram.q
o_read_data[9] <= sram_256_128_byte_en:sram.q
o_read_data[10] <= sram_256_128_byte_en:sram.q
o_read_data[11] <= sram_256_128_byte_en:sram.q
o_read_data[12] <= sram_256_128_byte_en:sram.q
o_read_data[13] <= sram_256_128_byte_en:sram.q
o_read_data[14] <= sram_256_128_byte_en:sram.q
o_read_data[15] <= sram_256_128_byte_en:sram.q
o_read_data[16] <= sram_256_128_byte_en:sram.q
o_read_data[17] <= sram_256_128_byte_en:sram.q
o_read_data[18] <= sram_256_128_byte_en:sram.q
o_read_data[19] <= sram_256_128_byte_en:sram.q
o_read_data[20] <= sram_256_128_byte_en:sram.q
o_read_data[21] <= sram_256_128_byte_en:sram.q
o_read_data[22] <= sram_256_128_byte_en:sram.q
o_read_data[23] <= sram_256_128_byte_en:sram.q
o_read_data[24] <= sram_256_128_byte_en:sram.q
o_read_data[25] <= sram_256_128_byte_en:sram.q
o_read_data[26] <= sram_256_128_byte_en:sram.q
o_read_data[27] <= sram_256_128_byte_en:sram.q
o_read_data[28] <= sram_256_128_byte_en:sram.q
o_read_data[29] <= sram_256_128_byte_en:sram.q
o_read_data[30] <= sram_256_128_byte_en:sram.q
o_read_data[31] <= sram_256_128_byte_en:sram.q
o_read_data[32] <= sram_256_128_byte_en:sram.q
o_read_data[33] <= sram_256_128_byte_en:sram.q
o_read_data[34] <= sram_256_128_byte_en:sram.q
o_read_data[35] <= sram_256_128_byte_en:sram.q
o_read_data[36] <= sram_256_128_byte_en:sram.q
o_read_data[37] <= sram_256_128_byte_en:sram.q
o_read_data[38] <= sram_256_128_byte_en:sram.q
o_read_data[39] <= sram_256_128_byte_en:sram.q
o_read_data[40] <= sram_256_128_byte_en:sram.q
o_read_data[41] <= sram_256_128_byte_en:sram.q
o_read_data[42] <= sram_256_128_byte_en:sram.q
o_read_data[43] <= sram_256_128_byte_en:sram.q
o_read_data[44] <= sram_256_128_byte_en:sram.q
o_read_data[45] <= sram_256_128_byte_en:sram.q
o_read_data[46] <= sram_256_128_byte_en:sram.q
o_read_data[47] <= sram_256_128_byte_en:sram.q
o_read_data[48] <= sram_256_128_byte_en:sram.q
o_read_data[49] <= sram_256_128_byte_en:sram.q
o_read_data[50] <= sram_256_128_byte_en:sram.q
o_read_data[51] <= sram_256_128_byte_en:sram.q
o_read_data[52] <= sram_256_128_byte_en:sram.q
o_read_data[53] <= sram_256_128_byte_en:sram.q
o_read_data[54] <= sram_256_128_byte_en:sram.q
o_read_data[55] <= sram_256_128_byte_en:sram.q
o_read_data[56] <= sram_256_128_byte_en:sram.q
o_read_data[57] <= sram_256_128_byte_en:sram.q
o_read_data[58] <= sram_256_128_byte_en:sram.q
o_read_data[59] <= sram_256_128_byte_en:sram.q
o_read_data[60] <= sram_256_128_byte_en:sram.q
o_read_data[61] <= sram_256_128_byte_en:sram.q
o_read_data[62] <= sram_256_128_byte_en:sram.q
o_read_data[63] <= sram_256_128_byte_en:sram.q
o_read_data[64] <= sram_256_128_byte_en:sram.q
o_read_data[65] <= sram_256_128_byte_en:sram.q
o_read_data[66] <= sram_256_128_byte_en:sram.q
o_read_data[67] <= sram_256_128_byte_en:sram.q
o_read_data[68] <= sram_256_128_byte_en:sram.q
o_read_data[69] <= sram_256_128_byte_en:sram.q
o_read_data[70] <= sram_256_128_byte_en:sram.q
o_read_data[71] <= sram_256_128_byte_en:sram.q
o_read_data[72] <= sram_256_128_byte_en:sram.q
o_read_data[73] <= sram_256_128_byte_en:sram.q
o_read_data[74] <= sram_256_128_byte_en:sram.q
o_read_data[75] <= sram_256_128_byte_en:sram.q
o_read_data[76] <= sram_256_128_byte_en:sram.q
o_read_data[77] <= sram_256_128_byte_en:sram.q
o_read_data[78] <= sram_256_128_byte_en:sram.q
o_read_data[79] <= sram_256_128_byte_en:sram.q
o_read_data[80] <= sram_256_128_byte_en:sram.q
o_read_data[81] <= sram_256_128_byte_en:sram.q
o_read_data[82] <= sram_256_128_byte_en:sram.q
o_read_data[83] <= sram_256_128_byte_en:sram.q
o_read_data[84] <= sram_256_128_byte_en:sram.q
o_read_data[85] <= sram_256_128_byte_en:sram.q
o_read_data[86] <= sram_256_128_byte_en:sram.q
o_read_data[87] <= sram_256_128_byte_en:sram.q
o_read_data[88] <= sram_256_128_byte_en:sram.q
o_read_data[89] <= sram_256_128_byte_en:sram.q
o_read_data[90] <= sram_256_128_byte_en:sram.q
o_read_data[91] <= sram_256_128_byte_en:sram.q
o_read_data[92] <= sram_256_128_byte_en:sram.q
o_read_data[93] <= sram_256_128_byte_en:sram.q
o_read_data[94] <= sram_256_128_byte_en:sram.q
o_read_data[95] <= sram_256_128_byte_en:sram.q
o_read_data[96] <= sram_256_128_byte_en:sram.q
o_read_data[97] <= sram_256_128_byte_en:sram.q
o_read_data[98] <= sram_256_128_byte_en:sram.q
o_read_data[99] <= sram_256_128_byte_en:sram.q
o_read_data[100] <= sram_256_128_byte_en:sram.q
o_read_data[101] <= sram_256_128_byte_en:sram.q
o_read_data[102] <= sram_256_128_byte_en:sram.q
o_read_data[103] <= sram_256_128_byte_en:sram.q
o_read_data[104] <= sram_256_128_byte_en:sram.q
o_read_data[105] <= sram_256_128_byte_en:sram.q
o_read_data[106] <= sram_256_128_byte_en:sram.q
o_read_data[107] <= sram_256_128_byte_en:sram.q
o_read_data[108] <= sram_256_128_byte_en:sram.q
o_read_data[109] <= sram_256_128_byte_en:sram.q
o_read_data[110] <= sram_256_128_byte_en:sram.q
o_read_data[111] <= sram_256_128_byte_en:sram.q
o_read_data[112] <= sram_256_128_byte_en:sram.q
o_read_data[113] <= sram_256_128_byte_en:sram.q
o_read_data[114] <= sram_256_128_byte_en:sram.q
o_read_data[115] <= sram_256_128_byte_en:sram.q
o_read_data[116] <= sram_256_128_byte_en:sram.q
o_read_data[117] <= sram_256_128_byte_en:sram.q
o_read_data[118] <= sram_256_128_byte_en:sram.q
o_read_data[119] <= sram_256_128_byte_en:sram.q
o_read_data[120] <= sram_256_128_byte_en:sram.q
o_read_data[121] <= sram_256_128_byte_en:sram.q
o_read_data[122] <= sram_256_128_byte_en:sram.q
o_read_data[123] <= sram_256_128_byte_en:sram.q
o_read_data[124] <= sram_256_128_byte_en:sram.q
o_read_data[125] <= sram_256_128_byte_en:sram.q
o_read_data[126] <= sram_256_128_byte_en:sram.q
o_read_data[127] <= sram_256_128_byte_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data|sram_256_128_byte_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
byteena[4] => byteena[4].IN1
byteena[5] => byteena[5].IN1
byteena[6] => byteena[6].IN1
byteena[7] => byteena[7].IN1
byteena[8] => byteena[8].IN1
byteena[9] => byteena[9].IN1
byteena[10] => byteena[10].IN1
byteena[11] => byteena[11].IN1
byteena[12] => byteena[12].IN1
byteena[13] => byteena[13].IN1
byteena[14] => byteena[14].IN1
byteena[15] => byteena[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_t5d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t5d1:auto_generated.data_a[0]
data_a[1] => altsyncram_t5d1:auto_generated.data_a[1]
data_a[2] => altsyncram_t5d1:auto_generated.data_a[2]
data_a[3] => altsyncram_t5d1:auto_generated.data_a[3]
data_a[4] => altsyncram_t5d1:auto_generated.data_a[4]
data_a[5] => altsyncram_t5d1:auto_generated.data_a[5]
data_a[6] => altsyncram_t5d1:auto_generated.data_a[6]
data_a[7] => altsyncram_t5d1:auto_generated.data_a[7]
data_a[8] => altsyncram_t5d1:auto_generated.data_a[8]
data_a[9] => altsyncram_t5d1:auto_generated.data_a[9]
data_a[10] => altsyncram_t5d1:auto_generated.data_a[10]
data_a[11] => altsyncram_t5d1:auto_generated.data_a[11]
data_a[12] => altsyncram_t5d1:auto_generated.data_a[12]
data_a[13] => altsyncram_t5d1:auto_generated.data_a[13]
data_a[14] => altsyncram_t5d1:auto_generated.data_a[14]
data_a[15] => altsyncram_t5d1:auto_generated.data_a[15]
data_a[16] => altsyncram_t5d1:auto_generated.data_a[16]
data_a[17] => altsyncram_t5d1:auto_generated.data_a[17]
data_a[18] => altsyncram_t5d1:auto_generated.data_a[18]
data_a[19] => altsyncram_t5d1:auto_generated.data_a[19]
data_a[20] => altsyncram_t5d1:auto_generated.data_a[20]
data_a[21] => altsyncram_t5d1:auto_generated.data_a[21]
data_a[22] => altsyncram_t5d1:auto_generated.data_a[22]
data_a[23] => altsyncram_t5d1:auto_generated.data_a[23]
data_a[24] => altsyncram_t5d1:auto_generated.data_a[24]
data_a[25] => altsyncram_t5d1:auto_generated.data_a[25]
data_a[26] => altsyncram_t5d1:auto_generated.data_a[26]
data_a[27] => altsyncram_t5d1:auto_generated.data_a[27]
data_a[28] => altsyncram_t5d1:auto_generated.data_a[28]
data_a[29] => altsyncram_t5d1:auto_generated.data_a[29]
data_a[30] => altsyncram_t5d1:auto_generated.data_a[30]
data_a[31] => altsyncram_t5d1:auto_generated.data_a[31]
data_a[32] => altsyncram_t5d1:auto_generated.data_a[32]
data_a[33] => altsyncram_t5d1:auto_generated.data_a[33]
data_a[34] => altsyncram_t5d1:auto_generated.data_a[34]
data_a[35] => altsyncram_t5d1:auto_generated.data_a[35]
data_a[36] => altsyncram_t5d1:auto_generated.data_a[36]
data_a[37] => altsyncram_t5d1:auto_generated.data_a[37]
data_a[38] => altsyncram_t5d1:auto_generated.data_a[38]
data_a[39] => altsyncram_t5d1:auto_generated.data_a[39]
data_a[40] => altsyncram_t5d1:auto_generated.data_a[40]
data_a[41] => altsyncram_t5d1:auto_generated.data_a[41]
data_a[42] => altsyncram_t5d1:auto_generated.data_a[42]
data_a[43] => altsyncram_t5d1:auto_generated.data_a[43]
data_a[44] => altsyncram_t5d1:auto_generated.data_a[44]
data_a[45] => altsyncram_t5d1:auto_generated.data_a[45]
data_a[46] => altsyncram_t5d1:auto_generated.data_a[46]
data_a[47] => altsyncram_t5d1:auto_generated.data_a[47]
data_a[48] => altsyncram_t5d1:auto_generated.data_a[48]
data_a[49] => altsyncram_t5d1:auto_generated.data_a[49]
data_a[50] => altsyncram_t5d1:auto_generated.data_a[50]
data_a[51] => altsyncram_t5d1:auto_generated.data_a[51]
data_a[52] => altsyncram_t5d1:auto_generated.data_a[52]
data_a[53] => altsyncram_t5d1:auto_generated.data_a[53]
data_a[54] => altsyncram_t5d1:auto_generated.data_a[54]
data_a[55] => altsyncram_t5d1:auto_generated.data_a[55]
data_a[56] => altsyncram_t5d1:auto_generated.data_a[56]
data_a[57] => altsyncram_t5d1:auto_generated.data_a[57]
data_a[58] => altsyncram_t5d1:auto_generated.data_a[58]
data_a[59] => altsyncram_t5d1:auto_generated.data_a[59]
data_a[60] => altsyncram_t5d1:auto_generated.data_a[60]
data_a[61] => altsyncram_t5d1:auto_generated.data_a[61]
data_a[62] => altsyncram_t5d1:auto_generated.data_a[62]
data_a[63] => altsyncram_t5d1:auto_generated.data_a[63]
data_a[64] => altsyncram_t5d1:auto_generated.data_a[64]
data_a[65] => altsyncram_t5d1:auto_generated.data_a[65]
data_a[66] => altsyncram_t5d1:auto_generated.data_a[66]
data_a[67] => altsyncram_t5d1:auto_generated.data_a[67]
data_a[68] => altsyncram_t5d1:auto_generated.data_a[68]
data_a[69] => altsyncram_t5d1:auto_generated.data_a[69]
data_a[70] => altsyncram_t5d1:auto_generated.data_a[70]
data_a[71] => altsyncram_t5d1:auto_generated.data_a[71]
data_a[72] => altsyncram_t5d1:auto_generated.data_a[72]
data_a[73] => altsyncram_t5d1:auto_generated.data_a[73]
data_a[74] => altsyncram_t5d1:auto_generated.data_a[74]
data_a[75] => altsyncram_t5d1:auto_generated.data_a[75]
data_a[76] => altsyncram_t5d1:auto_generated.data_a[76]
data_a[77] => altsyncram_t5d1:auto_generated.data_a[77]
data_a[78] => altsyncram_t5d1:auto_generated.data_a[78]
data_a[79] => altsyncram_t5d1:auto_generated.data_a[79]
data_a[80] => altsyncram_t5d1:auto_generated.data_a[80]
data_a[81] => altsyncram_t5d1:auto_generated.data_a[81]
data_a[82] => altsyncram_t5d1:auto_generated.data_a[82]
data_a[83] => altsyncram_t5d1:auto_generated.data_a[83]
data_a[84] => altsyncram_t5d1:auto_generated.data_a[84]
data_a[85] => altsyncram_t5d1:auto_generated.data_a[85]
data_a[86] => altsyncram_t5d1:auto_generated.data_a[86]
data_a[87] => altsyncram_t5d1:auto_generated.data_a[87]
data_a[88] => altsyncram_t5d1:auto_generated.data_a[88]
data_a[89] => altsyncram_t5d1:auto_generated.data_a[89]
data_a[90] => altsyncram_t5d1:auto_generated.data_a[90]
data_a[91] => altsyncram_t5d1:auto_generated.data_a[91]
data_a[92] => altsyncram_t5d1:auto_generated.data_a[92]
data_a[93] => altsyncram_t5d1:auto_generated.data_a[93]
data_a[94] => altsyncram_t5d1:auto_generated.data_a[94]
data_a[95] => altsyncram_t5d1:auto_generated.data_a[95]
data_a[96] => altsyncram_t5d1:auto_generated.data_a[96]
data_a[97] => altsyncram_t5d1:auto_generated.data_a[97]
data_a[98] => altsyncram_t5d1:auto_generated.data_a[98]
data_a[99] => altsyncram_t5d1:auto_generated.data_a[99]
data_a[100] => altsyncram_t5d1:auto_generated.data_a[100]
data_a[101] => altsyncram_t5d1:auto_generated.data_a[101]
data_a[102] => altsyncram_t5d1:auto_generated.data_a[102]
data_a[103] => altsyncram_t5d1:auto_generated.data_a[103]
data_a[104] => altsyncram_t5d1:auto_generated.data_a[104]
data_a[105] => altsyncram_t5d1:auto_generated.data_a[105]
data_a[106] => altsyncram_t5d1:auto_generated.data_a[106]
data_a[107] => altsyncram_t5d1:auto_generated.data_a[107]
data_a[108] => altsyncram_t5d1:auto_generated.data_a[108]
data_a[109] => altsyncram_t5d1:auto_generated.data_a[109]
data_a[110] => altsyncram_t5d1:auto_generated.data_a[110]
data_a[111] => altsyncram_t5d1:auto_generated.data_a[111]
data_a[112] => altsyncram_t5d1:auto_generated.data_a[112]
data_a[113] => altsyncram_t5d1:auto_generated.data_a[113]
data_a[114] => altsyncram_t5d1:auto_generated.data_a[114]
data_a[115] => altsyncram_t5d1:auto_generated.data_a[115]
data_a[116] => altsyncram_t5d1:auto_generated.data_a[116]
data_a[117] => altsyncram_t5d1:auto_generated.data_a[117]
data_a[118] => altsyncram_t5d1:auto_generated.data_a[118]
data_a[119] => altsyncram_t5d1:auto_generated.data_a[119]
data_a[120] => altsyncram_t5d1:auto_generated.data_a[120]
data_a[121] => altsyncram_t5d1:auto_generated.data_a[121]
data_a[122] => altsyncram_t5d1:auto_generated.data_a[122]
data_a[123] => altsyncram_t5d1:auto_generated.data_a[123]
data_a[124] => altsyncram_t5d1:auto_generated.data_a[124]
data_a[125] => altsyncram_t5d1:auto_generated.data_a[125]
data_a[126] => altsyncram_t5d1:auto_generated.data_a[126]
data_a[127] => altsyncram_t5d1:auto_generated.data_a[127]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t5d1:auto_generated.address_a[0]
address_a[1] => altsyncram_t5d1:auto_generated.address_a[1]
address_a[2] => altsyncram_t5d1:auto_generated.address_a[2]
address_a[3] => altsyncram_t5d1:auto_generated.address_a[3]
address_a[4] => altsyncram_t5d1:auto_generated.address_a[4]
address_a[5] => altsyncram_t5d1:auto_generated.address_a[5]
address_a[6] => altsyncram_t5d1:auto_generated.address_a[6]
address_a[7] => altsyncram_t5d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t5d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t5d1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t5d1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t5d1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t5d1:auto_generated.byteena_a[3]
byteena_a[4] => altsyncram_t5d1:auto_generated.byteena_a[4]
byteena_a[5] => altsyncram_t5d1:auto_generated.byteena_a[5]
byteena_a[6] => altsyncram_t5d1:auto_generated.byteena_a[6]
byteena_a[7] => altsyncram_t5d1:auto_generated.byteena_a[7]
byteena_a[8] => altsyncram_t5d1:auto_generated.byteena_a[8]
byteena_a[9] => altsyncram_t5d1:auto_generated.byteena_a[9]
byteena_a[10] => altsyncram_t5d1:auto_generated.byteena_a[10]
byteena_a[11] => altsyncram_t5d1:auto_generated.byteena_a[11]
byteena_a[12] => altsyncram_t5d1:auto_generated.byteena_a[12]
byteena_a[13] => altsyncram_t5d1:auto_generated.byteena_a[13]
byteena_a[14] => altsyncram_t5d1:auto_generated.byteena_a[14]
byteena_a[15] => altsyncram_t5d1:auto_generated.byteena_a[15]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t5d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t5d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t5d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t5d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t5d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t5d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t5d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t5d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t5d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t5d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t5d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t5d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t5d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t5d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t5d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t5d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t5d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t5d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t5d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t5d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t5d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t5d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t5d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t5d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_t5d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_t5d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_t5d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_t5d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_t5d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_t5d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_t5d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_t5d1:auto_generated.q_a[31]
q_a[32] <= altsyncram_t5d1:auto_generated.q_a[32]
q_a[33] <= altsyncram_t5d1:auto_generated.q_a[33]
q_a[34] <= altsyncram_t5d1:auto_generated.q_a[34]
q_a[35] <= altsyncram_t5d1:auto_generated.q_a[35]
q_a[36] <= altsyncram_t5d1:auto_generated.q_a[36]
q_a[37] <= altsyncram_t5d1:auto_generated.q_a[37]
q_a[38] <= altsyncram_t5d1:auto_generated.q_a[38]
q_a[39] <= altsyncram_t5d1:auto_generated.q_a[39]
q_a[40] <= altsyncram_t5d1:auto_generated.q_a[40]
q_a[41] <= altsyncram_t5d1:auto_generated.q_a[41]
q_a[42] <= altsyncram_t5d1:auto_generated.q_a[42]
q_a[43] <= altsyncram_t5d1:auto_generated.q_a[43]
q_a[44] <= altsyncram_t5d1:auto_generated.q_a[44]
q_a[45] <= altsyncram_t5d1:auto_generated.q_a[45]
q_a[46] <= altsyncram_t5d1:auto_generated.q_a[46]
q_a[47] <= altsyncram_t5d1:auto_generated.q_a[47]
q_a[48] <= altsyncram_t5d1:auto_generated.q_a[48]
q_a[49] <= altsyncram_t5d1:auto_generated.q_a[49]
q_a[50] <= altsyncram_t5d1:auto_generated.q_a[50]
q_a[51] <= altsyncram_t5d1:auto_generated.q_a[51]
q_a[52] <= altsyncram_t5d1:auto_generated.q_a[52]
q_a[53] <= altsyncram_t5d1:auto_generated.q_a[53]
q_a[54] <= altsyncram_t5d1:auto_generated.q_a[54]
q_a[55] <= altsyncram_t5d1:auto_generated.q_a[55]
q_a[56] <= altsyncram_t5d1:auto_generated.q_a[56]
q_a[57] <= altsyncram_t5d1:auto_generated.q_a[57]
q_a[58] <= altsyncram_t5d1:auto_generated.q_a[58]
q_a[59] <= altsyncram_t5d1:auto_generated.q_a[59]
q_a[60] <= altsyncram_t5d1:auto_generated.q_a[60]
q_a[61] <= altsyncram_t5d1:auto_generated.q_a[61]
q_a[62] <= altsyncram_t5d1:auto_generated.q_a[62]
q_a[63] <= altsyncram_t5d1:auto_generated.q_a[63]
q_a[64] <= altsyncram_t5d1:auto_generated.q_a[64]
q_a[65] <= altsyncram_t5d1:auto_generated.q_a[65]
q_a[66] <= altsyncram_t5d1:auto_generated.q_a[66]
q_a[67] <= altsyncram_t5d1:auto_generated.q_a[67]
q_a[68] <= altsyncram_t5d1:auto_generated.q_a[68]
q_a[69] <= altsyncram_t5d1:auto_generated.q_a[69]
q_a[70] <= altsyncram_t5d1:auto_generated.q_a[70]
q_a[71] <= altsyncram_t5d1:auto_generated.q_a[71]
q_a[72] <= altsyncram_t5d1:auto_generated.q_a[72]
q_a[73] <= altsyncram_t5d1:auto_generated.q_a[73]
q_a[74] <= altsyncram_t5d1:auto_generated.q_a[74]
q_a[75] <= altsyncram_t5d1:auto_generated.q_a[75]
q_a[76] <= altsyncram_t5d1:auto_generated.q_a[76]
q_a[77] <= altsyncram_t5d1:auto_generated.q_a[77]
q_a[78] <= altsyncram_t5d1:auto_generated.q_a[78]
q_a[79] <= altsyncram_t5d1:auto_generated.q_a[79]
q_a[80] <= altsyncram_t5d1:auto_generated.q_a[80]
q_a[81] <= altsyncram_t5d1:auto_generated.q_a[81]
q_a[82] <= altsyncram_t5d1:auto_generated.q_a[82]
q_a[83] <= altsyncram_t5d1:auto_generated.q_a[83]
q_a[84] <= altsyncram_t5d1:auto_generated.q_a[84]
q_a[85] <= altsyncram_t5d1:auto_generated.q_a[85]
q_a[86] <= altsyncram_t5d1:auto_generated.q_a[86]
q_a[87] <= altsyncram_t5d1:auto_generated.q_a[87]
q_a[88] <= altsyncram_t5d1:auto_generated.q_a[88]
q_a[89] <= altsyncram_t5d1:auto_generated.q_a[89]
q_a[90] <= altsyncram_t5d1:auto_generated.q_a[90]
q_a[91] <= altsyncram_t5d1:auto_generated.q_a[91]
q_a[92] <= altsyncram_t5d1:auto_generated.q_a[92]
q_a[93] <= altsyncram_t5d1:auto_generated.q_a[93]
q_a[94] <= altsyncram_t5d1:auto_generated.q_a[94]
q_a[95] <= altsyncram_t5d1:auto_generated.q_a[95]
q_a[96] <= altsyncram_t5d1:auto_generated.q_a[96]
q_a[97] <= altsyncram_t5d1:auto_generated.q_a[97]
q_a[98] <= altsyncram_t5d1:auto_generated.q_a[98]
q_a[99] <= altsyncram_t5d1:auto_generated.q_a[99]
q_a[100] <= altsyncram_t5d1:auto_generated.q_a[100]
q_a[101] <= altsyncram_t5d1:auto_generated.q_a[101]
q_a[102] <= altsyncram_t5d1:auto_generated.q_a[102]
q_a[103] <= altsyncram_t5d1:auto_generated.q_a[103]
q_a[104] <= altsyncram_t5d1:auto_generated.q_a[104]
q_a[105] <= altsyncram_t5d1:auto_generated.q_a[105]
q_a[106] <= altsyncram_t5d1:auto_generated.q_a[106]
q_a[107] <= altsyncram_t5d1:auto_generated.q_a[107]
q_a[108] <= altsyncram_t5d1:auto_generated.q_a[108]
q_a[109] <= altsyncram_t5d1:auto_generated.q_a[109]
q_a[110] <= altsyncram_t5d1:auto_generated.q_a[110]
q_a[111] <= altsyncram_t5d1:auto_generated.q_a[111]
q_a[112] <= altsyncram_t5d1:auto_generated.q_a[112]
q_a[113] <= altsyncram_t5d1:auto_generated.q_a[113]
q_a[114] <= altsyncram_t5d1:auto_generated.q_a[114]
q_a[115] <= altsyncram_t5d1:auto_generated.q_a[115]
q_a[116] <= altsyncram_t5d1:auto_generated.q_a[116]
q_a[117] <= altsyncram_t5d1:auto_generated.q_a[117]
q_a[118] <= altsyncram_t5d1:auto_generated.q_a[118]
q_a[119] <= altsyncram_t5d1:auto_generated.q_a[119]
q_a[120] <= altsyncram_t5d1:auto_generated.q_a[120]
q_a[121] <= altsyncram_t5d1:auto_generated.q_a[121]
q_a[122] <= altsyncram_t5d1:auto_generated.q_a[122]
q_a[123] <= altsyncram_t5d1:auto_generated.q_a[123]
q_a[124] <= altsyncram_t5d1:auto_generated.q_a[124]
q_a[125] <= altsyncram_t5d1:auto_generated.q_a[125]
q_a[126] <= altsyncram_t5d1:auto_generated.q_a[126]
q_a[127] <= altsyncram_t5d1:auto_generated.q_a[127]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[2].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a127.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_21_line_en:sram.q
o_read_data[1] <= sram_256_21_line_en:sram.q
o_read_data[2] <= sram_256_21_line_en:sram.q
o_read_data[3] <= sram_256_21_line_en:sram.q
o_read_data[4] <= sram_256_21_line_en:sram.q
o_read_data[5] <= sram_256_21_line_en:sram.q
o_read_data[6] <= sram_256_21_line_en:sram.q
o_read_data[7] <= sram_256_21_line_en:sram.q
o_read_data[8] <= sram_256_21_line_en:sram.q
o_read_data[9] <= sram_256_21_line_en:sram.q
o_read_data[10] <= sram_256_21_line_en:sram.q
o_read_data[11] <= sram_256_21_line_en:sram.q
o_read_data[12] <= sram_256_21_line_en:sram.q
o_read_data[13] <= sram_256_21_line_en:sram.q
o_read_data[14] <= sram_256_21_line_en:sram.q
o_read_data[15] <= sram_256_21_line_en:sram.q
o_read_data[16] <= sram_256_21_line_en:sram.q
o_read_data[17] <= sram_256_21_line_en:sram.q
o_read_data[18] <= sram_256_21_line_en:sram.q
o_read_data[19] <= sram_256_21_line_en:sram.q
o_read_data[20] <= sram_256_21_line_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag|sram_256_21_line_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_41b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_41b1:auto_generated.data_a[0]
data_a[1] => altsyncram_41b1:auto_generated.data_a[1]
data_a[2] => altsyncram_41b1:auto_generated.data_a[2]
data_a[3] => altsyncram_41b1:auto_generated.data_a[3]
data_a[4] => altsyncram_41b1:auto_generated.data_a[4]
data_a[5] => altsyncram_41b1:auto_generated.data_a[5]
data_a[6] => altsyncram_41b1:auto_generated.data_a[6]
data_a[7] => altsyncram_41b1:auto_generated.data_a[7]
data_a[8] => altsyncram_41b1:auto_generated.data_a[8]
data_a[9] => altsyncram_41b1:auto_generated.data_a[9]
data_a[10] => altsyncram_41b1:auto_generated.data_a[10]
data_a[11] => altsyncram_41b1:auto_generated.data_a[11]
data_a[12] => altsyncram_41b1:auto_generated.data_a[12]
data_a[13] => altsyncram_41b1:auto_generated.data_a[13]
data_a[14] => altsyncram_41b1:auto_generated.data_a[14]
data_a[15] => altsyncram_41b1:auto_generated.data_a[15]
data_a[16] => altsyncram_41b1:auto_generated.data_a[16]
data_a[17] => altsyncram_41b1:auto_generated.data_a[17]
data_a[18] => altsyncram_41b1:auto_generated.data_a[18]
data_a[19] => altsyncram_41b1:auto_generated.data_a[19]
data_a[20] => altsyncram_41b1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_41b1:auto_generated.address_a[0]
address_a[1] => altsyncram_41b1:auto_generated.address_a[1]
address_a[2] => altsyncram_41b1:auto_generated.address_a[2]
address_a[3] => altsyncram_41b1:auto_generated.address_a[3]
address_a[4] => altsyncram_41b1:auto_generated.address_a[4]
address_a[5] => altsyncram_41b1:auto_generated.address_a[5]
address_a[6] => altsyncram_41b1:auto_generated.address_a[6]
address_a[7] => altsyncram_41b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_41b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_41b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_41b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_41b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_41b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_41b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_41b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_41b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_41b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_41b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_41b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_41b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_41b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_41b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_41b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_41b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_41b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_41b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_41b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_41b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_41b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_41b1:auto_generated.q_a[20]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_21_line_en:rams[3].u_tag|sram_256_21_line_en:sram|altsyncram:altsyncram_component|altsyncram_41b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_byte_enable[0] => i_byte_enable[0].IN1
i_byte_enable[1] => i_byte_enable[1].IN1
i_byte_enable[2] => i_byte_enable[2].IN1
i_byte_enable[3] => i_byte_enable[3].IN1
i_byte_enable[4] => i_byte_enable[4].IN1
i_byte_enable[5] => i_byte_enable[5].IN1
i_byte_enable[6] => i_byte_enable[6].IN1
i_byte_enable[7] => i_byte_enable[7].IN1
i_byte_enable[8] => i_byte_enable[8].IN1
i_byte_enable[9] => i_byte_enable[9].IN1
i_byte_enable[10] => i_byte_enable[10].IN1
i_byte_enable[11] => i_byte_enable[11].IN1
i_byte_enable[12] => i_byte_enable[12].IN1
i_byte_enable[13] => i_byte_enable[13].IN1
i_byte_enable[14] => i_byte_enable[14].IN1
i_byte_enable[15] => i_byte_enable[15].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_data[21] => i_write_data[21].IN1
i_write_data[22] => i_write_data[22].IN1
i_write_data[23] => i_write_data[23].IN1
i_write_data[24] => i_write_data[24].IN1
i_write_data[25] => i_write_data[25].IN1
i_write_data[26] => i_write_data[26].IN1
i_write_data[27] => i_write_data[27].IN1
i_write_data[28] => i_write_data[28].IN1
i_write_data[29] => i_write_data[29].IN1
i_write_data[30] => i_write_data[30].IN1
i_write_data[31] => i_write_data[31].IN1
i_write_data[32] => i_write_data[32].IN1
i_write_data[33] => i_write_data[33].IN1
i_write_data[34] => i_write_data[34].IN1
i_write_data[35] => i_write_data[35].IN1
i_write_data[36] => i_write_data[36].IN1
i_write_data[37] => i_write_data[37].IN1
i_write_data[38] => i_write_data[38].IN1
i_write_data[39] => i_write_data[39].IN1
i_write_data[40] => i_write_data[40].IN1
i_write_data[41] => i_write_data[41].IN1
i_write_data[42] => i_write_data[42].IN1
i_write_data[43] => i_write_data[43].IN1
i_write_data[44] => i_write_data[44].IN1
i_write_data[45] => i_write_data[45].IN1
i_write_data[46] => i_write_data[46].IN1
i_write_data[47] => i_write_data[47].IN1
i_write_data[48] => i_write_data[48].IN1
i_write_data[49] => i_write_data[49].IN1
i_write_data[50] => i_write_data[50].IN1
i_write_data[51] => i_write_data[51].IN1
i_write_data[52] => i_write_data[52].IN1
i_write_data[53] => i_write_data[53].IN1
i_write_data[54] => i_write_data[54].IN1
i_write_data[55] => i_write_data[55].IN1
i_write_data[56] => i_write_data[56].IN1
i_write_data[57] => i_write_data[57].IN1
i_write_data[58] => i_write_data[58].IN1
i_write_data[59] => i_write_data[59].IN1
i_write_data[60] => i_write_data[60].IN1
i_write_data[61] => i_write_data[61].IN1
i_write_data[62] => i_write_data[62].IN1
i_write_data[63] => i_write_data[63].IN1
i_write_data[64] => i_write_data[64].IN1
i_write_data[65] => i_write_data[65].IN1
i_write_data[66] => i_write_data[66].IN1
i_write_data[67] => i_write_data[67].IN1
i_write_data[68] => i_write_data[68].IN1
i_write_data[69] => i_write_data[69].IN1
i_write_data[70] => i_write_data[70].IN1
i_write_data[71] => i_write_data[71].IN1
i_write_data[72] => i_write_data[72].IN1
i_write_data[73] => i_write_data[73].IN1
i_write_data[74] => i_write_data[74].IN1
i_write_data[75] => i_write_data[75].IN1
i_write_data[76] => i_write_data[76].IN1
i_write_data[77] => i_write_data[77].IN1
i_write_data[78] => i_write_data[78].IN1
i_write_data[79] => i_write_data[79].IN1
i_write_data[80] => i_write_data[80].IN1
i_write_data[81] => i_write_data[81].IN1
i_write_data[82] => i_write_data[82].IN1
i_write_data[83] => i_write_data[83].IN1
i_write_data[84] => i_write_data[84].IN1
i_write_data[85] => i_write_data[85].IN1
i_write_data[86] => i_write_data[86].IN1
i_write_data[87] => i_write_data[87].IN1
i_write_data[88] => i_write_data[88].IN1
i_write_data[89] => i_write_data[89].IN1
i_write_data[90] => i_write_data[90].IN1
i_write_data[91] => i_write_data[91].IN1
i_write_data[92] => i_write_data[92].IN1
i_write_data[93] => i_write_data[93].IN1
i_write_data[94] => i_write_data[94].IN1
i_write_data[95] => i_write_data[95].IN1
i_write_data[96] => i_write_data[96].IN1
i_write_data[97] => i_write_data[97].IN1
i_write_data[98] => i_write_data[98].IN1
i_write_data[99] => i_write_data[99].IN1
i_write_data[100] => i_write_data[100].IN1
i_write_data[101] => i_write_data[101].IN1
i_write_data[102] => i_write_data[102].IN1
i_write_data[103] => i_write_data[103].IN1
i_write_data[104] => i_write_data[104].IN1
i_write_data[105] => i_write_data[105].IN1
i_write_data[106] => i_write_data[106].IN1
i_write_data[107] => i_write_data[107].IN1
i_write_data[108] => i_write_data[108].IN1
i_write_data[109] => i_write_data[109].IN1
i_write_data[110] => i_write_data[110].IN1
i_write_data[111] => i_write_data[111].IN1
i_write_data[112] => i_write_data[112].IN1
i_write_data[113] => i_write_data[113].IN1
i_write_data[114] => i_write_data[114].IN1
i_write_data[115] => i_write_data[115].IN1
i_write_data[116] => i_write_data[116].IN1
i_write_data[117] => i_write_data[117].IN1
i_write_data[118] => i_write_data[118].IN1
i_write_data[119] => i_write_data[119].IN1
i_write_data[120] => i_write_data[120].IN1
i_write_data[121] => i_write_data[121].IN1
i_write_data[122] => i_write_data[122].IN1
i_write_data[123] => i_write_data[123].IN1
i_write_data[124] => i_write_data[124].IN1
i_write_data[125] => i_write_data[125].IN1
i_write_data[126] => i_write_data[126].IN1
i_write_data[127] => i_write_data[127].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_256_128_byte_en:sram.q
o_read_data[1] <= sram_256_128_byte_en:sram.q
o_read_data[2] <= sram_256_128_byte_en:sram.q
o_read_data[3] <= sram_256_128_byte_en:sram.q
o_read_data[4] <= sram_256_128_byte_en:sram.q
o_read_data[5] <= sram_256_128_byte_en:sram.q
o_read_data[6] <= sram_256_128_byte_en:sram.q
o_read_data[7] <= sram_256_128_byte_en:sram.q
o_read_data[8] <= sram_256_128_byte_en:sram.q
o_read_data[9] <= sram_256_128_byte_en:sram.q
o_read_data[10] <= sram_256_128_byte_en:sram.q
o_read_data[11] <= sram_256_128_byte_en:sram.q
o_read_data[12] <= sram_256_128_byte_en:sram.q
o_read_data[13] <= sram_256_128_byte_en:sram.q
o_read_data[14] <= sram_256_128_byte_en:sram.q
o_read_data[15] <= sram_256_128_byte_en:sram.q
o_read_data[16] <= sram_256_128_byte_en:sram.q
o_read_data[17] <= sram_256_128_byte_en:sram.q
o_read_data[18] <= sram_256_128_byte_en:sram.q
o_read_data[19] <= sram_256_128_byte_en:sram.q
o_read_data[20] <= sram_256_128_byte_en:sram.q
o_read_data[21] <= sram_256_128_byte_en:sram.q
o_read_data[22] <= sram_256_128_byte_en:sram.q
o_read_data[23] <= sram_256_128_byte_en:sram.q
o_read_data[24] <= sram_256_128_byte_en:sram.q
o_read_data[25] <= sram_256_128_byte_en:sram.q
o_read_data[26] <= sram_256_128_byte_en:sram.q
o_read_data[27] <= sram_256_128_byte_en:sram.q
o_read_data[28] <= sram_256_128_byte_en:sram.q
o_read_data[29] <= sram_256_128_byte_en:sram.q
o_read_data[30] <= sram_256_128_byte_en:sram.q
o_read_data[31] <= sram_256_128_byte_en:sram.q
o_read_data[32] <= sram_256_128_byte_en:sram.q
o_read_data[33] <= sram_256_128_byte_en:sram.q
o_read_data[34] <= sram_256_128_byte_en:sram.q
o_read_data[35] <= sram_256_128_byte_en:sram.q
o_read_data[36] <= sram_256_128_byte_en:sram.q
o_read_data[37] <= sram_256_128_byte_en:sram.q
o_read_data[38] <= sram_256_128_byte_en:sram.q
o_read_data[39] <= sram_256_128_byte_en:sram.q
o_read_data[40] <= sram_256_128_byte_en:sram.q
o_read_data[41] <= sram_256_128_byte_en:sram.q
o_read_data[42] <= sram_256_128_byte_en:sram.q
o_read_data[43] <= sram_256_128_byte_en:sram.q
o_read_data[44] <= sram_256_128_byte_en:sram.q
o_read_data[45] <= sram_256_128_byte_en:sram.q
o_read_data[46] <= sram_256_128_byte_en:sram.q
o_read_data[47] <= sram_256_128_byte_en:sram.q
o_read_data[48] <= sram_256_128_byte_en:sram.q
o_read_data[49] <= sram_256_128_byte_en:sram.q
o_read_data[50] <= sram_256_128_byte_en:sram.q
o_read_data[51] <= sram_256_128_byte_en:sram.q
o_read_data[52] <= sram_256_128_byte_en:sram.q
o_read_data[53] <= sram_256_128_byte_en:sram.q
o_read_data[54] <= sram_256_128_byte_en:sram.q
o_read_data[55] <= sram_256_128_byte_en:sram.q
o_read_data[56] <= sram_256_128_byte_en:sram.q
o_read_data[57] <= sram_256_128_byte_en:sram.q
o_read_data[58] <= sram_256_128_byte_en:sram.q
o_read_data[59] <= sram_256_128_byte_en:sram.q
o_read_data[60] <= sram_256_128_byte_en:sram.q
o_read_data[61] <= sram_256_128_byte_en:sram.q
o_read_data[62] <= sram_256_128_byte_en:sram.q
o_read_data[63] <= sram_256_128_byte_en:sram.q
o_read_data[64] <= sram_256_128_byte_en:sram.q
o_read_data[65] <= sram_256_128_byte_en:sram.q
o_read_data[66] <= sram_256_128_byte_en:sram.q
o_read_data[67] <= sram_256_128_byte_en:sram.q
o_read_data[68] <= sram_256_128_byte_en:sram.q
o_read_data[69] <= sram_256_128_byte_en:sram.q
o_read_data[70] <= sram_256_128_byte_en:sram.q
o_read_data[71] <= sram_256_128_byte_en:sram.q
o_read_data[72] <= sram_256_128_byte_en:sram.q
o_read_data[73] <= sram_256_128_byte_en:sram.q
o_read_data[74] <= sram_256_128_byte_en:sram.q
o_read_data[75] <= sram_256_128_byte_en:sram.q
o_read_data[76] <= sram_256_128_byte_en:sram.q
o_read_data[77] <= sram_256_128_byte_en:sram.q
o_read_data[78] <= sram_256_128_byte_en:sram.q
o_read_data[79] <= sram_256_128_byte_en:sram.q
o_read_data[80] <= sram_256_128_byte_en:sram.q
o_read_data[81] <= sram_256_128_byte_en:sram.q
o_read_data[82] <= sram_256_128_byte_en:sram.q
o_read_data[83] <= sram_256_128_byte_en:sram.q
o_read_data[84] <= sram_256_128_byte_en:sram.q
o_read_data[85] <= sram_256_128_byte_en:sram.q
o_read_data[86] <= sram_256_128_byte_en:sram.q
o_read_data[87] <= sram_256_128_byte_en:sram.q
o_read_data[88] <= sram_256_128_byte_en:sram.q
o_read_data[89] <= sram_256_128_byte_en:sram.q
o_read_data[90] <= sram_256_128_byte_en:sram.q
o_read_data[91] <= sram_256_128_byte_en:sram.q
o_read_data[92] <= sram_256_128_byte_en:sram.q
o_read_data[93] <= sram_256_128_byte_en:sram.q
o_read_data[94] <= sram_256_128_byte_en:sram.q
o_read_data[95] <= sram_256_128_byte_en:sram.q
o_read_data[96] <= sram_256_128_byte_en:sram.q
o_read_data[97] <= sram_256_128_byte_en:sram.q
o_read_data[98] <= sram_256_128_byte_en:sram.q
o_read_data[99] <= sram_256_128_byte_en:sram.q
o_read_data[100] <= sram_256_128_byte_en:sram.q
o_read_data[101] <= sram_256_128_byte_en:sram.q
o_read_data[102] <= sram_256_128_byte_en:sram.q
o_read_data[103] <= sram_256_128_byte_en:sram.q
o_read_data[104] <= sram_256_128_byte_en:sram.q
o_read_data[105] <= sram_256_128_byte_en:sram.q
o_read_data[106] <= sram_256_128_byte_en:sram.q
o_read_data[107] <= sram_256_128_byte_en:sram.q
o_read_data[108] <= sram_256_128_byte_en:sram.q
o_read_data[109] <= sram_256_128_byte_en:sram.q
o_read_data[110] <= sram_256_128_byte_en:sram.q
o_read_data[111] <= sram_256_128_byte_en:sram.q
o_read_data[112] <= sram_256_128_byte_en:sram.q
o_read_data[113] <= sram_256_128_byte_en:sram.q
o_read_data[114] <= sram_256_128_byte_en:sram.q
o_read_data[115] <= sram_256_128_byte_en:sram.q
o_read_data[116] <= sram_256_128_byte_en:sram.q
o_read_data[117] <= sram_256_128_byte_en:sram.q
o_read_data[118] <= sram_256_128_byte_en:sram.q
o_read_data[119] <= sram_256_128_byte_en:sram.q
o_read_data[120] <= sram_256_128_byte_en:sram.q
o_read_data[121] <= sram_256_128_byte_en:sram.q
o_read_data[122] <= sram_256_128_byte_en:sram.q
o_read_data[123] <= sram_256_128_byte_en:sram.q
o_read_data[124] <= sram_256_128_byte_en:sram.q
o_read_data[125] <= sram_256_128_byte_en:sram.q
o_read_data[126] <= sram_256_128_byte_en:sram.q
o_read_data[127] <= sram_256_128_byte_en:sram.q


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data|sram_256_128_byte_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
byteena[4] => byteena[4].IN1
byteena[5] => byteena[5].IN1
byteena[6] => byteena[6].IN1
byteena[7] => byteena[7].IN1
byteena[8] => byteena[8].IN1
byteena[9] => byteena[9].IN1
byteena[10] => byteena[10].IN1
byteena[11] => byteena[11].IN1
byteena[12] => byteena[12].IN1
byteena[13] => byteena[13].IN1
byteena[14] => byteena[14].IN1
byteena[15] => byteena[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
data[88] => data[88].IN1
data[89] => data[89].IN1
data[90] => data[90].IN1
data[91] => data[91].IN1
data[92] => data[92].IN1
data[93] => data[93].IN1
data[94] => data[94].IN1
data[95] => data[95].IN1
data[96] => data[96].IN1
data[97] => data[97].IN1
data[98] => data[98].IN1
data[99] => data[99].IN1
data[100] => data[100].IN1
data[101] => data[101].IN1
data[102] => data[102].IN1
data[103] => data[103].IN1
data[104] => data[104].IN1
data[105] => data[105].IN1
data[106] => data[106].IN1
data[107] => data[107].IN1
data[108] => data[108].IN1
data[109] => data[109].IN1
data[110] => data[110].IN1
data[111] => data[111].IN1
data[112] => data[112].IN1
data[113] => data[113].IN1
data[114] => data[114].IN1
data[115] => data[115].IN1
data[116] => data[116].IN1
data[117] => data[117].IN1
data[118] => data[118].IN1
data[119] => data[119].IN1
data[120] => data[120].IN1
data[121] => data[121].IN1
data[122] => data[122].IN1
data[123] => data[123].IN1
data[124] => data[124].IN1
data[125] => data[125].IN1
data[126] => data[126].IN1
data[127] => data[127].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_t5d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t5d1:auto_generated.data_a[0]
data_a[1] => altsyncram_t5d1:auto_generated.data_a[1]
data_a[2] => altsyncram_t5d1:auto_generated.data_a[2]
data_a[3] => altsyncram_t5d1:auto_generated.data_a[3]
data_a[4] => altsyncram_t5d1:auto_generated.data_a[4]
data_a[5] => altsyncram_t5d1:auto_generated.data_a[5]
data_a[6] => altsyncram_t5d1:auto_generated.data_a[6]
data_a[7] => altsyncram_t5d1:auto_generated.data_a[7]
data_a[8] => altsyncram_t5d1:auto_generated.data_a[8]
data_a[9] => altsyncram_t5d1:auto_generated.data_a[9]
data_a[10] => altsyncram_t5d1:auto_generated.data_a[10]
data_a[11] => altsyncram_t5d1:auto_generated.data_a[11]
data_a[12] => altsyncram_t5d1:auto_generated.data_a[12]
data_a[13] => altsyncram_t5d1:auto_generated.data_a[13]
data_a[14] => altsyncram_t5d1:auto_generated.data_a[14]
data_a[15] => altsyncram_t5d1:auto_generated.data_a[15]
data_a[16] => altsyncram_t5d1:auto_generated.data_a[16]
data_a[17] => altsyncram_t5d1:auto_generated.data_a[17]
data_a[18] => altsyncram_t5d1:auto_generated.data_a[18]
data_a[19] => altsyncram_t5d1:auto_generated.data_a[19]
data_a[20] => altsyncram_t5d1:auto_generated.data_a[20]
data_a[21] => altsyncram_t5d1:auto_generated.data_a[21]
data_a[22] => altsyncram_t5d1:auto_generated.data_a[22]
data_a[23] => altsyncram_t5d1:auto_generated.data_a[23]
data_a[24] => altsyncram_t5d1:auto_generated.data_a[24]
data_a[25] => altsyncram_t5d1:auto_generated.data_a[25]
data_a[26] => altsyncram_t5d1:auto_generated.data_a[26]
data_a[27] => altsyncram_t5d1:auto_generated.data_a[27]
data_a[28] => altsyncram_t5d1:auto_generated.data_a[28]
data_a[29] => altsyncram_t5d1:auto_generated.data_a[29]
data_a[30] => altsyncram_t5d1:auto_generated.data_a[30]
data_a[31] => altsyncram_t5d1:auto_generated.data_a[31]
data_a[32] => altsyncram_t5d1:auto_generated.data_a[32]
data_a[33] => altsyncram_t5d1:auto_generated.data_a[33]
data_a[34] => altsyncram_t5d1:auto_generated.data_a[34]
data_a[35] => altsyncram_t5d1:auto_generated.data_a[35]
data_a[36] => altsyncram_t5d1:auto_generated.data_a[36]
data_a[37] => altsyncram_t5d1:auto_generated.data_a[37]
data_a[38] => altsyncram_t5d1:auto_generated.data_a[38]
data_a[39] => altsyncram_t5d1:auto_generated.data_a[39]
data_a[40] => altsyncram_t5d1:auto_generated.data_a[40]
data_a[41] => altsyncram_t5d1:auto_generated.data_a[41]
data_a[42] => altsyncram_t5d1:auto_generated.data_a[42]
data_a[43] => altsyncram_t5d1:auto_generated.data_a[43]
data_a[44] => altsyncram_t5d1:auto_generated.data_a[44]
data_a[45] => altsyncram_t5d1:auto_generated.data_a[45]
data_a[46] => altsyncram_t5d1:auto_generated.data_a[46]
data_a[47] => altsyncram_t5d1:auto_generated.data_a[47]
data_a[48] => altsyncram_t5d1:auto_generated.data_a[48]
data_a[49] => altsyncram_t5d1:auto_generated.data_a[49]
data_a[50] => altsyncram_t5d1:auto_generated.data_a[50]
data_a[51] => altsyncram_t5d1:auto_generated.data_a[51]
data_a[52] => altsyncram_t5d1:auto_generated.data_a[52]
data_a[53] => altsyncram_t5d1:auto_generated.data_a[53]
data_a[54] => altsyncram_t5d1:auto_generated.data_a[54]
data_a[55] => altsyncram_t5d1:auto_generated.data_a[55]
data_a[56] => altsyncram_t5d1:auto_generated.data_a[56]
data_a[57] => altsyncram_t5d1:auto_generated.data_a[57]
data_a[58] => altsyncram_t5d1:auto_generated.data_a[58]
data_a[59] => altsyncram_t5d1:auto_generated.data_a[59]
data_a[60] => altsyncram_t5d1:auto_generated.data_a[60]
data_a[61] => altsyncram_t5d1:auto_generated.data_a[61]
data_a[62] => altsyncram_t5d1:auto_generated.data_a[62]
data_a[63] => altsyncram_t5d1:auto_generated.data_a[63]
data_a[64] => altsyncram_t5d1:auto_generated.data_a[64]
data_a[65] => altsyncram_t5d1:auto_generated.data_a[65]
data_a[66] => altsyncram_t5d1:auto_generated.data_a[66]
data_a[67] => altsyncram_t5d1:auto_generated.data_a[67]
data_a[68] => altsyncram_t5d1:auto_generated.data_a[68]
data_a[69] => altsyncram_t5d1:auto_generated.data_a[69]
data_a[70] => altsyncram_t5d1:auto_generated.data_a[70]
data_a[71] => altsyncram_t5d1:auto_generated.data_a[71]
data_a[72] => altsyncram_t5d1:auto_generated.data_a[72]
data_a[73] => altsyncram_t5d1:auto_generated.data_a[73]
data_a[74] => altsyncram_t5d1:auto_generated.data_a[74]
data_a[75] => altsyncram_t5d1:auto_generated.data_a[75]
data_a[76] => altsyncram_t5d1:auto_generated.data_a[76]
data_a[77] => altsyncram_t5d1:auto_generated.data_a[77]
data_a[78] => altsyncram_t5d1:auto_generated.data_a[78]
data_a[79] => altsyncram_t5d1:auto_generated.data_a[79]
data_a[80] => altsyncram_t5d1:auto_generated.data_a[80]
data_a[81] => altsyncram_t5d1:auto_generated.data_a[81]
data_a[82] => altsyncram_t5d1:auto_generated.data_a[82]
data_a[83] => altsyncram_t5d1:auto_generated.data_a[83]
data_a[84] => altsyncram_t5d1:auto_generated.data_a[84]
data_a[85] => altsyncram_t5d1:auto_generated.data_a[85]
data_a[86] => altsyncram_t5d1:auto_generated.data_a[86]
data_a[87] => altsyncram_t5d1:auto_generated.data_a[87]
data_a[88] => altsyncram_t5d1:auto_generated.data_a[88]
data_a[89] => altsyncram_t5d1:auto_generated.data_a[89]
data_a[90] => altsyncram_t5d1:auto_generated.data_a[90]
data_a[91] => altsyncram_t5d1:auto_generated.data_a[91]
data_a[92] => altsyncram_t5d1:auto_generated.data_a[92]
data_a[93] => altsyncram_t5d1:auto_generated.data_a[93]
data_a[94] => altsyncram_t5d1:auto_generated.data_a[94]
data_a[95] => altsyncram_t5d1:auto_generated.data_a[95]
data_a[96] => altsyncram_t5d1:auto_generated.data_a[96]
data_a[97] => altsyncram_t5d1:auto_generated.data_a[97]
data_a[98] => altsyncram_t5d1:auto_generated.data_a[98]
data_a[99] => altsyncram_t5d1:auto_generated.data_a[99]
data_a[100] => altsyncram_t5d1:auto_generated.data_a[100]
data_a[101] => altsyncram_t5d1:auto_generated.data_a[101]
data_a[102] => altsyncram_t5d1:auto_generated.data_a[102]
data_a[103] => altsyncram_t5d1:auto_generated.data_a[103]
data_a[104] => altsyncram_t5d1:auto_generated.data_a[104]
data_a[105] => altsyncram_t5d1:auto_generated.data_a[105]
data_a[106] => altsyncram_t5d1:auto_generated.data_a[106]
data_a[107] => altsyncram_t5d1:auto_generated.data_a[107]
data_a[108] => altsyncram_t5d1:auto_generated.data_a[108]
data_a[109] => altsyncram_t5d1:auto_generated.data_a[109]
data_a[110] => altsyncram_t5d1:auto_generated.data_a[110]
data_a[111] => altsyncram_t5d1:auto_generated.data_a[111]
data_a[112] => altsyncram_t5d1:auto_generated.data_a[112]
data_a[113] => altsyncram_t5d1:auto_generated.data_a[113]
data_a[114] => altsyncram_t5d1:auto_generated.data_a[114]
data_a[115] => altsyncram_t5d1:auto_generated.data_a[115]
data_a[116] => altsyncram_t5d1:auto_generated.data_a[116]
data_a[117] => altsyncram_t5d1:auto_generated.data_a[117]
data_a[118] => altsyncram_t5d1:auto_generated.data_a[118]
data_a[119] => altsyncram_t5d1:auto_generated.data_a[119]
data_a[120] => altsyncram_t5d1:auto_generated.data_a[120]
data_a[121] => altsyncram_t5d1:auto_generated.data_a[121]
data_a[122] => altsyncram_t5d1:auto_generated.data_a[122]
data_a[123] => altsyncram_t5d1:auto_generated.data_a[123]
data_a[124] => altsyncram_t5d1:auto_generated.data_a[124]
data_a[125] => altsyncram_t5d1:auto_generated.data_a[125]
data_a[126] => altsyncram_t5d1:auto_generated.data_a[126]
data_a[127] => altsyncram_t5d1:auto_generated.data_a[127]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t5d1:auto_generated.address_a[0]
address_a[1] => altsyncram_t5d1:auto_generated.address_a[1]
address_a[2] => altsyncram_t5d1:auto_generated.address_a[2]
address_a[3] => altsyncram_t5d1:auto_generated.address_a[3]
address_a[4] => altsyncram_t5d1:auto_generated.address_a[4]
address_a[5] => altsyncram_t5d1:auto_generated.address_a[5]
address_a[6] => altsyncram_t5d1:auto_generated.address_a[6]
address_a[7] => altsyncram_t5d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t5d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_t5d1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_t5d1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_t5d1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_t5d1:auto_generated.byteena_a[3]
byteena_a[4] => altsyncram_t5d1:auto_generated.byteena_a[4]
byteena_a[5] => altsyncram_t5d1:auto_generated.byteena_a[5]
byteena_a[6] => altsyncram_t5d1:auto_generated.byteena_a[6]
byteena_a[7] => altsyncram_t5d1:auto_generated.byteena_a[7]
byteena_a[8] => altsyncram_t5d1:auto_generated.byteena_a[8]
byteena_a[9] => altsyncram_t5d1:auto_generated.byteena_a[9]
byteena_a[10] => altsyncram_t5d1:auto_generated.byteena_a[10]
byteena_a[11] => altsyncram_t5d1:auto_generated.byteena_a[11]
byteena_a[12] => altsyncram_t5d1:auto_generated.byteena_a[12]
byteena_a[13] => altsyncram_t5d1:auto_generated.byteena_a[13]
byteena_a[14] => altsyncram_t5d1:auto_generated.byteena_a[14]
byteena_a[15] => altsyncram_t5d1:auto_generated.byteena_a[15]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t5d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_t5d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_t5d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_t5d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_t5d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_t5d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_t5d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_t5d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_t5d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_t5d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_t5d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_t5d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_t5d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_t5d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_t5d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_t5d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_t5d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_t5d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_t5d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_t5d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_t5d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_t5d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_t5d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_t5d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_t5d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_t5d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_t5d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_t5d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_t5d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_t5d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_t5d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_t5d1:auto_generated.q_a[31]
q_a[32] <= altsyncram_t5d1:auto_generated.q_a[32]
q_a[33] <= altsyncram_t5d1:auto_generated.q_a[33]
q_a[34] <= altsyncram_t5d1:auto_generated.q_a[34]
q_a[35] <= altsyncram_t5d1:auto_generated.q_a[35]
q_a[36] <= altsyncram_t5d1:auto_generated.q_a[36]
q_a[37] <= altsyncram_t5d1:auto_generated.q_a[37]
q_a[38] <= altsyncram_t5d1:auto_generated.q_a[38]
q_a[39] <= altsyncram_t5d1:auto_generated.q_a[39]
q_a[40] <= altsyncram_t5d1:auto_generated.q_a[40]
q_a[41] <= altsyncram_t5d1:auto_generated.q_a[41]
q_a[42] <= altsyncram_t5d1:auto_generated.q_a[42]
q_a[43] <= altsyncram_t5d1:auto_generated.q_a[43]
q_a[44] <= altsyncram_t5d1:auto_generated.q_a[44]
q_a[45] <= altsyncram_t5d1:auto_generated.q_a[45]
q_a[46] <= altsyncram_t5d1:auto_generated.q_a[46]
q_a[47] <= altsyncram_t5d1:auto_generated.q_a[47]
q_a[48] <= altsyncram_t5d1:auto_generated.q_a[48]
q_a[49] <= altsyncram_t5d1:auto_generated.q_a[49]
q_a[50] <= altsyncram_t5d1:auto_generated.q_a[50]
q_a[51] <= altsyncram_t5d1:auto_generated.q_a[51]
q_a[52] <= altsyncram_t5d1:auto_generated.q_a[52]
q_a[53] <= altsyncram_t5d1:auto_generated.q_a[53]
q_a[54] <= altsyncram_t5d1:auto_generated.q_a[54]
q_a[55] <= altsyncram_t5d1:auto_generated.q_a[55]
q_a[56] <= altsyncram_t5d1:auto_generated.q_a[56]
q_a[57] <= altsyncram_t5d1:auto_generated.q_a[57]
q_a[58] <= altsyncram_t5d1:auto_generated.q_a[58]
q_a[59] <= altsyncram_t5d1:auto_generated.q_a[59]
q_a[60] <= altsyncram_t5d1:auto_generated.q_a[60]
q_a[61] <= altsyncram_t5d1:auto_generated.q_a[61]
q_a[62] <= altsyncram_t5d1:auto_generated.q_a[62]
q_a[63] <= altsyncram_t5d1:auto_generated.q_a[63]
q_a[64] <= altsyncram_t5d1:auto_generated.q_a[64]
q_a[65] <= altsyncram_t5d1:auto_generated.q_a[65]
q_a[66] <= altsyncram_t5d1:auto_generated.q_a[66]
q_a[67] <= altsyncram_t5d1:auto_generated.q_a[67]
q_a[68] <= altsyncram_t5d1:auto_generated.q_a[68]
q_a[69] <= altsyncram_t5d1:auto_generated.q_a[69]
q_a[70] <= altsyncram_t5d1:auto_generated.q_a[70]
q_a[71] <= altsyncram_t5d1:auto_generated.q_a[71]
q_a[72] <= altsyncram_t5d1:auto_generated.q_a[72]
q_a[73] <= altsyncram_t5d1:auto_generated.q_a[73]
q_a[74] <= altsyncram_t5d1:auto_generated.q_a[74]
q_a[75] <= altsyncram_t5d1:auto_generated.q_a[75]
q_a[76] <= altsyncram_t5d1:auto_generated.q_a[76]
q_a[77] <= altsyncram_t5d1:auto_generated.q_a[77]
q_a[78] <= altsyncram_t5d1:auto_generated.q_a[78]
q_a[79] <= altsyncram_t5d1:auto_generated.q_a[79]
q_a[80] <= altsyncram_t5d1:auto_generated.q_a[80]
q_a[81] <= altsyncram_t5d1:auto_generated.q_a[81]
q_a[82] <= altsyncram_t5d1:auto_generated.q_a[82]
q_a[83] <= altsyncram_t5d1:auto_generated.q_a[83]
q_a[84] <= altsyncram_t5d1:auto_generated.q_a[84]
q_a[85] <= altsyncram_t5d1:auto_generated.q_a[85]
q_a[86] <= altsyncram_t5d1:auto_generated.q_a[86]
q_a[87] <= altsyncram_t5d1:auto_generated.q_a[87]
q_a[88] <= altsyncram_t5d1:auto_generated.q_a[88]
q_a[89] <= altsyncram_t5d1:auto_generated.q_a[89]
q_a[90] <= altsyncram_t5d1:auto_generated.q_a[90]
q_a[91] <= altsyncram_t5d1:auto_generated.q_a[91]
q_a[92] <= altsyncram_t5d1:auto_generated.q_a[92]
q_a[93] <= altsyncram_t5d1:auto_generated.q_a[93]
q_a[94] <= altsyncram_t5d1:auto_generated.q_a[94]
q_a[95] <= altsyncram_t5d1:auto_generated.q_a[95]
q_a[96] <= altsyncram_t5d1:auto_generated.q_a[96]
q_a[97] <= altsyncram_t5d1:auto_generated.q_a[97]
q_a[98] <= altsyncram_t5d1:auto_generated.q_a[98]
q_a[99] <= altsyncram_t5d1:auto_generated.q_a[99]
q_a[100] <= altsyncram_t5d1:auto_generated.q_a[100]
q_a[101] <= altsyncram_t5d1:auto_generated.q_a[101]
q_a[102] <= altsyncram_t5d1:auto_generated.q_a[102]
q_a[103] <= altsyncram_t5d1:auto_generated.q_a[103]
q_a[104] <= altsyncram_t5d1:auto_generated.q_a[104]
q_a[105] <= altsyncram_t5d1:auto_generated.q_a[105]
q_a[106] <= altsyncram_t5d1:auto_generated.q_a[106]
q_a[107] <= altsyncram_t5d1:auto_generated.q_a[107]
q_a[108] <= altsyncram_t5d1:auto_generated.q_a[108]
q_a[109] <= altsyncram_t5d1:auto_generated.q_a[109]
q_a[110] <= altsyncram_t5d1:auto_generated.q_a[110]
q_a[111] <= altsyncram_t5d1:auto_generated.q_a[111]
q_a[112] <= altsyncram_t5d1:auto_generated.q_a[112]
q_a[113] <= altsyncram_t5d1:auto_generated.q_a[113]
q_a[114] <= altsyncram_t5d1:auto_generated.q_a[114]
q_a[115] <= altsyncram_t5d1:auto_generated.q_a[115]
q_a[116] <= altsyncram_t5d1:auto_generated.q_a[116]
q_a[117] <= altsyncram_t5d1:auto_generated.q_a[117]
q_a[118] <= altsyncram_t5d1:auto_generated.q_a[118]
q_a[119] <= altsyncram_t5d1:auto_generated.q_a[119]
q_a[120] <= altsyncram_t5d1:auto_generated.q_a[120]
q_a[121] <= altsyncram_t5d1:auto_generated.q_a[121]
q_a[122] <= altsyncram_t5d1:auto_generated.q_a[122]
q_a[123] <= altsyncram_t5d1:auto_generated.q_a[123]
q_a[124] <= altsyncram_t5d1:auto_generated.q_a[124]
q_a[125] <= altsyncram_t5d1:auto_generated.q_a[125]
q_a[126] <= altsyncram_t5d1:auto_generated.q_a[126]
q_a[127] <= altsyncram_t5d1:auto_generated.q_a[127]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_cache:u_cache|my_sram_256_128_byte_en:rams[3].u_data|sram_256_128_byte_en:sram|altsyncram:altsyncram_component|altsyncram_t5d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a127.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE


|msystem|a23_core:u_amber|a23_fetch:u_fetch|a23_wishbone:u_wishbone
i_clk => exclusive_access.CLK
i_clk => o_wb_sel[0]~reg0.CLK
i_clk => o_wb_sel[1]~reg0.CLK
i_clk => o_wb_sel[2]~reg0.CLK
i_clk => o_wb_sel[3]~reg0.CLK
i_clk => o_wb_adr[0]~reg0.CLK
i_clk => o_wb_adr[1]~reg0.CLK
i_clk => o_wb_adr[2]~reg0.CLK
i_clk => o_wb_adr[3]~reg0.CLK
i_clk => o_wb_adr[4]~reg0.CLK
i_clk => o_wb_adr[5]~reg0.CLK
i_clk => o_wb_adr[6]~reg0.CLK
i_clk => o_wb_adr[7]~reg0.CLK
i_clk => o_wb_adr[8]~reg0.CLK
i_clk => o_wb_adr[9]~reg0.CLK
i_clk => o_wb_adr[10]~reg0.CLK
i_clk => o_wb_adr[11]~reg0.CLK
i_clk => o_wb_adr[12]~reg0.CLK
i_clk => o_wb_adr[13]~reg0.CLK
i_clk => o_wb_adr[14]~reg0.CLK
i_clk => o_wb_adr[15]~reg0.CLK
i_clk => o_wb_adr[16]~reg0.CLK
i_clk => o_wb_adr[17]~reg0.CLK
i_clk => o_wb_adr[18]~reg0.CLK
i_clk => o_wb_adr[19]~reg0.CLK
i_clk => o_wb_adr[20]~reg0.CLK
i_clk => o_wb_adr[21]~reg0.CLK
i_clk => o_wb_adr[22]~reg0.CLK
i_clk => o_wb_adr[23]~reg0.CLK
i_clk => o_wb_adr[24]~reg0.CLK
i_clk => o_wb_adr[25]~reg0.CLK
i_clk => o_wb_adr[26]~reg0.CLK
i_clk => o_wb_adr[27]~reg0.CLK
i_clk => o_wb_adr[28]~reg0.CLK
i_clk => o_wb_adr[29]~reg0.CLK
i_clk => o_wb_adr[30]~reg0.CLK
i_clk => o_wb_adr[31]~reg0.CLK
i_clk => servicing_cache.CLK
i_clk => o_wb_we~reg0.CLK
i_clk => o_wb_cyc~reg0.CLK
i_clk => o_wb_stb~reg0.CLK
i_clk => wishbone_st[0].CLK
i_clk => wishbone_st[1].CLK
i_clk => wishbone_st[2].CLK
i_clk => o_wb_dat[0]~reg0.CLK
i_clk => o_wb_dat[1]~reg0.CLK
i_clk => o_wb_dat[2]~reg0.CLK
i_clk => o_wb_dat[3]~reg0.CLK
i_clk => o_wb_dat[4]~reg0.CLK
i_clk => o_wb_dat[5]~reg0.CLK
i_clk => o_wb_dat[6]~reg0.CLK
i_clk => o_wb_dat[7]~reg0.CLK
i_clk => o_wb_dat[8]~reg0.CLK
i_clk => o_wb_dat[9]~reg0.CLK
i_clk => o_wb_dat[10]~reg0.CLK
i_clk => o_wb_dat[11]~reg0.CLK
i_clk => o_wb_dat[12]~reg0.CLK
i_clk => o_wb_dat[13]~reg0.CLK
i_clk => o_wb_dat[14]~reg0.CLK
i_clk => o_wb_dat[15]~reg0.CLK
i_clk => o_wb_dat[16]~reg0.CLK
i_clk => o_wb_dat[17]~reg0.CLK
i_clk => o_wb_dat[18]~reg0.CLK
i_clk => o_wb_dat[19]~reg0.CLK
i_clk => o_wb_dat[20]~reg0.CLK
i_clk => o_wb_dat[21]~reg0.CLK
i_clk => o_wb_dat[22]~reg0.CLK
i_clk => o_wb_dat[23]~reg0.CLK
i_clk => o_wb_dat[24]~reg0.CLK
i_clk => o_wb_dat[25]~reg0.CLK
i_clk => o_wb_dat[26]~reg0.CLK
i_clk => o_wb_dat[27]~reg0.CLK
i_clk => o_wb_dat[28]~reg0.CLK
i_clk => o_wb_dat[29]~reg0.CLK
i_clk => o_wb_dat[30]~reg0.CLK
i_clk => o_wb_dat[31]~reg0.CLK
i_clk => wbuf_busy_r.CLK
i_clk => wbuf_sel_r[0].CLK
i_clk => wbuf_sel_r[1].CLK
i_clk => wbuf_sel_r[2].CLK
i_clk => wbuf_sel_r[3].CLK
i_clk => wbuf_addr_r[2].CLK
i_clk => wbuf_addr_r[3].CLK
i_clk => wbuf_addr_r[4].CLK
i_clk => wbuf_addr_r[5].CLK
i_clk => wbuf_addr_r[6].CLK
i_clk => wbuf_addr_r[7].CLK
i_clk => wbuf_addr_r[8].CLK
i_clk => wbuf_addr_r[9].CLK
i_clk => wbuf_addr_r[10].CLK
i_clk => wbuf_addr_r[11].CLK
i_clk => wbuf_addr_r[12].CLK
i_clk => wbuf_addr_r[13].CLK
i_clk => wbuf_addr_r[14].CLK
i_clk => wbuf_addr_r[15].CLK
i_clk => wbuf_addr_r[16].CLK
i_clk => wbuf_addr_r[17].CLK
i_clk => wbuf_addr_r[18].CLK
i_clk => wbuf_addr_r[19].CLK
i_clk => wbuf_addr_r[20].CLK
i_clk => wbuf_addr_r[21].CLK
i_clk => wbuf_addr_r[22].CLK
i_clk => wbuf_addr_r[23].CLK
i_clk => wbuf_addr_r[24].CLK
i_clk => wbuf_addr_r[25].CLK
i_clk => wbuf_addr_r[26].CLK
i_clk => wbuf_addr_r[27].CLK
i_clk => wbuf_addr_r[28].CLK
i_clk => wbuf_addr_r[29].CLK
i_clk => wbuf_addr_r[30].CLK
i_clk => wbuf_addr_r[31].CLK
i_select => core_read_request.IN0
i_select => core_write_request.IN0
i_write_data[0] => o_wb_dat[0]~reg0.DATAIN
i_write_data[1] => o_wb_dat[1]~reg0.DATAIN
i_write_data[2] => o_wb_dat[2]~reg0.DATAIN
i_write_data[3] => o_wb_dat[3]~reg0.DATAIN
i_write_data[4] => o_wb_dat[4]~reg0.DATAIN
i_write_data[5] => o_wb_dat[5]~reg0.DATAIN
i_write_data[6] => o_wb_dat[6]~reg0.DATAIN
i_write_data[7] => o_wb_dat[7]~reg0.DATAIN
i_write_data[8] => o_wb_dat[8]~reg0.DATAIN
i_write_data[9] => o_wb_dat[9]~reg0.DATAIN
i_write_data[10] => o_wb_dat[10]~reg0.DATAIN
i_write_data[11] => o_wb_dat[11]~reg0.DATAIN
i_write_data[12] => o_wb_dat[12]~reg0.DATAIN
i_write_data[13] => o_wb_dat[13]~reg0.DATAIN
i_write_data[14] => o_wb_dat[14]~reg0.DATAIN
i_write_data[15] => o_wb_dat[15]~reg0.DATAIN
i_write_data[16] => o_wb_dat[16]~reg0.DATAIN
i_write_data[17] => o_wb_dat[17]~reg0.DATAIN
i_write_data[18] => o_wb_dat[18]~reg0.DATAIN
i_write_data[19] => o_wb_dat[19]~reg0.DATAIN
i_write_data[20] => o_wb_dat[20]~reg0.DATAIN
i_write_data[21] => o_wb_dat[21]~reg0.DATAIN
i_write_data[22] => o_wb_dat[22]~reg0.DATAIN
i_write_data[23] => o_wb_dat[23]~reg0.DATAIN
i_write_data[24] => o_wb_dat[24]~reg0.DATAIN
i_write_data[25] => o_wb_dat[25]~reg0.DATAIN
i_write_data[26] => o_wb_dat[26]~reg0.DATAIN
i_write_data[27] => o_wb_dat[27]~reg0.DATAIN
i_write_data[28] => o_wb_dat[28]~reg0.DATAIN
i_write_data[29] => o_wb_dat[29]~reg0.DATAIN
i_write_data[30] => o_wb_dat[30]~reg0.DATAIN
i_write_data[31] => o_wb_dat[31]~reg0.DATAIN
i_write_enable => core_write_request.IN1
i_write_enable => cache_write_request.IN0
i_write_enable => core_read_request.IN1
i_write_enable => cache_read_request.IN0
i_byte_enable[0] => byte_enable.DATAB
i_byte_enable[0] => wbuf_sel_r[0].DATAIN
i_byte_enable[1] => byte_enable.DATAB
i_byte_enable[1] => wbuf_sel_r[1].DATAIN
i_byte_enable[2] => byte_enable.DATAB
i_byte_enable[2] => wbuf_sel_r[2].DATAIN
i_byte_enable[3] => byte_enable.DATAB
i_byte_enable[3] => wbuf_sel_r[3].DATAIN
i_data_access => ~NO_FANOUT~
i_exclusive => exclusive_access.DATAB
i_exclusive => exclusive_access.DATAB
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => o_wb_adr.DATAA
i_address[2] => wbuf_addr_r[2].DATAIN
i_address[3] => o_wb_adr.DATAA
i_address[3] => wbuf_addr_r[3].DATAIN
i_address[4] => o_wb_adr.DATAA
i_address[4] => wbuf_addr_r[4].DATAIN
i_address[5] => o_wb_adr.DATAA
i_address[5] => wbuf_addr_r[5].DATAIN
i_address[6] => o_wb_adr.DATAA
i_address[6] => wbuf_addr_r[6].DATAIN
i_address[7] => o_wb_adr.DATAA
i_address[7] => wbuf_addr_r[7].DATAIN
i_address[8] => o_wb_adr.DATAA
i_address[8] => wbuf_addr_r[8].DATAIN
i_address[9] => o_wb_adr.DATAA
i_address[9] => wbuf_addr_r[9].DATAIN
i_address[10] => o_wb_adr.DATAA
i_address[10] => wbuf_addr_r[10].DATAIN
i_address[11] => o_wb_adr.DATAA
i_address[11] => wbuf_addr_r[11].DATAIN
i_address[12] => o_wb_adr.DATAA
i_address[12] => wbuf_addr_r[12].DATAIN
i_address[13] => o_wb_adr.DATAA
i_address[13] => wbuf_addr_r[13].DATAIN
i_address[14] => o_wb_adr.DATAA
i_address[14] => wbuf_addr_r[14].DATAIN
i_address[15] => o_wb_adr.DATAA
i_address[15] => wbuf_addr_r[15].DATAIN
i_address[16] => o_wb_adr.DATAA
i_address[16] => wbuf_addr_r[16].DATAIN
i_address[17] => o_wb_adr.DATAA
i_address[17] => wbuf_addr_r[17].DATAIN
i_address[18] => o_wb_adr.DATAA
i_address[18] => wbuf_addr_r[18].DATAIN
i_address[19] => o_wb_adr.DATAA
i_address[19] => wbuf_addr_r[19].DATAIN
i_address[20] => o_wb_adr.DATAA
i_address[20] => wbuf_addr_r[20].DATAIN
i_address[21] => o_wb_adr.DATAA
i_address[21] => wbuf_addr_r[21].DATAIN
i_address[22] => o_wb_adr.DATAA
i_address[22] => wbuf_addr_r[22].DATAIN
i_address[23] => o_wb_adr.DATAA
i_address[23] => wbuf_addr_r[23].DATAIN
i_address[24] => o_wb_adr.DATAA
i_address[24] => wbuf_addr_r[24].DATAIN
i_address[25] => o_wb_adr.DATAA
i_address[25] => wbuf_addr_r[25].DATAIN
i_address[26] => o_wb_adr.DATAA
i_address[26] => wbuf_addr_r[26].DATAIN
i_address[27] => o_wb_adr.DATAA
i_address[27] => wbuf_addr_r[27].DATAIN
i_address[28] => o_wb_adr.DATAA
i_address[28] => wbuf_addr_r[28].DATAIN
i_address[29] => o_wb_adr.DATAA
i_address[29] => wbuf_addr_r[29].DATAIN
i_address[30] => o_wb_adr.DATAA
i_address[30] => wbuf_addr_r[30].DATAIN
i_address[31] => o_wb_adr.DATAA
i_address[31] => wbuf_addr_r[31].DATAIN
o_stall <= o_stall.DB_MAX_OUTPUT_PORT_TYPE
i_cache_req => cache_read_request.IN1
i_cache_req => cache_write_request.IN1
i_cache_req => start_access.IN1
o_wb_adr[0] <= o_wb_adr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[1] <= o_wb_adr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[2] <= o_wb_adr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[3] <= o_wb_adr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[4] <= o_wb_adr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[5] <= o_wb_adr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[6] <= o_wb_adr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[7] <= o_wb_adr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[8] <= o_wb_adr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[9] <= o_wb_adr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[10] <= o_wb_adr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[11] <= o_wb_adr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[12] <= o_wb_adr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[13] <= o_wb_adr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[14] <= o_wb_adr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[15] <= o_wb_adr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[16] <= o_wb_adr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[17] <= o_wb_adr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[18] <= o_wb_adr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[19] <= o_wb_adr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[20] <= o_wb_adr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[21] <= o_wb_adr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[22] <= o_wb_adr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[23] <= o_wb_adr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[24] <= o_wb_adr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[25] <= o_wb_adr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[26] <= o_wb_adr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[27] <= o_wb_adr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[28] <= o_wb_adr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[29] <= o_wb_adr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[30] <= o_wb_adr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_adr[31] <= o_wb_adr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[0] <= o_wb_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[1] <= o_wb_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[2] <= o_wb_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_sel[3] <= o_wb_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_we <= o_wb_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => ~NO_FANOUT~
i_wb_dat[1] => ~NO_FANOUT~
i_wb_dat[2] => ~NO_FANOUT~
i_wb_dat[3] => ~NO_FANOUT~
i_wb_dat[4] => ~NO_FANOUT~
i_wb_dat[5] => ~NO_FANOUT~
i_wb_dat[6] => ~NO_FANOUT~
i_wb_dat[7] => ~NO_FANOUT~
i_wb_dat[8] => ~NO_FANOUT~
i_wb_dat[9] => ~NO_FANOUT~
i_wb_dat[10] => ~NO_FANOUT~
i_wb_dat[11] => ~NO_FANOUT~
i_wb_dat[12] => ~NO_FANOUT~
i_wb_dat[13] => ~NO_FANOUT~
i_wb_dat[14] => ~NO_FANOUT~
i_wb_dat[15] => ~NO_FANOUT~
i_wb_dat[16] => ~NO_FANOUT~
i_wb_dat[17] => ~NO_FANOUT~
i_wb_dat[18] => ~NO_FANOUT~
i_wb_dat[19] => ~NO_FANOUT~
i_wb_dat[20] => ~NO_FANOUT~
i_wb_dat[21] => ~NO_FANOUT~
i_wb_dat[22] => ~NO_FANOUT~
i_wb_dat[23] => ~NO_FANOUT~
i_wb_dat[24] => ~NO_FANOUT~
i_wb_dat[25] => ~NO_FANOUT~
i_wb_dat[26] => ~NO_FANOUT~
i_wb_dat[27] => ~NO_FANOUT~
i_wb_dat[28] => ~NO_FANOUT~
i_wb_dat[29] => ~NO_FANOUT~
i_wb_dat[30] => ~NO_FANOUT~
i_wb_dat[31] => ~NO_FANOUT~
o_wb_dat[0] <= o_wb_dat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= o_wb_dat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= o_wb_dat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= o_wb_dat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= o_wb_dat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= o_wb_dat[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= o_wb_dat[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= o_wb_dat[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= o_wb_dat[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= o_wb_dat[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= o_wb_dat[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= o_wb_dat[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= o_wb_dat[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= o_wb_dat[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= o_wb_dat[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= o_wb_dat[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= o_wb_dat[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= o_wb_dat[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= o_wb_dat[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= o_wb_dat[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= o_wb_dat[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= o_wb_dat[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= o_wb_dat[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= o_wb_dat[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= o_wb_dat[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= o_wb_dat[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= o_wb_dat[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= o_wb_dat[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= o_wb_dat[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= o_wb_dat[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= o_wb_dat[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= o_wb_dat[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_cyc <= o_wb_cyc~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_wb_stb <= o_wb_stb~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_wb_ack => read_ack.IN1
i_wb_ack => wishbone_st.OUTPUTSELECT
i_wb_ack => wishbone_st.OUTPUTSELECT
i_wb_ack => o_wb_adr.OUTPUTSELECT
i_wb_ack => o_wb_adr.OUTPUTSELECT
i_wb_ack => wishbone_st.OUTPUTSELECT
i_wb_ack => wishbone_st.OUTPUTSELECT
i_wb_ack => wishbone_st.OUTPUTSELECT
i_wb_ack => wishbone_st.OUTPUTSELECT
i_wb_ack => o_wb_stb.OUTPUTSELECT
i_wb_ack => o_wb_cyc.OUTPUTSELECT
i_wb_ack => o_wb_we.OUTPUTSELECT
i_wb_ack => servicing_cache.OUTPUTSELECT
i_wb_ack => wb_wait.IN1
i_wb_ack => wait_write_ack.IN1
i_wb_err => ~NO_FANOUT~


|msystem|a23_core:u_amber|a23_decode:u_decode
i_clk => dabt_reg_d1.CLK
i_clk => dabt_reg.CLK
i_clk => firq.CLK
i_clk => irq.CLK
i_clk => pre_fetch_instruction_iabt_status[0].CLK
i_clk => pre_fetch_instruction_iabt_status[1].CLK
i_clk => pre_fetch_instruction_iabt_status[2].CLK
i_clk => pre_fetch_instruction_iabt_status[3].CLK
i_clk => pre_fetch_instruction_iabt_status[4].CLK
i_clk => pre_fetch_instruction_iabt_status[5].CLK
i_clk => pre_fetch_instruction_iabt_status[6].CLK
i_clk => pre_fetch_instruction_iabt_status[7].CLK
i_clk => pre_fetch_instruction_address[0].CLK
i_clk => pre_fetch_instruction_address[1].CLK
i_clk => pre_fetch_instruction_address[2].CLK
i_clk => pre_fetch_instruction_address[3].CLK
i_clk => pre_fetch_instruction_address[4].CLK
i_clk => pre_fetch_instruction_address[5].CLK
i_clk => pre_fetch_instruction_address[6].CLK
i_clk => pre_fetch_instruction_address[7].CLK
i_clk => pre_fetch_instruction_address[8].CLK
i_clk => pre_fetch_instruction_address[9].CLK
i_clk => pre_fetch_instruction_address[10].CLK
i_clk => pre_fetch_instruction_address[11].CLK
i_clk => pre_fetch_instruction_address[12].CLK
i_clk => pre_fetch_instruction_address[13].CLK
i_clk => pre_fetch_instruction_address[14].CLK
i_clk => pre_fetch_instruction_address[15].CLK
i_clk => pre_fetch_instruction_address[16].CLK
i_clk => pre_fetch_instruction_address[17].CLK
i_clk => pre_fetch_instruction_address[18].CLK
i_clk => pre_fetch_instruction_address[19].CLK
i_clk => pre_fetch_instruction_address[20].CLK
i_clk => pre_fetch_instruction_address[21].CLK
i_clk => pre_fetch_instruction_address[22].CLK
i_clk => pre_fetch_instruction_address[23].CLK
i_clk => pre_fetch_instruction_address[24].CLK
i_clk => pre_fetch_instruction_address[25].CLK
i_clk => pre_fetch_instruction_address[26].CLK
i_clk => pre_fetch_instruction_address[27].CLK
i_clk => pre_fetch_instruction_address[28].CLK
i_clk => pre_fetch_instruction_address[29].CLK
i_clk => pre_fetch_instruction_address[30].CLK
i_clk => pre_fetch_instruction_address[31].CLK
i_clk => pre_fetch_instruction_adex.CLK
i_clk => pre_fetch_instruction_iabt.CLK
i_clk => pre_fetch_instruction[0].CLK
i_clk => pre_fetch_instruction[1].CLK
i_clk => pre_fetch_instruction[2].CLK
i_clk => pre_fetch_instruction[3].CLK
i_clk => pre_fetch_instruction[4].CLK
i_clk => pre_fetch_instruction[5].CLK
i_clk => pre_fetch_instruction[6].CLK
i_clk => pre_fetch_instruction[7].CLK
i_clk => pre_fetch_instruction[8].CLK
i_clk => pre_fetch_instruction[9].CLK
i_clk => pre_fetch_instruction[10].CLK
i_clk => pre_fetch_instruction[11].CLK
i_clk => pre_fetch_instruction[12].CLK
i_clk => pre_fetch_instruction[13].CLK
i_clk => pre_fetch_instruction[14].CLK
i_clk => pre_fetch_instruction[15].CLK
i_clk => pre_fetch_instruction[16].CLK
i_clk => pre_fetch_instruction[17].CLK
i_clk => pre_fetch_instruction[18].CLK
i_clk => pre_fetch_instruction[19].CLK
i_clk => pre_fetch_instruction[20].CLK
i_clk => pre_fetch_instruction[21].CLK
i_clk => pre_fetch_instruction[22].CLK
i_clk => pre_fetch_instruction[23].CLK
i_clk => pre_fetch_instruction[24].CLK
i_clk => pre_fetch_instruction[25].CLK
i_clk => pre_fetch_instruction[26].CLK
i_clk => pre_fetch_instruction[27].CLK
i_clk => pre_fetch_instruction[28].CLK
i_clk => pre_fetch_instruction[29].CLK
i_clk => pre_fetch_instruction[30].CLK
i_clk => pre_fetch_instruction[31].CLK
i_clk => saved_current_instruction_iabt_status[0].CLK
i_clk => saved_current_instruction_iabt_status[1].CLK
i_clk => saved_current_instruction_iabt_status[2].CLK
i_clk => saved_current_instruction_iabt_status[3].CLK
i_clk => saved_current_instruction_iabt_status[4].CLK
i_clk => saved_current_instruction_iabt_status[5].CLK
i_clk => saved_current_instruction_iabt_status[6].CLK
i_clk => saved_current_instruction_iabt_status[7].CLK
i_clk => saved_current_instruction_address[0].CLK
i_clk => saved_current_instruction_address[1].CLK
i_clk => saved_current_instruction_address[2].CLK
i_clk => saved_current_instruction_address[3].CLK
i_clk => saved_current_instruction_address[4].CLK
i_clk => saved_current_instruction_address[5].CLK
i_clk => saved_current_instruction_address[6].CLK
i_clk => saved_current_instruction_address[7].CLK
i_clk => saved_current_instruction_address[8].CLK
i_clk => saved_current_instruction_address[9].CLK
i_clk => saved_current_instruction_address[10].CLK
i_clk => saved_current_instruction_address[11].CLK
i_clk => saved_current_instruction_address[12].CLK
i_clk => saved_current_instruction_address[13].CLK
i_clk => saved_current_instruction_address[14].CLK
i_clk => saved_current_instruction_address[15].CLK
i_clk => saved_current_instruction_address[16].CLK
i_clk => saved_current_instruction_address[17].CLK
i_clk => saved_current_instruction_address[18].CLK
i_clk => saved_current_instruction_address[19].CLK
i_clk => saved_current_instruction_address[20].CLK
i_clk => saved_current_instruction_address[21].CLK
i_clk => saved_current_instruction_address[22].CLK
i_clk => saved_current_instruction_address[23].CLK
i_clk => saved_current_instruction_address[24].CLK
i_clk => saved_current_instruction_address[25].CLK
i_clk => saved_current_instruction_address[26].CLK
i_clk => saved_current_instruction_address[27].CLK
i_clk => saved_current_instruction_address[28].CLK
i_clk => saved_current_instruction_address[29].CLK
i_clk => saved_current_instruction_address[30].CLK
i_clk => saved_current_instruction_address[31].CLK
i_clk => saved_current_instruction_adex.CLK
i_clk => saved_current_instruction_iabt.CLK
i_clk => saved_current_instruction[0].CLK
i_clk => saved_current_instruction[1].CLK
i_clk => saved_current_instruction[2].CLK
i_clk => saved_current_instruction[3].CLK
i_clk => saved_current_instruction[4].CLK
i_clk => saved_current_instruction[5].CLK
i_clk => saved_current_instruction[6].CLK
i_clk => saved_current_instruction[7].CLK
i_clk => saved_current_instruction[8].CLK
i_clk => saved_current_instruction[9].CLK
i_clk => saved_current_instruction[10].CLK
i_clk => saved_current_instruction[11].CLK
i_clk => saved_current_instruction[12].CLK
i_clk => saved_current_instruction[13].CLK
i_clk => saved_current_instruction[14].CLK
i_clk => saved_current_instruction[15].CLK
i_clk => saved_current_instruction[16].CLK
i_clk => saved_current_instruction[17].CLK
i_clk => saved_current_instruction[18].CLK
i_clk => saved_current_instruction[19].CLK
i_clk => saved_current_instruction[20].CLK
i_clk => saved_current_instruction[21].CLK
i_clk => saved_current_instruction[22].CLK
i_clk => saved_current_instruction[23].CLK
i_clk => saved_current_instruction[24].CLK
i_clk => saved_current_instruction[25].CLK
i_clk => saved_current_instruction[26].CLK
i_clk => saved_current_instruction[27].CLK
i_clk => saved_current_instruction[28].CLK
i_clk => saved_current_instruction[29].CLK
i_clk => saved_current_instruction[30].CLK
i_clk => saved_current_instruction[31].CLK
i_clk => mtrans_reg_d2[0].CLK
i_clk => mtrans_reg_d2[1].CLK
i_clk => mtrans_reg_d2[2].CLK
i_clk => mtrans_reg_d2[3].CLK
i_clk => mtrans_reg_d1[0].CLK
i_clk => mtrans_reg_d1[1].CLK
i_clk => mtrans_reg_d1[2].CLK
i_clk => mtrans_reg_d1[3].CLK
i_clk => control_state[0].CLK
i_clk => control_state[1].CLK
i_clk => control_state[2].CLK
i_clk => control_state[3].CLK
i_clk => control_state[4].CLK
i_clk => restore_base_address.CLK
i_clk => mtrans_r15.CLK
i_clk => o_copro_write_data_wen~reg0.CLK
i_clk => o_copro_operation[0]~reg0.CLK
i_clk => o_copro_operation[1]~reg0.CLK
i_clk => o_copro_num[0]~reg0.CLK
i_clk => o_copro_num[1]~reg0.CLK
i_clk => o_copro_num[2]~reg0.CLK
i_clk => o_copro_num[3]~reg0.CLK
i_clk => o_copro_crm[0]~reg0.CLK
i_clk => o_copro_crm[1]~reg0.CLK
i_clk => o_copro_crm[2]~reg0.CLK
i_clk => o_copro_crm[3]~reg0.CLK
i_clk => o_copro_crn[0]~reg0.CLK
i_clk => o_copro_crn[1]~reg0.CLK
i_clk => o_copro_crn[2]~reg0.CLK
i_clk => o_copro_crn[3]~reg0.CLK
i_clk => o_copro_opcode2[0]~reg0.CLK
i_clk => o_copro_opcode2[1]~reg0.CLK
i_clk => o_copro_opcode2[2]~reg0.CLK
i_clk => o_copro_opcode1[0]~reg0.CLK
i_clk => o_copro_opcode1[1]~reg0.CLK
i_clk => o_copro_opcode1[2]~reg0.CLK
i_clk => o_status_bits_firq_mask_wen~reg0.CLK
i_clk => o_status_bits_irq_mask_wen~reg0.CLK
i_clk => o_status_bits_mode_wen~reg0.CLK
i_clk => o_status_bits_flags_wen~reg0.CLK
i_clk => o_reg_bank_wen[0]~reg0.CLK
i_clk => o_reg_bank_wen[1]~reg0.CLK
i_clk => o_reg_bank_wen[2]~reg0.CLK
i_clk => o_reg_bank_wen[3]~reg0.CLK
i_clk => o_reg_bank_wen[4]~reg0.CLK
i_clk => o_reg_bank_wen[5]~reg0.CLK
i_clk => o_reg_bank_wen[6]~reg0.CLK
i_clk => o_reg_bank_wen[7]~reg0.CLK
i_clk => o_reg_bank_wen[8]~reg0.CLK
i_clk => o_reg_bank_wen[9]~reg0.CLK
i_clk => o_reg_bank_wen[10]~reg0.CLK
i_clk => o_reg_bank_wen[11]~reg0.CLK
i_clk => o_reg_bank_wen[12]~reg0.CLK
i_clk => o_reg_bank_wen[13]~reg0.CLK
i_clk => o_reg_bank_wen[14]~reg0.CLK
i_clk => o_pc_wen~reg0.CLK
i_clk => o_base_address_wen~reg0.CLK
i_clk => o_write_data_wen~reg0.CLK
i_clk => o_firq_not_user_mode~reg0.CLK
i_clk => o_user_mode_regs_load~reg0.CLK
i_clk => o_reg_write_sel[0]~reg0.CLK
i_clk => o_reg_write_sel[1]~reg0.CLK
i_clk => o_reg_write_sel[2]~reg0.CLK
i_clk => o_status_bits_sel[0]~reg0.CLK
i_clk => o_status_bits_sel[1]~reg0.CLK
i_clk => o_status_bits_sel[2]~reg0.CLK
i_clk => o_byte_enable_sel[0]~reg0.CLK
i_clk => o_byte_enable_sel[1]~reg0.CLK
i_clk => o_pc_sel[0]~reg0.CLK
i_clk => o_pc_sel[1]~reg0.CLK
i_clk => o_address_sel[0]~reg0.CLK
i_clk => o_address_sel[1]~reg0.CLK
i_clk => o_address_sel[2]~reg0.CLK
i_clk => o_address_sel[3]~reg0.CLK
i_clk => o_interrupt_vector_sel[0]~reg0.CLK
i_clk => o_interrupt_vector_sel[1]~reg0.CLK
i_clk => o_interrupt_vector_sel[2]~reg0.CLK
i_clk => o_multiply_function[0]~reg0.CLK
i_clk => o_multiply_function[1]~reg0.CLK
i_clk => o_alu_function[0]~reg0.CLK
i_clk => o_alu_function[1]~reg0.CLK
i_clk => o_alu_function[2]~reg0.CLK
i_clk => o_alu_function[3]~reg0.CLK
i_clk => o_alu_function[4]~reg0.CLK
i_clk => o_alu_function[5]~reg0.CLK
i_clk => o_alu_function[6]~reg0.CLK
i_clk => o_alu_function[7]~reg0.CLK
i_clk => o_alu_function[8]~reg0.CLK
i_clk => o_barrel_shift_function[0]~reg0.CLK
i_clk => o_barrel_shift_function[1]~reg0.CLK
i_clk => o_barrel_shift_data_sel[0]~reg0.CLK
i_clk => o_barrel_shift_data_sel[1]~reg0.CLK
i_clk => o_barrel_shift_amount_sel[0]~reg0.CLK
i_clk => o_barrel_shift_amount_sel[1]~reg0.CLK
i_clk => o_rn_sel[0]~reg0.CLK
i_clk => o_rn_sel[1]~reg0.CLK
i_clk => o_rn_sel[2]~reg0.CLK
i_clk => o_rn_sel[3]~reg0.CLK
i_clk => o_rds_sel[0]~reg0.CLK
i_clk => o_rds_sel[1]~reg0.CLK
i_clk => o_rds_sel[2]~reg0.CLK
i_clk => o_rds_sel[3]~reg0.CLK
i_clk => o_rm_sel[0]~reg0.CLK
i_clk => o_rm_sel[1]~reg0.CLK
i_clk => o_rm_sel[2]~reg0.CLK
i_clk => o_rm_sel[3]~reg0.CLK
i_clk => o_data_access_exec~reg0.CLK
i_clk => o_exclusive_exec~reg0.CLK
i_clk => o_condition[0]~reg0.CLK
i_clk => o_condition[1]~reg0.CLK
i_clk => o_condition[2]~reg0.CLK
i_clk => o_condition[3]~reg0.CLK
i_clk => o_shift_imm_zero~reg0.CLK
i_clk => o_imm_shift_amount[0]~reg0.CLK
i_clk => o_imm_shift_amount[1]~reg0.CLK
i_clk => o_imm_shift_amount[2]~reg0.CLK
i_clk => o_imm_shift_amount[3]~reg0.CLK
i_clk => o_imm_shift_amount[4]~reg0.CLK
i_clk => o_imm32[0]~reg0.CLK
i_clk => o_imm32[1]~reg0.CLK
i_clk => o_imm32[2]~reg0.CLK
i_clk => o_imm32[3]~reg0.CLK
i_clk => o_imm32[4]~reg0.CLK
i_clk => o_imm32[5]~reg0.CLK
i_clk => o_imm32[6]~reg0.CLK
i_clk => o_imm32[7]~reg0.CLK
i_clk => o_imm32[8]~reg0.CLK
i_clk => o_imm32[9]~reg0.CLK
i_clk => o_imm32[10]~reg0.CLK
i_clk => o_imm32[11]~reg0.CLK
i_clk => o_imm32[12]~reg0.CLK
i_clk => o_imm32[13]~reg0.CLK
i_clk => o_imm32[14]~reg0.CLK
i_clk => o_imm32[15]~reg0.CLK
i_clk => o_imm32[16]~reg0.CLK
i_clk => o_imm32[17]~reg0.CLK
i_clk => o_imm32[18]~reg0.CLK
i_clk => o_imm32[19]~reg0.CLK
i_clk => o_imm32[20]~reg0.CLK
i_clk => o_imm32[21]~reg0.CLK
i_clk => o_imm32[22]~reg0.CLK
i_clk => o_imm32[23]~reg0.CLK
i_clk => o_imm32[24]~reg0.CLK
i_clk => o_imm32[25]~reg0.CLK
i_clk => o_imm32[26]~reg0.CLK
i_clk => o_imm32[27]~reg0.CLK
i_clk => o_imm32[28]~reg0.CLK
i_clk => o_imm32[29]~reg0.CLK
i_clk => o_imm32[30]~reg0.CLK
i_clk => o_imm32[31]~reg0.CLK
i_clk => o_status_bits_firq_mask~reg0.CLK
i_clk => o_status_bits_irq_mask~reg0.CLK
i_clk => o_status_bits_mode[0]~reg0.CLK
i_clk => o_status_bits_mode[1]~reg0.CLK
i_clk => abt_status_reg[0].CLK
i_clk => abt_status_reg[1].CLK
i_clk => abt_status_reg[2].CLK
i_clk => abt_status_reg[3].CLK
i_clk => abt_status_reg[4].CLK
i_clk => abt_status_reg[5].CLK
i_clk => abt_status_reg[6].CLK
i_clk => abt_status_reg[7].CLK
i_clk => adex_reg.CLK
i_clk => iabt_reg.CLK
i_clk => abt_address_reg[0].CLK
i_clk => abt_address_reg[1].CLK
i_clk => abt_address_reg[2].CLK
i_clk => abt_address_reg[3].CLK
i_clk => abt_address_reg[4].CLK
i_clk => abt_address_reg[5].CLK
i_clk => abt_address_reg[6].CLK
i_clk => abt_address_reg[7].CLK
i_clk => abt_address_reg[8].CLK
i_clk => abt_address_reg[9].CLK
i_clk => abt_address_reg[10].CLK
i_clk => abt_address_reg[11].CLK
i_clk => abt_address_reg[12].CLK
i_clk => abt_address_reg[13].CLK
i_clk => abt_address_reg[14].CLK
i_clk => abt_address_reg[15].CLK
i_clk => abt_address_reg[16].CLK
i_clk => abt_address_reg[17].CLK
i_clk => abt_address_reg[18].CLK
i_clk => abt_address_reg[19].CLK
i_clk => abt_address_reg[20].CLK
i_clk => abt_address_reg[21].CLK
i_clk => abt_address_reg[22].CLK
i_clk => abt_address_reg[23].CLK
i_clk => abt_address_reg[24].CLK
i_clk => abt_address_reg[25].CLK
i_clk => abt_address_reg[26].CLK
i_clk => abt_address_reg[27].CLK
i_clk => abt_address_reg[28].CLK
i_clk => abt_address_reg[29].CLK
i_clk => abt_address_reg[30].CLK
i_clk => abt_address_reg[31].CLK
i_clk => o_read_data_alignment[0]~reg0.CLK
i_clk => o_read_data_alignment[1]~reg0.CLK
i_clk => o_read_data_alignment[2]~reg0.CLK
i_clk => o_read_data_alignment[3]~reg0.CLK
i_clk => o_read_data_alignment[4]~reg0.CLK
i_clk => o_read_data[0]~reg0.CLK
i_clk => o_read_data[1]~reg0.CLK
i_clk => o_read_data[2]~reg0.CLK
i_clk => o_read_data[3]~reg0.CLK
i_clk => o_read_data[4]~reg0.CLK
i_clk => o_read_data[5]~reg0.CLK
i_clk => o_read_data[6]~reg0.CLK
i_clk => o_read_data[7]~reg0.CLK
i_clk => o_read_data[8]~reg0.CLK
i_clk => o_read_data[9]~reg0.CLK
i_clk => o_read_data[10]~reg0.CLK
i_clk => o_read_data[11]~reg0.CLK
i_clk => o_read_data[12]~reg0.CLK
i_clk => o_read_data[13]~reg0.CLK
i_clk => o_read_data[14]~reg0.CLK
i_clk => o_read_data[15]~reg0.CLK
i_clk => o_read_data[16]~reg0.CLK
i_clk => o_read_data[17]~reg0.CLK
i_clk => o_read_data[18]~reg0.CLK
i_clk => o_read_data[19]~reg0.CLK
i_clk => o_read_data[20]~reg0.CLK
i_clk => o_read_data[21]~reg0.CLK
i_clk => o_read_data[22]~reg0.CLK
i_clk => o_read_data[23]~reg0.CLK
i_clk => o_read_data[24]~reg0.CLK
i_clk => o_read_data[25]~reg0.CLK
i_clk => o_read_data[26]~reg0.CLK
i_clk => o_read_data[27]~reg0.CLK
i_clk => o_read_data[28]~reg0.CLK
i_clk => o_read_data[29]~reg0.CLK
i_clk => o_read_data[30]~reg0.CLK
i_clk => o_read_data[31]~reg0.CLK
i_read_data[0] => o_read_data[0]~reg0.DATAIN
i_read_data[1] => o_read_data[1]~reg0.DATAIN
i_read_data[2] => o_read_data[2]~reg0.DATAIN
i_read_data[3] => o_read_data[3]~reg0.DATAIN
i_read_data[4] => o_read_data[4]~reg0.DATAIN
i_read_data[5] => o_read_data[5]~reg0.DATAIN
i_read_data[6] => o_read_data[6]~reg0.DATAIN
i_read_data[7] => o_read_data[7]~reg0.DATAIN
i_read_data[8] => o_read_data[8]~reg0.DATAIN
i_read_data[9] => o_read_data[9]~reg0.DATAIN
i_read_data[10] => o_read_data[10]~reg0.DATAIN
i_read_data[11] => o_read_data[11]~reg0.DATAIN
i_read_data[12] => o_read_data[12]~reg0.DATAIN
i_read_data[13] => o_read_data[13]~reg0.DATAIN
i_read_data[14] => o_read_data[14]~reg0.DATAIN
i_read_data[15] => o_read_data[15]~reg0.DATAIN
i_read_data[16] => o_read_data[16]~reg0.DATAIN
i_read_data[17] => o_read_data[17]~reg0.DATAIN
i_read_data[18] => o_read_data[18]~reg0.DATAIN
i_read_data[19] => o_read_data[19]~reg0.DATAIN
i_read_data[20] => o_read_data[20]~reg0.DATAIN
i_read_data[21] => o_read_data[21]~reg0.DATAIN
i_read_data[22] => o_read_data[22]~reg0.DATAIN
i_read_data[23] => o_read_data[23]~reg0.DATAIN
i_read_data[24] => o_read_data[24]~reg0.DATAIN
i_read_data[25] => o_read_data[25]~reg0.DATAIN
i_read_data[26] => o_read_data[26]~reg0.DATAIN
i_read_data[27] => o_read_data[27]~reg0.DATAIN
i_read_data[28] => o_read_data[28]~reg0.DATAIN
i_read_data[29] => o_read_data[29]~reg0.DATAIN
i_read_data[30] => o_read_data[30]~reg0.DATAIN
i_read_data[31] => o_read_data[31]~reg0.DATAIN
i_fetch_stall => saved_current_instruction_address[10].ENA
i_fetch_stall => saved_current_instruction_address[9].ENA
i_fetch_stall => saved_current_instruction_address[8].ENA
i_fetch_stall => saved_current_instruction_address[7].ENA
i_fetch_stall => saved_current_instruction_address[6].ENA
i_fetch_stall => saved_current_instruction_address[5].ENA
i_fetch_stall => saved_current_instruction_address[4].ENA
i_fetch_stall => saved_current_instruction_address[3].ENA
i_fetch_stall => saved_current_instruction_address[2].ENA
i_fetch_stall => saved_current_instruction_address[1].ENA
i_fetch_stall => saved_current_instruction_address[0].ENA
i_fetch_stall => saved_current_instruction_iabt_status[7].ENA
i_fetch_stall => saved_current_instruction_iabt_status[6].ENA
i_fetch_stall => saved_current_instruction_iabt_status[5].ENA
i_fetch_stall => saved_current_instruction_iabt_status[4].ENA
i_fetch_stall => saved_current_instruction_iabt_status[3].ENA
i_fetch_stall => saved_current_instruction_iabt_status[2].ENA
i_fetch_stall => saved_current_instruction_iabt_status[1].ENA
i_fetch_stall => saved_current_instruction_iabt_status[0].ENA
i_fetch_stall => pre_fetch_instruction[31].ENA
i_fetch_stall => pre_fetch_instruction[30].ENA
i_fetch_stall => pre_fetch_instruction[29].ENA
i_fetch_stall => pre_fetch_instruction[28].ENA
i_fetch_stall => pre_fetch_instruction[27].ENA
i_fetch_stall => pre_fetch_instruction[26].ENA
i_fetch_stall => pre_fetch_instruction[25].ENA
i_fetch_stall => pre_fetch_instruction[24].ENA
i_fetch_stall => pre_fetch_instruction[23].ENA
i_fetch_stall => pre_fetch_instruction[22].ENA
i_fetch_stall => pre_fetch_instruction[21].ENA
i_fetch_stall => pre_fetch_instruction[20].ENA
i_fetch_stall => pre_fetch_instruction[19].ENA
i_fetch_stall => pre_fetch_instruction[18].ENA
i_fetch_stall => pre_fetch_instruction[17].ENA
i_fetch_stall => pre_fetch_instruction[16].ENA
i_fetch_stall => pre_fetch_instruction[15].ENA
i_fetch_stall => pre_fetch_instruction[14].ENA
i_fetch_stall => pre_fetch_instruction[13].ENA
i_fetch_stall => pre_fetch_instruction[12].ENA
i_fetch_stall => pre_fetch_instruction[11].ENA
i_fetch_stall => pre_fetch_instruction[10].ENA
i_fetch_stall => pre_fetch_instruction[9].ENA
i_fetch_stall => pre_fetch_instruction[8].ENA
i_fetch_stall => pre_fetch_instruction[7].ENA
i_fetch_stall => pre_fetch_instruction[6].ENA
i_fetch_stall => pre_fetch_instruction[5].ENA
i_fetch_stall => pre_fetch_instruction[4].ENA
i_fetch_stall => pre_fetch_instruction[3].ENA
i_fetch_stall => pre_fetch_instruction[2].ENA
i_fetch_stall => pre_fetch_instruction[1].ENA
i_fetch_stall => pre_fetch_instruction[0].ENA
i_fetch_stall => pre_fetch_instruction_iabt.ENA
i_fetch_stall => pre_fetch_instruction_adex.ENA
i_fetch_stall => pre_fetch_instruction_address[31].ENA
i_fetch_stall => pre_fetch_instruction_address[30].ENA
i_fetch_stall => pre_fetch_instruction_address[29].ENA
i_fetch_stall => pre_fetch_instruction_address[28].ENA
i_fetch_stall => pre_fetch_instruction_address[27].ENA
i_fetch_stall => pre_fetch_instruction_address[26].ENA
i_fetch_stall => pre_fetch_instruction_address[25].ENA
i_fetch_stall => pre_fetch_instruction_address[24].ENA
i_fetch_stall => pre_fetch_instruction_address[23].ENA
i_fetch_stall => pre_fetch_instruction_address[22].ENA
i_fetch_stall => pre_fetch_instruction_address[21].ENA
i_fetch_stall => pre_fetch_instruction_address[20].ENA
i_fetch_stall => pre_fetch_instruction_address[19].ENA
i_fetch_stall => pre_fetch_instruction_address[18].ENA
i_fetch_stall => pre_fetch_instruction_address[17].ENA
i_fetch_stall => pre_fetch_instruction_address[16].ENA
i_fetch_stall => pre_fetch_instruction_address[15].ENA
i_fetch_stall => pre_fetch_instruction_address[14].ENA
i_fetch_stall => pre_fetch_instruction_address[13].ENA
i_fetch_stall => pre_fetch_instruction_address[12].ENA
i_fetch_stall => pre_fetch_instruction_address[11].ENA
i_fetch_stall => pre_fetch_instruction_address[10].ENA
i_fetch_stall => pre_fetch_instruction_address[9].ENA
i_fetch_stall => pre_fetch_instruction_address[8].ENA
i_fetch_stall => pre_fetch_instruction_address[7].ENA
i_fetch_stall => pre_fetch_instruction_address[6].ENA
i_fetch_stall => pre_fetch_instruction_address[5].ENA
i_fetch_stall => pre_fetch_instruction_address[4].ENA
i_fetch_stall => pre_fetch_instruction_address[3].ENA
i_fetch_stall => pre_fetch_instruction_address[2].ENA
i_fetch_stall => pre_fetch_instruction_address[1].ENA
i_fetch_stall => pre_fetch_instruction_address[0].ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[7].ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[6].ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[5].ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[4].ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[3].ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[2].ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[1].ENA
i_fetch_stall => irq.ENA
i_fetch_stall => firq.ENA
i_fetch_stall => dabt_reg.ENA
i_fetch_stall => mtrans_reg_d2[0].ENA
i_fetch_stall => dabt_reg_d1.ENA
i_fetch_stall => pre_fetch_instruction_iabt_status[0].ENA
i_fetch_stall => saved_current_instruction_address[11].ENA
i_fetch_stall => saved_current_instruction_address[12].ENA
i_fetch_stall => saved_current_instruction_address[13].ENA
i_fetch_stall => saved_current_instruction_address[14].ENA
i_fetch_stall => saved_current_instruction_address[15].ENA
i_fetch_stall => saved_current_instruction_address[16].ENA
i_fetch_stall => saved_current_instruction_address[17].ENA
i_fetch_stall => saved_current_instruction_address[18].ENA
i_fetch_stall => saved_current_instruction_address[19].ENA
i_fetch_stall => saved_current_instruction_address[20].ENA
i_fetch_stall => saved_current_instruction_address[21].ENA
i_fetch_stall => saved_current_instruction_address[22].ENA
i_fetch_stall => saved_current_instruction_address[23].ENA
i_fetch_stall => saved_current_instruction_address[24].ENA
i_fetch_stall => saved_current_instruction_address[25].ENA
i_fetch_stall => saved_current_instruction_address[26].ENA
i_fetch_stall => saved_current_instruction_address[27].ENA
i_fetch_stall => saved_current_instruction_address[28].ENA
i_fetch_stall => saved_current_instruction_address[29].ENA
i_fetch_stall => saved_current_instruction_address[30].ENA
i_fetch_stall => saved_current_instruction_address[31].ENA
i_fetch_stall => saved_current_instruction_adex.ENA
i_fetch_stall => saved_current_instruction_iabt.ENA
i_fetch_stall => saved_current_instruction[0].ENA
i_fetch_stall => saved_current_instruction[1].ENA
i_fetch_stall => saved_current_instruction[2].ENA
i_fetch_stall => saved_current_instruction[3].ENA
i_fetch_stall => saved_current_instruction[4].ENA
i_fetch_stall => saved_current_instruction[5].ENA
i_fetch_stall => saved_current_instruction[6].ENA
i_fetch_stall => saved_current_instruction[7].ENA
i_fetch_stall => saved_current_instruction[8].ENA
i_fetch_stall => saved_current_instruction[9].ENA
i_fetch_stall => saved_current_instruction[10].ENA
i_fetch_stall => saved_current_instruction[11].ENA
i_fetch_stall => saved_current_instruction[12].ENA
i_fetch_stall => saved_current_instruction[13].ENA
i_fetch_stall => saved_current_instruction[14].ENA
i_fetch_stall => saved_current_instruction[15].ENA
i_fetch_stall => saved_current_instruction[16].ENA
i_fetch_stall => saved_current_instruction[17].ENA
i_fetch_stall => saved_current_instruction[18].ENA
i_fetch_stall => saved_current_instruction[19].ENA
i_fetch_stall => saved_current_instruction[20].ENA
i_fetch_stall => saved_current_instruction[21].ENA
i_fetch_stall => saved_current_instruction[22].ENA
i_fetch_stall => saved_current_instruction[23].ENA
i_fetch_stall => saved_current_instruction[24].ENA
i_fetch_stall => saved_current_instruction[25].ENA
i_fetch_stall => saved_current_instruction[26].ENA
i_fetch_stall => saved_current_instruction[27].ENA
i_fetch_stall => saved_current_instruction[28].ENA
i_fetch_stall => saved_current_instruction[29].ENA
i_fetch_stall => saved_current_instruction[30].ENA
i_fetch_stall => saved_current_instruction[31].ENA
i_fetch_stall => mtrans_reg_d2[1].ENA
i_fetch_stall => mtrans_reg_d2[2].ENA
i_fetch_stall => mtrans_reg_d2[3].ENA
i_fetch_stall => mtrans_reg_d1[0].ENA
i_fetch_stall => mtrans_reg_d1[1].ENA
i_fetch_stall => mtrans_reg_d1[2].ENA
i_fetch_stall => mtrans_reg_d1[3].ENA
i_fetch_stall => control_state[0].ENA
i_fetch_stall => control_state[1].ENA
i_fetch_stall => control_state[2].ENA
i_fetch_stall => control_state[3].ENA
i_fetch_stall => control_state[4].ENA
i_fetch_stall => restore_base_address.ENA
i_fetch_stall => mtrans_r15.ENA
i_fetch_stall => o_copro_write_data_wen~reg0.ENA
i_fetch_stall => o_copro_operation[0]~reg0.ENA
i_fetch_stall => o_copro_operation[1]~reg0.ENA
i_fetch_stall => o_copro_num[0]~reg0.ENA
i_fetch_stall => o_copro_num[1]~reg0.ENA
i_fetch_stall => o_copro_num[2]~reg0.ENA
i_fetch_stall => o_copro_num[3]~reg0.ENA
i_fetch_stall => o_copro_crm[0]~reg0.ENA
i_fetch_stall => o_copro_crm[1]~reg0.ENA
i_fetch_stall => o_copro_crm[2]~reg0.ENA
i_fetch_stall => o_copro_crm[3]~reg0.ENA
i_fetch_stall => o_copro_crn[0]~reg0.ENA
i_fetch_stall => o_copro_crn[1]~reg0.ENA
i_fetch_stall => o_copro_crn[2]~reg0.ENA
i_fetch_stall => o_copro_crn[3]~reg0.ENA
i_fetch_stall => o_copro_opcode2[0]~reg0.ENA
i_fetch_stall => o_copro_opcode2[1]~reg0.ENA
i_fetch_stall => o_copro_opcode2[2]~reg0.ENA
i_fetch_stall => o_copro_opcode1[0]~reg0.ENA
i_fetch_stall => o_copro_opcode1[1]~reg0.ENA
i_fetch_stall => o_copro_opcode1[2]~reg0.ENA
i_fetch_stall => o_status_bits_firq_mask_wen~reg0.ENA
i_fetch_stall => o_status_bits_irq_mask_wen~reg0.ENA
i_fetch_stall => o_status_bits_mode_wen~reg0.ENA
i_fetch_stall => o_status_bits_flags_wen~reg0.ENA
i_fetch_stall => o_reg_bank_wen[0]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[1]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[2]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[3]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[4]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[5]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[6]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[7]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[8]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[9]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[10]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[11]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[12]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[13]~reg0.ENA
i_fetch_stall => o_reg_bank_wen[14]~reg0.ENA
i_fetch_stall => o_pc_wen~reg0.ENA
i_fetch_stall => o_base_address_wen~reg0.ENA
i_fetch_stall => o_write_data_wen~reg0.ENA
i_fetch_stall => o_firq_not_user_mode~reg0.ENA
i_fetch_stall => o_user_mode_regs_load~reg0.ENA
i_fetch_stall => o_reg_write_sel[0]~reg0.ENA
i_fetch_stall => o_reg_write_sel[1]~reg0.ENA
i_fetch_stall => o_reg_write_sel[2]~reg0.ENA
i_fetch_stall => o_status_bits_sel[0]~reg0.ENA
i_fetch_stall => o_status_bits_sel[1]~reg0.ENA
i_fetch_stall => o_status_bits_sel[2]~reg0.ENA
i_fetch_stall => o_byte_enable_sel[0]~reg0.ENA
i_fetch_stall => o_byte_enable_sel[1]~reg0.ENA
i_fetch_stall => o_pc_sel[0]~reg0.ENA
i_fetch_stall => o_pc_sel[1]~reg0.ENA
i_fetch_stall => o_address_sel[0]~reg0.ENA
i_fetch_stall => o_address_sel[1]~reg0.ENA
i_fetch_stall => o_address_sel[2]~reg0.ENA
i_fetch_stall => o_address_sel[3]~reg0.ENA
i_fetch_stall => o_interrupt_vector_sel[0]~reg0.ENA
i_fetch_stall => o_interrupt_vector_sel[1]~reg0.ENA
i_fetch_stall => o_interrupt_vector_sel[2]~reg0.ENA
i_fetch_stall => o_multiply_function[0]~reg0.ENA
i_fetch_stall => o_multiply_function[1]~reg0.ENA
i_fetch_stall => o_alu_function[0]~reg0.ENA
i_fetch_stall => o_alu_function[1]~reg0.ENA
i_fetch_stall => o_alu_function[2]~reg0.ENA
i_fetch_stall => o_alu_function[3]~reg0.ENA
i_fetch_stall => o_alu_function[4]~reg0.ENA
i_fetch_stall => o_alu_function[5]~reg0.ENA
i_fetch_stall => o_alu_function[6]~reg0.ENA
i_fetch_stall => o_alu_function[7]~reg0.ENA
i_fetch_stall => o_alu_function[8]~reg0.ENA
i_fetch_stall => o_barrel_shift_function[0]~reg0.ENA
i_fetch_stall => o_barrel_shift_function[1]~reg0.ENA
i_fetch_stall => o_barrel_shift_data_sel[0]~reg0.ENA
i_fetch_stall => o_barrel_shift_data_sel[1]~reg0.ENA
i_fetch_stall => o_barrel_shift_amount_sel[0]~reg0.ENA
i_fetch_stall => o_barrel_shift_amount_sel[1]~reg0.ENA
i_fetch_stall => o_rn_sel[0]~reg0.ENA
i_fetch_stall => o_rn_sel[1]~reg0.ENA
i_fetch_stall => o_rn_sel[2]~reg0.ENA
i_fetch_stall => o_rn_sel[3]~reg0.ENA
i_fetch_stall => o_rds_sel[0]~reg0.ENA
i_fetch_stall => o_rds_sel[1]~reg0.ENA
i_fetch_stall => o_rds_sel[2]~reg0.ENA
i_fetch_stall => o_rds_sel[3]~reg0.ENA
i_fetch_stall => o_rm_sel[0]~reg0.ENA
i_fetch_stall => o_rm_sel[1]~reg0.ENA
i_fetch_stall => o_rm_sel[2]~reg0.ENA
i_fetch_stall => o_rm_sel[3]~reg0.ENA
i_fetch_stall => o_data_access_exec~reg0.ENA
i_fetch_stall => o_exclusive_exec~reg0.ENA
i_fetch_stall => o_condition[0]~reg0.ENA
i_fetch_stall => o_condition[1]~reg0.ENA
i_fetch_stall => o_condition[2]~reg0.ENA
i_fetch_stall => o_condition[3]~reg0.ENA
i_fetch_stall => o_shift_imm_zero~reg0.ENA
i_fetch_stall => o_imm_shift_amount[0]~reg0.ENA
i_fetch_stall => o_imm_shift_amount[1]~reg0.ENA
i_fetch_stall => o_imm_shift_amount[2]~reg0.ENA
i_fetch_stall => o_imm_shift_amount[3]~reg0.ENA
i_fetch_stall => o_imm_shift_amount[4]~reg0.ENA
i_fetch_stall => o_imm32[0]~reg0.ENA
i_fetch_stall => o_imm32[1]~reg0.ENA
i_fetch_stall => o_imm32[2]~reg0.ENA
i_fetch_stall => o_imm32[3]~reg0.ENA
i_fetch_stall => o_imm32[4]~reg0.ENA
i_fetch_stall => o_imm32[5]~reg0.ENA
i_fetch_stall => o_imm32[6]~reg0.ENA
i_fetch_stall => o_imm32[7]~reg0.ENA
i_fetch_stall => o_imm32[8]~reg0.ENA
i_fetch_stall => o_imm32[9]~reg0.ENA
i_fetch_stall => o_imm32[10]~reg0.ENA
i_fetch_stall => o_imm32[11]~reg0.ENA
i_fetch_stall => o_imm32[12]~reg0.ENA
i_fetch_stall => o_imm32[13]~reg0.ENA
i_fetch_stall => o_imm32[14]~reg0.ENA
i_fetch_stall => o_imm32[15]~reg0.ENA
i_fetch_stall => o_imm32[16]~reg0.ENA
i_fetch_stall => o_imm32[17]~reg0.ENA
i_fetch_stall => o_imm32[18]~reg0.ENA
i_fetch_stall => o_imm32[19]~reg0.ENA
i_fetch_stall => o_imm32[20]~reg0.ENA
i_fetch_stall => o_imm32[21]~reg0.ENA
i_fetch_stall => o_imm32[22]~reg0.ENA
i_fetch_stall => o_imm32[23]~reg0.ENA
i_fetch_stall => o_imm32[24]~reg0.ENA
i_fetch_stall => o_imm32[25]~reg0.ENA
i_fetch_stall => o_imm32[26]~reg0.ENA
i_fetch_stall => o_imm32[27]~reg0.ENA
i_fetch_stall => o_imm32[28]~reg0.ENA
i_fetch_stall => o_imm32[29]~reg0.ENA
i_fetch_stall => o_imm32[30]~reg0.ENA
i_fetch_stall => o_imm32[31]~reg0.ENA
i_fetch_stall => o_status_bits_firq_mask~reg0.ENA
i_fetch_stall => o_status_bits_irq_mask~reg0.ENA
i_fetch_stall => o_status_bits_mode[0]~reg0.ENA
i_fetch_stall => o_status_bits_mode[1]~reg0.ENA
i_fetch_stall => abt_status_reg[0].ENA
i_fetch_stall => abt_status_reg[1].ENA
i_fetch_stall => abt_status_reg[2].ENA
i_fetch_stall => abt_status_reg[3].ENA
i_fetch_stall => abt_status_reg[4].ENA
i_fetch_stall => abt_status_reg[5].ENA
i_fetch_stall => abt_status_reg[6].ENA
i_fetch_stall => abt_status_reg[7].ENA
i_fetch_stall => adex_reg.ENA
i_fetch_stall => iabt_reg.ENA
i_fetch_stall => abt_address_reg[0].ENA
i_fetch_stall => abt_address_reg[1].ENA
i_fetch_stall => abt_address_reg[2].ENA
i_fetch_stall => abt_address_reg[3].ENA
i_fetch_stall => abt_address_reg[4].ENA
i_fetch_stall => abt_address_reg[5].ENA
i_fetch_stall => abt_address_reg[6].ENA
i_fetch_stall => abt_address_reg[7].ENA
i_fetch_stall => abt_address_reg[8].ENA
i_fetch_stall => abt_address_reg[9].ENA
i_fetch_stall => abt_address_reg[10].ENA
i_fetch_stall => abt_address_reg[11].ENA
i_fetch_stall => abt_address_reg[12].ENA
i_fetch_stall => abt_address_reg[13].ENA
i_fetch_stall => abt_address_reg[14].ENA
i_fetch_stall => abt_address_reg[15].ENA
i_fetch_stall => abt_address_reg[16].ENA
i_fetch_stall => abt_address_reg[17].ENA
i_fetch_stall => abt_address_reg[18].ENA
i_fetch_stall => abt_address_reg[19].ENA
i_fetch_stall => abt_address_reg[20].ENA
i_fetch_stall => abt_address_reg[21].ENA
i_fetch_stall => abt_address_reg[22].ENA
i_fetch_stall => abt_address_reg[23].ENA
i_fetch_stall => abt_address_reg[24].ENA
i_fetch_stall => abt_address_reg[25].ENA
i_fetch_stall => abt_address_reg[26].ENA
i_fetch_stall => abt_address_reg[27].ENA
i_fetch_stall => abt_address_reg[28].ENA
i_fetch_stall => abt_address_reg[29].ENA
i_fetch_stall => abt_address_reg[30].ENA
i_fetch_stall => abt_address_reg[31].ENA
i_fetch_stall => o_read_data_alignment[0]~reg0.ENA
i_fetch_stall => o_read_data_alignment[1]~reg0.ENA
i_fetch_stall => o_read_data_alignment[2]~reg0.ENA
i_fetch_stall => o_read_data_alignment[3]~reg0.ENA
i_fetch_stall => o_read_data_alignment[4]~reg0.ENA
i_fetch_stall => o_read_data[0]~reg0.ENA
i_fetch_stall => o_read_data[1]~reg0.ENA
i_fetch_stall => o_read_data[2]~reg0.ENA
i_fetch_stall => o_read_data[3]~reg0.ENA
i_fetch_stall => o_read_data[4]~reg0.ENA
i_fetch_stall => o_read_data[5]~reg0.ENA
i_fetch_stall => o_read_data[6]~reg0.ENA
i_fetch_stall => o_read_data[7]~reg0.ENA
i_fetch_stall => o_read_data[8]~reg0.ENA
i_fetch_stall => o_read_data[9]~reg0.ENA
i_fetch_stall => o_read_data[10]~reg0.ENA
i_fetch_stall => o_read_data[11]~reg0.ENA
i_fetch_stall => o_read_data[12]~reg0.ENA
i_fetch_stall => o_read_data[13]~reg0.ENA
i_fetch_stall => o_read_data[14]~reg0.ENA
i_fetch_stall => o_read_data[15]~reg0.ENA
i_fetch_stall => o_read_data[16]~reg0.ENA
i_fetch_stall => o_read_data[17]~reg0.ENA
i_fetch_stall => o_read_data[18]~reg0.ENA
i_fetch_stall => o_read_data[19]~reg0.ENA
i_fetch_stall => o_read_data[20]~reg0.ENA
i_fetch_stall => o_read_data[21]~reg0.ENA
i_fetch_stall => o_read_data[22]~reg0.ENA
i_fetch_stall => o_read_data[23]~reg0.ENA
i_fetch_stall => o_read_data[24]~reg0.ENA
i_fetch_stall => o_read_data[25]~reg0.ENA
i_fetch_stall => o_read_data[26]~reg0.ENA
i_fetch_stall => o_read_data[27]~reg0.ENA
i_fetch_stall => o_read_data[28]~reg0.ENA
i_fetch_stall => o_read_data[29]~reg0.ENA
i_fetch_stall => o_read_data[30]~reg0.ENA
i_fetch_stall => o_read_data[31]~reg0.ENA
i_irq => irq.DATAIN
i_firq => firq.DATAIN
i_dabt => dabt.IN1
i_iabt => iabt_reg.DATAIN
i_adex => adex_reg.DATAIN
i_execute_address[0] => Equal79.IN1
i_execute_address[0] => abt_address_reg[0].DATAIN
i_execute_address[0] => o_read_data_alignment[3]~reg0.DATAIN
i_execute_address[1] => Equal79.IN0
i_execute_address[1] => abt_address_reg[1].DATAIN
i_execute_address[1] => o_read_data_alignment[4]~reg0.DATAIN
i_execute_address[2] => abt_address_reg[2].DATAIN
i_execute_address[3] => abt_address_reg[3].DATAIN
i_execute_address[4] => abt_address_reg[4].DATAIN
i_execute_address[5] => abt_address_reg[5].DATAIN
i_execute_address[6] => abt_address_reg[6].DATAIN
i_execute_address[7] => abt_address_reg[7].DATAIN
i_execute_address[8] => abt_address_reg[8].DATAIN
i_execute_address[9] => abt_address_reg[9].DATAIN
i_execute_address[10] => abt_address_reg[10].DATAIN
i_execute_address[11] => abt_address_reg[11].DATAIN
i_execute_address[12] => abt_address_reg[12].DATAIN
i_execute_address[13] => abt_address_reg[13].DATAIN
i_execute_address[14] => abt_address_reg[14].DATAIN
i_execute_address[15] => abt_address_reg[15].DATAIN
i_execute_address[16] => abt_address_reg[16].DATAIN
i_execute_address[17] => abt_address_reg[17].DATAIN
i_execute_address[18] => abt_address_reg[18].DATAIN
i_execute_address[19] => abt_address_reg[19].DATAIN
i_execute_address[20] => abt_address_reg[20].DATAIN
i_execute_address[21] => abt_address_reg[21].DATAIN
i_execute_address[22] => abt_address_reg[22].DATAIN
i_execute_address[23] => abt_address_reg[23].DATAIN
i_execute_address[24] => abt_address_reg[24].DATAIN
i_execute_address[25] => abt_address_reg[25].DATAIN
i_execute_address[26] => abt_address_reg[26].DATAIN
i_execute_address[27] => abt_address_reg[27].DATAIN
i_execute_address[28] => abt_address_reg[28].DATAIN
i_execute_address[29] => abt_address_reg[29].DATAIN
i_execute_address[30] => abt_address_reg[30].DATAIN
i_execute_address[31] => abt_address_reg[31].DATAIN
i_abt_status[0] => abt_status_reg[0].DATAIN
i_abt_status[1] => abt_status_reg[1].DATAIN
i_abt_status[2] => abt_status_reg[2].DATAIN
i_abt_status[3] => abt_status_reg[3].DATAIN
i_abt_status[4] => abt_status_reg[4].DATAIN
i_abt_status[5] => abt_status_reg[5].DATAIN
i_abt_status[6] => abt_status_reg[6].DATAIN
i_abt_status[7] => abt_status_reg[7].DATAIN
i_execute_status_bits[0] => status_bits_mode_nxt.DATAA
i_execute_status_bits[0] => status_bits_mode_nxt.DATAA
i_execute_status_bits[0] => Equal78.IN1
i_execute_status_bits[1] => status_bits_mode_nxt.DATAA
i_execute_status_bits[1] => status_bits_mode_nxt.DATAA
i_execute_status_bits[1] => Equal78.IN0
i_execute_status_bits[2] => ~NO_FANOUT~
i_execute_status_bits[3] => ~NO_FANOUT~
i_execute_status_bits[4] => ~NO_FANOUT~
i_execute_status_bits[5] => ~NO_FANOUT~
i_execute_status_bits[6] => ~NO_FANOUT~
i_execute_status_bits[7] => ~NO_FANOUT~
i_execute_status_bits[8] => ~NO_FANOUT~
i_execute_status_bits[9] => ~NO_FANOUT~
i_execute_status_bits[10] => ~NO_FANOUT~
i_execute_status_bits[11] => ~NO_FANOUT~
i_execute_status_bits[12] => ~NO_FANOUT~
i_execute_status_bits[13] => ~NO_FANOUT~
i_execute_status_bits[14] => ~NO_FANOUT~
i_execute_status_bits[15] => ~NO_FANOUT~
i_execute_status_bits[16] => ~NO_FANOUT~
i_execute_status_bits[17] => ~NO_FANOUT~
i_execute_status_bits[18] => ~NO_FANOUT~
i_execute_status_bits[19] => ~NO_FANOUT~
i_execute_status_bits[20] => ~NO_FANOUT~
i_execute_status_bits[21] => ~NO_FANOUT~
i_execute_status_bits[22] => ~NO_FANOUT~
i_execute_status_bits[23] => ~NO_FANOUT~
i_execute_status_bits[24] => ~NO_FANOUT~
i_execute_status_bits[25] => ~NO_FANOUT~
i_execute_status_bits[26] => firq_request.IN1
i_execute_status_bits[27] => irq_request.IN1
i_execute_status_bits[28] => conditional_execute.IN1
i_execute_status_bits[28] => conditional_execute.IN0
i_execute_status_bits[28] => conditional_execute.IN1
i_execute_status_bits[29] => conditional_execute.IN1
i_execute_status_bits[29] => conditional_execute.IN1
i_execute_status_bits[29] => conditional_execute.IN0
i_execute_status_bits[29] => conditional_execute.IN1
i_execute_status_bits[30] => conditional_execute.IN1
i_execute_status_bits[30] => conditional_execute.IN1
i_execute_status_bits[30] => conditional_execute.IN1
i_execute_status_bits[30] => conditional_execute.IN1
i_execute_status_bits[30] => conditional_execute.IN1
i_execute_status_bits[30] => conditional_execute.IN1
i_execute_status_bits[31] => conditional_execute.IN1
i_execute_status_bits[31] => conditional_execute.IN1
i_execute_status_bits[31] => conditional_execute.IN1
i_multiply_done => control_state_nxt.OUTPUTSELECT
i_multiply_done => control_state_nxt.OUTPUTSELECT
i_multiply_done => control_state_nxt.OUTPUTSELECT
i_multiply_done => control_state_nxt.OUTPUTSELECT
i_multiply_done => control_state_nxt.OUTPUTSELECT
o_read_data[0] <= o_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[1] <= o_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[2] <= o_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[3] <= o_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[4] <= o_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[5] <= o_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[6] <= o_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[7] <= o_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[8] <= o_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[9] <= o_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[10] <= o_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[11] <= o_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[12] <= o_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[13] <= o_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[14] <= o_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[15] <= o_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[16] <= o_read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[17] <= o_read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[18] <= o_read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[19] <= o_read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[20] <= o_read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[21] <= o_read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[22] <= o_read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[23] <= o_read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[24] <= o_read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[25] <= o_read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[26] <= o_read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[27] <= o_read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[28] <= o_read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[29] <= o_read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[30] <= o_read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data[31] <= o_read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data_alignment[0] <= o_read_data_alignment[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data_alignment[1] <= o_read_data_alignment[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data_alignment[2] <= o_read_data_alignment[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data_alignment[3] <= o_read_data_alignment[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_read_data_alignment[4] <= o_read_data_alignment[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[0] <= o_imm32[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[1] <= o_imm32[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[2] <= o_imm32[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[3] <= o_imm32[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[4] <= o_imm32[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[5] <= o_imm32[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[6] <= o_imm32[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[7] <= o_imm32[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[8] <= o_imm32[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[9] <= o_imm32[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[10] <= o_imm32[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[11] <= o_imm32[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[12] <= o_imm32[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[13] <= o_imm32[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[14] <= o_imm32[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[15] <= o_imm32[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[16] <= o_imm32[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[17] <= o_imm32[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[18] <= o_imm32[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[19] <= o_imm32[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[20] <= o_imm32[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[21] <= o_imm32[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[22] <= o_imm32[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[23] <= o_imm32[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[24] <= o_imm32[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[25] <= o_imm32[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[26] <= o_imm32[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[27] <= o_imm32[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[28] <= o_imm32[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[29] <= o_imm32[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[30] <= o_imm32[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm32[31] <= o_imm32[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm_shift_amount[0] <= o_imm_shift_amount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm_shift_amount[1] <= o_imm_shift_amount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm_shift_amount[2] <= o_imm_shift_amount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm_shift_amount[3] <= o_imm_shift_amount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_imm_shift_amount[4] <= o_imm_shift_amount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_shift_imm_zero <= o_shift_imm_zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_condition[0] <= o_condition[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_condition[1] <= o_condition[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_condition[2] <= o_condition[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_condition[3] <= o_condition[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_exclusive_exec <= o_exclusive_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_access_exec <= o_data_access_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_mode[0] <= o_status_bits_mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_mode[1] <= o_status_bits_mode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_irq_mask <= o_status_bits_irq_mask~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_firq_mask <= o_status_bits_firq_mask~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rm_sel[0] <= o_rm_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rm_sel[1] <= o_rm_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rm_sel[2] <= o_rm_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rm_sel[3] <= o_rm_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rds_sel[0] <= o_rds_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rds_sel[1] <= o_rds_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rds_sel[2] <= o_rds_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rds_sel[3] <= o_rds_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rn_sel[0] <= o_rn_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rn_sel[1] <= o_rn_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rn_sel[2] <= o_rn_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_rn_sel[3] <= o_rn_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_barrel_shift_amount_sel[0] <= o_barrel_shift_amount_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_barrel_shift_amount_sel[1] <= o_barrel_shift_amount_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_barrel_shift_data_sel[0] <= o_barrel_shift_data_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_barrel_shift_data_sel[1] <= o_barrel_shift_data_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_barrel_shift_function[0] <= o_barrel_shift_function[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_barrel_shift_function[1] <= o_barrel_shift_function[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[0] <= o_alu_function[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[1] <= o_alu_function[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[2] <= o_alu_function[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[3] <= o_alu_function[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[4] <= o_alu_function[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[5] <= o_alu_function[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[6] <= o_alu_function[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[7] <= o_alu_function[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_alu_function[8] <= o_alu_function[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_multiply_function[0] <= o_multiply_function[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_multiply_function[1] <= o_multiply_function[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_interrupt_vector_sel[0] <= o_interrupt_vector_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_interrupt_vector_sel[1] <= o_interrupt_vector_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_interrupt_vector_sel[2] <= o_interrupt_vector_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address_sel[0] <= o_address_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address_sel[1] <= o_address_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address_sel[2] <= o_address_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address_sel[3] <= o_address_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc_sel[0] <= o_pc_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc_sel[1] <= o_pc_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_byte_enable_sel[0] <= o_byte_enable_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_byte_enable_sel[1] <= o_byte_enable_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_sel[0] <= o_status_bits_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_sel[1] <= o_status_bits_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_sel[2] <= o_status_bits_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_write_sel[0] <= o_reg_write_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_write_sel[1] <= o_reg_write_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_write_sel[2] <= o_reg_write_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_user_mode_regs_load <= o_user_mode_regs_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_user_mode_regs_store_nxt <= o_user_mode_regs_store_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_firq_not_user_mode <= o_firq_not_user_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data_wen <= o_write_data_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_base_address_wen <= o_base_address_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_pc_wen <= o_pc_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[0] <= o_reg_bank_wen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[1] <= o_reg_bank_wen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[2] <= o_reg_bank_wen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[3] <= o_reg_bank_wen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[4] <= o_reg_bank_wen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[5] <= o_reg_bank_wen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[6] <= o_reg_bank_wen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[7] <= o_reg_bank_wen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[8] <= o_reg_bank_wen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[9] <= o_reg_bank_wen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[10] <= o_reg_bank_wen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[11] <= o_reg_bank_wen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[12] <= o_reg_bank_wen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[13] <= o_reg_bank_wen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_bank_wen[14] <= o_reg_bank_wen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_flags_wen <= o_status_bits_flags_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_mode_wen <= o_status_bits_mode_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_irq_mask_wen <= o_status_bits_irq_mask_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits_firq_mask_wen <= o_status_bits_firq_mask_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_opcode1[0] <= o_copro_opcode1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_opcode1[1] <= o_copro_opcode1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_opcode1[2] <= o_copro_opcode1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_opcode2[0] <= o_copro_opcode2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_opcode2[1] <= o_copro_opcode2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_opcode2[2] <= o_copro_opcode2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crn[0] <= o_copro_crn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crn[1] <= o_copro_crn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crn[2] <= o_copro_crn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crn[3] <= o_copro_crn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crm[0] <= o_copro_crm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crm[1] <= o_copro_crm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crm[2] <= o_copro_crm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_crm[3] <= o_copro_crm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_num[0] <= o_copro_num[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_num[1] <= o_copro_num[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_num[2] <= o_copro_num[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_num[3] <= o_copro_num[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_operation[0] <= o_copro_operation[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_operation[1] <= o_copro_operation[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data_wen <= o_copro_write_data_wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_trigger <= o_iabt_trigger.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[0] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[1] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[2] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[3] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[4] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[5] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[6] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[7] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[8] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[9] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[10] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[11] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[12] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[13] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[14] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[15] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[16] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[17] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[18] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[19] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[20] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[21] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[22] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[23] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[24] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[25] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[26] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[27] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[28] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[29] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[30] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_address[31] <= instruction_address.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[0] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[1] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[2] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[3] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[4] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[5] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[6] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_iabt_status[7] <= instruction_iabt_status.DB_MAX_OUTPUT_PORT_TYPE
o_dabt_trigger <= o_dabt_trigger.DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[0] <= abt_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[1] <= abt_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[2] <= abt_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[3] <= abt_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[4] <= abt_address_reg[4].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[5] <= abt_address_reg[5].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[6] <= abt_address_reg[6].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[7] <= abt_address_reg[7].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[8] <= abt_address_reg[8].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[9] <= abt_address_reg[9].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[10] <= abt_address_reg[10].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[11] <= abt_address_reg[11].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[12] <= abt_address_reg[12].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[13] <= abt_address_reg[13].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[14] <= abt_address_reg[14].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[15] <= abt_address_reg[15].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[16] <= abt_address_reg[16].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[17] <= abt_address_reg[17].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[18] <= abt_address_reg[18].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[19] <= abt_address_reg[19].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[20] <= abt_address_reg[20].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[21] <= abt_address_reg[21].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[22] <= abt_address_reg[22].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[23] <= abt_address_reg[23].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[24] <= abt_address_reg[24].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[25] <= abt_address_reg[25].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[26] <= abt_address_reg[26].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[27] <= abt_address_reg[27].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[28] <= abt_address_reg[28].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[29] <= abt_address_reg[29].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[30] <= abt_address_reg[30].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_address[31] <= abt_address_reg[31].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[0] <= abt_status_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[1] <= abt_status_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[2] <= abt_status_reg[2].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[3] <= abt_status_reg[3].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[4] <= abt_status_reg[4].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[5] <= abt_status_reg[5].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[6] <= abt_status_reg[6].DB_MAX_OUTPUT_PORT_TYPE
o_dabt_status[7] <= abt_status_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|msystem|a23_core:u_amber|a23_execute:u_execute
i_clk => i_clk.IN2
i_read_data[0] => barrel_shift_in.DATAB
i_read_data[1] => barrel_shift_in.DATAB
i_read_data[2] => barrel_shift_in.DATAB
i_read_data[3] => barrel_shift_in.DATAB
i_read_data[4] => barrel_shift_in.DATAB
i_read_data[5] => barrel_shift_in.DATAB
i_read_data[6] => barrel_shift_in.DATAB
i_read_data[7] => barrel_shift_in.DATAB
i_read_data[8] => barrel_shift_in.DATAB
i_read_data[9] => barrel_shift_in.DATAB
i_read_data[10] => barrel_shift_in.DATAB
i_read_data[11] => barrel_shift_in.DATAB
i_read_data[12] => barrel_shift_in.DATAB
i_read_data[13] => barrel_shift_in.DATAB
i_read_data[14] => barrel_shift_in.DATAB
i_read_data[15] => barrel_shift_in.DATAB
i_read_data[16] => barrel_shift_in.DATAB
i_read_data[17] => barrel_shift_in.DATAB
i_read_data[18] => barrel_shift_in.DATAB
i_read_data[19] => barrel_shift_in.DATAB
i_read_data[20] => barrel_shift_in.DATAB
i_read_data[21] => barrel_shift_in.DATAB
i_read_data[22] => barrel_shift_in.DATAB
i_read_data[23] => barrel_shift_in.DATAB
i_read_data[24] => barrel_shift_in.DATAB
i_read_data[25] => barrel_shift_in.DATAB
i_read_data[26] => barrel_shift_in.DATAB
i_read_data[27] => barrel_shift_in.DATAB
i_read_data[28] => barrel_shift_in.DATAB
i_read_data[29] => barrel_shift_in.DATAB
i_read_data[30] => barrel_shift_in.DATAB
i_read_data[31] => barrel_shift_in.DATAB
i_read_data_alignment[0] => shift_amount.DATAA
i_read_data_alignment[1] => shift_amount.DATAA
i_read_data_alignment[2] => shift_amount.DATAA
i_read_data_alignment[3] => shift_amount.DATAA
i_read_data_alignment[4] => shift_amount.DATAA
i_copro_read_data[0] => status_bits_mode_nxt.DATAA
i_copro_read_data[0] => reg_write_nxt.DATAB
i_copro_read_data[1] => status_bits_mode_nxt.DATAA
i_copro_read_data[1] => reg_write_nxt.DATAB
i_copro_read_data[2] => reg_write_nxt.DATAB
i_copro_read_data[3] => reg_write_nxt.DATAB
i_copro_read_data[4] => reg_write_nxt.DATAB
i_copro_read_data[5] => reg_write_nxt.DATAB
i_copro_read_data[6] => reg_write_nxt.DATAB
i_copro_read_data[7] => reg_write_nxt.DATAB
i_copro_read_data[8] => reg_write_nxt.DATAB
i_copro_read_data[9] => reg_write_nxt.DATAB
i_copro_read_data[10] => reg_write_nxt.DATAB
i_copro_read_data[11] => reg_write_nxt.DATAB
i_copro_read_data[12] => reg_write_nxt.DATAB
i_copro_read_data[13] => reg_write_nxt.DATAB
i_copro_read_data[14] => reg_write_nxt.DATAB
i_copro_read_data[15] => reg_write_nxt.DATAB
i_copro_read_data[16] => reg_write_nxt.DATAB
i_copro_read_data[17] => reg_write_nxt.DATAB
i_copro_read_data[18] => reg_write_nxt.DATAB
i_copro_read_data[19] => reg_write_nxt.DATAB
i_copro_read_data[20] => reg_write_nxt.DATAB
i_copro_read_data[21] => reg_write_nxt.DATAB
i_copro_read_data[22] => reg_write_nxt.DATAB
i_copro_read_data[23] => reg_write_nxt.DATAB
i_copro_read_data[24] => reg_write_nxt.DATAB
i_copro_read_data[25] => reg_write_nxt.DATAB
i_copro_read_data[26] => status_bits_firq_mask_nxt.DATAA
i_copro_read_data[26] => reg_write_nxt.DATAB
i_copro_read_data[27] => status_bits_irq_mask_nxt.DATAA
i_copro_read_data[27] => reg_write_nxt.DATAB
i_copro_read_data[28] => status_bits_flags_nxt.DATAB
i_copro_read_data[28] => reg_write_nxt.DATAB
i_copro_read_data[29] => status_bits_flags_nxt.DATAB
i_copro_read_data[29] => reg_write_nxt.DATAB
i_copro_read_data[30] => status_bits_flags_nxt.DATAB
i_copro_read_data[30] => reg_write_nxt.DATAB
i_copro_read_data[31] => status_bits_flags_nxt.DATAB
i_copro_read_data[31] => reg_write_nxt.DATAB
i_data_access_exec => adex_nxt.IN1
i_data_access_exec => o_data_access~reg0.DATAIN
o_copro_write_data[0] <= o_copro_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[1] <= o_copro_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[2] <= o_copro_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[3] <= o_copro_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[4] <= o_copro_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[5] <= o_copro_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[6] <= o_copro_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[7] <= o_copro_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[8] <= o_copro_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[9] <= o_copro_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[10] <= o_copro_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[11] <= o_copro_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[12] <= o_copro_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[13] <= o_copro_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[14] <= o_copro_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[15] <= o_copro_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[16] <= o_copro_write_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[17] <= o_copro_write_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[18] <= o_copro_write_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[19] <= o_copro_write_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[20] <= o_copro_write_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[21] <= o_copro_write_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[22] <= o_copro_write_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[23] <= o_copro_write_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[24] <= o_copro_write_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[25] <= o_copro_write_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[26] <= o_copro_write_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[27] <= o_copro_write_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[28] <= o_copro_write_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[29] <= o_copro_write_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[30] <= o_copro_write_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_write_data[31] <= o_copro_write_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[0] <= o_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[1] <= o_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[2] <= o_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[3] <= o_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[4] <= o_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[5] <= o_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[6] <= o_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[7] <= o_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[8] <= o_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[9] <= o_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[10] <= o_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[11] <= o_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[12] <= o_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[13] <= o_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[14] <= o_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[15] <= o_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[16] <= o_write_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[17] <= o_write_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[18] <= o_write_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[19] <= o_write_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[20] <= o_write_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[21] <= o_write_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[22] <= o_write_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[23] <= o_write_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[24] <= o_write_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[25] <= o_write_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[26] <= o_write_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[27] <= o_write_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[28] <= o_write_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[29] <= o_write_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[30] <= o_write_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[31] <= o_write_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[0] <= o_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[1] <= o_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[2] <= o_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[3] <= o_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[4] <= o_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[5] <= o_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[6] <= o_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[7] <= o_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[8] <= o_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[9] <= o_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[10] <= o_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[11] <= o_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[12] <= o_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[13] <= o_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[14] <= o_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[15] <= o_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[16] <= o_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[17] <= o_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[18] <= o_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[19] <= o_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[20] <= o_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[21] <= o_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[22] <= o_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[23] <= o_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[24] <= o_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[25] <= o_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[26] <= o_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[27] <= o_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[28] <= o_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[29] <= o_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[30] <= o_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address[31] <= o_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_adex <= o_adex~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address_valid <= o_address_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[0] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[1] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[2] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[3] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[4] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[5] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[6] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[7] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[8] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[9] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[10] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[11] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[12] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[13] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[14] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[15] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[16] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[17] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[18] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[19] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[20] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[21] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[22] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[23] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[24] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[25] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[26] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[27] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[28] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[29] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[30] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_address_nxt[31] <= o_address_nxt.DB_MAX_OUTPUT_PORT_TYPE
o_priviledged <= o_priviledged~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_exclusive <= o_exclusive~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_write_enable <= o_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_byte_enable[0] <= o_byte_enable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_byte_enable[1] <= o_byte_enable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_byte_enable[2] <= o_byte_enable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_byte_enable[3] <= o_byte_enable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_access <= o_data_access~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[0] <= status_bits_out[0].DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[1] <= status_bits_out[1].DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[2] <= <GND>
o_status_bits[3] <= <GND>
o_status_bits[4] <= <GND>
o_status_bits[5] <= <GND>
o_status_bits[6] <= <GND>
o_status_bits[7] <= <GND>
o_status_bits[8] <= <GND>
o_status_bits[9] <= <GND>
o_status_bits[10] <= <GND>
o_status_bits[11] <= <GND>
o_status_bits[12] <= <GND>
o_status_bits[13] <= <GND>
o_status_bits[14] <= <GND>
o_status_bits[15] <= <GND>
o_status_bits[16] <= <GND>
o_status_bits[17] <= <GND>
o_status_bits[18] <= <GND>
o_status_bits[19] <= <GND>
o_status_bits[20] <= <GND>
o_status_bits[21] <= <GND>
o_status_bits[22] <= <GND>
o_status_bits[23] <= <GND>
o_status_bits[24] <= <GND>
o_status_bits[25] <= <GND>
o_status_bits[26] <= status_bits_firq_mask.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[27] <= status_bits_irq_mask.DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[28] <= status_bits_flags[0].DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[29] <= status_bits_flags[1].DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[30] <= status_bits_flags[2].DB_MAX_OUTPUT_PORT_TYPE
o_status_bits[31] <= status_bits_flags[3].DB_MAX_OUTPUT_PORT_TYPE
o_multiply_done <= a23_multiply:u_multiply.o_done
i_fetch_stall => i_fetch_stall.IN2
i_status_bits_mode[0] => i_status_bits_mode[0].IN1
i_status_bits_mode[1] => i_status_bits_mode[1].IN1
i_status_bits_irq_mask => status_bits_irq_mask_nxt.DATAB
i_status_bits_firq_mask => status_bits_firq_mask_nxt.DATAB
i_imm32[0] => barrel_shift_in.DATAB
i_imm32[1] => barrel_shift_in.DATAB
i_imm32[2] => barrel_shift_in.DATAB
i_imm32[3] => barrel_shift_in.DATAB
i_imm32[4] => barrel_shift_in.DATAB
i_imm32[5] => barrel_shift_in.DATAB
i_imm32[6] => barrel_shift_in.DATAB
i_imm32[7] => barrel_shift_in.DATAB
i_imm32[8] => barrel_shift_in.DATAB
i_imm32[9] => barrel_shift_in.DATAB
i_imm32[10] => barrel_shift_in.DATAB
i_imm32[11] => barrel_shift_in.DATAB
i_imm32[12] => barrel_shift_in.DATAB
i_imm32[13] => barrel_shift_in.DATAB
i_imm32[14] => barrel_shift_in.DATAB
i_imm32[15] => barrel_shift_in.DATAB
i_imm32[16] => barrel_shift_in.DATAB
i_imm32[17] => barrel_shift_in.DATAB
i_imm32[18] => barrel_shift_in.DATAB
i_imm32[19] => barrel_shift_in.DATAB
i_imm32[20] => barrel_shift_in.DATAB
i_imm32[21] => barrel_shift_in.DATAB
i_imm32[22] => barrel_shift_in.DATAB
i_imm32[23] => barrel_shift_in.DATAB
i_imm32[24] => barrel_shift_in.DATAB
i_imm32[25] => barrel_shift_in.DATAB
i_imm32[26] => barrel_shift_in.DATAB
i_imm32[27] => barrel_shift_in.DATAB
i_imm32[28] => barrel_shift_in.DATAB
i_imm32[29] => barrel_shift_in.DATAB
i_imm32[30] => barrel_shift_in.DATAB
i_imm32[31] => barrel_shift_in.DATAB
i_imm_shift_amount[0] => shift_amount.DATAB
i_imm_shift_amount[1] => shift_amount.DATAB
i_imm_shift_amount[2] => shift_amount.DATAB
i_imm_shift_amount[3] => shift_amount.DATAB
i_imm_shift_amount[4] => shift_amount.DATAB
i_shift_imm_zero => i_shift_imm_zero.IN1
i_condition[0] => Equal42.IN3
i_condition[0] => Equal43.IN3
i_condition[0] => Equal44.IN0
i_condition[0] => Equal45.IN3
i_condition[0] => Equal46.IN1
i_condition[0] => Equal47.IN3
i_condition[0] => Equal48.IN1
i_condition[0] => Equal49.IN3
i_condition[0] => Equal50.IN2
i_condition[0] => Equal51.IN3
i_condition[0] => Equal52.IN1
i_condition[0] => Equal53.IN3
i_condition[0] => Equal54.IN2
i_condition[0] => Equal55.IN3
i_condition[0] => Equal56.IN2
i_condition[1] => Equal42.IN2
i_condition[1] => Equal43.IN2
i_condition[1] => Equal44.IN3
i_condition[1] => Equal45.IN0
i_condition[1] => Equal46.IN0
i_condition[1] => Equal47.IN2
i_condition[1] => Equal48.IN3
i_condition[1] => Equal49.IN1
i_condition[1] => Equal50.IN1
i_condition[1] => Equal51.IN2
i_condition[1] => Equal52.IN3
i_condition[1] => Equal53.IN1
i_condition[1] => Equal54.IN1
i_condition[1] => Equal55.IN2
i_condition[1] => Equal56.IN3
i_condition[2] => Equal42.IN1
i_condition[2] => Equal43.IN1
i_condition[2] => Equal44.IN2
i_condition[2] => Equal45.IN2
i_condition[2] => Equal46.IN3
i_condition[2] => Equal47.IN0
i_condition[2] => Equal48.IN0
i_condition[2] => Equal49.IN0
i_condition[2] => Equal50.IN0
i_condition[2] => Equal51.IN1
i_condition[2] => Equal52.IN2
i_condition[2] => Equal53.IN2
i_condition[2] => Equal54.IN3
i_condition[2] => Equal55.IN1
i_condition[2] => Equal56.IN1
i_condition[3] => Equal42.IN0
i_condition[3] => Equal43.IN0
i_condition[3] => Equal44.IN1
i_condition[3] => Equal45.IN1
i_condition[3] => Equal46.IN2
i_condition[3] => Equal47.IN1
i_condition[3] => Equal48.IN2
i_condition[3] => Equal49.IN2
i_condition[3] => Equal50.IN3
i_condition[3] => Equal51.IN0
i_condition[3] => Equal52.IN0
i_condition[3] => Equal53.IN0
i_condition[3] => Equal54.IN0
i_condition[3] => Equal55.IN0
i_condition[3] => Equal56.IN0
i_exclusive_exec => o_exclusive~reg0.DATAIN
i_rm_sel[0] => i_rm_sel[0].IN1
i_rm_sel[1] => i_rm_sel[1].IN1
i_rm_sel[2] => i_rm_sel[2].IN1
i_rm_sel[3] => i_rm_sel[3].IN1
i_rds_sel[0] => i_rds_sel[0].IN1
i_rds_sel[1] => i_rds_sel[1].IN1
i_rds_sel[2] => i_rds_sel[2].IN1
i_rds_sel[3] => i_rds_sel[3].IN1
i_rn_sel[0] => i_rn_sel[0].IN1
i_rn_sel[1] => i_rn_sel[1].IN1
i_rn_sel[2] => i_rn_sel[2].IN1
i_rn_sel[3] => i_rn_sel[3].IN1
i_barrel_shift_amount_sel[0] => Equal9.IN1
i_barrel_shift_amount_sel[0] => Equal10.IN0
i_barrel_shift_amount_sel[0] => Equal11.IN1
i_barrel_shift_amount_sel[1] => Equal9.IN0
i_barrel_shift_amount_sel[1] => Equal10.IN1
i_barrel_shift_amount_sel[1] => Equal11.IN0
i_barrel_shift_data_sel[0] => Equal12.IN1
i_barrel_shift_data_sel[0] => Equal13.IN0
i_barrel_shift_data_sel[1] => Equal12.IN0
i_barrel_shift_data_sel[1] => Equal13.IN1
i_barrel_shift_function[0] => i_barrel_shift_function[0].IN1
i_barrel_shift_function[1] => i_barrel_shift_function[1].IN1
i_alu_function[0] => i_alu_function[0].IN1
i_alu_function[1] => i_alu_function[1].IN1
i_alu_function[2] => i_alu_function[2].IN1
i_alu_function[3] => i_alu_function[3].IN1
i_alu_function[4] => i_alu_function[4].IN1
i_alu_function[5] => i_alu_function[5].IN1
i_alu_function[6] => i_alu_function[6].IN1
i_alu_function[7] => i_alu_function[7].IN1
i_alu_function[8] => i_alu_function[8].IN1
i_multiply_function[0] => i_multiply_function[0].IN1
i_multiply_function[1] => i_multiply_function[1].IN1
i_interrupt_vector_sel[0] => Equal14.IN2
i_interrupt_vector_sel[0] => Equal15.IN0
i_interrupt_vector_sel[0] => Equal16.IN2
i_interrupt_vector_sel[0] => Equal17.IN1
i_interrupt_vector_sel[0] => Equal18.IN1
i_interrupt_vector_sel[0] => Equal19.IN2
i_interrupt_vector_sel[0] => Equal20.IN2
i_interrupt_vector_sel[1] => Equal14.IN1
i_interrupt_vector_sel[1] => Equal15.IN2
i_interrupt_vector_sel[1] => Equal16.IN0
i_interrupt_vector_sel[1] => Equal17.IN0
i_interrupt_vector_sel[1] => Equal18.IN2
i_interrupt_vector_sel[1] => Equal19.IN1
i_interrupt_vector_sel[1] => Equal20.IN1
i_interrupt_vector_sel[2] => Equal14.IN0
i_interrupt_vector_sel[2] => Equal15.IN1
i_interrupt_vector_sel[2] => Equal16.IN1
i_interrupt_vector_sel[2] => Equal17.IN2
i_interrupt_vector_sel[2] => Equal18.IN0
i_interrupt_vector_sel[2] => Equal19.IN0
i_interrupt_vector_sel[2] => Equal20.IN0
i_address_sel[0] => Equal22.IN3
i_address_sel[0] => Equal23.IN0
i_address_sel[0] => Equal24.IN3
i_address_sel[0] => Equal25.IN1
i_address_sel[0] => Equal26.IN3
i_address_sel[0] => Equal27.IN1
i_address_sel[0] => Equal28.IN3
i_address_sel[1] => Equal22.IN2
i_address_sel[1] => Equal23.IN3
i_address_sel[1] => Equal24.IN0
i_address_sel[1] => Equal25.IN0
i_address_sel[1] => Equal26.IN2
i_address_sel[1] => Equal27.IN3
i_address_sel[1] => Equal28.IN1
i_address_sel[2] => Equal22.IN1
i_address_sel[2] => Equal23.IN2
i_address_sel[2] => Equal24.IN2
i_address_sel[2] => Equal25.IN3
i_address_sel[2] => Equal26.IN0
i_address_sel[2] => Equal27.IN0
i_address_sel[2] => Equal28.IN0
i_address_sel[3] => Equal22.IN0
i_address_sel[3] => Equal23.IN1
i_address_sel[3] => Equal24.IN1
i_address_sel[3] => Equal25.IN2
i_address_sel[3] => Equal26.IN1
i_address_sel[3] => Equal27.IN2
i_address_sel[3] => Equal28.IN2
i_pc_sel[0] => Equal21.IN0
i_pc_sel[0] => Equal29.IN1
i_pc_sel[0] => Equal30.IN0
i_pc_sel[1] => Equal21.IN1
i_pc_sel[1] => Equal29.IN0
i_pc_sel[1] => Equal30.IN1
i_byte_enable_sel[0] => Equal37.IN1
i_byte_enable_sel[0] => Equal41.IN1
i_byte_enable_sel[1] => Equal37.IN0
i_byte_enable_sel[1] => Equal41.IN0
i_status_bits_sel[0] => Equal0.IN1
i_status_bits_sel[0] => Equal1.IN2
i_status_bits_sel[0] => Equal2.IN0
i_status_bits_sel[1] => Equal0.IN0
i_status_bits_sel[1] => Equal1.IN1
i_status_bits_sel[1] => Equal2.IN2
i_status_bits_sel[2] => Equal0.IN2
i_status_bits_sel[2] => Equal1.IN0
i_status_bits_sel[2] => Equal2.IN1
i_reg_write_sel[0] => Equal31.IN2
i_reg_write_sel[0] => Equal32.IN0
i_reg_write_sel[0] => Equal33.IN2
i_reg_write_sel[0] => Equal34.IN1
i_reg_write_sel[0] => Equal35.IN1
i_reg_write_sel[0] => Equal36.IN2
i_reg_write_sel[1] => Equal31.IN1
i_reg_write_sel[1] => Equal32.IN2
i_reg_write_sel[1] => Equal33.IN0
i_reg_write_sel[1] => Equal34.IN0
i_reg_write_sel[1] => Equal35.IN2
i_reg_write_sel[1] => Equal36.IN1
i_reg_write_sel[2] => Equal31.IN0
i_reg_write_sel[2] => Equal32.IN1
i_reg_write_sel[2] => Equal33.IN1
i_reg_write_sel[2] => Equal34.IN2
i_reg_write_sel[2] => Equal35.IN0
i_reg_write_sel[2] => Equal36.IN0
i_user_mode_regs_load => i_user_mode_regs_load.IN1
i_user_mode_regs_store_nxt => status_bits_mode_rds_oh_nxt[3].OUTPUTSELECT
i_user_mode_regs_store_nxt => status_bits_mode_rds_oh_nxt[2].OUTPUTSELECT
i_user_mode_regs_store_nxt => status_bits_mode_rds_oh_nxt[1].OUTPUTSELECT
i_user_mode_regs_store_nxt => status_bits_mode_rds_oh_nxt[0].OUTPUTSELECT
i_firq_not_user_mode => i_firq_not_user_mode.IN1
i_write_data_wen => write_enable_nxt.IN0
i_write_data_wen => write_data_update.IN1
i_write_data_wen => byte_enable_update.IN1
i_base_address_wen => base_address_update.IN1
i_pc_wen => pc_wen.IN0
i_reg_bank_wen[0] => reg_bank_wen.IN0
i_reg_bank_wen[1] => reg_bank_wen.IN0
i_reg_bank_wen[2] => reg_bank_wen.IN0
i_reg_bank_wen[3] => reg_bank_wen.IN0
i_reg_bank_wen[4] => reg_bank_wen.IN0
i_reg_bank_wen[5] => reg_bank_wen.IN0
i_reg_bank_wen[6] => reg_bank_wen.IN0
i_reg_bank_wen[7] => reg_bank_wen.IN0
i_reg_bank_wen[8] => reg_bank_wen.IN0
i_reg_bank_wen[9] => reg_bank_wen.IN0
i_reg_bank_wen[10] => reg_bank_wen.IN0
i_reg_bank_wen[11] => reg_bank_wen.IN0
i_reg_bank_wen[12] => reg_bank_wen.IN0
i_reg_bank_wen[13] => reg_bank_wen.IN0
i_reg_bank_wen[14] => reg_bank_wen.IN0
i_status_bits_flags_wen => status_bits_flags_update.IN1
i_status_bits_mode_wen => status_bits_out.IN1
i_status_bits_mode_wen => priviledged_nxt.OUTPUTSELECT
i_status_bits_mode_wen => priviledged_nxt.OUTPUTSELECT
i_status_bits_mode_wen => status_bits_mode_update.IN1
i_status_bits_irq_mask_wen => status_bits_irq_mask_update.IN1
i_status_bits_firq_mask_wen => status_bits_firq_mask_update.IN1
i_copro_write_data_wen => copro_write_data_update.IN1


|msystem|a23_core:u_amber|a23_execute:u_execute|a23_barrel_shift:u_barrel_shift
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out.DATAB
i_in[0] => lsl_out[0].DATAB
i_in[0] => lsr_out.DATAB
i_in[0] => lsr_out.DATAB
i_in[0] => asr_out.DATAB
i_in[0] => asr_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAA
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out.DATAB
i_in[0] => ror_out[32].DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out.DATAB
i_in[1] => lsl_out[1].DATAB
i_in[1] => lsr_out.DATAB
i_in[1] => lsr_out.DATAB
i_in[1] => lsr_out.DATAB
i_in[1] => asr_out.DATAB
i_in[1] => asr_out.DATAB
i_in[1] => asr_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAA
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out.DATAB
i_in[1] => ror_out[0].DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out.DATAB
i_in[2] => lsl_out[2].DATAB
i_in[2] => lsr_out.DATAB
i_in[2] => lsr_out.DATAB
i_in[2] => lsr_out.DATAB
i_in[2] => lsr_out.DATAB
i_in[2] => asr_out.DATAB
i_in[2] => asr_out.DATAB
i_in[2] => asr_out.DATAB
i_in[2] => asr_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAA
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out.DATAB
i_in[2] => ror_out[1].DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out.DATAB
i_in[3] => lsl_out[3].DATAB
i_in[3] => lsr_out.DATAB
i_in[3] => lsr_out.DATAB
i_in[3] => lsr_out.DATAB
i_in[3] => lsr_out.DATAB
i_in[3] => lsr_out.DATAB
i_in[3] => asr_out.DATAB
i_in[3] => asr_out.DATAB
i_in[3] => asr_out.DATAB
i_in[3] => asr_out.DATAB
i_in[3] => asr_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAA
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out.DATAB
i_in[3] => ror_out[2].DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out.DATAB
i_in[4] => lsl_out[4].DATAB
i_in[4] => lsr_out.DATAB
i_in[4] => lsr_out.DATAB
i_in[4] => lsr_out.DATAB
i_in[4] => lsr_out.DATAB
i_in[4] => lsr_out.DATAB
i_in[4] => lsr_out.DATAB
i_in[4] => asr_out.DATAB
i_in[4] => asr_out.DATAB
i_in[4] => asr_out.DATAB
i_in[4] => asr_out.DATAB
i_in[4] => asr_out.DATAB
i_in[4] => asr_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAA
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out.DATAB
i_in[4] => ror_out[3].DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out.DATAB
i_in[5] => lsl_out[5].DATAB
i_in[5] => lsr_out.DATAB
i_in[5] => lsr_out.DATAB
i_in[5] => lsr_out.DATAB
i_in[5] => lsr_out.DATAB
i_in[5] => lsr_out.DATAB
i_in[5] => lsr_out.DATAB
i_in[5] => lsr_out.DATAB
i_in[5] => asr_out.DATAB
i_in[5] => asr_out.DATAB
i_in[5] => asr_out.DATAB
i_in[5] => asr_out.DATAB
i_in[5] => asr_out.DATAB
i_in[5] => asr_out.DATAB
i_in[5] => asr_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAA
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out.DATAB
i_in[5] => ror_out[4].DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out.DATAB
i_in[6] => lsl_out[6].DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => lsr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => asr_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAA
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out.DATAB
i_in[6] => ror_out[5].DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out.DATAB
i_in[7] => lsl_out[7].DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => lsr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => asr_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAA
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out.DATAB
i_in[7] => ror_out[6].DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out.DATAB
i_in[8] => lsl_out[8].DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => lsr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => asr_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAA
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out.DATAB
i_in[8] => ror_out[7].DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out.DATAB
i_in[9] => lsl_out[9].DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => lsr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => asr_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAA
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out.DATAB
i_in[9] => ror_out[8].DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out.DATAB
i_in[10] => lsl_out[10].DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => lsr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => asr_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAA
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out.DATAB
i_in[10] => ror_out[9].DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out.DATAB
i_in[11] => lsl_out[11].DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => lsr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => asr_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAA
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out.DATAB
i_in[11] => ror_out[10].DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out.DATAB
i_in[12] => lsl_out[12].DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => lsr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => asr_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAA
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out.DATAB
i_in[12] => ror_out[11].DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out.DATAB
i_in[13] => lsl_out[13].DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => lsr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => asr_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAA
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out.DATAB
i_in[13] => ror_out[12].DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out.DATAB
i_in[14] => lsl_out[14].DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => lsr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => asr_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAA
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out.DATAB
i_in[14] => ror_out[13].DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out.DATAB
i_in[15] => lsl_out[15].DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => lsr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => asr_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAA
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out.DATAB
i_in[15] => ror_out[14].DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out.DATAB
i_in[16] => lsl_out[16].DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => lsr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => asr_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAA
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out.DATAB
i_in[16] => ror_out[15].DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out.DATAB
i_in[17] => lsl_out[17].DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => lsr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => asr_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAA
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out.DATAB
i_in[17] => ror_out[16].DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out.DATAB
i_in[18] => lsl_out[18].DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => lsr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => asr_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAA
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out.DATAB
i_in[18] => ror_out[17].DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out.DATAB
i_in[19] => lsl_out[19].DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => lsr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => asr_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAA
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out.DATAB
i_in[19] => ror_out[18].DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out.DATAB
i_in[20] => lsl_out[20].DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => lsr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => asr_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAA
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out.DATAB
i_in[20] => ror_out[19].DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out.DATAB
i_in[21] => lsl_out[21].DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => lsr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => asr_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAA
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out.DATAB
i_in[21] => ror_out[20].DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out.DATAB
i_in[22] => lsl_out[22].DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => lsr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => asr_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAA
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out.DATAB
i_in[22] => ror_out[21].DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out.DATAB
i_in[23] => lsl_out[23].DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => lsr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => asr_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAA
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out.DATAB
i_in[23] => ror_out[22].DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out.DATAB
i_in[24] => lsl_out[24].DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => lsr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => asr_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAA
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out.DATAB
i_in[24] => ror_out[23].DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out.DATAB
i_in[25] => lsl_out[25].DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => lsr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => asr_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAA
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out.DATAB
i_in[25] => ror_out[24].DATAB
i_in[26] => lsl_out.DATAB
i_in[26] => lsl_out.DATAB
i_in[26] => lsl_out.DATAB
i_in[26] => lsl_out.DATAB
i_in[26] => lsl_out.DATAB
i_in[26] => lsl_out.DATAB
i_in[26] => lsl_out.DATAB
i_in[26] => lsl_out[26].DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => lsr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => asr_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAA
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out.DATAB
i_in[26] => ror_out[25].DATAB
i_in[27] => lsl_out.DATAB
i_in[27] => lsl_out.DATAB
i_in[27] => lsl_out.DATAB
i_in[27] => lsl_out.DATAB
i_in[27] => lsl_out.DATAB
i_in[27] => lsl_out.DATAB
i_in[27] => lsl_out[27].DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => lsr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => asr_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAA
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out.DATAB
i_in[27] => ror_out[26].DATAB
i_in[28] => lsl_out.DATAB
i_in[28] => lsl_out.DATAB
i_in[28] => lsl_out.DATAB
i_in[28] => lsl_out.DATAB
i_in[28] => lsl_out.DATAB
i_in[28] => lsl_out[28].DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => lsr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => asr_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAA
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out.DATAB
i_in[28] => ror_out[27].DATAB
i_in[29] => lsl_out.DATAB
i_in[29] => lsl_out.DATAB
i_in[29] => lsl_out.DATAB
i_in[29] => lsl_out.DATAB
i_in[29] => lsl_out[29].DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => lsr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => asr_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAA
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out.DATAB
i_in[29] => ror_out[28].DATAB
i_in[30] => lsl_out.DATAB
i_in[30] => lsl_out.DATAB
i_in[30] => lsl_out.DATAB
i_in[30] => lsl_out[30].DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => lsr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => asr_out.DATAB
i_in[30] => ror_out.DATAA
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out.DATAB
i_in[30] => ror_out[29].DATAB
i_in[31] => lsl_out.DATAB
i_in[31] => lsl_out.DATAB
i_in[31] => lsl_out[31].DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out.DATAB
i_in[31] => lsr_out[32].DATAB
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out.DATAA
i_in[31] => asr_out[32].DATAB
i_in[31] => asr_out[30].DATAB
i_in[31] => asr_out[29].DATAB
i_in[31] => asr_out[28].DATAB
i_in[31] => asr_out[27].DATAB
i_in[31] => asr_out[26].DATAB
i_in[31] => asr_out[25].DATAB
i_in[31] => asr_out[24].DATAB
i_in[31] => asr_out[23].DATAB
i_in[31] => asr_out[22].DATAB
i_in[31] => asr_out[21].DATAB
i_in[31] => asr_out[20].DATAB
i_in[31] => asr_out[19].DATAB
i_in[31] => asr_out[18].DATAB
i_in[31] => asr_out[17].DATAB
i_in[31] => asr_out[16].DATAB
i_in[31] => asr_out[15].DATAB
i_in[31] => asr_out[14].DATAB
i_in[31] => asr_out[13].DATAB
i_in[31] => asr_out[12].DATAB
i_in[31] => asr_out[11].DATAB
i_in[31] => asr_out[10].DATAB
i_in[31] => asr_out[9].DATAB
i_in[31] => asr_out[8].DATAB
i_in[31] => asr_out[7].DATAB
i_in[31] => asr_out[6].DATAB
i_in[31] => asr_out[5].DATAB
i_in[31] => asr_out[4].DATAB
i_in[31] => asr_out[3].DATAB
i_in[31] => asr_out[2].DATAB
i_in[31] => asr_out[1].DATAB
i_in[31] => asr_out[0].DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAA
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out.DATAB
i_in[31] => ror_out[30].DATAB
i_in[31] => concat.DATAB
i_carry_in => lsl_out.DATAB
i_carry_in => lsl_out[32].DATAB
i_carry_in => lsr_out.DATAB
i_carry_in => asr_out.DATAB
i_carry_in => ror_out.DATAB
i_carry_in => ror_out[31].DATAB
i_shift_amount[0] => Equal0.IN0
i_shift_amount[0] => Equal1.IN7
i_shift_amount[0] => Equal2.IN1
i_shift_amount[0] => Equal3.IN7
i_shift_amount[0] => Equal4.IN1
i_shift_amount[0] => Equal5.IN7
i_shift_amount[0] => Equal6.IN2
i_shift_amount[0] => Equal7.IN7
i_shift_amount[0] => Equal8.IN1
i_shift_amount[0] => Equal9.IN7
i_shift_amount[0] => Equal10.IN2
i_shift_amount[0] => Equal11.IN7
i_shift_amount[0] => Equal12.IN2
i_shift_amount[0] => Equal13.IN7
i_shift_amount[0] => Equal14.IN3
i_shift_amount[0] => Equal15.IN7
i_shift_amount[0] => Equal16.IN1
i_shift_amount[0] => Equal17.IN7
i_shift_amount[0] => Equal18.IN2
i_shift_amount[0] => Equal19.IN7
i_shift_amount[0] => Equal20.IN2
i_shift_amount[0] => Equal21.IN7
i_shift_amount[0] => Equal22.IN3
i_shift_amount[0] => Equal23.IN7
i_shift_amount[0] => Equal24.IN2
i_shift_amount[0] => Equal25.IN7
i_shift_amount[0] => Equal26.IN3
i_shift_amount[0] => Equal27.IN7
i_shift_amount[0] => Equal28.IN3
i_shift_amount[0] => Equal29.IN7
i_shift_amount[0] => Equal30.IN4
i_shift_amount[0] => Equal31.IN7
i_shift_amount[0] => Equal32.IN7
i_shift_amount[0] => Equal33.IN4
i_shift_amount[0] => Equal34.IN0
i_shift_amount[0] => Equal35.IN4
i_shift_amount[0] => Equal36.IN1
i_shift_amount[0] => Equal37.IN4
i_shift_amount[0] => Equal38.IN1
i_shift_amount[0] => Equal39.IN4
i_shift_amount[0] => Equal40.IN2
i_shift_amount[0] => Equal41.IN4
i_shift_amount[0] => Equal42.IN1
i_shift_amount[0] => Equal43.IN4
i_shift_amount[0] => Equal44.IN2
i_shift_amount[0] => Equal45.IN4
i_shift_amount[0] => Equal46.IN2
i_shift_amount[0] => Equal47.IN4
i_shift_amount[0] => Equal48.IN3
i_shift_amount[0] => Equal49.IN4
i_shift_amount[0] => Equal50.IN1
i_shift_amount[0] => Equal51.IN4
i_shift_amount[0] => Equal52.IN2
i_shift_amount[0] => Equal53.IN4
i_shift_amount[0] => Equal54.IN2
i_shift_amount[0] => Equal55.IN4
i_shift_amount[0] => Equal56.IN3
i_shift_amount[0] => Equal57.IN4
i_shift_amount[0] => Equal58.IN2
i_shift_amount[0] => Equal59.IN4
i_shift_amount[0] => Equal60.IN3
i_shift_amount[0] => Equal61.IN4
i_shift_amount[0] => Equal62.IN3
i_shift_amount[0] => Equal63.IN4
i_shift_amount[1] => Equal0.IN7
i_shift_amount[1] => Equal1.IN0
i_shift_amount[1] => Equal2.IN0
i_shift_amount[1] => Equal3.IN6
i_shift_amount[1] => Equal4.IN7
i_shift_amount[1] => Equal5.IN1
i_shift_amount[1] => Equal6.IN1
i_shift_amount[1] => Equal7.IN6
i_shift_amount[1] => Equal8.IN7
i_shift_amount[1] => Equal9.IN1
i_shift_amount[1] => Equal10.IN1
i_shift_amount[1] => Equal11.IN6
i_shift_amount[1] => Equal12.IN7
i_shift_amount[1] => Equal13.IN2
i_shift_amount[1] => Equal14.IN2
i_shift_amount[1] => Equal15.IN6
i_shift_amount[1] => Equal16.IN7
i_shift_amount[1] => Equal17.IN1
i_shift_amount[1] => Equal18.IN1
i_shift_amount[1] => Equal19.IN6
i_shift_amount[1] => Equal20.IN7
i_shift_amount[1] => Equal21.IN2
i_shift_amount[1] => Equal22.IN2
i_shift_amount[1] => Equal23.IN6
i_shift_amount[1] => Equal24.IN7
i_shift_amount[1] => Equal25.IN2
i_shift_amount[1] => Equal26.IN2
i_shift_amount[1] => Equal27.IN6
i_shift_amount[1] => Equal28.IN7
i_shift_amount[1] => Equal29.IN3
i_shift_amount[1] => Equal30.IN3
i_shift_amount[1] => Equal31.IN6
i_shift_amount[1] => Equal32.IN6
i_shift_amount[1] => Equal33.IN3
i_shift_amount[1] => Equal34.IN4
i_shift_amount[1] => Equal35.IN0
i_shift_amount[1] => Equal36.IN0
i_shift_amount[1] => Equal37.IN3
i_shift_amount[1] => Equal38.IN4
i_shift_amount[1] => Equal39.IN1
i_shift_amount[1] => Equal40.IN1
i_shift_amount[1] => Equal41.IN3
i_shift_amount[1] => Equal42.IN4
i_shift_amount[1] => Equal43.IN1
i_shift_amount[1] => Equal44.IN1
i_shift_amount[1] => Equal45.IN3
i_shift_amount[1] => Equal46.IN4
i_shift_amount[1] => Equal47.IN2
i_shift_amount[1] => Equal48.IN2
i_shift_amount[1] => Equal49.IN3
i_shift_amount[1] => Equal50.IN4
i_shift_amount[1] => Equal51.IN1
i_shift_amount[1] => Equal52.IN1
i_shift_amount[1] => Equal53.IN3
i_shift_amount[1] => Equal54.IN4
i_shift_amount[1] => Equal55.IN2
i_shift_amount[1] => Equal56.IN2
i_shift_amount[1] => Equal57.IN3
i_shift_amount[1] => Equal58.IN4
i_shift_amount[1] => Equal59.IN2
i_shift_amount[1] => Equal60.IN2
i_shift_amount[1] => Equal61.IN3
i_shift_amount[1] => Equal62.IN4
i_shift_amount[1] => Equal63.IN3
i_shift_amount[2] => Equal0.IN6
i_shift_amount[2] => Equal1.IN6
i_shift_amount[2] => Equal2.IN7
i_shift_amount[2] => Equal3.IN0
i_shift_amount[2] => Equal4.IN0
i_shift_amount[2] => Equal5.IN0
i_shift_amount[2] => Equal6.IN0
i_shift_amount[2] => Equal7.IN5
i_shift_amount[2] => Equal8.IN6
i_shift_amount[2] => Equal9.IN6
i_shift_amount[2] => Equal10.IN7
i_shift_amount[2] => Equal11.IN1
i_shift_amount[2] => Equal12.IN1
i_shift_amount[2] => Equal13.IN1
i_shift_amount[2] => Equal14.IN1
i_shift_amount[2] => Equal15.IN5
i_shift_amount[2] => Equal16.IN6
i_shift_amount[2] => Equal17.IN6
i_shift_amount[2] => Equal18.IN7
i_shift_amount[2] => Equal19.IN1
i_shift_amount[2] => Equal20.IN1
i_shift_amount[2] => Equal21.IN1
i_shift_amount[2] => Equal22.IN1
i_shift_amount[2] => Equal23.IN5
i_shift_amount[2] => Equal24.IN6
i_shift_amount[2] => Equal25.IN6
i_shift_amount[2] => Equal26.IN7
i_shift_amount[2] => Equal27.IN2
i_shift_amount[2] => Equal28.IN2
i_shift_amount[2] => Equal29.IN2
i_shift_amount[2] => Equal30.IN2
i_shift_amount[2] => Equal31.IN5
i_shift_amount[2] => Equal32.IN5
i_shift_amount[2] => Equal33.IN2
i_shift_amount[2] => Equal34.IN3
i_shift_amount[2] => Equal35.IN3
i_shift_amount[2] => Equal36.IN4
i_shift_amount[2] => Equal37.IN0
i_shift_amount[2] => Equal38.IN0
i_shift_amount[2] => Equal39.IN0
i_shift_amount[2] => Equal40.IN0
i_shift_amount[2] => Equal41.IN2
i_shift_amount[2] => Equal42.IN3
i_shift_amount[2] => Equal43.IN3
i_shift_amount[2] => Equal44.IN4
i_shift_amount[2] => Equal45.IN1
i_shift_amount[2] => Equal46.IN1
i_shift_amount[2] => Equal47.IN1
i_shift_amount[2] => Equal48.IN1
i_shift_amount[2] => Equal49.IN2
i_shift_amount[2] => Equal50.IN3
i_shift_amount[2] => Equal51.IN3
i_shift_amount[2] => Equal52.IN4
i_shift_amount[2] => Equal53.IN1
i_shift_amount[2] => Equal54.IN1
i_shift_amount[2] => Equal55.IN1
i_shift_amount[2] => Equal56.IN1
i_shift_amount[2] => Equal57.IN2
i_shift_amount[2] => Equal58.IN3
i_shift_amount[2] => Equal59.IN3
i_shift_amount[2] => Equal60.IN4
i_shift_amount[2] => Equal61.IN2
i_shift_amount[2] => Equal62.IN2
i_shift_amount[2] => Equal63.IN2
i_shift_amount[3] => Equal0.IN5
i_shift_amount[3] => Equal1.IN5
i_shift_amount[3] => Equal2.IN6
i_shift_amount[3] => Equal3.IN5
i_shift_amount[3] => Equal4.IN6
i_shift_amount[3] => Equal5.IN6
i_shift_amount[3] => Equal6.IN7
i_shift_amount[3] => Equal7.IN0
i_shift_amount[3] => Equal8.IN0
i_shift_amount[3] => Equal9.IN0
i_shift_amount[3] => Equal10.IN0
i_shift_amount[3] => Equal11.IN0
i_shift_amount[3] => Equal12.IN0
i_shift_amount[3] => Equal13.IN0
i_shift_amount[3] => Equal14.IN0
i_shift_amount[3] => Equal15.IN4
i_shift_amount[3] => Equal16.IN5
i_shift_amount[3] => Equal17.IN5
i_shift_amount[3] => Equal18.IN6
i_shift_amount[3] => Equal19.IN5
i_shift_amount[3] => Equal20.IN6
i_shift_amount[3] => Equal21.IN6
i_shift_amount[3] => Equal22.IN7
i_shift_amount[3] => Equal23.IN1
i_shift_amount[3] => Equal24.IN1
i_shift_amount[3] => Equal25.IN1
i_shift_amount[3] => Equal26.IN1
i_shift_amount[3] => Equal27.IN1
i_shift_amount[3] => Equal28.IN1
i_shift_amount[3] => Equal29.IN1
i_shift_amount[3] => Equal30.IN1
i_shift_amount[3] => Equal31.IN4
i_shift_amount[3] => Equal32.IN4
i_shift_amount[3] => Equal33.IN1
i_shift_amount[3] => Equal34.IN2
i_shift_amount[3] => Equal35.IN2
i_shift_amount[3] => Equal36.IN3
i_shift_amount[3] => Equal37.IN2
i_shift_amount[3] => Equal38.IN3
i_shift_amount[3] => Equal39.IN3
i_shift_amount[3] => Equal40.IN4
i_shift_amount[3] => Equal41.IN0
i_shift_amount[3] => Equal42.IN0
i_shift_amount[3] => Equal43.IN0
i_shift_amount[3] => Equal44.IN0
i_shift_amount[3] => Equal45.IN0
i_shift_amount[3] => Equal46.IN0
i_shift_amount[3] => Equal47.IN0
i_shift_amount[3] => Equal48.IN0
i_shift_amount[3] => Equal49.IN1
i_shift_amount[3] => Equal50.IN2
i_shift_amount[3] => Equal51.IN2
i_shift_amount[3] => Equal52.IN3
i_shift_amount[3] => Equal53.IN2
i_shift_amount[3] => Equal54.IN3
i_shift_amount[3] => Equal55.IN3
i_shift_amount[3] => Equal56.IN4
i_shift_amount[3] => Equal57.IN1
i_shift_amount[3] => Equal58.IN1
i_shift_amount[3] => Equal59.IN1
i_shift_amount[3] => Equal60.IN1
i_shift_amount[3] => Equal61.IN1
i_shift_amount[3] => Equal62.IN1
i_shift_amount[3] => Equal63.IN1
i_shift_amount[4] => Equal0.IN4
i_shift_amount[4] => Equal1.IN4
i_shift_amount[4] => Equal2.IN5
i_shift_amount[4] => Equal3.IN4
i_shift_amount[4] => Equal4.IN5
i_shift_amount[4] => Equal5.IN5
i_shift_amount[4] => Equal6.IN6
i_shift_amount[4] => Equal7.IN4
i_shift_amount[4] => Equal8.IN5
i_shift_amount[4] => Equal9.IN5
i_shift_amount[4] => Equal10.IN6
i_shift_amount[4] => Equal11.IN5
i_shift_amount[4] => Equal12.IN6
i_shift_amount[4] => Equal13.IN6
i_shift_amount[4] => Equal14.IN7
i_shift_amount[4] => Equal15.IN0
i_shift_amount[4] => Equal16.IN0
i_shift_amount[4] => Equal17.IN0
i_shift_amount[4] => Equal18.IN0
i_shift_amount[4] => Equal19.IN0
i_shift_amount[4] => Equal20.IN0
i_shift_amount[4] => Equal21.IN0
i_shift_amount[4] => Equal22.IN0
i_shift_amount[4] => Equal23.IN0
i_shift_amount[4] => Equal24.IN0
i_shift_amount[4] => Equal25.IN0
i_shift_amount[4] => Equal26.IN0
i_shift_amount[4] => Equal27.IN0
i_shift_amount[4] => Equal28.IN0
i_shift_amount[4] => Equal29.IN0
i_shift_amount[4] => Equal30.IN0
i_shift_amount[4] => Equal31.IN3
i_shift_amount[4] => Equal32.IN3
i_shift_amount[4] => Equal33.IN0
i_shift_amount[4] => Equal34.IN1
i_shift_amount[4] => Equal35.IN1
i_shift_amount[4] => Equal36.IN2
i_shift_amount[4] => Equal37.IN1
i_shift_amount[4] => Equal38.IN2
i_shift_amount[4] => Equal39.IN2
i_shift_amount[4] => Equal40.IN3
i_shift_amount[4] => Equal41.IN1
i_shift_amount[4] => Equal42.IN2
i_shift_amount[4] => Equal43.IN2
i_shift_amount[4] => Equal44.IN3
i_shift_amount[4] => Equal45.IN2
i_shift_amount[4] => Equal46.IN3
i_shift_amount[4] => Equal47.IN3
i_shift_amount[4] => Equal48.IN4
i_shift_amount[4] => Equal49.IN0
i_shift_amount[4] => Equal50.IN0
i_shift_amount[4] => Equal51.IN0
i_shift_amount[4] => Equal52.IN0
i_shift_amount[4] => Equal53.IN0
i_shift_amount[4] => Equal54.IN0
i_shift_amount[4] => Equal55.IN0
i_shift_amount[4] => Equal56.IN0
i_shift_amount[4] => Equal57.IN0
i_shift_amount[4] => Equal58.IN0
i_shift_amount[4] => Equal59.IN0
i_shift_amount[4] => Equal60.IN0
i_shift_amount[4] => Equal61.IN0
i_shift_amount[4] => Equal62.IN0
i_shift_amount[4] => Equal63.IN0
i_shift_amount[5] => Equal0.IN3
i_shift_amount[5] => Equal1.IN3
i_shift_amount[5] => Equal2.IN4
i_shift_amount[5] => Equal3.IN3
i_shift_amount[5] => Equal4.IN4
i_shift_amount[5] => Equal5.IN4
i_shift_amount[5] => Equal6.IN5
i_shift_amount[5] => Equal7.IN3
i_shift_amount[5] => Equal8.IN4
i_shift_amount[5] => Equal9.IN4
i_shift_amount[5] => Equal10.IN5
i_shift_amount[5] => Equal11.IN4
i_shift_amount[5] => Equal12.IN5
i_shift_amount[5] => Equal13.IN5
i_shift_amount[5] => Equal14.IN6
i_shift_amount[5] => Equal15.IN3
i_shift_amount[5] => Equal16.IN4
i_shift_amount[5] => Equal17.IN4
i_shift_amount[5] => Equal18.IN5
i_shift_amount[5] => Equal19.IN4
i_shift_amount[5] => Equal20.IN5
i_shift_amount[5] => Equal21.IN5
i_shift_amount[5] => Equal22.IN6
i_shift_amount[5] => Equal23.IN4
i_shift_amount[5] => Equal24.IN5
i_shift_amount[5] => Equal25.IN5
i_shift_amount[5] => Equal26.IN6
i_shift_amount[5] => Equal27.IN5
i_shift_amount[5] => Equal28.IN6
i_shift_amount[5] => Equal29.IN6
i_shift_amount[5] => Equal30.IN7
i_shift_amount[5] => Equal31.IN0
i_shift_amount[5] => Equal32.IN2
i_shift_amount[6] => Equal0.IN2
i_shift_amount[6] => Equal1.IN2
i_shift_amount[6] => Equal2.IN3
i_shift_amount[6] => Equal3.IN2
i_shift_amount[6] => Equal4.IN3
i_shift_amount[6] => Equal5.IN3
i_shift_amount[6] => Equal6.IN4
i_shift_amount[6] => Equal7.IN2
i_shift_amount[6] => Equal8.IN3
i_shift_amount[6] => Equal9.IN3
i_shift_amount[6] => Equal10.IN4
i_shift_amount[6] => Equal11.IN3
i_shift_amount[6] => Equal12.IN4
i_shift_amount[6] => Equal13.IN4
i_shift_amount[6] => Equal14.IN5
i_shift_amount[6] => Equal15.IN2
i_shift_amount[6] => Equal16.IN3
i_shift_amount[6] => Equal17.IN3
i_shift_amount[6] => Equal18.IN4
i_shift_amount[6] => Equal19.IN3
i_shift_amount[6] => Equal20.IN4
i_shift_amount[6] => Equal21.IN4
i_shift_amount[6] => Equal22.IN5
i_shift_amount[6] => Equal23.IN3
i_shift_amount[6] => Equal24.IN4
i_shift_amount[6] => Equal25.IN4
i_shift_amount[6] => Equal26.IN5
i_shift_amount[6] => Equal27.IN4
i_shift_amount[6] => Equal28.IN5
i_shift_amount[6] => Equal29.IN5
i_shift_amount[6] => Equal30.IN6
i_shift_amount[6] => Equal31.IN2
i_shift_amount[6] => Equal32.IN1
i_shift_amount[7] => Equal0.IN1
i_shift_amount[7] => Equal1.IN1
i_shift_amount[7] => Equal2.IN2
i_shift_amount[7] => Equal3.IN1
i_shift_amount[7] => Equal4.IN2
i_shift_amount[7] => Equal5.IN2
i_shift_amount[7] => Equal6.IN3
i_shift_amount[7] => Equal7.IN1
i_shift_amount[7] => Equal8.IN2
i_shift_amount[7] => Equal9.IN2
i_shift_amount[7] => Equal10.IN3
i_shift_amount[7] => Equal11.IN2
i_shift_amount[7] => Equal12.IN3
i_shift_amount[7] => Equal13.IN3
i_shift_amount[7] => Equal14.IN4
i_shift_amount[7] => Equal15.IN1
i_shift_amount[7] => Equal16.IN2
i_shift_amount[7] => Equal17.IN2
i_shift_amount[7] => Equal18.IN3
i_shift_amount[7] => Equal19.IN2
i_shift_amount[7] => Equal20.IN3
i_shift_amount[7] => Equal21.IN3
i_shift_amount[7] => Equal22.IN4
i_shift_amount[7] => Equal23.IN2
i_shift_amount[7] => Equal24.IN3
i_shift_amount[7] => Equal25.IN3
i_shift_amount[7] => Equal26.IN4
i_shift_amount[7] => Equal27.IN3
i_shift_amount[7] => Equal28.IN4
i_shift_amount[7] => Equal29.IN4
i_shift_amount[7] => Equal30.IN5
i_shift_amount[7] => Equal31.IN1
i_shift_amount[7] => Equal32.IN0
i_shift_imm_zero => lsl_out[32].OUTPUTSELECT
i_shift_imm_zero => lsl_out[31].OUTPUTSELECT
i_shift_imm_zero => lsl_out[30].OUTPUTSELECT
i_shift_imm_zero => lsl_out[29].OUTPUTSELECT
i_shift_imm_zero => lsl_out[28].OUTPUTSELECT
i_shift_imm_zero => lsl_out[27].OUTPUTSELECT
i_shift_imm_zero => lsl_out[26].OUTPUTSELECT
i_shift_imm_zero => lsl_out[25].OUTPUTSELECT
i_shift_imm_zero => lsl_out[24].OUTPUTSELECT
i_shift_imm_zero => lsl_out[23].OUTPUTSELECT
i_shift_imm_zero => lsl_out[22].OUTPUTSELECT
i_shift_imm_zero => lsl_out[21].OUTPUTSELECT
i_shift_imm_zero => lsl_out[20].OUTPUTSELECT
i_shift_imm_zero => lsl_out[19].OUTPUTSELECT
i_shift_imm_zero => lsl_out[18].OUTPUTSELECT
i_shift_imm_zero => lsl_out[17].OUTPUTSELECT
i_shift_imm_zero => lsl_out[16].OUTPUTSELECT
i_shift_imm_zero => lsl_out[15].OUTPUTSELECT
i_shift_imm_zero => lsl_out[14].OUTPUTSELECT
i_shift_imm_zero => lsl_out[13].OUTPUTSELECT
i_shift_imm_zero => lsl_out[12].OUTPUTSELECT
i_shift_imm_zero => lsl_out[11].OUTPUTSELECT
i_shift_imm_zero => lsl_out[10].OUTPUTSELECT
i_shift_imm_zero => lsl_out[9].OUTPUTSELECT
i_shift_imm_zero => lsl_out[8].OUTPUTSELECT
i_shift_imm_zero => lsl_out[7].OUTPUTSELECT
i_shift_imm_zero => lsl_out[6].OUTPUTSELECT
i_shift_imm_zero => lsl_out[5].OUTPUTSELECT
i_shift_imm_zero => lsl_out[4].OUTPUTSELECT
i_shift_imm_zero => lsl_out[3].OUTPUTSELECT
i_shift_imm_zero => lsl_out[2].OUTPUTSELECT
i_shift_imm_zero => lsl_out[1].OUTPUTSELECT
i_shift_imm_zero => lsl_out[0].OUTPUTSELECT
i_shift_imm_zero => lsr_out[32].OUTPUTSELECT
i_shift_imm_zero => lsr_out[31].OUTPUTSELECT
i_shift_imm_zero => lsr_out[30].OUTPUTSELECT
i_shift_imm_zero => lsr_out[29].OUTPUTSELECT
i_shift_imm_zero => lsr_out[28].OUTPUTSELECT
i_shift_imm_zero => lsr_out[27].OUTPUTSELECT
i_shift_imm_zero => lsr_out[26].OUTPUTSELECT
i_shift_imm_zero => lsr_out[25].OUTPUTSELECT
i_shift_imm_zero => lsr_out[24].OUTPUTSELECT
i_shift_imm_zero => lsr_out[23].OUTPUTSELECT
i_shift_imm_zero => lsr_out[22].OUTPUTSELECT
i_shift_imm_zero => lsr_out[21].OUTPUTSELECT
i_shift_imm_zero => lsr_out[20].OUTPUTSELECT
i_shift_imm_zero => lsr_out[19].OUTPUTSELECT
i_shift_imm_zero => lsr_out[18].OUTPUTSELECT
i_shift_imm_zero => lsr_out[17].OUTPUTSELECT
i_shift_imm_zero => lsr_out[16].OUTPUTSELECT
i_shift_imm_zero => lsr_out[15].OUTPUTSELECT
i_shift_imm_zero => lsr_out[14].OUTPUTSELECT
i_shift_imm_zero => lsr_out[13].OUTPUTSELECT
i_shift_imm_zero => lsr_out[12].OUTPUTSELECT
i_shift_imm_zero => lsr_out[11].OUTPUTSELECT
i_shift_imm_zero => lsr_out[10].OUTPUTSELECT
i_shift_imm_zero => lsr_out[9].OUTPUTSELECT
i_shift_imm_zero => lsr_out[8].OUTPUTSELECT
i_shift_imm_zero => lsr_out[7].OUTPUTSELECT
i_shift_imm_zero => lsr_out[6].OUTPUTSELECT
i_shift_imm_zero => lsr_out[5].OUTPUTSELECT
i_shift_imm_zero => lsr_out[4].OUTPUTSELECT
i_shift_imm_zero => lsr_out[3].OUTPUTSELECT
i_shift_imm_zero => lsr_out[2].OUTPUTSELECT
i_shift_imm_zero => lsr_out[1].OUTPUTSELECT
i_shift_imm_zero => lsr_out[0].OUTPUTSELECT
i_shift_imm_zero => asr_out[32].OUTPUTSELECT
i_shift_imm_zero => asr_out[30].OUTPUTSELECT
i_shift_imm_zero => asr_out[29].OUTPUTSELECT
i_shift_imm_zero => asr_out[28].OUTPUTSELECT
i_shift_imm_zero => asr_out[27].OUTPUTSELECT
i_shift_imm_zero => asr_out[26].OUTPUTSELECT
i_shift_imm_zero => asr_out[25].OUTPUTSELECT
i_shift_imm_zero => asr_out[24].OUTPUTSELECT
i_shift_imm_zero => asr_out[23].OUTPUTSELECT
i_shift_imm_zero => asr_out[22].OUTPUTSELECT
i_shift_imm_zero => asr_out[21].OUTPUTSELECT
i_shift_imm_zero => asr_out[20].OUTPUTSELECT
i_shift_imm_zero => asr_out[19].OUTPUTSELECT
i_shift_imm_zero => asr_out[18].OUTPUTSELECT
i_shift_imm_zero => asr_out[17].OUTPUTSELECT
i_shift_imm_zero => asr_out[16].OUTPUTSELECT
i_shift_imm_zero => asr_out[15].OUTPUTSELECT
i_shift_imm_zero => asr_out[14].OUTPUTSELECT
i_shift_imm_zero => asr_out[13].OUTPUTSELECT
i_shift_imm_zero => asr_out[12].OUTPUTSELECT
i_shift_imm_zero => asr_out[11].OUTPUTSELECT
i_shift_imm_zero => asr_out[10].OUTPUTSELECT
i_shift_imm_zero => asr_out[9].OUTPUTSELECT
i_shift_imm_zero => asr_out[8].OUTPUTSELECT
i_shift_imm_zero => asr_out[7].OUTPUTSELECT
i_shift_imm_zero => asr_out[6].OUTPUTSELECT
i_shift_imm_zero => asr_out[5].OUTPUTSELECT
i_shift_imm_zero => asr_out[4].OUTPUTSELECT
i_shift_imm_zero => asr_out[3].OUTPUTSELECT
i_shift_imm_zero => asr_out[2].OUTPUTSELECT
i_shift_imm_zero => asr_out[1].OUTPUTSELECT
i_shift_imm_zero => asr_out[0].OUTPUTSELECT
i_shift_imm_zero => ror_out[32].OUTPUTSELECT
i_shift_imm_zero => ror_out[31].OUTPUTSELECT
i_shift_imm_zero => ror_out[30].OUTPUTSELECT
i_shift_imm_zero => ror_out[29].OUTPUTSELECT
i_shift_imm_zero => ror_out[28].OUTPUTSELECT
i_shift_imm_zero => ror_out[27].OUTPUTSELECT
i_shift_imm_zero => ror_out[26].OUTPUTSELECT
i_shift_imm_zero => ror_out[25].OUTPUTSELECT
i_shift_imm_zero => ror_out[24].OUTPUTSELECT
i_shift_imm_zero => ror_out[23].OUTPUTSELECT
i_shift_imm_zero => ror_out[22].OUTPUTSELECT
i_shift_imm_zero => ror_out[21].OUTPUTSELECT
i_shift_imm_zero => ror_out[20].OUTPUTSELECT
i_shift_imm_zero => ror_out[19].OUTPUTSELECT
i_shift_imm_zero => ror_out[18].OUTPUTSELECT
i_shift_imm_zero => ror_out[17].OUTPUTSELECT
i_shift_imm_zero => ror_out[16].OUTPUTSELECT
i_shift_imm_zero => ror_out[15].OUTPUTSELECT
i_shift_imm_zero => ror_out[14].OUTPUTSELECT
i_shift_imm_zero => ror_out[13].OUTPUTSELECT
i_shift_imm_zero => ror_out[12].OUTPUTSELECT
i_shift_imm_zero => ror_out[11].OUTPUTSELECT
i_shift_imm_zero => ror_out[10].OUTPUTSELECT
i_shift_imm_zero => ror_out[9].OUTPUTSELECT
i_shift_imm_zero => ror_out[8].OUTPUTSELECT
i_shift_imm_zero => ror_out[7].OUTPUTSELECT
i_shift_imm_zero => ror_out[6].OUTPUTSELECT
i_shift_imm_zero => ror_out[5].OUTPUTSELECT
i_shift_imm_zero => ror_out[4].OUTPUTSELECT
i_shift_imm_zero => ror_out[3].OUTPUTSELECT
i_shift_imm_zero => ror_out[2].OUTPUTSELECT
i_shift_imm_zero => ror_out[1].OUTPUTSELECT
i_shift_imm_zero => ror_out[0].OUTPUTSELECT
i_function[0] => Equal64.IN1
i_function[0] => Equal65.IN0
i_function[0] => Equal66.IN1
i_function[1] => Equal64.IN0
i_function[1] => Equal65.IN1
i_function[1] => Equal66.IN0
o_out[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= concat.DB_MAX_OUTPUT_PORT_TYPE
o_carry_out <= concat.DB_MAX_OUTPUT_PORT_TYPE


|msystem|a23_core:u_amber|a23_execute:u_execute|a23_alu:u_alu
i_a_in[0] => a[0].DATAA
i_a_in[0] => b[0].DATAB
i_a_in[1] => a[1].DATAA
i_a_in[1] => b[1].DATAB
i_a_in[2] => a[2].DATAA
i_a_in[2] => b[2].DATAB
i_a_in[3] => a[3].DATAA
i_a_in[3] => b[3].DATAB
i_a_in[4] => a[4].DATAA
i_a_in[4] => b[4].DATAB
i_a_in[5] => a[5].DATAA
i_a_in[5] => b[5].DATAB
i_a_in[6] => a[6].DATAA
i_a_in[6] => b[6].DATAB
i_a_in[7] => a[7].DATAA
i_a_in[7] => b[7].DATAB
i_a_in[8] => a[8].DATAA
i_a_in[8] => b[8].DATAB
i_a_in[9] => a[9].DATAA
i_a_in[9] => b[9].DATAB
i_a_in[10] => a[10].DATAA
i_a_in[10] => b[10].DATAB
i_a_in[11] => a[11].DATAA
i_a_in[11] => b[11].DATAB
i_a_in[12] => a[12].DATAA
i_a_in[12] => b[12].DATAB
i_a_in[13] => a[13].DATAA
i_a_in[13] => b[13].DATAB
i_a_in[14] => a[14].DATAA
i_a_in[14] => b[14].DATAB
i_a_in[15] => a[15].DATAA
i_a_in[15] => b[15].DATAB
i_a_in[16] => a[16].DATAA
i_a_in[16] => b[16].DATAB
i_a_in[17] => a[17].DATAA
i_a_in[17] => b[17].DATAB
i_a_in[18] => a[18].DATAA
i_a_in[18] => b[18].DATAB
i_a_in[19] => a[19].DATAA
i_a_in[19] => b[19].DATAB
i_a_in[20] => a[20].DATAA
i_a_in[20] => b[20].DATAB
i_a_in[21] => a[21].DATAA
i_a_in[21] => b[21].DATAB
i_a_in[22] => a[22].DATAA
i_a_in[22] => b[22].DATAB
i_a_in[23] => a[23].DATAA
i_a_in[23] => b[23].DATAB
i_a_in[24] => a[24].DATAA
i_a_in[24] => b[24].DATAB
i_a_in[25] => a[25].DATAA
i_a_in[25] => b[25].DATAB
i_a_in[26] => a[26].DATAA
i_a_in[26] => b[26].DATAB
i_a_in[27] => a[27].DATAA
i_a_in[27] => b[27].DATAB
i_a_in[28] => a[28].DATAA
i_a_in[28] => b[28].DATAB
i_a_in[29] => a[29].DATAA
i_a_in[29] => b[29].DATAB
i_a_in[30] => a[30].DATAA
i_a_in[30] => b[30].DATAB
i_a_in[31] => a[31].DATAA
i_a_in[31] => b[31].DATAB
i_b_in[0] => a[0].DATAB
i_b_in[0] => b[0].DATAA
i_b_in[1] => a[1].DATAB
i_b_in[1] => b[1].DATAA
i_b_in[2] => a[2].DATAB
i_b_in[2] => b[2].DATAA
i_b_in[3] => a[3].DATAB
i_b_in[3] => b[3].DATAA
i_b_in[4] => a[4].DATAB
i_b_in[4] => b[4].DATAA
i_b_in[5] => a[5].DATAB
i_b_in[5] => b[5].DATAA
i_b_in[6] => a[6].DATAB
i_b_in[6] => b[6].DATAA
i_b_in[7] => a[7].DATAB
i_b_in[7] => b[7].DATAA
i_b_in[8] => a[8].DATAB
i_b_in[8] => b[8].DATAA
i_b_in[9] => a[9].DATAB
i_b_in[9] => b[9].DATAA
i_b_in[10] => a[10].DATAB
i_b_in[10] => b[10].DATAA
i_b_in[11] => a[11].DATAB
i_b_in[11] => b[11].DATAA
i_b_in[12] => a[12].DATAB
i_b_in[12] => b[12].DATAA
i_b_in[13] => a[13].DATAB
i_b_in[13] => b[13].DATAA
i_b_in[14] => a[14].DATAB
i_b_in[14] => b[14].DATAA
i_b_in[15] => a[15].DATAB
i_b_in[15] => b[15].DATAA
i_b_in[16] => a[16].DATAB
i_b_in[16] => b[16].DATAA
i_b_in[17] => a[17].DATAB
i_b_in[17] => b[17].DATAA
i_b_in[18] => a[18].DATAB
i_b_in[18] => b[18].DATAA
i_b_in[19] => a[19].DATAB
i_b_in[19] => b[19].DATAA
i_b_in[20] => a[20].DATAB
i_b_in[20] => b[20].DATAA
i_b_in[21] => a[21].DATAB
i_b_in[21] => b[21].DATAA
i_b_in[22] => a[22].DATAB
i_b_in[22] => b[22].DATAA
i_b_in[23] => a[23].DATAB
i_b_in[23] => b[23].DATAA
i_b_in[24] => a[24].DATAB
i_b_in[24] => b[24].DATAA
i_b_in[25] => a[25].DATAB
i_b_in[25] => b[25].DATAA
i_b_in[26] => a[26].DATAB
i_b_in[26] => b[26].DATAA
i_b_in[27] => a[27].DATAB
i_b_in[27] => b[27].DATAA
i_b_in[28] => a[28].DATAB
i_b_in[28] => b[28].DATAA
i_b_in[29] => a[29].DATAB
i_b_in[29] => b[29].DATAA
i_b_in[30] => a[30].DATAB
i_b_in[30] => b[30].DATAA
i_b_in[31] => a[31].DATAB
i_b_in[31] => b[31].DATAA
i_barrel_shift_carry => carry_out.DATAA
i_status_bits_carry => carry_in.DATAA
i_function[0] => Equal2.IN3
i_function[0] => Equal3.IN0
i_function[0] => Equal4.IN3
i_function[0] => Equal5.IN1
i_function[0] => Equal6.IN3
i_function[0] => Equal7.IN1
i_function[0] => Equal8.IN3
i_function[0] => Equal9.IN2
i_function[1] => Equal2.IN2
i_function[1] => Equal3.IN3
i_function[1] => Equal4.IN0
i_function[1] => Equal5.IN0
i_function[1] => Equal6.IN2
i_function[1] => Equal7.IN3
i_function[1] => Equal8.IN1
i_function[1] => Equal9.IN1
i_function[2] => Equal2.IN1
i_function[2] => Equal3.IN2
i_function[2] => Equal4.IN2
i_function[2] => Equal5.IN3
i_function[2] => Equal6.IN0
i_function[2] => Equal7.IN0
i_function[2] => Equal8.IN0
i_function[2] => Equal9.IN0
i_function[3] => Equal2.IN0
i_function[3] => Equal3.IN1
i_function[3] => Equal4.IN1
i_function[3] => Equal5.IN2
i_function[3] => Equal6.IN1
i_function[3] => Equal7.IN2
i_function[3] => Equal8.IN2
i_function[3] => Equal9.IN3
i_function[4] => carry_out.OUTPUTSELECT
i_function[5] => Equal0.IN1
i_function[5] => Equal1.IN0
i_function[6] => Equal0.IN0
i_function[6] => Equal1.IN1
i_function[7] => b_not[31].OUTPUTSELECT
i_function[7] => b_not[30].OUTPUTSELECT
i_function[7] => b_not[29].OUTPUTSELECT
i_function[7] => b_not[28].OUTPUTSELECT
i_function[7] => b_not[27].OUTPUTSELECT
i_function[7] => b_not[26].OUTPUTSELECT
i_function[7] => b_not[25].OUTPUTSELECT
i_function[7] => b_not[24].OUTPUTSELECT
i_function[7] => b_not[23].OUTPUTSELECT
i_function[7] => b_not[22].OUTPUTSELECT
i_function[7] => b_not[21].OUTPUTSELECT
i_function[7] => b_not[20].OUTPUTSELECT
i_function[7] => b_not[19].OUTPUTSELECT
i_function[7] => b_not[18].OUTPUTSELECT
i_function[7] => b_not[17].OUTPUTSELECT
i_function[7] => b_not[16].OUTPUTSELECT
i_function[7] => sign_ex_16_out[15].OUTPUTSELECT
i_function[7] => sign_ex_16_out[14].OUTPUTSELECT
i_function[7] => sign_ex_16_out[13].OUTPUTSELECT
i_function[7] => sign_ex_16_out[12].OUTPUTSELECT
i_function[7] => sign_ex_16_out[11].OUTPUTSELECT
i_function[7] => sign_ex_16_out[10].OUTPUTSELECT
i_function[7] => sign_ex_16_out[9].OUTPUTSELECT
i_function[7] => sign_ex_16_out[8].OUTPUTSELECT
i_function[7] => sign_ex_16_out[7].OUTPUTSELECT
i_function[7] => sign_ex_16_out[6].OUTPUTSELECT
i_function[7] => sign_ex_16_out[5].OUTPUTSELECT
i_function[7] => sign_ex_16_out[4].OUTPUTSELECT
i_function[7] => sign_ex_16_out[3].OUTPUTSELECT
i_function[7] => sign_ex_16_out[2].OUTPUTSELECT
i_function[7] => sign_ex_16_out[1].OUTPUTSELECT
i_function[7] => sign_ex_16_out[0].OUTPUTSELECT
i_function[8] => a[31].OUTPUTSELECT
i_function[8] => a[30].OUTPUTSELECT
i_function[8] => a[29].OUTPUTSELECT
i_function[8] => a[28].OUTPUTSELECT
i_function[8] => a[27].OUTPUTSELECT
i_function[8] => a[26].OUTPUTSELECT
i_function[8] => a[25].OUTPUTSELECT
i_function[8] => a[24].OUTPUTSELECT
i_function[8] => a[23].OUTPUTSELECT
i_function[8] => a[22].OUTPUTSELECT
i_function[8] => a[21].OUTPUTSELECT
i_function[8] => a[20].OUTPUTSELECT
i_function[8] => a[19].OUTPUTSELECT
i_function[8] => a[18].OUTPUTSELECT
i_function[8] => a[17].OUTPUTSELECT
i_function[8] => a[16].OUTPUTSELECT
i_function[8] => a[15].OUTPUTSELECT
i_function[8] => a[14].OUTPUTSELECT
i_function[8] => a[13].OUTPUTSELECT
i_function[8] => a[12].OUTPUTSELECT
i_function[8] => a[11].OUTPUTSELECT
i_function[8] => a[10].OUTPUTSELECT
i_function[8] => a[9].OUTPUTSELECT
i_function[8] => a[8].OUTPUTSELECT
i_function[8] => a[7].OUTPUTSELECT
i_function[8] => a[6].OUTPUTSELECT
i_function[8] => a[5].OUTPUTSELECT
i_function[8] => a[4].OUTPUTSELECT
i_function[8] => a[3].OUTPUTSELECT
i_function[8] => a[2].OUTPUTSELECT
i_function[8] => a[1].OUTPUTSELECT
i_function[8] => a[0].OUTPUTSELECT
i_function[8] => b[31].OUTPUTSELECT
i_function[8] => b[30].OUTPUTSELECT
i_function[8] => b[29].OUTPUTSELECT
i_function[8] => b[28].OUTPUTSELECT
i_function[8] => b[27].OUTPUTSELECT
i_function[8] => b[26].OUTPUTSELECT
i_function[8] => b[25].OUTPUTSELECT
i_function[8] => b[24].OUTPUTSELECT
i_function[8] => b[23].OUTPUTSELECT
i_function[8] => b[22].OUTPUTSELECT
i_function[8] => b[21].OUTPUTSELECT
i_function[8] => b[20].OUTPUTSELECT
i_function[8] => b[19].OUTPUTSELECT
i_function[8] => b[18].OUTPUTSELECT
i_function[8] => b[17].OUTPUTSELECT
i_function[8] => b[16].OUTPUTSELECT
i_function[8] => b[15].OUTPUTSELECT
i_function[8] => b[14].OUTPUTSELECT
i_function[8] => b[13].OUTPUTSELECT
i_function[8] => b[12].OUTPUTSELECT
i_function[8] => b[11].OUTPUTSELECT
i_function[8] => b[10].OUTPUTSELECT
i_function[8] => b[9].OUTPUTSELECT
i_function[8] => b[8].OUTPUTSELECT
i_function[8] => b[7].OUTPUTSELECT
i_function[8] => b[6].OUTPUTSELECT
i_function[8] => b[5].OUTPUTSELECT
i_function[8] => b[4].OUTPUTSELECT
i_function[8] => b[3].OUTPUTSELECT
i_function[8] => b[2].OUTPUTSELECT
i_function[8] => b[1].OUTPUTSELECT
i_function[8] => b[0].OUTPUTSELECT
o_out[0] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= o_out.DB_MAX_OUTPUT_PORT_TYPE
o_flags[0] <= overflow_out.DB_MAX_OUTPUT_PORT_TYPE
o_flags[1] <= carry_out.DB_MAX_OUTPUT_PORT_TYPE
o_flags[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_flags[3] <= o_out.DB_MAX_OUTPUT_PORT_TYPE


|msystem|a23_core:u_amber|a23_execute:u_execute|a23_multiply:u_multiply
i_clk => o_done~reg0.CLK
i_clk => product[0].CLK
i_clk => product[1].CLK
i_clk => product[2].CLK
i_clk => product[3].CLK
i_clk => product[4].CLK
i_clk => product[5].CLK
i_clk => product[6].CLK
i_clk => product[7].CLK
i_clk => product[8].CLK
i_clk => product[9].CLK
i_clk => product[10].CLK
i_clk => product[11].CLK
i_clk => product[12].CLK
i_clk => product[13].CLK
i_clk => product[14].CLK
i_clk => product[15].CLK
i_clk => product[16].CLK
i_clk => product[17].CLK
i_clk => product[18].CLK
i_clk => product[19].CLK
i_clk => product[20].CLK
i_clk => product[21].CLK
i_clk => product[22].CLK
i_clk => product[23].CLK
i_clk => product[24].CLK
i_clk => product[25].CLK
i_clk => product[26].CLK
i_clk => product[27].CLK
i_clk => product[28].CLK
i_clk => product[29].CLK
i_clk => product[30].CLK
i_clk => product[31].CLK
i_clk => product[32].CLK
i_clk => product[33].CLK
i_clk => product[34].CLK
i_clk => product[35].CLK
i_clk => product[36].CLK
i_clk => product[37].CLK
i_clk => product[38].CLK
i_clk => product[39].CLK
i_clk => product[40].CLK
i_clk => product[41].CLK
i_clk => product[42].CLK
i_clk => product[43].CLK
i_clk => product[44].CLK
i_clk => product[45].CLK
i_clk => product[46].CLK
i_clk => product[47].CLK
i_clk => product[48].CLK
i_clk => product[49].CLK
i_clk => product[50].CLK
i_clk => product[51].CLK
i_clk => product[52].CLK
i_clk => product[53].CLK
i_clk => product[54].CLK
i_clk => product[55].CLK
i_clk => product[56].CLK
i_clk => product[57].CLK
i_clk => product[58].CLK
i_clk => product[59].CLK
i_clk => product[60].CLK
i_clk => product[61].CLK
i_clk => product[62].CLK
i_clk => product[63].CLK
i_clk => product[64].CLK
i_clk => product[65].CLK
i_clk => product[66].CLK
i_clk => product[67].CLK
i_clk => count[0].CLK
i_clk => count[1].CLK
i_clk => count[2].CLK
i_clk => count[3].CLK
i_clk => count[4].CLK
i_clk => count[5].CLK
i_fetch_stall => product[1].ENA
i_fetch_stall => product[0].ENA
i_fetch_stall => o_done~reg0.ENA
i_fetch_stall => product[2].ENA
i_fetch_stall => product[3].ENA
i_fetch_stall => product[4].ENA
i_fetch_stall => product[5].ENA
i_fetch_stall => product[6].ENA
i_fetch_stall => product[7].ENA
i_fetch_stall => product[8].ENA
i_fetch_stall => product[9].ENA
i_fetch_stall => product[10].ENA
i_fetch_stall => product[11].ENA
i_fetch_stall => product[12].ENA
i_fetch_stall => product[13].ENA
i_fetch_stall => product[14].ENA
i_fetch_stall => product[15].ENA
i_fetch_stall => product[16].ENA
i_fetch_stall => product[17].ENA
i_fetch_stall => product[18].ENA
i_fetch_stall => product[19].ENA
i_fetch_stall => product[20].ENA
i_fetch_stall => product[21].ENA
i_fetch_stall => product[22].ENA
i_fetch_stall => product[23].ENA
i_fetch_stall => product[24].ENA
i_fetch_stall => product[25].ENA
i_fetch_stall => product[26].ENA
i_fetch_stall => product[27].ENA
i_fetch_stall => product[28].ENA
i_fetch_stall => product[29].ENA
i_fetch_stall => product[30].ENA
i_fetch_stall => product[31].ENA
i_fetch_stall => product[32].ENA
i_fetch_stall => product[33].ENA
i_fetch_stall => product[34].ENA
i_fetch_stall => product[35].ENA
i_fetch_stall => product[36].ENA
i_fetch_stall => product[37].ENA
i_fetch_stall => product[38].ENA
i_fetch_stall => product[39].ENA
i_fetch_stall => product[40].ENA
i_fetch_stall => product[41].ENA
i_fetch_stall => product[42].ENA
i_fetch_stall => product[43].ENA
i_fetch_stall => product[44].ENA
i_fetch_stall => product[45].ENA
i_fetch_stall => product[46].ENA
i_fetch_stall => product[47].ENA
i_fetch_stall => product[48].ENA
i_fetch_stall => product[49].ENA
i_fetch_stall => product[50].ENA
i_fetch_stall => product[51].ENA
i_fetch_stall => product[52].ENA
i_fetch_stall => product[53].ENA
i_fetch_stall => product[54].ENA
i_fetch_stall => product[55].ENA
i_fetch_stall => product[56].ENA
i_fetch_stall => product[57].ENA
i_fetch_stall => product[58].ENA
i_fetch_stall => product[59].ENA
i_fetch_stall => product[60].ENA
i_fetch_stall => product[61].ENA
i_fetch_stall => product[62].ENA
i_fetch_stall => product[63].ENA
i_fetch_stall => product[64].ENA
i_fetch_stall => product[65].ENA
i_fetch_stall => product[66].ENA
i_fetch_stall => product[67].ENA
i_fetch_stall => count[0].ENA
i_fetch_stall => count[1].ENA
i_fetch_stall => count[2].ENA
i_fetch_stall => count[3].ENA
i_fetch_stall => count[4].ENA
i_fetch_stall => count[5].ENA
i_a_in[0] => Add2.IN32
i_a_in[0] => sum34_b[0].DATAB
i_a_in[0] => Add0.IN64
i_a_in[1] => Add2.IN31
i_a_in[1] => sum34_b[1].DATAB
i_a_in[1] => Add0.IN63
i_a_in[2] => Add2.IN30
i_a_in[2] => sum34_b[2].DATAB
i_a_in[2] => Add0.IN62
i_a_in[3] => Add2.IN29
i_a_in[3] => sum34_b[3].DATAB
i_a_in[3] => Add0.IN61
i_a_in[4] => Add2.IN28
i_a_in[4] => sum34_b[4].DATAB
i_a_in[4] => Add0.IN60
i_a_in[5] => Add2.IN27
i_a_in[5] => sum34_b[5].DATAB
i_a_in[5] => Add0.IN59
i_a_in[6] => Add2.IN26
i_a_in[6] => sum34_b[6].DATAB
i_a_in[6] => Add0.IN58
i_a_in[7] => Add2.IN25
i_a_in[7] => sum34_b[7].DATAB
i_a_in[7] => Add0.IN57
i_a_in[8] => Add2.IN24
i_a_in[8] => sum34_b[8].DATAB
i_a_in[8] => Add0.IN56
i_a_in[9] => Add2.IN23
i_a_in[9] => sum34_b[9].DATAB
i_a_in[9] => Add0.IN55
i_a_in[10] => Add2.IN22
i_a_in[10] => sum34_b[10].DATAB
i_a_in[10] => Add0.IN54
i_a_in[11] => Add2.IN21
i_a_in[11] => sum34_b[11].DATAB
i_a_in[11] => Add0.IN53
i_a_in[12] => Add2.IN20
i_a_in[12] => sum34_b[12].DATAB
i_a_in[12] => Add0.IN52
i_a_in[13] => Add2.IN19
i_a_in[13] => sum34_b[13].DATAB
i_a_in[13] => Add0.IN51
i_a_in[14] => Add2.IN18
i_a_in[14] => sum34_b[14].DATAB
i_a_in[14] => Add0.IN50
i_a_in[15] => Add2.IN17
i_a_in[15] => sum34_b[15].DATAB
i_a_in[15] => Add0.IN49
i_a_in[16] => Add2.IN16
i_a_in[16] => sum34_b[16].DATAB
i_a_in[16] => Add0.IN48
i_a_in[17] => Add2.IN15
i_a_in[17] => sum34_b[17].DATAB
i_a_in[17] => Add0.IN47
i_a_in[18] => Add2.IN14
i_a_in[18] => sum34_b[18].DATAB
i_a_in[18] => Add0.IN46
i_a_in[19] => Add2.IN13
i_a_in[19] => sum34_b[19].DATAB
i_a_in[19] => Add0.IN45
i_a_in[20] => Add2.IN12
i_a_in[20] => sum34_b[20].DATAB
i_a_in[20] => Add0.IN44
i_a_in[21] => Add2.IN11
i_a_in[21] => sum34_b[21].DATAB
i_a_in[21] => Add0.IN43
i_a_in[22] => Add2.IN10
i_a_in[22] => sum34_b[22].DATAB
i_a_in[22] => Add0.IN42
i_a_in[23] => Add2.IN9
i_a_in[23] => sum34_b[23].DATAB
i_a_in[23] => Add0.IN41
i_a_in[24] => Add2.IN8
i_a_in[24] => sum34_b[24].DATAB
i_a_in[24] => Add0.IN40
i_a_in[25] => Add2.IN7
i_a_in[25] => sum34_b[25].DATAB
i_a_in[25] => Add0.IN39
i_a_in[26] => Add2.IN6
i_a_in[26] => sum34_b[26].DATAB
i_a_in[26] => Add0.IN38
i_a_in[27] => Add2.IN5
i_a_in[27] => sum34_b[27].DATAB
i_a_in[27] => Add0.IN37
i_a_in[28] => Add2.IN4
i_a_in[28] => sum34_b[28].DATAB
i_a_in[28] => Add0.IN36
i_a_in[29] => Add2.IN3
i_a_in[29] => sum34_b[29].DATAB
i_a_in[29] => Add0.IN35
i_a_in[30] => Add2.IN2
i_a_in[30] => sum34_b[30].DATAB
i_a_in[30] => Add0.IN34
i_a_in[31] => Add2.IN1
i_a_in[31] => sum34_b[31].DATAB
i_a_in[31] => Add0.IN33
i_b_in[0] => product_nxt[1].DATAB
i_b_in[1] => product_nxt[2].DATAB
i_b_in[2] => product_nxt[3].DATAB
i_b_in[3] => product_nxt[4].DATAB
i_b_in[4] => product_nxt[5].DATAB
i_b_in[5] => product_nxt[6].DATAB
i_b_in[6] => product_nxt[7].DATAB
i_b_in[7] => product_nxt[8].DATAB
i_b_in[8] => product_nxt[9].DATAB
i_b_in[9] => product_nxt[10].DATAB
i_b_in[10] => product_nxt[11].DATAB
i_b_in[11] => product_nxt[12].DATAB
i_b_in[12] => product_nxt[13].DATAB
i_b_in[13] => product_nxt[14].DATAB
i_b_in[14] => product_nxt[15].DATAB
i_b_in[15] => product_nxt[16].DATAB
i_b_in[16] => product_nxt[17].DATAB
i_b_in[17] => product_nxt[18].DATAB
i_b_in[18] => product_nxt[19].DATAB
i_b_in[19] => product_nxt[20].DATAB
i_b_in[20] => product_nxt[21].DATAB
i_b_in[21] => product_nxt[22].DATAB
i_b_in[22] => product_nxt[23].DATAB
i_b_in[23] => product_nxt[24].DATAB
i_b_in[24] => product_nxt[25].DATAB
i_b_in[25] => product_nxt[26].DATAB
i_b_in[26] => product_nxt[27].DATAB
i_b_in[27] => product_nxt[28].DATAB
i_b_in[28] => product_nxt[29].DATAB
i_b_in[29] => product_nxt[30].DATAB
i_b_in[30] => product_nxt[31].DATAB
i_b_in[31] => product_nxt[32].DATAB
i_function[0] => count_nxt[0].DATAB
i_function[1] => always0.IN1
i_function[1] => always0.IN1
i_function[1] => always0.IN1
i_execute => count.OUTPUTSELECT
i_execute => count.OUTPUTSELECT
i_execute => count.OUTPUTSELECT
i_execute => count.OUTPUTSELECT
i_execute => count.OUTPUTSELECT
i_execute => count.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => product.OUTPUTSELECT
i_execute => o_done.OUTPUTSELECT
o_out[0] <= product[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= product[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= product[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= product[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= product[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= product[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= product[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= product[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= product[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= product[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= product[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= product[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= product[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= product[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= product[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= product[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= product[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= product[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= product[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= product[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= product[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= product[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= product[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= product[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= product[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= product[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= product[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= product[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= product[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= product[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= product[31].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= product[32].DB_MAX_OUTPUT_PORT_TYPE
o_flags[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
o_flags[1] <= product[32].DB_MAX_OUTPUT_PORT_TYPE
o_done <= o_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|msystem|a23_core:u_amber|a23_execute:u_execute|a23_register_bank:u_register_bank
i_clk => r15[0].CLK
i_clk => r15[1].CLK
i_clk => r15[2].CLK
i_clk => r15[3].CLK
i_clk => r15[4].CLK
i_clk => r15[5].CLK
i_clk => r15[6].CLK
i_clk => r15[7].CLK
i_clk => r15[8].CLK
i_clk => r15[9].CLK
i_clk => r15[10].CLK
i_clk => r15[11].CLK
i_clk => r15[12].CLK
i_clk => r15[13].CLK
i_clk => r15[14].CLK
i_clk => r15[15].CLK
i_clk => r15[16].CLK
i_clk => r15[17].CLK
i_clk => r15[18].CLK
i_clk => r15[19].CLK
i_clk => r15[20].CLK
i_clk => r15[21].CLK
i_clk => r15[22].CLK
i_clk => r15[23].CLK
i_clk => r14_firq[0].CLK
i_clk => r14_firq[1].CLK
i_clk => r14_firq[2].CLK
i_clk => r14_firq[3].CLK
i_clk => r14_firq[4].CLK
i_clk => r14_firq[5].CLK
i_clk => r14_firq[6].CLK
i_clk => r14_firq[7].CLK
i_clk => r14_firq[8].CLK
i_clk => r14_firq[9].CLK
i_clk => r14_firq[10].CLK
i_clk => r14_firq[11].CLK
i_clk => r14_firq[12].CLK
i_clk => r14_firq[13].CLK
i_clk => r14_firq[14].CLK
i_clk => r14_firq[15].CLK
i_clk => r14_firq[16].CLK
i_clk => r14_firq[17].CLK
i_clk => r14_firq[18].CLK
i_clk => r14_firq[19].CLK
i_clk => r14_firq[20].CLK
i_clk => r14_firq[21].CLK
i_clk => r14_firq[22].CLK
i_clk => r14_firq[23].CLK
i_clk => r14_firq[24].CLK
i_clk => r14_firq[25].CLK
i_clk => r14_firq[26].CLK
i_clk => r14_firq[27].CLK
i_clk => r14_firq[28].CLK
i_clk => r14_firq[29].CLK
i_clk => r14_firq[30].CLK
i_clk => r14_firq[31].CLK
i_clk => r13_firq[0].CLK
i_clk => r13_firq[1].CLK
i_clk => r13_firq[2].CLK
i_clk => r13_firq[3].CLK
i_clk => r13_firq[4].CLK
i_clk => r13_firq[5].CLK
i_clk => r13_firq[6].CLK
i_clk => r13_firq[7].CLK
i_clk => r13_firq[8].CLK
i_clk => r13_firq[9].CLK
i_clk => r13_firq[10].CLK
i_clk => r13_firq[11].CLK
i_clk => r13_firq[12].CLK
i_clk => r13_firq[13].CLK
i_clk => r13_firq[14].CLK
i_clk => r13_firq[15].CLK
i_clk => r13_firq[16].CLK
i_clk => r13_firq[17].CLK
i_clk => r13_firq[18].CLK
i_clk => r13_firq[19].CLK
i_clk => r13_firq[20].CLK
i_clk => r13_firq[21].CLK
i_clk => r13_firq[22].CLK
i_clk => r13_firq[23].CLK
i_clk => r13_firq[24].CLK
i_clk => r13_firq[25].CLK
i_clk => r13_firq[26].CLK
i_clk => r13_firq[27].CLK
i_clk => r13_firq[28].CLK
i_clk => r13_firq[29].CLK
i_clk => r13_firq[30].CLK
i_clk => r13_firq[31].CLK
i_clk => r14_irq[0].CLK
i_clk => r14_irq[1].CLK
i_clk => r14_irq[2].CLK
i_clk => r14_irq[3].CLK
i_clk => r14_irq[4].CLK
i_clk => r14_irq[5].CLK
i_clk => r14_irq[6].CLK
i_clk => r14_irq[7].CLK
i_clk => r14_irq[8].CLK
i_clk => r14_irq[9].CLK
i_clk => r14_irq[10].CLK
i_clk => r14_irq[11].CLK
i_clk => r14_irq[12].CLK
i_clk => r14_irq[13].CLK
i_clk => r14_irq[14].CLK
i_clk => r14_irq[15].CLK
i_clk => r14_irq[16].CLK
i_clk => r14_irq[17].CLK
i_clk => r14_irq[18].CLK
i_clk => r14_irq[19].CLK
i_clk => r14_irq[20].CLK
i_clk => r14_irq[21].CLK
i_clk => r14_irq[22].CLK
i_clk => r14_irq[23].CLK
i_clk => r14_irq[24].CLK
i_clk => r14_irq[25].CLK
i_clk => r14_irq[26].CLK
i_clk => r14_irq[27].CLK
i_clk => r14_irq[28].CLK
i_clk => r14_irq[29].CLK
i_clk => r14_irq[30].CLK
i_clk => r14_irq[31].CLK
i_clk => r13_irq[0].CLK
i_clk => r13_irq[1].CLK
i_clk => r13_irq[2].CLK
i_clk => r13_irq[3].CLK
i_clk => r13_irq[4].CLK
i_clk => r13_irq[5].CLK
i_clk => r13_irq[6].CLK
i_clk => r13_irq[7].CLK
i_clk => r13_irq[8].CLK
i_clk => r13_irq[9].CLK
i_clk => r13_irq[10].CLK
i_clk => r13_irq[11].CLK
i_clk => r13_irq[12].CLK
i_clk => r13_irq[13].CLK
i_clk => r13_irq[14].CLK
i_clk => r13_irq[15].CLK
i_clk => r13_irq[16].CLK
i_clk => r13_irq[17].CLK
i_clk => r13_irq[18].CLK
i_clk => r13_irq[19].CLK
i_clk => r13_irq[20].CLK
i_clk => r13_irq[21].CLK
i_clk => r13_irq[22].CLK
i_clk => r13_irq[23].CLK
i_clk => r13_irq[24].CLK
i_clk => r13_irq[25].CLK
i_clk => r13_irq[26].CLK
i_clk => r13_irq[27].CLK
i_clk => r13_irq[28].CLK
i_clk => r13_irq[29].CLK
i_clk => r13_irq[30].CLK
i_clk => r13_irq[31].CLK
i_clk => r14_svc[0].CLK
i_clk => r14_svc[1].CLK
i_clk => r14_svc[2].CLK
i_clk => r14_svc[3].CLK
i_clk => r14_svc[4].CLK
i_clk => r14_svc[5].CLK
i_clk => r14_svc[6].CLK
i_clk => r14_svc[7].CLK
i_clk => r14_svc[8].CLK
i_clk => r14_svc[9].CLK
i_clk => r14_svc[10].CLK
i_clk => r14_svc[11].CLK
i_clk => r14_svc[12].CLK
i_clk => r14_svc[13].CLK
i_clk => r14_svc[14].CLK
i_clk => r14_svc[15].CLK
i_clk => r14_svc[16].CLK
i_clk => r14_svc[17].CLK
i_clk => r14_svc[18].CLK
i_clk => r14_svc[19].CLK
i_clk => r14_svc[20].CLK
i_clk => r14_svc[21].CLK
i_clk => r14_svc[22].CLK
i_clk => r14_svc[23].CLK
i_clk => r14_svc[24].CLK
i_clk => r14_svc[25].CLK
i_clk => r14_svc[26].CLK
i_clk => r14_svc[27].CLK
i_clk => r14_svc[28].CLK
i_clk => r14_svc[29].CLK
i_clk => r14_svc[30].CLK
i_clk => r14_svc[31].CLK
i_clk => r13_svc[0].CLK
i_clk => r13_svc[1].CLK
i_clk => r13_svc[2].CLK
i_clk => r13_svc[3].CLK
i_clk => r13_svc[4].CLK
i_clk => r13_svc[5].CLK
i_clk => r13_svc[6].CLK
i_clk => r13_svc[7].CLK
i_clk => r13_svc[8].CLK
i_clk => r13_svc[9].CLK
i_clk => r13_svc[10].CLK
i_clk => r13_svc[11].CLK
i_clk => r13_svc[12].CLK
i_clk => r13_svc[13].CLK
i_clk => r13_svc[14].CLK
i_clk => r13_svc[15].CLK
i_clk => r13_svc[16].CLK
i_clk => r13_svc[17].CLK
i_clk => r13_svc[18].CLK
i_clk => r13_svc[19].CLK
i_clk => r13_svc[20].CLK
i_clk => r13_svc[21].CLK
i_clk => r13_svc[22].CLK
i_clk => r13_svc[23].CLK
i_clk => r13_svc[24].CLK
i_clk => r13_svc[25].CLK
i_clk => r13_svc[26].CLK
i_clk => r13_svc[27].CLK
i_clk => r13_svc[28].CLK
i_clk => r13_svc[29].CLK
i_clk => r13_svc[30].CLK
i_clk => r13_svc[31].CLK
i_clk => r14[0].CLK
i_clk => r14[1].CLK
i_clk => r14[2].CLK
i_clk => r14[3].CLK
i_clk => r14[4].CLK
i_clk => r14[5].CLK
i_clk => r14[6].CLK
i_clk => r14[7].CLK
i_clk => r14[8].CLK
i_clk => r14[9].CLK
i_clk => r14[10].CLK
i_clk => r14[11].CLK
i_clk => r14[12].CLK
i_clk => r14[13].CLK
i_clk => r14[14].CLK
i_clk => r14[15].CLK
i_clk => r14[16].CLK
i_clk => r14[17].CLK
i_clk => r14[18].CLK
i_clk => r14[19].CLK
i_clk => r14[20].CLK
i_clk => r14[21].CLK
i_clk => r14[22].CLK
i_clk => r14[23].CLK
i_clk => r14[24].CLK
i_clk => r14[25].CLK
i_clk => r14[26].CLK
i_clk => r14[27].CLK
i_clk => r14[28].CLK
i_clk => r14[29].CLK
i_clk => r14[30].CLK
i_clk => r14[31].CLK
i_clk => r13[0].CLK
i_clk => r13[1].CLK
i_clk => r13[2].CLK
i_clk => r13[3].CLK
i_clk => r13[4].CLK
i_clk => r13[5].CLK
i_clk => r13[6].CLK
i_clk => r13[7].CLK
i_clk => r13[8].CLK
i_clk => r13[9].CLK
i_clk => r13[10].CLK
i_clk => r13[11].CLK
i_clk => r13[12].CLK
i_clk => r13[13].CLK
i_clk => r13[14].CLK
i_clk => r13[15].CLK
i_clk => r13[16].CLK
i_clk => r13[17].CLK
i_clk => r13[18].CLK
i_clk => r13[19].CLK
i_clk => r13[20].CLK
i_clk => r13[21].CLK
i_clk => r13[22].CLK
i_clk => r13[23].CLK
i_clk => r13[24].CLK
i_clk => r13[25].CLK
i_clk => r13[26].CLK
i_clk => r13[27].CLK
i_clk => r13[28].CLK
i_clk => r13[29].CLK
i_clk => r13[30].CLK
i_clk => r13[31].CLK
i_clk => r12_firq[0].CLK
i_clk => r12_firq[1].CLK
i_clk => r12_firq[2].CLK
i_clk => r12_firq[3].CLK
i_clk => r12_firq[4].CLK
i_clk => r12_firq[5].CLK
i_clk => r12_firq[6].CLK
i_clk => r12_firq[7].CLK
i_clk => r12_firq[8].CLK
i_clk => r12_firq[9].CLK
i_clk => r12_firq[10].CLK
i_clk => r12_firq[11].CLK
i_clk => r12_firq[12].CLK
i_clk => r12_firq[13].CLK
i_clk => r12_firq[14].CLK
i_clk => r12_firq[15].CLK
i_clk => r12_firq[16].CLK
i_clk => r12_firq[17].CLK
i_clk => r12_firq[18].CLK
i_clk => r12_firq[19].CLK
i_clk => r12_firq[20].CLK
i_clk => r12_firq[21].CLK
i_clk => r12_firq[22].CLK
i_clk => r12_firq[23].CLK
i_clk => r12_firq[24].CLK
i_clk => r12_firq[25].CLK
i_clk => r12_firq[26].CLK
i_clk => r12_firq[27].CLK
i_clk => r12_firq[28].CLK
i_clk => r12_firq[29].CLK
i_clk => r12_firq[30].CLK
i_clk => r12_firq[31].CLK
i_clk => r11_firq[0].CLK
i_clk => r11_firq[1].CLK
i_clk => r11_firq[2].CLK
i_clk => r11_firq[3].CLK
i_clk => r11_firq[4].CLK
i_clk => r11_firq[5].CLK
i_clk => r11_firq[6].CLK
i_clk => r11_firq[7].CLK
i_clk => r11_firq[8].CLK
i_clk => r11_firq[9].CLK
i_clk => r11_firq[10].CLK
i_clk => r11_firq[11].CLK
i_clk => r11_firq[12].CLK
i_clk => r11_firq[13].CLK
i_clk => r11_firq[14].CLK
i_clk => r11_firq[15].CLK
i_clk => r11_firq[16].CLK
i_clk => r11_firq[17].CLK
i_clk => r11_firq[18].CLK
i_clk => r11_firq[19].CLK
i_clk => r11_firq[20].CLK
i_clk => r11_firq[21].CLK
i_clk => r11_firq[22].CLK
i_clk => r11_firq[23].CLK
i_clk => r11_firq[24].CLK
i_clk => r11_firq[25].CLK
i_clk => r11_firq[26].CLK
i_clk => r11_firq[27].CLK
i_clk => r11_firq[28].CLK
i_clk => r11_firq[29].CLK
i_clk => r11_firq[30].CLK
i_clk => r11_firq[31].CLK
i_clk => r10_firq[0].CLK
i_clk => r10_firq[1].CLK
i_clk => r10_firq[2].CLK
i_clk => r10_firq[3].CLK
i_clk => r10_firq[4].CLK
i_clk => r10_firq[5].CLK
i_clk => r10_firq[6].CLK
i_clk => r10_firq[7].CLK
i_clk => r10_firq[8].CLK
i_clk => r10_firq[9].CLK
i_clk => r10_firq[10].CLK
i_clk => r10_firq[11].CLK
i_clk => r10_firq[12].CLK
i_clk => r10_firq[13].CLK
i_clk => r10_firq[14].CLK
i_clk => r10_firq[15].CLK
i_clk => r10_firq[16].CLK
i_clk => r10_firq[17].CLK
i_clk => r10_firq[18].CLK
i_clk => r10_firq[19].CLK
i_clk => r10_firq[20].CLK
i_clk => r10_firq[21].CLK
i_clk => r10_firq[22].CLK
i_clk => r10_firq[23].CLK
i_clk => r10_firq[24].CLK
i_clk => r10_firq[25].CLK
i_clk => r10_firq[26].CLK
i_clk => r10_firq[27].CLK
i_clk => r10_firq[28].CLK
i_clk => r10_firq[29].CLK
i_clk => r10_firq[30].CLK
i_clk => r10_firq[31].CLK
i_clk => r9_firq[0].CLK
i_clk => r9_firq[1].CLK
i_clk => r9_firq[2].CLK
i_clk => r9_firq[3].CLK
i_clk => r9_firq[4].CLK
i_clk => r9_firq[5].CLK
i_clk => r9_firq[6].CLK
i_clk => r9_firq[7].CLK
i_clk => r9_firq[8].CLK
i_clk => r9_firq[9].CLK
i_clk => r9_firq[10].CLK
i_clk => r9_firq[11].CLK
i_clk => r9_firq[12].CLK
i_clk => r9_firq[13].CLK
i_clk => r9_firq[14].CLK
i_clk => r9_firq[15].CLK
i_clk => r9_firq[16].CLK
i_clk => r9_firq[17].CLK
i_clk => r9_firq[18].CLK
i_clk => r9_firq[19].CLK
i_clk => r9_firq[20].CLK
i_clk => r9_firq[21].CLK
i_clk => r9_firq[22].CLK
i_clk => r9_firq[23].CLK
i_clk => r9_firq[24].CLK
i_clk => r9_firq[25].CLK
i_clk => r9_firq[26].CLK
i_clk => r9_firq[27].CLK
i_clk => r9_firq[28].CLK
i_clk => r9_firq[29].CLK
i_clk => r9_firq[30].CLK
i_clk => r9_firq[31].CLK
i_clk => r8_firq[0].CLK
i_clk => r8_firq[1].CLK
i_clk => r8_firq[2].CLK
i_clk => r8_firq[3].CLK
i_clk => r8_firq[4].CLK
i_clk => r8_firq[5].CLK
i_clk => r8_firq[6].CLK
i_clk => r8_firq[7].CLK
i_clk => r8_firq[8].CLK
i_clk => r8_firq[9].CLK
i_clk => r8_firq[10].CLK
i_clk => r8_firq[11].CLK
i_clk => r8_firq[12].CLK
i_clk => r8_firq[13].CLK
i_clk => r8_firq[14].CLK
i_clk => r8_firq[15].CLK
i_clk => r8_firq[16].CLK
i_clk => r8_firq[17].CLK
i_clk => r8_firq[18].CLK
i_clk => r8_firq[19].CLK
i_clk => r8_firq[20].CLK
i_clk => r8_firq[21].CLK
i_clk => r8_firq[22].CLK
i_clk => r8_firq[23].CLK
i_clk => r8_firq[24].CLK
i_clk => r8_firq[25].CLK
i_clk => r8_firq[26].CLK
i_clk => r8_firq[27].CLK
i_clk => r8_firq[28].CLK
i_clk => r8_firq[29].CLK
i_clk => r8_firq[30].CLK
i_clk => r8_firq[31].CLK
i_clk => r12[0].CLK
i_clk => r12[1].CLK
i_clk => r12[2].CLK
i_clk => r12[3].CLK
i_clk => r12[4].CLK
i_clk => r12[5].CLK
i_clk => r12[6].CLK
i_clk => r12[7].CLK
i_clk => r12[8].CLK
i_clk => r12[9].CLK
i_clk => r12[10].CLK
i_clk => r12[11].CLK
i_clk => r12[12].CLK
i_clk => r12[13].CLK
i_clk => r12[14].CLK
i_clk => r12[15].CLK
i_clk => r12[16].CLK
i_clk => r12[17].CLK
i_clk => r12[18].CLK
i_clk => r12[19].CLK
i_clk => r12[20].CLK
i_clk => r12[21].CLK
i_clk => r12[22].CLK
i_clk => r12[23].CLK
i_clk => r12[24].CLK
i_clk => r12[25].CLK
i_clk => r12[26].CLK
i_clk => r12[27].CLK
i_clk => r12[28].CLK
i_clk => r12[29].CLK
i_clk => r12[30].CLK
i_clk => r12[31].CLK
i_clk => r11[0].CLK
i_clk => r11[1].CLK
i_clk => r11[2].CLK
i_clk => r11[3].CLK
i_clk => r11[4].CLK
i_clk => r11[5].CLK
i_clk => r11[6].CLK
i_clk => r11[7].CLK
i_clk => r11[8].CLK
i_clk => r11[9].CLK
i_clk => r11[10].CLK
i_clk => r11[11].CLK
i_clk => r11[12].CLK
i_clk => r11[13].CLK
i_clk => r11[14].CLK
i_clk => r11[15].CLK
i_clk => r11[16].CLK
i_clk => r11[17].CLK
i_clk => r11[18].CLK
i_clk => r11[19].CLK
i_clk => r11[20].CLK
i_clk => r11[21].CLK
i_clk => r11[22].CLK
i_clk => r11[23].CLK
i_clk => r11[24].CLK
i_clk => r11[25].CLK
i_clk => r11[26].CLK
i_clk => r11[27].CLK
i_clk => r11[28].CLK
i_clk => r11[29].CLK
i_clk => r11[30].CLK
i_clk => r11[31].CLK
i_clk => r10[0].CLK
i_clk => r10[1].CLK
i_clk => r10[2].CLK
i_clk => r10[3].CLK
i_clk => r10[4].CLK
i_clk => r10[5].CLK
i_clk => r10[6].CLK
i_clk => r10[7].CLK
i_clk => r10[8].CLK
i_clk => r10[9].CLK
i_clk => r10[10].CLK
i_clk => r10[11].CLK
i_clk => r10[12].CLK
i_clk => r10[13].CLK
i_clk => r10[14].CLK
i_clk => r10[15].CLK
i_clk => r10[16].CLK
i_clk => r10[17].CLK
i_clk => r10[18].CLK
i_clk => r10[19].CLK
i_clk => r10[20].CLK
i_clk => r10[21].CLK
i_clk => r10[22].CLK
i_clk => r10[23].CLK
i_clk => r10[24].CLK
i_clk => r10[25].CLK
i_clk => r10[26].CLK
i_clk => r10[27].CLK
i_clk => r10[28].CLK
i_clk => r10[29].CLK
i_clk => r10[30].CLK
i_clk => r10[31].CLK
i_clk => r9[0].CLK
i_clk => r9[1].CLK
i_clk => r9[2].CLK
i_clk => r9[3].CLK
i_clk => r9[4].CLK
i_clk => r9[5].CLK
i_clk => r9[6].CLK
i_clk => r9[7].CLK
i_clk => r9[8].CLK
i_clk => r9[9].CLK
i_clk => r9[10].CLK
i_clk => r9[11].CLK
i_clk => r9[12].CLK
i_clk => r9[13].CLK
i_clk => r9[14].CLK
i_clk => r9[15].CLK
i_clk => r9[16].CLK
i_clk => r9[17].CLK
i_clk => r9[18].CLK
i_clk => r9[19].CLK
i_clk => r9[20].CLK
i_clk => r9[21].CLK
i_clk => r9[22].CLK
i_clk => r9[23].CLK
i_clk => r9[24].CLK
i_clk => r9[25].CLK
i_clk => r9[26].CLK
i_clk => r9[27].CLK
i_clk => r9[28].CLK
i_clk => r9[29].CLK
i_clk => r9[30].CLK
i_clk => r9[31].CLK
i_clk => r8[0].CLK
i_clk => r8[1].CLK
i_clk => r8[2].CLK
i_clk => r8[3].CLK
i_clk => r8[4].CLK
i_clk => r8[5].CLK
i_clk => r8[6].CLK
i_clk => r8[7].CLK
i_clk => r8[8].CLK
i_clk => r8[9].CLK
i_clk => r8[10].CLK
i_clk => r8[11].CLK
i_clk => r8[12].CLK
i_clk => r8[13].CLK
i_clk => r8[14].CLK
i_clk => r8[15].CLK
i_clk => r8[16].CLK
i_clk => r8[17].CLK
i_clk => r8[18].CLK
i_clk => r8[19].CLK
i_clk => r8[20].CLK
i_clk => r8[21].CLK
i_clk => r8[22].CLK
i_clk => r8[23].CLK
i_clk => r8[24].CLK
i_clk => r8[25].CLK
i_clk => r8[26].CLK
i_clk => r8[27].CLK
i_clk => r8[28].CLK
i_clk => r8[29].CLK
i_clk => r8[30].CLK
i_clk => r8[31].CLK
i_clk => r7[0].CLK
i_clk => r7[1].CLK
i_clk => r7[2].CLK
i_clk => r7[3].CLK
i_clk => r7[4].CLK
i_clk => r7[5].CLK
i_clk => r7[6].CLK
i_clk => r7[7].CLK
i_clk => r7[8].CLK
i_clk => r7[9].CLK
i_clk => r7[10].CLK
i_clk => r7[11].CLK
i_clk => r7[12].CLK
i_clk => r7[13].CLK
i_clk => r7[14].CLK
i_clk => r7[15].CLK
i_clk => r7[16].CLK
i_clk => r7[17].CLK
i_clk => r7[18].CLK
i_clk => r7[19].CLK
i_clk => r7[20].CLK
i_clk => r7[21].CLK
i_clk => r7[22].CLK
i_clk => r7[23].CLK
i_clk => r7[24].CLK
i_clk => r7[25].CLK
i_clk => r7[26].CLK
i_clk => r7[27].CLK
i_clk => r7[28].CLK
i_clk => r7[29].CLK
i_clk => r7[30].CLK
i_clk => r7[31].CLK
i_clk => r6[0].CLK
i_clk => r6[1].CLK
i_clk => r6[2].CLK
i_clk => r6[3].CLK
i_clk => r6[4].CLK
i_clk => r6[5].CLK
i_clk => r6[6].CLK
i_clk => r6[7].CLK
i_clk => r6[8].CLK
i_clk => r6[9].CLK
i_clk => r6[10].CLK
i_clk => r6[11].CLK
i_clk => r6[12].CLK
i_clk => r6[13].CLK
i_clk => r6[14].CLK
i_clk => r6[15].CLK
i_clk => r6[16].CLK
i_clk => r6[17].CLK
i_clk => r6[18].CLK
i_clk => r6[19].CLK
i_clk => r6[20].CLK
i_clk => r6[21].CLK
i_clk => r6[22].CLK
i_clk => r6[23].CLK
i_clk => r6[24].CLK
i_clk => r6[25].CLK
i_clk => r6[26].CLK
i_clk => r6[27].CLK
i_clk => r6[28].CLK
i_clk => r6[29].CLK
i_clk => r6[30].CLK
i_clk => r6[31].CLK
i_clk => r5[0].CLK
i_clk => r5[1].CLK
i_clk => r5[2].CLK
i_clk => r5[3].CLK
i_clk => r5[4].CLK
i_clk => r5[5].CLK
i_clk => r5[6].CLK
i_clk => r5[7].CLK
i_clk => r5[8].CLK
i_clk => r5[9].CLK
i_clk => r5[10].CLK
i_clk => r5[11].CLK
i_clk => r5[12].CLK
i_clk => r5[13].CLK
i_clk => r5[14].CLK
i_clk => r5[15].CLK
i_clk => r5[16].CLK
i_clk => r5[17].CLK
i_clk => r5[18].CLK
i_clk => r5[19].CLK
i_clk => r5[20].CLK
i_clk => r5[21].CLK
i_clk => r5[22].CLK
i_clk => r5[23].CLK
i_clk => r5[24].CLK
i_clk => r5[25].CLK
i_clk => r5[26].CLK
i_clk => r5[27].CLK
i_clk => r5[28].CLK
i_clk => r5[29].CLK
i_clk => r5[30].CLK
i_clk => r5[31].CLK
i_clk => r4[0].CLK
i_clk => r4[1].CLK
i_clk => r4[2].CLK
i_clk => r4[3].CLK
i_clk => r4[4].CLK
i_clk => r4[5].CLK
i_clk => r4[6].CLK
i_clk => r4[7].CLK
i_clk => r4[8].CLK
i_clk => r4[9].CLK
i_clk => r4[10].CLK
i_clk => r4[11].CLK
i_clk => r4[12].CLK
i_clk => r4[13].CLK
i_clk => r4[14].CLK
i_clk => r4[15].CLK
i_clk => r4[16].CLK
i_clk => r4[17].CLK
i_clk => r4[18].CLK
i_clk => r4[19].CLK
i_clk => r4[20].CLK
i_clk => r4[21].CLK
i_clk => r4[22].CLK
i_clk => r4[23].CLK
i_clk => r4[24].CLK
i_clk => r4[25].CLK
i_clk => r4[26].CLK
i_clk => r4[27].CLK
i_clk => r4[28].CLK
i_clk => r4[29].CLK
i_clk => r4[30].CLK
i_clk => r4[31].CLK
i_clk => r3[0].CLK
i_clk => r3[1].CLK
i_clk => r3[2].CLK
i_clk => r3[3].CLK
i_clk => r3[4].CLK
i_clk => r3[5].CLK
i_clk => r3[6].CLK
i_clk => r3[7].CLK
i_clk => r3[8].CLK
i_clk => r3[9].CLK
i_clk => r3[10].CLK
i_clk => r3[11].CLK
i_clk => r3[12].CLK
i_clk => r3[13].CLK
i_clk => r3[14].CLK
i_clk => r3[15].CLK
i_clk => r3[16].CLK
i_clk => r3[17].CLK
i_clk => r3[18].CLK
i_clk => r3[19].CLK
i_clk => r3[20].CLK
i_clk => r3[21].CLK
i_clk => r3[22].CLK
i_clk => r3[23].CLK
i_clk => r3[24].CLK
i_clk => r3[25].CLK
i_clk => r3[26].CLK
i_clk => r3[27].CLK
i_clk => r3[28].CLK
i_clk => r3[29].CLK
i_clk => r3[30].CLK
i_clk => r3[31].CLK
i_clk => r2[0].CLK
i_clk => r2[1].CLK
i_clk => r2[2].CLK
i_clk => r2[3].CLK
i_clk => r2[4].CLK
i_clk => r2[5].CLK
i_clk => r2[6].CLK
i_clk => r2[7].CLK
i_clk => r2[8].CLK
i_clk => r2[9].CLK
i_clk => r2[10].CLK
i_clk => r2[11].CLK
i_clk => r2[12].CLK
i_clk => r2[13].CLK
i_clk => r2[14].CLK
i_clk => r2[15].CLK
i_clk => r2[16].CLK
i_clk => r2[17].CLK
i_clk => r2[18].CLK
i_clk => r2[19].CLK
i_clk => r2[20].CLK
i_clk => r2[21].CLK
i_clk => r2[22].CLK
i_clk => r2[23].CLK
i_clk => r2[24].CLK
i_clk => r2[25].CLK
i_clk => r2[26].CLK
i_clk => r2[27].CLK
i_clk => r2[28].CLK
i_clk => r2[29].CLK
i_clk => r2[30].CLK
i_clk => r2[31].CLK
i_clk => r1[0].CLK
i_clk => r1[1].CLK
i_clk => r1[2].CLK
i_clk => r1[3].CLK
i_clk => r1[4].CLK
i_clk => r1[5].CLK
i_clk => r1[6].CLK
i_clk => r1[7].CLK
i_clk => r1[8].CLK
i_clk => r1[9].CLK
i_clk => r1[10].CLK
i_clk => r1[11].CLK
i_clk => r1[12].CLK
i_clk => r1[13].CLK
i_clk => r1[14].CLK
i_clk => r1[15].CLK
i_clk => r1[16].CLK
i_clk => r1[17].CLK
i_clk => r1[18].CLK
i_clk => r1[19].CLK
i_clk => r1[20].CLK
i_clk => r1[21].CLK
i_clk => r1[22].CLK
i_clk => r1[23].CLK
i_clk => r1[24].CLK
i_clk => r1[25].CLK
i_clk => r1[26].CLK
i_clk => r1[27].CLK
i_clk => r1[28].CLK
i_clk => r1[29].CLK
i_clk => r1[30].CLK
i_clk => r1[31].CLK
i_clk => r0[0].CLK
i_clk => r0[1].CLK
i_clk => r0[2].CLK
i_clk => r0[3].CLK
i_clk => r0[4].CLK
i_clk => r0[5].CLK
i_clk => r0[6].CLK
i_clk => r0[7].CLK
i_clk => r0[8].CLK
i_clk => r0[9].CLK
i_clk => r0[10].CLK
i_clk => r0[11].CLK
i_clk => r0[12].CLK
i_clk => r0[13].CLK
i_clk => r0[14].CLK
i_clk => r0[15].CLK
i_clk => r0[16].CLK
i_clk => r0[17].CLK
i_clk => r0[18].CLK
i_clk => r0[19].CLK
i_clk => r0[20].CLK
i_clk => r0[21].CLK
i_clk => r0[22].CLK
i_clk => r0[23].CLK
i_clk => r0[24].CLK
i_clk => r0[25].CLK
i_clk => r0[26].CLK
i_clk => r0[27].CLK
i_clk => r0[28].CLK
i_clk => r0[29].CLK
i_clk => r0[30].CLK
i_clk => r0[31].CLK
i_fetch_stall => r15[10].ENA
i_fetch_stall => r15[9].ENA
i_fetch_stall => r15[8].ENA
i_fetch_stall => r15[7].ENA
i_fetch_stall => r15[6].ENA
i_fetch_stall => r15[5].ENA
i_fetch_stall => r15[4].ENA
i_fetch_stall => r15[3].ENA
i_fetch_stall => r15[2].ENA
i_fetch_stall => r15[1].ENA
i_fetch_stall => r15[0].ENA
i_fetch_stall => r15[11].ENA
i_fetch_stall => r15[12].ENA
i_fetch_stall => r15[13].ENA
i_fetch_stall => r15[14].ENA
i_fetch_stall => r15[15].ENA
i_fetch_stall => r15[16].ENA
i_fetch_stall => r15[17].ENA
i_fetch_stall => r15[18].ENA
i_fetch_stall => r15[19].ENA
i_fetch_stall => r15[20].ENA
i_fetch_stall => r15[21].ENA
i_fetch_stall => r15[22].ENA
i_fetch_stall => r15[23].ENA
i_fetch_stall => r14_firq[0].ENA
i_fetch_stall => r14_firq[1].ENA
i_fetch_stall => r14_firq[2].ENA
i_fetch_stall => r14_firq[3].ENA
i_fetch_stall => r14_firq[4].ENA
i_fetch_stall => r14_firq[5].ENA
i_fetch_stall => r14_firq[6].ENA
i_fetch_stall => r14_firq[7].ENA
i_fetch_stall => r14_firq[8].ENA
i_fetch_stall => r14_firq[9].ENA
i_fetch_stall => r14_firq[10].ENA
i_fetch_stall => r14_firq[11].ENA
i_fetch_stall => r14_firq[12].ENA
i_fetch_stall => r14_firq[13].ENA
i_fetch_stall => r14_firq[14].ENA
i_fetch_stall => r14_firq[15].ENA
i_fetch_stall => r14_firq[16].ENA
i_fetch_stall => r14_firq[17].ENA
i_fetch_stall => r14_firq[18].ENA
i_fetch_stall => r14_firq[19].ENA
i_fetch_stall => r14_firq[20].ENA
i_fetch_stall => r14_firq[21].ENA
i_fetch_stall => r14_firq[22].ENA
i_fetch_stall => r14_firq[23].ENA
i_fetch_stall => r14_firq[24].ENA
i_fetch_stall => r14_firq[25].ENA
i_fetch_stall => r14_firq[26].ENA
i_fetch_stall => r14_firq[27].ENA
i_fetch_stall => r14_firq[28].ENA
i_fetch_stall => r14_firq[29].ENA
i_fetch_stall => r14_firq[30].ENA
i_fetch_stall => r14_firq[31].ENA
i_fetch_stall => r13_firq[0].ENA
i_fetch_stall => r13_firq[1].ENA
i_fetch_stall => r13_firq[2].ENA
i_fetch_stall => r13_firq[3].ENA
i_fetch_stall => r13_firq[4].ENA
i_fetch_stall => r13_firq[5].ENA
i_fetch_stall => r13_firq[6].ENA
i_fetch_stall => r13_firq[7].ENA
i_fetch_stall => r13_firq[8].ENA
i_fetch_stall => r13_firq[9].ENA
i_fetch_stall => r13_firq[10].ENA
i_fetch_stall => r13_firq[11].ENA
i_fetch_stall => r13_firq[12].ENA
i_fetch_stall => r13_firq[13].ENA
i_fetch_stall => r13_firq[14].ENA
i_fetch_stall => r13_firq[15].ENA
i_fetch_stall => r13_firq[16].ENA
i_fetch_stall => r13_firq[17].ENA
i_fetch_stall => r13_firq[18].ENA
i_fetch_stall => r13_firq[19].ENA
i_fetch_stall => r13_firq[20].ENA
i_fetch_stall => r13_firq[21].ENA
i_fetch_stall => r13_firq[22].ENA
i_fetch_stall => r13_firq[23].ENA
i_fetch_stall => r13_firq[24].ENA
i_fetch_stall => r13_firq[25].ENA
i_fetch_stall => r13_firq[26].ENA
i_fetch_stall => r13_firq[27].ENA
i_fetch_stall => r13_firq[28].ENA
i_fetch_stall => r13_firq[29].ENA
i_fetch_stall => r13_firq[30].ENA
i_fetch_stall => r13_firq[31].ENA
i_fetch_stall => r14_irq[0].ENA
i_fetch_stall => r14_irq[1].ENA
i_fetch_stall => r14_irq[2].ENA
i_fetch_stall => r14_irq[3].ENA
i_fetch_stall => r14_irq[4].ENA
i_fetch_stall => r14_irq[5].ENA
i_fetch_stall => r14_irq[6].ENA
i_fetch_stall => r14_irq[7].ENA
i_fetch_stall => r14_irq[8].ENA
i_fetch_stall => r14_irq[9].ENA
i_fetch_stall => r14_irq[10].ENA
i_fetch_stall => r14_irq[11].ENA
i_fetch_stall => r14_irq[12].ENA
i_fetch_stall => r14_irq[13].ENA
i_fetch_stall => r14_irq[14].ENA
i_fetch_stall => r14_irq[15].ENA
i_fetch_stall => r14_irq[16].ENA
i_fetch_stall => r14_irq[17].ENA
i_fetch_stall => r14_irq[18].ENA
i_fetch_stall => r14_irq[19].ENA
i_fetch_stall => r14_irq[20].ENA
i_fetch_stall => r14_irq[21].ENA
i_fetch_stall => r14_irq[22].ENA
i_fetch_stall => r14_irq[23].ENA
i_fetch_stall => r14_irq[24].ENA
i_fetch_stall => r14_irq[25].ENA
i_fetch_stall => r14_irq[26].ENA
i_fetch_stall => r14_irq[27].ENA
i_fetch_stall => r14_irq[28].ENA
i_fetch_stall => r14_irq[29].ENA
i_fetch_stall => r14_irq[30].ENA
i_fetch_stall => r14_irq[31].ENA
i_fetch_stall => r13_irq[0].ENA
i_fetch_stall => r13_irq[1].ENA
i_fetch_stall => r13_irq[2].ENA
i_fetch_stall => r13_irq[3].ENA
i_fetch_stall => r13_irq[4].ENA
i_fetch_stall => r13_irq[5].ENA
i_fetch_stall => r13_irq[6].ENA
i_fetch_stall => r13_irq[7].ENA
i_fetch_stall => r13_irq[8].ENA
i_fetch_stall => r13_irq[9].ENA
i_fetch_stall => r13_irq[10].ENA
i_fetch_stall => r13_irq[11].ENA
i_fetch_stall => r13_irq[12].ENA
i_fetch_stall => r13_irq[13].ENA
i_fetch_stall => r13_irq[14].ENA
i_fetch_stall => r13_irq[15].ENA
i_fetch_stall => r13_irq[16].ENA
i_fetch_stall => r13_irq[17].ENA
i_fetch_stall => r13_irq[18].ENA
i_fetch_stall => r13_irq[19].ENA
i_fetch_stall => r13_irq[20].ENA
i_fetch_stall => r13_irq[21].ENA
i_fetch_stall => r13_irq[22].ENA
i_fetch_stall => r13_irq[23].ENA
i_fetch_stall => r13_irq[24].ENA
i_fetch_stall => r13_irq[25].ENA
i_fetch_stall => r13_irq[26].ENA
i_fetch_stall => r13_irq[27].ENA
i_fetch_stall => r13_irq[28].ENA
i_fetch_stall => r13_irq[29].ENA
i_fetch_stall => r13_irq[30].ENA
i_fetch_stall => r13_irq[31].ENA
i_fetch_stall => r14_svc[0].ENA
i_fetch_stall => r14_svc[1].ENA
i_fetch_stall => r14_svc[2].ENA
i_fetch_stall => r14_svc[3].ENA
i_fetch_stall => r14_svc[4].ENA
i_fetch_stall => r14_svc[5].ENA
i_fetch_stall => r14_svc[6].ENA
i_fetch_stall => r14_svc[7].ENA
i_fetch_stall => r14_svc[8].ENA
i_fetch_stall => r14_svc[9].ENA
i_fetch_stall => r14_svc[10].ENA
i_fetch_stall => r14_svc[11].ENA
i_fetch_stall => r14_svc[12].ENA
i_fetch_stall => r14_svc[13].ENA
i_fetch_stall => r14_svc[14].ENA
i_fetch_stall => r14_svc[15].ENA
i_fetch_stall => r14_svc[16].ENA
i_fetch_stall => r14_svc[17].ENA
i_fetch_stall => r14_svc[18].ENA
i_fetch_stall => r14_svc[19].ENA
i_fetch_stall => r14_svc[20].ENA
i_fetch_stall => r14_svc[21].ENA
i_fetch_stall => r14_svc[22].ENA
i_fetch_stall => r14_svc[23].ENA
i_fetch_stall => r14_svc[24].ENA
i_fetch_stall => r14_svc[25].ENA
i_fetch_stall => r14_svc[26].ENA
i_fetch_stall => r14_svc[27].ENA
i_fetch_stall => r14_svc[28].ENA
i_fetch_stall => r14_svc[29].ENA
i_fetch_stall => r14_svc[30].ENA
i_fetch_stall => r14_svc[31].ENA
i_fetch_stall => r13_svc[0].ENA
i_fetch_stall => r13_svc[1].ENA
i_fetch_stall => r13_svc[2].ENA
i_fetch_stall => r13_svc[3].ENA
i_fetch_stall => r13_svc[4].ENA
i_fetch_stall => r13_svc[5].ENA
i_fetch_stall => r13_svc[6].ENA
i_fetch_stall => r13_svc[7].ENA
i_fetch_stall => r13_svc[8].ENA
i_fetch_stall => r13_svc[9].ENA
i_fetch_stall => r13_svc[10].ENA
i_fetch_stall => r13_svc[11].ENA
i_fetch_stall => r13_svc[12].ENA
i_fetch_stall => r13_svc[13].ENA
i_fetch_stall => r13_svc[14].ENA
i_fetch_stall => r13_svc[15].ENA
i_fetch_stall => r13_svc[16].ENA
i_fetch_stall => r13_svc[17].ENA
i_fetch_stall => r13_svc[18].ENA
i_fetch_stall => r13_svc[19].ENA
i_fetch_stall => r13_svc[20].ENA
i_fetch_stall => r13_svc[21].ENA
i_fetch_stall => r13_svc[22].ENA
i_fetch_stall => r13_svc[23].ENA
i_fetch_stall => r13_svc[24].ENA
i_fetch_stall => r13_svc[25].ENA
i_fetch_stall => r13_svc[26].ENA
i_fetch_stall => r13_svc[27].ENA
i_fetch_stall => r13_svc[28].ENA
i_fetch_stall => r13_svc[29].ENA
i_fetch_stall => r13_svc[30].ENA
i_fetch_stall => r13_svc[31].ENA
i_fetch_stall => r14[0].ENA
i_fetch_stall => r14[1].ENA
i_fetch_stall => r14[2].ENA
i_fetch_stall => r14[3].ENA
i_fetch_stall => r14[4].ENA
i_fetch_stall => r14[5].ENA
i_fetch_stall => r14[6].ENA
i_fetch_stall => r14[7].ENA
i_fetch_stall => r14[8].ENA
i_fetch_stall => r14[9].ENA
i_fetch_stall => r14[10].ENA
i_fetch_stall => r14[11].ENA
i_fetch_stall => r14[12].ENA
i_fetch_stall => r14[13].ENA
i_fetch_stall => r14[14].ENA
i_fetch_stall => r14[15].ENA
i_fetch_stall => r14[16].ENA
i_fetch_stall => r14[17].ENA
i_fetch_stall => r14[18].ENA
i_fetch_stall => r14[19].ENA
i_fetch_stall => r14[20].ENA
i_fetch_stall => r14[21].ENA
i_fetch_stall => r14[22].ENA
i_fetch_stall => r14[23].ENA
i_fetch_stall => r14[24].ENA
i_fetch_stall => r14[25].ENA
i_fetch_stall => r14[26].ENA
i_fetch_stall => r14[27].ENA
i_fetch_stall => r14[28].ENA
i_fetch_stall => r14[29].ENA
i_fetch_stall => r14[30].ENA
i_fetch_stall => r14[31].ENA
i_fetch_stall => r13[0].ENA
i_fetch_stall => r13[1].ENA
i_fetch_stall => r13[2].ENA
i_fetch_stall => r13[3].ENA
i_fetch_stall => r13[4].ENA
i_fetch_stall => r13[5].ENA
i_fetch_stall => r13[6].ENA
i_fetch_stall => r13[7].ENA
i_fetch_stall => r13[8].ENA
i_fetch_stall => r13[9].ENA
i_fetch_stall => r13[10].ENA
i_fetch_stall => r13[11].ENA
i_fetch_stall => r13[12].ENA
i_fetch_stall => r13[13].ENA
i_fetch_stall => r13[14].ENA
i_fetch_stall => r13[15].ENA
i_fetch_stall => r13[16].ENA
i_fetch_stall => r13[17].ENA
i_fetch_stall => r13[18].ENA
i_fetch_stall => r13[19].ENA
i_fetch_stall => r13[20].ENA
i_fetch_stall => r13[21].ENA
i_fetch_stall => r13[22].ENA
i_fetch_stall => r13[23].ENA
i_fetch_stall => r13[24].ENA
i_fetch_stall => r13[25].ENA
i_fetch_stall => r13[26].ENA
i_fetch_stall => r13[27].ENA
i_fetch_stall => r13[28].ENA
i_fetch_stall => r13[29].ENA
i_fetch_stall => r13[30].ENA
i_fetch_stall => r13[31].ENA
i_fetch_stall => r12_firq[0].ENA
i_fetch_stall => r12_firq[1].ENA
i_fetch_stall => r12_firq[2].ENA
i_fetch_stall => r12_firq[3].ENA
i_fetch_stall => r12_firq[4].ENA
i_fetch_stall => r12_firq[5].ENA
i_fetch_stall => r12_firq[6].ENA
i_fetch_stall => r12_firq[7].ENA
i_fetch_stall => r12_firq[8].ENA
i_fetch_stall => r12_firq[9].ENA
i_fetch_stall => r12_firq[10].ENA
i_fetch_stall => r12_firq[11].ENA
i_fetch_stall => r12_firq[12].ENA
i_fetch_stall => r12_firq[13].ENA
i_fetch_stall => r12_firq[14].ENA
i_fetch_stall => r12_firq[15].ENA
i_fetch_stall => r12_firq[16].ENA
i_fetch_stall => r12_firq[17].ENA
i_fetch_stall => r12_firq[18].ENA
i_fetch_stall => r12_firq[19].ENA
i_fetch_stall => r12_firq[20].ENA
i_fetch_stall => r12_firq[21].ENA
i_fetch_stall => r12_firq[22].ENA
i_fetch_stall => r12_firq[23].ENA
i_fetch_stall => r12_firq[24].ENA
i_fetch_stall => r12_firq[25].ENA
i_fetch_stall => r12_firq[26].ENA
i_fetch_stall => r12_firq[27].ENA
i_fetch_stall => r12_firq[28].ENA
i_fetch_stall => r12_firq[29].ENA
i_fetch_stall => r12_firq[30].ENA
i_fetch_stall => r12_firq[31].ENA
i_fetch_stall => r11_firq[0].ENA
i_fetch_stall => r11_firq[1].ENA
i_fetch_stall => r11_firq[2].ENA
i_fetch_stall => r11_firq[3].ENA
i_fetch_stall => r11_firq[4].ENA
i_fetch_stall => r11_firq[5].ENA
i_fetch_stall => r11_firq[6].ENA
i_fetch_stall => r11_firq[7].ENA
i_fetch_stall => r11_firq[8].ENA
i_fetch_stall => r11_firq[9].ENA
i_fetch_stall => r11_firq[10].ENA
i_fetch_stall => r11_firq[11].ENA
i_fetch_stall => r11_firq[12].ENA
i_fetch_stall => r11_firq[13].ENA
i_fetch_stall => r11_firq[14].ENA
i_fetch_stall => r11_firq[15].ENA
i_fetch_stall => r11_firq[16].ENA
i_fetch_stall => r11_firq[17].ENA
i_fetch_stall => r11_firq[18].ENA
i_fetch_stall => r11_firq[19].ENA
i_fetch_stall => r11_firq[20].ENA
i_fetch_stall => r11_firq[21].ENA
i_fetch_stall => r11_firq[22].ENA
i_fetch_stall => r11_firq[23].ENA
i_fetch_stall => r11_firq[24].ENA
i_fetch_stall => r11_firq[25].ENA
i_fetch_stall => r11_firq[26].ENA
i_fetch_stall => r11_firq[27].ENA
i_fetch_stall => r11_firq[28].ENA
i_fetch_stall => r11_firq[29].ENA
i_fetch_stall => r11_firq[30].ENA
i_fetch_stall => r11_firq[31].ENA
i_fetch_stall => r10_firq[0].ENA
i_fetch_stall => r10_firq[1].ENA
i_fetch_stall => r10_firq[2].ENA
i_fetch_stall => r10_firq[3].ENA
i_fetch_stall => r10_firq[4].ENA
i_fetch_stall => r10_firq[5].ENA
i_fetch_stall => r10_firq[6].ENA
i_fetch_stall => r10_firq[7].ENA
i_fetch_stall => r10_firq[8].ENA
i_fetch_stall => r10_firq[9].ENA
i_fetch_stall => r10_firq[10].ENA
i_fetch_stall => r10_firq[11].ENA
i_fetch_stall => r10_firq[12].ENA
i_fetch_stall => r10_firq[13].ENA
i_fetch_stall => r10_firq[14].ENA
i_fetch_stall => r10_firq[15].ENA
i_fetch_stall => r10_firq[16].ENA
i_fetch_stall => r10_firq[17].ENA
i_fetch_stall => r10_firq[18].ENA
i_fetch_stall => r10_firq[19].ENA
i_fetch_stall => r10_firq[20].ENA
i_fetch_stall => r10_firq[21].ENA
i_fetch_stall => r10_firq[22].ENA
i_fetch_stall => r10_firq[23].ENA
i_fetch_stall => r10_firq[24].ENA
i_fetch_stall => r10_firq[25].ENA
i_fetch_stall => r10_firq[26].ENA
i_fetch_stall => r10_firq[27].ENA
i_fetch_stall => r10_firq[28].ENA
i_fetch_stall => r10_firq[29].ENA
i_fetch_stall => r10_firq[30].ENA
i_fetch_stall => r10_firq[31].ENA
i_fetch_stall => r9_firq[0].ENA
i_fetch_stall => r9_firq[1].ENA
i_fetch_stall => r9_firq[2].ENA
i_fetch_stall => r9_firq[3].ENA
i_fetch_stall => r9_firq[4].ENA
i_fetch_stall => r9_firq[5].ENA
i_fetch_stall => r9_firq[6].ENA
i_fetch_stall => r9_firq[7].ENA
i_fetch_stall => r9_firq[8].ENA
i_fetch_stall => r9_firq[9].ENA
i_fetch_stall => r9_firq[10].ENA
i_fetch_stall => r9_firq[11].ENA
i_fetch_stall => r9_firq[12].ENA
i_fetch_stall => r9_firq[13].ENA
i_fetch_stall => r9_firq[14].ENA
i_fetch_stall => r9_firq[15].ENA
i_fetch_stall => r9_firq[16].ENA
i_fetch_stall => r9_firq[17].ENA
i_fetch_stall => r9_firq[18].ENA
i_fetch_stall => r9_firq[19].ENA
i_fetch_stall => r9_firq[20].ENA
i_fetch_stall => r9_firq[21].ENA
i_fetch_stall => r9_firq[22].ENA
i_fetch_stall => r9_firq[23].ENA
i_fetch_stall => r9_firq[24].ENA
i_fetch_stall => r9_firq[25].ENA
i_fetch_stall => r9_firq[26].ENA
i_fetch_stall => r9_firq[27].ENA
i_fetch_stall => r9_firq[28].ENA
i_fetch_stall => r9_firq[29].ENA
i_fetch_stall => r9_firq[30].ENA
i_fetch_stall => r9_firq[31].ENA
i_fetch_stall => r8_firq[0].ENA
i_fetch_stall => r8_firq[1].ENA
i_fetch_stall => r8_firq[2].ENA
i_fetch_stall => r8_firq[3].ENA
i_fetch_stall => r8_firq[4].ENA
i_fetch_stall => r8_firq[5].ENA
i_fetch_stall => r8_firq[6].ENA
i_fetch_stall => r8_firq[7].ENA
i_fetch_stall => r8_firq[8].ENA
i_fetch_stall => r8_firq[9].ENA
i_fetch_stall => r8_firq[10].ENA
i_fetch_stall => r8_firq[11].ENA
i_fetch_stall => r8_firq[12].ENA
i_fetch_stall => r8_firq[13].ENA
i_fetch_stall => r8_firq[14].ENA
i_fetch_stall => r8_firq[15].ENA
i_fetch_stall => r8_firq[16].ENA
i_fetch_stall => r8_firq[17].ENA
i_fetch_stall => r8_firq[18].ENA
i_fetch_stall => r8_firq[19].ENA
i_fetch_stall => r8_firq[20].ENA
i_fetch_stall => r8_firq[21].ENA
i_fetch_stall => r8_firq[22].ENA
i_fetch_stall => r8_firq[23].ENA
i_fetch_stall => r8_firq[24].ENA
i_fetch_stall => r8_firq[25].ENA
i_fetch_stall => r8_firq[26].ENA
i_fetch_stall => r8_firq[27].ENA
i_fetch_stall => r8_firq[28].ENA
i_fetch_stall => r8_firq[29].ENA
i_fetch_stall => r8_firq[30].ENA
i_fetch_stall => r8_firq[31].ENA
i_fetch_stall => r12[0].ENA
i_fetch_stall => r12[1].ENA
i_fetch_stall => r12[2].ENA
i_fetch_stall => r12[3].ENA
i_fetch_stall => r12[4].ENA
i_fetch_stall => r12[5].ENA
i_fetch_stall => r12[6].ENA
i_fetch_stall => r12[7].ENA
i_fetch_stall => r12[8].ENA
i_fetch_stall => r12[9].ENA
i_fetch_stall => r12[10].ENA
i_fetch_stall => r12[11].ENA
i_fetch_stall => r12[12].ENA
i_fetch_stall => r12[13].ENA
i_fetch_stall => r12[14].ENA
i_fetch_stall => r12[15].ENA
i_fetch_stall => r12[16].ENA
i_fetch_stall => r12[17].ENA
i_fetch_stall => r12[18].ENA
i_fetch_stall => r12[19].ENA
i_fetch_stall => r12[20].ENA
i_fetch_stall => r12[21].ENA
i_fetch_stall => r12[22].ENA
i_fetch_stall => r12[23].ENA
i_fetch_stall => r12[24].ENA
i_fetch_stall => r12[25].ENA
i_fetch_stall => r12[26].ENA
i_fetch_stall => r12[27].ENA
i_fetch_stall => r12[28].ENA
i_fetch_stall => r12[29].ENA
i_fetch_stall => r12[30].ENA
i_fetch_stall => r12[31].ENA
i_fetch_stall => r11[0].ENA
i_fetch_stall => r11[1].ENA
i_fetch_stall => r11[2].ENA
i_fetch_stall => r11[3].ENA
i_fetch_stall => r11[4].ENA
i_fetch_stall => r11[5].ENA
i_fetch_stall => r11[6].ENA
i_fetch_stall => r11[7].ENA
i_fetch_stall => r11[8].ENA
i_fetch_stall => r11[9].ENA
i_fetch_stall => r11[10].ENA
i_fetch_stall => r11[11].ENA
i_fetch_stall => r11[12].ENA
i_fetch_stall => r11[13].ENA
i_fetch_stall => r11[14].ENA
i_fetch_stall => r11[15].ENA
i_fetch_stall => r11[16].ENA
i_fetch_stall => r11[17].ENA
i_fetch_stall => r11[18].ENA
i_fetch_stall => r11[19].ENA
i_fetch_stall => r11[20].ENA
i_fetch_stall => r11[21].ENA
i_fetch_stall => r11[22].ENA
i_fetch_stall => r11[23].ENA
i_fetch_stall => r11[24].ENA
i_fetch_stall => r11[25].ENA
i_fetch_stall => r11[26].ENA
i_fetch_stall => r11[27].ENA
i_fetch_stall => r11[28].ENA
i_fetch_stall => r11[29].ENA
i_fetch_stall => r11[30].ENA
i_fetch_stall => r11[31].ENA
i_fetch_stall => r10[0].ENA
i_fetch_stall => r10[1].ENA
i_fetch_stall => r10[2].ENA
i_fetch_stall => r10[3].ENA
i_fetch_stall => r10[4].ENA
i_fetch_stall => r10[5].ENA
i_fetch_stall => r10[6].ENA
i_fetch_stall => r10[7].ENA
i_fetch_stall => r10[8].ENA
i_fetch_stall => r10[9].ENA
i_fetch_stall => r10[10].ENA
i_fetch_stall => r10[11].ENA
i_fetch_stall => r10[12].ENA
i_fetch_stall => r10[13].ENA
i_fetch_stall => r10[14].ENA
i_fetch_stall => r10[15].ENA
i_fetch_stall => r10[16].ENA
i_fetch_stall => r10[17].ENA
i_fetch_stall => r10[18].ENA
i_fetch_stall => r10[19].ENA
i_fetch_stall => r10[20].ENA
i_fetch_stall => r10[21].ENA
i_fetch_stall => r10[22].ENA
i_fetch_stall => r10[23].ENA
i_fetch_stall => r10[24].ENA
i_fetch_stall => r10[25].ENA
i_fetch_stall => r10[26].ENA
i_fetch_stall => r10[27].ENA
i_fetch_stall => r10[28].ENA
i_fetch_stall => r10[29].ENA
i_fetch_stall => r10[30].ENA
i_fetch_stall => r10[31].ENA
i_fetch_stall => r9[0].ENA
i_fetch_stall => r9[1].ENA
i_fetch_stall => r9[2].ENA
i_fetch_stall => r9[3].ENA
i_fetch_stall => r9[4].ENA
i_fetch_stall => r9[5].ENA
i_fetch_stall => r9[6].ENA
i_fetch_stall => r9[7].ENA
i_fetch_stall => r9[8].ENA
i_fetch_stall => r9[9].ENA
i_fetch_stall => r9[10].ENA
i_fetch_stall => r9[11].ENA
i_fetch_stall => r9[12].ENA
i_fetch_stall => r9[13].ENA
i_fetch_stall => r9[14].ENA
i_fetch_stall => r9[15].ENA
i_fetch_stall => r9[16].ENA
i_fetch_stall => r9[17].ENA
i_fetch_stall => r9[18].ENA
i_fetch_stall => r9[19].ENA
i_fetch_stall => r9[20].ENA
i_fetch_stall => r9[21].ENA
i_fetch_stall => r9[22].ENA
i_fetch_stall => r9[23].ENA
i_fetch_stall => r9[24].ENA
i_fetch_stall => r9[25].ENA
i_fetch_stall => r9[26].ENA
i_fetch_stall => r9[27].ENA
i_fetch_stall => r9[28].ENA
i_fetch_stall => r9[29].ENA
i_fetch_stall => r9[30].ENA
i_fetch_stall => r9[31].ENA
i_fetch_stall => r8[0].ENA
i_fetch_stall => r8[1].ENA
i_fetch_stall => r8[2].ENA
i_fetch_stall => r8[3].ENA
i_fetch_stall => r8[4].ENA
i_fetch_stall => r8[5].ENA
i_fetch_stall => r8[6].ENA
i_fetch_stall => r8[7].ENA
i_fetch_stall => r8[8].ENA
i_fetch_stall => r8[9].ENA
i_fetch_stall => r8[10].ENA
i_fetch_stall => r8[11].ENA
i_fetch_stall => r8[12].ENA
i_fetch_stall => r8[13].ENA
i_fetch_stall => r8[14].ENA
i_fetch_stall => r8[15].ENA
i_fetch_stall => r8[16].ENA
i_fetch_stall => r8[17].ENA
i_fetch_stall => r8[18].ENA
i_fetch_stall => r8[19].ENA
i_fetch_stall => r8[20].ENA
i_fetch_stall => r8[21].ENA
i_fetch_stall => r8[22].ENA
i_fetch_stall => r8[23].ENA
i_fetch_stall => r8[24].ENA
i_fetch_stall => r8[25].ENA
i_fetch_stall => r8[26].ENA
i_fetch_stall => r8[27].ENA
i_fetch_stall => r8[28].ENA
i_fetch_stall => r8[29].ENA
i_fetch_stall => r8[30].ENA
i_fetch_stall => r8[31].ENA
i_fetch_stall => r7[0].ENA
i_fetch_stall => r7[1].ENA
i_fetch_stall => r7[2].ENA
i_fetch_stall => r7[3].ENA
i_fetch_stall => r7[4].ENA
i_fetch_stall => r7[5].ENA
i_fetch_stall => r7[6].ENA
i_fetch_stall => r7[7].ENA
i_fetch_stall => r7[8].ENA
i_fetch_stall => r7[9].ENA
i_fetch_stall => r7[10].ENA
i_fetch_stall => r7[11].ENA
i_fetch_stall => r7[12].ENA
i_fetch_stall => r7[13].ENA
i_fetch_stall => r7[14].ENA
i_fetch_stall => r7[15].ENA
i_fetch_stall => r7[16].ENA
i_fetch_stall => r7[17].ENA
i_fetch_stall => r7[18].ENA
i_fetch_stall => r7[19].ENA
i_fetch_stall => r7[20].ENA
i_fetch_stall => r7[21].ENA
i_fetch_stall => r7[22].ENA
i_fetch_stall => r7[23].ENA
i_fetch_stall => r7[24].ENA
i_fetch_stall => r7[25].ENA
i_fetch_stall => r7[26].ENA
i_fetch_stall => r7[27].ENA
i_fetch_stall => r7[28].ENA
i_fetch_stall => r7[29].ENA
i_fetch_stall => r7[30].ENA
i_fetch_stall => r7[31].ENA
i_fetch_stall => r6[0].ENA
i_fetch_stall => r6[1].ENA
i_fetch_stall => r6[2].ENA
i_fetch_stall => r6[3].ENA
i_fetch_stall => r6[4].ENA
i_fetch_stall => r6[5].ENA
i_fetch_stall => r6[6].ENA
i_fetch_stall => r6[7].ENA
i_fetch_stall => r6[8].ENA
i_fetch_stall => r6[9].ENA
i_fetch_stall => r6[10].ENA
i_fetch_stall => r6[11].ENA
i_fetch_stall => r6[12].ENA
i_fetch_stall => r6[13].ENA
i_fetch_stall => r6[14].ENA
i_fetch_stall => r6[15].ENA
i_fetch_stall => r6[16].ENA
i_fetch_stall => r6[17].ENA
i_fetch_stall => r6[18].ENA
i_fetch_stall => r6[19].ENA
i_fetch_stall => r6[20].ENA
i_fetch_stall => r6[21].ENA
i_fetch_stall => r6[22].ENA
i_fetch_stall => r6[23].ENA
i_fetch_stall => r6[24].ENA
i_fetch_stall => r6[25].ENA
i_fetch_stall => r6[26].ENA
i_fetch_stall => r6[27].ENA
i_fetch_stall => r6[28].ENA
i_fetch_stall => r6[29].ENA
i_fetch_stall => r6[30].ENA
i_fetch_stall => r6[31].ENA
i_fetch_stall => r5[0].ENA
i_fetch_stall => r5[1].ENA
i_fetch_stall => r5[2].ENA
i_fetch_stall => r5[3].ENA
i_fetch_stall => r5[4].ENA
i_fetch_stall => r5[5].ENA
i_fetch_stall => r5[6].ENA
i_fetch_stall => r5[7].ENA
i_fetch_stall => r5[8].ENA
i_fetch_stall => r5[9].ENA
i_fetch_stall => r5[10].ENA
i_fetch_stall => r5[11].ENA
i_fetch_stall => r5[12].ENA
i_fetch_stall => r5[13].ENA
i_fetch_stall => r5[14].ENA
i_fetch_stall => r5[15].ENA
i_fetch_stall => r5[16].ENA
i_fetch_stall => r5[17].ENA
i_fetch_stall => r5[18].ENA
i_fetch_stall => r5[19].ENA
i_fetch_stall => r5[20].ENA
i_fetch_stall => r5[21].ENA
i_fetch_stall => r5[22].ENA
i_fetch_stall => r5[23].ENA
i_fetch_stall => r5[24].ENA
i_fetch_stall => r5[25].ENA
i_fetch_stall => r5[26].ENA
i_fetch_stall => r5[27].ENA
i_fetch_stall => r5[28].ENA
i_fetch_stall => r5[29].ENA
i_fetch_stall => r5[30].ENA
i_fetch_stall => r5[31].ENA
i_fetch_stall => r4[0].ENA
i_fetch_stall => r4[1].ENA
i_fetch_stall => r4[2].ENA
i_fetch_stall => r4[3].ENA
i_fetch_stall => r4[4].ENA
i_fetch_stall => r4[5].ENA
i_fetch_stall => r4[6].ENA
i_fetch_stall => r4[7].ENA
i_fetch_stall => r4[8].ENA
i_fetch_stall => r4[9].ENA
i_fetch_stall => r4[10].ENA
i_fetch_stall => r4[11].ENA
i_fetch_stall => r4[12].ENA
i_fetch_stall => r4[13].ENA
i_fetch_stall => r4[14].ENA
i_fetch_stall => r4[15].ENA
i_fetch_stall => r4[16].ENA
i_fetch_stall => r4[17].ENA
i_fetch_stall => r4[18].ENA
i_fetch_stall => r4[19].ENA
i_fetch_stall => r4[20].ENA
i_fetch_stall => r4[21].ENA
i_fetch_stall => r4[22].ENA
i_fetch_stall => r4[23].ENA
i_fetch_stall => r4[24].ENA
i_fetch_stall => r4[25].ENA
i_fetch_stall => r4[26].ENA
i_fetch_stall => r4[27].ENA
i_fetch_stall => r4[28].ENA
i_fetch_stall => r4[29].ENA
i_fetch_stall => r4[30].ENA
i_fetch_stall => r4[31].ENA
i_fetch_stall => r3[0].ENA
i_fetch_stall => r3[1].ENA
i_fetch_stall => r3[2].ENA
i_fetch_stall => r3[3].ENA
i_fetch_stall => r3[4].ENA
i_fetch_stall => r3[5].ENA
i_fetch_stall => r3[6].ENA
i_fetch_stall => r3[7].ENA
i_fetch_stall => r3[8].ENA
i_fetch_stall => r3[9].ENA
i_fetch_stall => r3[10].ENA
i_fetch_stall => r3[11].ENA
i_fetch_stall => r3[12].ENA
i_fetch_stall => r3[13].ENA
i_fetch_stall => r3[14].ENA
i_fetch_stall => r3[15].ENA
i_fetch_stall => r3[16].ENA
i_fetch_stall => r3[17].ENA
i_fetch_stall => r3[18].ENA
i_fetch_stall => r3[19].ENA
i_fetch_stall => r3[20].ENA
i_fetch_stall => r3[21].ENA
i_fetch_stall => r3[22].ENA
i_fetch_stall => r3[23].ENA
i_fetch_stall => r3[24].ENA
i_fetch_stall => r3[25].ENA
i_fetch_stall => r3[26].ENA
i_fetch_stall => r3[27].ENA
i_fetch_stall => r3[28].ENA
i_fetch_stall => r3[29].ENA
i_fetch_stall => r3[30].ENA
i_fetch_stall => r3[31].ENA
i_fetch_stall => r2[0].ENA
i_fetch_stall => r2[1].ENA
i_fetch_stall => r2[2].ENA
i_fetch_stall => r2[3].ENA
i_fetch_stall => r2[4].ENA
i_fetch_stall => r2[5].ENA
i_fetch_stall => r2[6].ENA
i_fetch_stall => r2[7].ENA
i_fetch_stall => r2[8].ENA
i_fetch_stall => r2[9].ENA
i_fetch_stall => r2[10].ENA
i_fetch_stall => r2[11].ENA
i_fetch_stall => r2[12].ENA
i_fetch_stall => r2[13].ENA
i_fetch_stall => r2[14].ENA
i_fetch_stall => r2[15].ENA
i_fetch_stall => r2[16].ENA
i_fetch_stall => r2[17].ENA
i_fetch_stall => r2[18].ENA
i_fetch_stall => r2[19].ENA
i_fetch_stall => r2[20].ENA
i_fetch_stall => r2[21].ENA
i_fetch_stall => r2[22].ENA
i_fetch_stall => r2[23].ENA
i_fetch_stall => r2[24].ENA
i_fetch_stall => r2[25].ENA
i_fetch_stall => r2[26].ENA
i_fetch_stall => r2[27].ENA
i_fetch_stall => r2[28].ENA
i_fetch_stall => r2[29].ENA
i_fetch_stall => r2[30].ENA
i_fetch_stall => r2[31].ENA
i_fetch_stall => r1[0].ENA
i_fetch_stall => r1[1].ENA
i_fetch_stall => r1[2].ENA
i_fetch_stall => r1[3].ENA
i_fetch_stall => r1[4].ENA
i_fetch_stall => r1[5].ENA
i_fetch_stall => r1[6].ENA
i_fetch_stall => r1[7].ENA
i_fetch_stall => r1[8].ENA
i_fetch_stall => r1[9].ENA
i_fetch_stall => r1[10].ENA
i_fetch_stall => r1[11].ENA
i_fetch_stall => r1[12].ENA
i_fetch_stall => r1[13].ENA
i_fetch_stall => r1[14].ENA
i_fetch_stall => r1[15].ENA
i_fetch_stall => r1[16].ENA
i_fetch_stall => r1[17].ENA
i_fetch_stall => r1[18].ENA
i_fetch_stall => r1[19].ENA
i_fetch_stall => r1[20].ENA
i_fetch_stall => r1[21].ENA
i_fetch_stall => r1[22].ENA
i_fetch_stall => r1[23].ENA
i_fetch_stall => r1[24].ENA
i_fetch_stall => r1[25].ENA
i_fetch_stall => r1[26].ENA
i_fetch_stall => r1[27].ENA
i_fetch_stall => r1[28].ENA
i_fetch_stall => r1[29].ENA
i_fetch_stall => r1[30].ENA
i_fetch_stall => r1[31].ENA
i_fetch_stall => r0[0].ENA
i_fetch_stall => r0[1].ENA
i_fetch_stall => r0[2].ENA
i_fetch_stall => r0[3].ENA
i_fetch_stall => r0[4].ENA
i_fetch_stall => r0[5].ENA
i_fetch_stall => r0[6].ENA
i_fetch_stall => r0[7].ENA
i_fetch_stall => r0[8].ENA
i_fetch_stall => r0[9].ENA
i_fetch_stall => r0[10].ENA
i_fetch_stall => r0[11].ENA
i_fetch_stall => r0[12].ENA
i_fetch_stall => r0[13].ENA
i_fetch_stall => r0[14].ENA
i_fetch_stall => r0[15].ENA
i_fetch_stall => r0[16].ENA
i_fetch_stall => r0[17].ENA
i_fetch_stall => r0[18].ENA
i_fetch_stall => r0[19].ENA
i_fetch_stall => r0[20].ENA
i_fetch_stall => r0[21].ENA
i_fetch_stall => r0[22].ENA
i_fetch_stall => r0[23].ENA
i_fetch_stall => r0[24].ENA
i_fetch_stall => r0[25].ENA
i_fetch_stall => r0[26].ENA
i_fetch_stall => r0[27].ENA
i_fetch_stall => r0[28].ENA
i_fetch_stall => r0[29].ENA
i_fetch_stall => r0[30].ENA
i_fetch_stall => r0[31].ENA
i_mode_idec[0] => Equal0.IN1
i_mode_idec[0] => Equal1.IN1
i_mode_idec[0] => Equal2.IN1
i_mode_idec[1] => Equal0.IN0
i_mode_idec[1] => Equal1.IN0
i_mode_idec[1] => Equal2.IN0
i_mode_exec[0] => o_rm.DATAA
i_mode_exec[0] => Mux63.IN0
i_mode_exec[0] => Equal3.IN1
i_mode_exec[0] => Equal4.IN1
i_mode_exec[0] => Equal5.IN1
i_mode_exec[0] => Equal6.IN0
i_mode_exec[1] => o_rm.DATAA
i_mode_exec[1] => Mux62.IN0
i_mode_exec[1] => Equal3.IN0
i_mode_exec[1] => Equal4.IN0
i_mode_exec[1] => Equal5.IN0
i_mode_exec[1] => Equal6.IN1
i_mode_rds_exec[0] => r13_rds[31].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[30].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[29].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[28].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[27].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[26].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[25].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[24].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[23].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[22].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[21].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[20].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[19].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[18].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[17].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[16].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[15].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[14].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[13].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[12].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[11].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[10].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[9].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[8].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[7].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[6].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[5].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[4].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[3].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[2].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[1].OUTPUTSELECT
i_mode_rds_exec[0] => r13_rds[0].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[31].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[30].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[29].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[28].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[27].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[26].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[25].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[24].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[23].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[22].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[21].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[20].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[19].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[18].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[17].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[16].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[15].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[14].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[13].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[12].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[11].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[10].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[9].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[8].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[7].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[6].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[5].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[4].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[3].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[2].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[1].OUTPUTSELECT
i_mode_rds_exec[0] => r14_rds[0].OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[1] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[31].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[30].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[29].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[28].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[27].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[26].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[25].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[24].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[23].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[22].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[21].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[20].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[19].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[18].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[17].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[16].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[15].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[14].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[13].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[12].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[11].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[10].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[9].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[8].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[7].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[6].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[5].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[4].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[3].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[2].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[1].OUTPUTSELECT
i_mode_rds_exec[2] => r8_rds[0].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[31].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[30].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[29].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[28].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[27].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[26].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[25].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[24].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[23].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[22].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[21].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[20].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[19].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[18].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[17].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[16].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[15].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[14].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[13].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[12].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[11].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[10].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[9].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[8].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[7].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[6].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[5].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[4].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[3].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[2].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[1].OUTPUTSELECT
i_mode_rds_exec[2] => r9_rds[0].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[31].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[30].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[29].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[28].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[27].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[26].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[25].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[24].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[23].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[22].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[21].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[20].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[19].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[18].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[17].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[16].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[15].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[14].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[13].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[12].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[11].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[10].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[9].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[8].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[7].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[6].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[5].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[4].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[3].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[2].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[1].OUTPUTSELECT
i_mode_rds_exec[2] => r10_rds[0].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[31].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[30].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[29].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[28].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[27].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[26].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[25].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[24].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[23].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[22].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[21].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[20].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[19].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[18].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[17].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[16].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[15].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[14].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[13].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[12].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[11].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[10].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[9].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[8].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[7].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[6].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[5].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[4].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[3].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[2].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[1].OUTPUTSELECT
i_mode_rds_exec[2] => r11_rds[0].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[31].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[30].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[29].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[28].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[27].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[26].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[25].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[24].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[23].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[22].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[21].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[20].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[19].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[18].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[17].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[16].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[15].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[14].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[13].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[12].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[11].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[10].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[9].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[8].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[7].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[6].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[5].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[4].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[3].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[2].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[1].OUTPUTSELECT
i_mode_rds_exec[2] => r12_rds[0].OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r13_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_mode_rds_exec[3] => r14_rds.OUTPUTSELECT
i_user_mode_regs_load => usr_idec.IN1
i_user_mode_regs_load => irq_idec.IN1
i_user_mode_regs_load => svc_idec.IN1
i_firq_not_user_mode => r8_firq.IN0
i_firq_not_user_mode => r9_firq.IN0
i_firq_not_user_mode => r10_firq.IN0
i_firq_not_user_mode => r11_firq.IN0
i_firq_not_user_mode => r12_firq.IN0
i_firq_not_user_mode => r13_firq.IN0
i_firq_not_user_mode => r14_firq.IN0
i_firq_not_user_mode => r12.IN0
i_firq_not_user_mode => r11.IN0
i_firq_not_user_mode => r10.IN0
i_firq_not_user_mode => r9.IN0
i_firq_not_user_mode => r8.IN0
i_rm_sel[0] => Equal7.IN3
i_rm_sel[0] => Equal8.IN0
i_rm_sel[0] => Equal9.IN3
i_rm_sel[0] => Equal10.IN1
i_rm_sel[0] => Equal11.IN3
i_rm_sel[0] => Equal12.IN1
i_rm_sel[0] => Equal13.IN3
i_rm_sel[0] => Equal14.IN2
i_rm_sel[0] => Equal15.IN3
i_rm_sel[0] => Equal16.IN1
i_rm_sel[0] => Equal17.IN3
i_rm_sel[0] => Equal18.IN2
i_rm_sel[0] => Equal19.IN3
i_rm_sel[0] => Equal20.IN2
i_rm_sel[0] => Equal21.IN3
i_rm_sel[1] => Equal7.IN2
i_rm_sel[1] => Equal8.IN3
i_rm_sel[1] => Equal9.IN0
i_rm_sel[1] => Equal10.IN0
i_rm_sel[1] => Equal11.IN2
i_rm_sel[1] => Equal12.IN3
i_rm_sel[1] => Equal13.IN1
i_rm_sel[1] => Equal14.IN1
i_rm_sel[1] => Equal15.IN2
i_rm_sel[1] => Equal16.IN3
i_rm_sel[1] => Equal17.IN1
i_rm_sel[1] => Equal18.IN1
i_rm_sel[1] => Equal19.IN2
i_rm_sel[1] => Equal20.IN3
i_rm_sel[1] => Equal21.IN2
i_rm_sel[2] => Equal7.IN1
i_rm_sel[2] => Equal8.IN2
i_rm_sel[2] => Equal9.IN2
i_rm_sel[2] => Equal10.IN3
i_rm_sel[2] => Equal11.IN0
i_rm_sel[2] => Equal12.IN0
i_rm_sel[2] => Equal13.IN0
i_rm_sel[2] => Equal14.IN0
i_rm_sel[2] => Equal15.IN1
i_rm_sel[2] => Equal16.IN2
i_rm_sel[2] => Equal17.IN2
i_rm_sel[2] => Equal18.IN3
i_rm_sel[2] => Equal19.IN1
i_rm_sel[2] => Equal20.IN1
i_rm_sel[2] => Equal21.IN1
i_rm_sel[3] => Equal7.IN0
i_rm_sel[3] => Equal8.IN1
i_rm_sel[3] => Equal9.IN1
i_rm_sel[3] => Equal10.IN2
i_rm_sel[3] => Equal11.IN1
i_rm_sel[3] => Equal12.IN2
i_rm_sel[3] => Equal13.IN2
i_rm_sel[3] => Equal14.IN3
i_rm_sel[3] => Equal15.IN0
i_rm_sel[3] => Equal16.IN0
i_rm_sel[3] => Equal17.IN0
i_rm_sel[3] => Equal18.IN0
i_rm_sel[3] => Equal19.IN0
i_rm_sel[3] => Equal20.IN0
i_rm_sel[3] => Equal21.IN0
i_rds_sel[0] => Mux0.IN4
i_rds_sel[0] => Mux1.IN4
i_rds_sel[0] => Mux2.IN4
i_rds_sel[0] => Mux3.IN4
i_rds_sel[0] => Mux4.IN4
i_rds_sel[0] => Mux5.IN4
i_rds_sel[0] => Mux6.IN3
i_rds_sel[0] => Mux7.IN3
i_rds_sel[0] => Mux8.IN3
i_rds_sel[0] => Mux9.IN3
i_rds_sel[0] => Mux10.IN3
i_rds_sel[0] => Mux11.IN3
i_rds_sel[0] => Mux12.IN3
i_rds_sel[0] => Mux13.IN3
i_rds_sel[0] => Mux14.IN3
i_rds_sel[0] => Mux15.IN3
i_rds_sel[0] => Mux16.IN3
i_rds_sel[0] => Mux17.IN3
i_rds_sel[0] => Mux18.IN3
i_rds_sel[0] => Mux19.IN3
i_rds_sel[0] => Mux20.IN3
i_rds_sel[0] => Mux21.IN3
i_rds_sel[0] => Mux22.IN3
i_rds_sel[0] => Mux23.IN3
i_rds_sel[0] => Mux24.IN3
i_rds_sel[0] => Mux25.IN3
i_rds_sel[0] => Mux26.IN3
i_rds_sel[0] => Mux27.IN3
i_rds_sel[0] => Mux28.IN3
i_rds_sel[0] => Mux29.IN3
i_rds_sel[0] => Mux30.IN4
i_rds_sel[0] => Mux31.IN4
i_rds_sel[0] => Mux32.IN3
i_rds_sel[0] => Mux33.IN3
i_rds_sel[0] => Mux34.IN3
i_rds_sel[0] => Mux35.IN3
i_rds_sel[0] => Mux36.IN3
i_rds_sel[0] => Mux37.IN3
i_rds_sel[0] => Mux38.IN3
i_rds_sel[0] => Mux39.IN3
i_rds_sel[0] => Mux40.IN3
i_rds_sel[0] => Mux41.IN3
i_rds_sel[0] => Mux42.IN3
i_rds_sel[0] => Mux43.IN3
i_rds_sel[0] => Mux44.IN3
i_rds_sel[0] => Mux45.IN3
i_rds_sel[0] => Mux46.IN3
i_rds_sel[0] => Mux47.IN3
i_rds_sel[0] => Mux48.IN3
i_rds_sel[0] => Mux49.IN3
i_rds_sel[0] => Mux50.IN3
i_rds_sel[0] => Mux51.IN3
i_rds_sel[0] => Mux52.IN3
i_rds_sel[0] => Mux53.IN3
i_rds_sel[0] => Mux54.IN3
i_rds_sel[0] => Mux55.IN3
i_rds_sel[0] => Mux56.IN3
i_rds_sel[0] => Mux57.IN3
i_rds_sel[0] => Mux58.IN3
i_rds_sel[0] => Mux59.IN3
i_rds_sel[0] => Mux60.IN3
i_rds_sel[0] => Mux61.IN3
i_rds_sel[0] => Mux62.IN4
i_rds_sel[0] => Mux63.IN4
i_rds_sel[1] => Mux0.IN3
i_rds_sel[1] => Mux1.IN3
i_rds_sel[1] => Mux2.IN3
i_rds_sel[1] => Mux3.IN3
i_rds_sel[1] => Mux4.IN3
i_rds_sel[1] => Mux5.IN3
i_rds_sel[1] => Mux6.IN2
i_rds_sel[1] => Mux7.IN2
i_rds_sel[1] => Mux8.IN2
i_rds_sel[1] => Mux9.IN2
i_rds_sel[1] => Mux10.IN2
i_rds_sel[1] => Mux11.IN2
i_rds_sel[1] => Mux12.IN2
i_rds_sel[1] => Mux13.IN2
i_rds_sel[1] => Mux14.IN2
i_rds_sel[1] => Mux15.IN2
i_rds_sel[1] => Mux16.IN2
i_rds_sel[1] => Mux17.IN2
i_rds_sel[1] => Mux18.IN2
i_rds_sel[1] => Mux19.IN2
i_rds_sel[1] => Mux20.IN2
i_rds_sel[1] => Mux21.IN2
i_rds_sel[1] => Mux22.IN2
i_rds_sel[1] => Mux23.IN2
i_rds_sel[1] => Mux24.IN2
i_rds_sel[1] => Mux25.IN2
i_rds_sel[1] => Mux26.IN2
i_rds_sel[1] => Mux27.IN2
i_rds_sel[1] => Mux28.IN2
i_rds_sel[1] => Mux29.IN2
i_rds_sel[1] => Mux30.IN3
i_rds_sel[1] => Mux31.IN3
i_rds_sel[1] => Mux32.IN2
i_rds_sel[1] => Mux33.IN2
i_rds_sel[1] => Mux34.IN2
i_rds_sel[1] => Mux35.IN2
i_rds_sel[1] => Mux36.IN2
i_rds_sel[1] => Mux37.IN2
i_rds_sel[1] => Mux38.IN2
i_rds_sel[1] => Mux39.IN2
i_rds_sel[1] => Mux40.IN2
i_rds_sel[1] => Mux41.IN2
i_rds_sel[1] => Mux42.IN2
i_rds_sel[1] => Mux43.IN2
i_rds_sel[1] => Mux44.IN2
i_rds_sel[1] => Mux45.IN2
i_rds_sel[1] => Mux46.IN2
i_rds_sel[1] => Mux47.IN2
i_rds_sel[1] => Mux48.IN2
i_rds_sel[1] => Mux49.IN2
i_rds_sel[1] => Mux50.IN2
i_rds_sel[1] => Mux51.IN2
i_rds_sel[1] => Mux52.IN2
i_rds_sel[1] => Mux53.IN2
i_rds_sel[1] => Mux54.IN2
i_rds_sel[1] => Mux55.IN2
i_rds_sel[1] => Mux56.IN2
i_rds_sel[1] => Mux57.IN2
i_rds_sel[1] => Mux58.IN2
i_rds_sel[1] => Mux59.IN2
i_rds_sel[1] => Mux60.IN2
i_rds_sel[1] => Mux61.IN2
i_rds_sel[1] => Mux62.IN3
i_rds_sel[1] => Mux63.IN3
i_rds_sel[2] => Mux0.IN2
i_rds_sel[2] => Mux1.IN2
i_rds_sel[2] => Mux2.IN2
i_rds_sel[2] => Mux3.IN2
i_rds_sel[2] => Mux4.IN2
i_rds_sel[2] => Mux5.IN2
i_rds_sel[2] => Mux6.IN1
i_rds_sel[2] => Mux7.IN1
i_rds_sel[2] => Mux8.IN1
i_rds_sel[2] => Mux9.IN1
i_rds_sel[2] => Mux10.IN1
i_rds_sel[2] => Mux11.IN1
i_rds_sel[2] => Mux12.IN1
i_rds_sel[2] => Mux13.IN1
i_rds_sel[2] => Mux14.IN1
i_rds_sel[2] => Mux15.IN1
i_rds_sel[2] => Mux16.IN1
i_rds_sel[2] => Mux17.IN1
i_rds_sel[2] => Mux18.IN1
i_rds_sel[2] => Mux19.IN1
i_rds_sel[2] => Mux20.IN1
i_rds_sel[2] => Mux21.IN1
i_rds_sel[2] => Mux22.IN1
i_rds_sel[2] => Mux23.IN1
i_rds_sel[2] => Mux24.IN1
i_rds_sel[2] => Mux25.IN1
i_rds_sel[2] => Mux26.IN1
i_rds_sel[2] => Mux27.IN1
i_rds_sel[2] => Mux28.IN1
i_rds_sel[2] => Mux29.IN1
i_rds_sel[2] => Mux30.IN2
i_rds_sel[2] => Mux31.IN2
i_rds_sel[2] => Mux32.IN1
i_rds_sel[2] => Mux33.IN1
i_rds_sel[2] => Mux34.IN1
i_rds_sel[2] => Mux35.IN1
i_rds_sel[2] => Mux36.IN1
i_rds_sel[2] => Mux37.IN1
i_rds_sel[2] => Mux38.IN1
i_rds_sel[2] => Mux39.IN1
i_rds_sel[2] => Mux40.IN1
i_rds_sel[2] => Mux41.IN1
i_rds_sel[2] => Mux42.IN1
i_rds_sel[2] => Mux43.IN1
i_rds_sel[2] => Mux44.IN1
i_rds_sel[2] => Mux45.IN1
i_rds_sel[2] => Mux46.IN1
i_rds_sel[2] => Mux47.IN1
i_rds_sel[2] => Mux48.IN1
i_rds_sel[2] => Mux49.IN1
i_rds_sel[2] => Mux50.IN1
i_rds_sel[2] => Mux51.IN1
i_rds_sel[2] => Mux52.IN1
i_rds_sel[2] => Mux53.IN1
i_rds_sel[2] => Mux54.IN1
i_rds_sel[2] => Mux55.IN1
i_rds_sel[2] => Mux56.IN1
i_rds_sel[2] => Mux57.IN1
i_rds_sel[2] => Mux58.IN1
i_rds_sel[2] => Mux59.IN1
i_rds_sel[2] => Mux60.IN1
i_rds_sel[2] => Mux61.IN1
i_rds_sel[2] => Mux62.IN2
i_rds_sel[2] => Mux63.IN2
i_rds_sel[3] => Mux0.IN1
i_rds_sel[3] => Mux1.IN1
i_rds_sel[3] => Mux2.IN1
i_rds_sel[3] => Mux3.IN1
i_rds_sel[3] => Mux4.IN1
i_rds_sel[3] => Mux5.IN1
i_rds_sel[3] => Mux6.IN0
i_rds_sel[3] => Mux7.IN0
i_rds_sel[3] => Mux8.IN0
i_rds_sel[3] => Mux9.IN0
i_rds_sel[3] => Mux10.IN0
i_rds_sel[3] => Mux11.IN0
i_rds_sel[3] => Mux12.IN0
i_rds_sel[3] => Mux13.IN0
i_rds_sel[3] => Mux14.IN0
i_rds_sel[3] => Mux15.IN0
i_rds_sel[3] => Mux16.IN0
i_rds_sel[3] => Mux17.IN0
i_rds_sel[3] => Mux18.IN0
i_rds_sel[3] => Mux19.IN0
i_rds_sel[3] => Mux20.IN0
i_rds_sel[3] => Mux21.IN0
i_rds_sel[3] => Mux22.IN0
i_rds_sel[3] => Mux23.IN0
i_rds_sel[3] => Mux24.IN0
i_rds_sel[3] => Mux25.IN0
i_rds_sel[3] => Mux26.IN0
i_rds_sel[3] => Mux27.IN0
i_rds_sel[3] => Mux28.IN0
i_rds_sel[3] => Mux29.IN0
i_rds_sel[3] => Mux30.IN1
i_rds_sel[3] => Mux31.IN1
i_rds_sel[3] => Mux32.IN0
i_rds_sel[3] => Mux33.IN0
i_rds_sel[3] => Mux34.IN0
i_rds_sel[3] => Mux35.IN0
i_rds_sel[3] => Mux36.IN0
i_rds_sel[3] => Mux37.IN0
i_rds_sel[3] => Mux38.IN0
i_rds_sel[3] => Mux39.IN0
i_rds_sel[3] => Mux40.IN0
i_rds_sel[3] => Mux41.IN0
i_rds_sel[3] => Mux42.IN0
i_rds_sel[3] => Mux43.IN0
i_rds_sel[3] => Mux44.IN0
i_rds_sel[3] => Mux45.IN0
i_rds_sel[3] => Mux46.IN0
i_rds_sel[3] => Mux47.IN0
i_rds_sel[3] => Mux48.IN0
i_rds_sel[3] => Mux49.IN0
i_rds_sel[3] => Mux50.IN0
i_rds_sel[3] => Mux51.IN0
i_rds_sel[3] => Mux52.IN0
i_rds_sel[3] => Mux53.IN0
i_rds_sel[3] => Mux54.IN0
i_rds_sel[3] => Mux55.IN0
i_rds_sel[3] => Mux56.IN0
i_rds_sel[3] => Mux57.IN0
i_rds_sel[3] => Mux58.IN0
i_rds_sel[3] => Mux59.IN0
i_rds_sel[3] => Mux60.IN0
i_rds_sel[3] => Mux61.IN0
i_rds_sel[3] => Mux62.IN1
i_rds_sel[3] => Mux63.IN1
i_rn_sel[0] => Equal22.IN3
i_rn_sel[0] => Equal23.IN0
i_rn_sel[0] => Equal24.IN3
i_rn_sel[0] => Equal25.IN1
i_rn_sel[0] => Equal26.IN3
i_rn_sel[0] => Equal27.IN1
i_rn_sel[0] => Equal28.IN3
i_rn_sel[0] => Equal29.IN2
i_rn_sel[0] => Equal30.IN3
i_rn_sel[0] => Equal31.IN1
i_rn_sel[0] => Equal32.IN3
i_rn_sel[0] => Equal33.IN2
i_rn_sel[0] => Equal34.IN3
i_rn_sel[0] => Equal35.IN2
i_rn_sel[0] => Equal36.IN3
i_rn_sel[1] => Equal22.IN2
i_rn_sel[1] => Equal23.IN3
i_rn_sel[1] => Equal24.IN0
i_rn_sel[1] => Equal25.IN0
i_rn_sel[1] => Equal26.IN2
i_rn_sel[1] => Equal27.IN3
i_rn_sel[1] => Equal28.IN1
i_rn_sel[1] => Equal29.IN1
i_rn_sel[1] => Equal30.IN2
i_rn_sel[1] => Equal31.IN3
i_rn_sel[1] => Equal32.IN1
i_rn_sel[1] => Equal33.IN1
i_rn_sel[1] => Equal34.IN2
i_rn_sel[1] => Equal35.IN3
i_rn_sel[1] => Equal36.IN2
i_rn_sel[2] => Equal22.IN1
i_rn_sel[2] => Equal23.IN2
i_rn_sel[2] => Equal24.IN2
i_rn_sel[2] => Equal25.IN3
i_rn_sel[2] => Equal26.IN0
i_rn_sel[2] => Equal27.IN0
i_rn_sel[2] => Equal28.IN0
i_rn_sel[2] => Equal29.IN0
i_rn_sel[2] => Equal30.IN1
i_rn_sel[2] => Equal31.IN2
i_rn_sel[2] => Equal32.IN2
i_rn_sel[2] => Equal33.IN3
i_rn_sel[2] => Equal34.IN1
i_rn_sel[2] => Equal35.IN1
i_rn_sel[2] => Equal36.IN1
i_rn_sel[3] => Equal22.IN0
i_rn_sel[3] => Equal23.IN1
i_rn_sel[3] => Equal24.IN1
i_rn_sel[3] => Equal25.IN2
i_rn_sel[3] => Equal26.IN1
i_rn_sel[3] => Equal27.IN2
i_rn_sel[3] => Equal28.IN2
i_rn_sel[3] => Equal29.IN3
i_rn_sel[3] => Equal30.IN0
i_rn_sel[3] => Equal31.IN0
i_rn_sel[3] => Equal32.IN0
i_rn_sel[3] => Equal33.IN0
i_rn_sel[3] => Equal34.IN0
i_rn_sel[3] => Equal35.IN0
i_rn_sel[3] => Equal36.IN0
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_pc_wen => r15.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[0] => r0.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[1] => r1.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[2] => r2.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[3] => r3.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[4] => r4.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[5] => r5.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[6] => r6.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[7] => r7.OUTPUTSELECT
i_reg_bank_wen[8] => r8.IN1
i_reg_bank_wen[8] => r8_firq.IN1
i_reg_bank_wen[9] => r9.IN1
i_reg_bank_wen[9] => r9_firq.IN1
i_reg_bank_wen[10] => r10.IN1
i_reg_bank_wen[10] => r10_firq.IN1
i_reg_bank_wen[11] => r11.IN1
i_reg_bank_wen[11] => r11_firq.IN1
i_reg_bank_wen[12] => r12.IN1
i_reg_bank_wen[12] => r12_firq.IN1
i_reg_bank_wen[13] => r13.IN1
i_reg_bank_wen[13] => r13_svc.IN1
i_reg_bank_wen[13] => r13_irq.IN1
i_reg_bank_wen[13] => r13_firq.IN1
i_reg_bank_wen[14] => r14.IN1
i_reg_bank_wen[14] => r14_svc.IN1
i_reg_bank_wen[14] => r14_irq.IN1
i_reg_bank_wen[14] => r14_firq.IN1
i_pc[0] => Mux61.IN12
i_pc[0] => r15.DATAB
i_pc[1] => Mux60.IN12
i_pc[1] => r15.DATAB
i_pc[2] => Mux59.IN12
i_pc[2] => r15.DATAB
i_pc[3] => Mux58.IN12
i_pc[3] => r15.DATAB
i_pc[4] => Mux57.IN12
i_pc[4] => r15.DATAB
i_pc[5] => Mux56.IN12
i_pc[5] => r15.DATAB
i_pc[6] => Mux55.IN12
i_pc[6] => r15.DATAB
i_pc[7] => Mux54.IN12
i_pc[7] => r15.DATAB
i_pc[8] => Mux53.IN12
i_pc[8] => r15.DATAB
i_pc[9] => Mux52.IN12
i_pc[9] => r15.DATAB
i_pc[10] => Mux51.IN12
i_pc[10] => r15.DATAB
i_pc[11] => Mux50.IN12
i_pc[11] => r15.DATAB
i_pc[12] => Mux49.IN12
i_pc[12] => r15.DATAB
i_pc[13] => Mux48.IN12
i_pc[13] => r15.DATAB
i_pc[14] => Mux47.IN12
i_pc[14] => r15.DATAB
i_pc[15] => Mux46.IN12
i_pc[15] => r15.DATAB
i_pc[16] => Mux45.IN12
i_pc[16] => r15.DATAB
i_pc[17] => Mux44.IN12
i_pc[17] => r15.DATAB
i_pc[18] => Mux43.IN12
i_pc[18] => r15.DATAB
i_pc[19] => Mux42.IN12
i_pc[19] => r15.DATAB
i_pc[20] => Mux41.IN12
i_pc[20] => r15.DATAB
i_pc[21] => Mux40.IN12
i_pc[21] => r15.DATAB
i_pc[22] => Mux39.IN12
i_pc[22] => r15.DATAB
i_pc[23] => Mux38.IN12
i_pc[23] => r15.DATAB
i_reg[0] => r0.DATAB
i_reg[0] => r1.DATAB
i_reg[0] => r2.DATAB
i_reg[0] => r3.DATAB
i_reg[0] => r4.DATAB
i_reg[0] => r5.DATAB
i_reg[0] => r6.DATAB
i_reg[0] => r7.DATAB
i_reg[0] => r8.DATAB
i_reg[0] => r9.DATAB
i_reg[0] => r10.DATAB
i_reg[0] => r11.DATAB
i_reg[0] => r12.DATAB
i_reg[0] => r8_firq.DATAB
i_reg[0] => r9_firq.DATAB
i_reg[0] => r10_firq.DATAB
i_reg[0] => r11_firq.DATAB
i_reg[0] => r12_firq.DATAB
i_reg[0] => r13.DATAB
i_reg[0] => r14.DATAB
i_reg[0] => r13_svc.DATAB
i_reg[0] => r14_svc.DATAB
i_reg[0] => r13_irq.DATAB
i_reg[0] => r14_irq.DATAB
i_reg[0] => r13_firq.DATAB
i_reg[0] => r14_firq.DATAB
i_reg[1] => r0.DATAB
i_reg[1] => r1.DATAB
i_reg[1] => r2.DATAB
i_reg[1] => r3.DATAB
i_reg[1] => r4.DATAB
i_reg[1] => r5.DATAB
i_reg[1] => r6.DATAB
i_reg[1] => r7.DATAB
i_reg[1] => r8.DATAB
i_reg[1] => r9.DATAB
i_reg[1] => r10.DATAB
i_reg[1] => r11.DATAB
i_reg[1] => r12.DATAB
i_reg[1] => r8_firq.DATAB
i_reg[1] => r9_firq.DATAB
i_reg[1] => r10_firq.DATAB
i_reg[1] => r11_firq.DATAB
i_reg[1] => r12_firq.DATAB
i_reg[1] => r13.DATAB
i_reg[1] => r14.DATAB
i_reg[1] => r13_svc.DATAB
i_reg[1] => r14_svc.DATAB
i_reg[1] => r13_irq.DATAB
i_reg[1] => r14_irq.DATAB
i_reg[1] => r13_firq.DATAB
i_reg[1] => r14_firq.DATAB
i_reg[2] => r0.DATAB
i_reg[2] => r1.DATAB
i_reg[2] => r2.DATAB
i_reg[2] => r3.DATAB
i_reg[2] => r4.DATAB
i_reg[2] => r5.DATAB
i_reg[2] => r6.DATAB
i_reg[2] => r7.DATAB
i_reg[2] => r8.DATAB
i_reg[2] => r9.DATAB
i_reg[2] => r10.DATAB
i_reg[2] => r11.DATAB
i_reg[2] => r12.DATAB
i_reg[2] => r8_firq.DATAB
i_reg[2] => r9_firq.DATAB
i_reg[2] => r10_firq.DATAB
i_reg[2] => r11_firq.DATAB
i_reg[2] => r12_firq.DATAB
i_reg[2] => r13.DATAB
i_reg[2] => r14.DATAB
i_reg[2] => r13_svc.DATAB
i_reg[2] => r14_svc.DATAB
i_reg[2] => r13_irq.DATAB
i_reg[2] => r14_irq.DATAB
i_reg[2] => r13_firq.DATAB
i_reg[2] => r14_firq.DATAB
i_reg[3] => r0.DATAB
i_reg[3] => r1.DATAB
i_reg[3] => r2.DATAB
i_reg[3] => r3.DATAB
i_reg[3] => r4.DATAB
i_reg[3] => r5.DATAB
i_reg[3] => r6.DATAB
i_reg[3] => r7.DATAB
i_reg[3] => r8.DATAB
i_reg[3] => r9.DATAB
i_reg[3] => r10.DATAB
i_reg[3] => r11.DATAB
i_reg[3] => r12.DATAB
i_reg[3] => r8_firq.DATAB
i_reg[3] => r9_firq.DATAB
i_reg[3] => r10_firq.DATAB
i_reg[3] => r11_firq.DATAB
i_reg[3] => r12_firq.DATAB
i_reg[3] => r13.DATAB
i_reg[3] => r14.DATAB
i_reg[3] => r13_svc.DATAB
i_reg[3] => r14_svc.DATAB
i_reg[3] => r13_irq.DATAB
i_reg[3] => r14_irq.DATAB
i_reg[3] => r13_firq.DATAB
i_reg[3] => r14_firq.DATAB
i_reg[4] => r0.DATAB
i_reg[4] => r1.DATAB
i_reg[4] => r2.DATAB
i_reg[4] => r3.DATAB
i_reg[4] => r4.DATAB
i_reg[4] => r5.DATAB
i_reg[4] => r6.DATAB
i_reg[4] => r7.DATAB
i_reg[4] => r8.DATAB
i_reg[4] => r9.DATAB
i_reg[4] => r10.DATAB
i_reg[4] => r11.DATAB
i_reg[4] => r12.DATAB
i_reg[4] => r8_firq.DATAB
i_reg[4] => r9_firq.DATAB
i_reg[4] => r10_firq.DATAB
i_reg[4] => r11_firq.DATAB
i_reg[4] => r12_firq.DATAB
i_reg[4] => r13.DATAB
i_reg[4] => r14.DATAB
i_reg[4] => r13_svc.DATAB
i_reg[4] => r14_svc.DATAB
i_reg[4] => r13_irq.DATAB
i_reg[4] => r14_irq.DATAB
i_reg[4] => r13_firq.DATAB
i_reg[4] => r14_firq.DATAB
i_reg[5] => r0.DATAB
i_reg[5] => r1.DATAB
i_reg[5] => r2.DATAB
i_reg[5] => r3.DATAB
i_reg[5] => r4.DATAB
i_reg[5] => r5.DATAB
i_reg[5] => r6.DATAB
i_reg[5] => r7.DATAB
i_reg[5] => r8.DATAB
i_reg[5] => r9.DATAB
i_reg[5] => r10.DATAB
i_reg[5] => r11.DATAB
i_reg[5] => r12.DATAB
i_reg[5] => r8_firq.DATAB
i_reg[5] => r9_firq.DATAB
i_reg[5] => r10_firq.DATAB
i_reg[5] => r11_firq.DATAB
i_reg[5] => r12_firq.DATAB
i_reg[5] => r13.DATAB
i_reg[5] => r14.DATAB
i_reg[5] => r13_svc.DATAB
i_reg[5] => r14_svc.DATAB
i_reg[5] => r13_irq.DATAB
i_reg[5] => r14_irq.DATAB
i_reg[5] => r13_firq.DATAB
i_reg[5] => r14_firq.DATAB
i_reg[6] => r0.DATAB
i_reg[6] => r1.DATAB
i_reg[6] => r2.DATAB
i_reg[6] => r3.DATAB
i_reg[6] => r4.DATAB
i_reg[6] => r5.DATAB
i_reg[6] => r6.DATAB
i_reg[6] => r7.DATAB
i_reg[6] => r8.DATAB
i_reg[6] => r9.DATAB
i_reg[6] => r10.DATAB
i_reg[6] => r11.DATAB
i_reg[6] => r12.DATAB
i_reg[6] => r8_firq.DATAB
i_reg[6] => r9_firq.DATAB
i_reg[6] => r10_firq.DATAB
i_reg[6] => r11_firq.DATAB
i_reg[6] => r12_firq.DATAB
i_reg[6] => r13.DATAB
i_reg[6] => r14.DATAB
i_reg[6] => r13_svc.DATAB
i_reg[6] => r14_svc.DATAB
i_reg[6] => r13_irq.DATAB
i_reg[6] => r14_irq.DATAB
i_reg[6] => r13_firq.DATAB
i_reg[6] => r14_firq.DATAB
i_reg[7] => r0.DATAB
i_reg[7] => r1.DATAB
i_reg[7] => r2.DATAB
i_reg[7] => r3.DATAB
i_reg[7] => r4.DATAB
i_reg[7] => r5.DATAB
i_reg[7] => r6.DATAB
i_reg[7] => r7.DATAB
i_reg[7] => r8.DATAB
i_reg[7] => r9.DATAB
i_reg[7] => r10.DATAB
i_reg[7] => r11.DATAB
i_reg[7] => r12.DATAB
i_reg[7] => r8_firq.DATAB
i_reg[7] => r9_firq.DATAB
i_reg[7] => r10_firq.DATAB
i_reg[7] => r11_firq.DATAB
i_reg[7] => r12_firq.DATAB
i_reg[7] => r13.DATAB
i_reg[7] => r14.DATAB
i_reg[7] => r13_svc.DATAB
i_reg[7] => r14_svc.DATAB
i_reg[7] => r13_irq.DATAB
i_reg[7] => r14_irq.DATAB
i_reg[7] => r13_firq.DATAB
i_reg[7] => r14_firq.DATAB
i_reg[8] => r0.DATAB
i_reg[8] => r1.DATAB
i_reg[8] => r2.DATAB
i_reg[8] => r3.DATAB
i_reg[8] => r4.DATAB
i_reg[8] => r5.DATAB
i_reg[8] => r6.DATAB
i_reg[8] => r7.DATAB
i_reg[8] => r8.DATAB
i_reg[8] => r9.DATAB
i_reg[8] => r10.DATAB
i_reg[8] => r11.DATAB
i_reg[8] => r12.DATAB
i_reg[8] => r8_firq.DATAB
i_reg[8] => r9_firq.DATAB
i_reg[8] => r10_firq.DATAB
i_reg[8] => r11_firq.DATAB
i_reg[8] => r12_firq.DATAB
i_reg[8] => r13.DATAB
i_reg[8] => r14.DATAB
i_reg[8] => r13_svc.DATAB
i_reg[8] => r14_svc.DATAB
i_reg[8] => r13_irq.DATAB
i_reg[8] => r14_irq.DATAB
i_reg[8] => r13_firq.DATAB
i_reg[8] => r14_firq.DATAB
i_reg[9] => r0.DATAB
i_reg[9] => r1.DATAB
i_reg[9] => r2.DATAB
i_reg[9] => r3.DATAB
i_reg[9] => r4.DATAB
i_reg[9] => r5.DATAB
i_reg[9] => r6.DATAB
i_reg[9] => r7.DATAB
i_reg[9] => r8.DATAB
i_reg[9] => r9.DATAB
i_reg[9] => r10.DATAB
i_reg[9] => r11.DATAB
i_reg[9] => r12.DATAB
i_reg[9] => r8_firq.DATAB
i_reg[9] => r9_firq.DATAB
i_reg[9] => r10_firq.DATAB
i_reg[9] => r11_firq.DATAB
i_reg[9] => r12_firq.DATAB
i_reg[9] => r13.DATAB
i_reg[9] => r14.DATAB
i_reg[9] => r13_svc.DATAB
i_reg[9] => r14_svc.DATAB
i_reg[9] => r13_irq.DATAB
i_reg[9] => r14_irq.DATAB
i_reg[9] => r13_firq.DATAB
i_reg[9] => r14_firq.DATAB
i_reg[10] => r0.DATAB
i_reg[10] => r1.DATAB
i_reg[10] => r2.DATAB
i_reg[10] => r3.DATAB
i_reg[10] => r4.DATAB
i_reg[10] => r5.DATAB
i_reg[10] => r6.DATAB
i_reg[10] => r7.DATAB
i_reg[10] => r8.DATAB
i_reg[10] => r9.DATAB
i_reg[10] => r10.DATAB
i_reg[10] => r11.DATAB
i_reg[10] => r12.DATAB
i_reg[10] => r8_firq.DATAB
i_reg[10] => r9_firq.DATAB
i_reg[10] => r10_firq.DATAB
i_reg[10] => r11_firq.DATAB
i_reg[10] => r12_firq.DATAB
i_reg[10] => r13.DATAB
i_reg[10] => r14.DATAB
i_reg[10] => r13_svc.DATAB
i_reg[10] => r14_svc.DATAB
i_reg[10] => r13_irq.DATAB
i_reg[10] => r14_irq.DATAB
i_reg[10] => r13_firq.DATAB
i_reg[10] => r14_firq.DATAB
i_reg[11] => r0.DATAB
i_reg[11] => r1.DATAB
i_reg[11] => r2.DATAB
i_reg[11] => r3.DATAB
i_reg[11] => r4.DATAB
i_reg[11] => r5.DATAB
i_reg[11] => r6.DATAB
i_reg[11] => r7.DATAB
i_reg[11] => r8.DATAB
i_reg[11] => r9.DATAB
i_reg[11] => r10.DATAB
i_reg[11] => r11.DATAB
i_reg[11] => r12.DATAB
i_reg[11] => r8_firq.DATAB
i_reg[11] => r9_firq.DATAB
i_reg[11] => r10_firq.DATAB
i_reg[11] => r11_firq.DATAB
i_reg[11] => r12_firq.DATAB
i_reg[11] => r13.DATAB
i_reg[11] => r14.DATAB
i_reg[11] => r13_svc.DATAB
i_reg[11] => r14_svc.DATAB
i_reg[11] => r13_irq.DATAB
i_reg[11] => r14_irq.DATAB
i_reg[11] => r13_firq.DATAB
i_reg[11] => r14_firq.DATAB
i_reg[12] => r0.DATAB
i_reg[12] => r1.DATAB
i_reg[12] => r2.DATAB
i_reg[12] => r3.DATAB
i_reg[12] => r4.DATAB
i_reg[12] => r5.DATAB
i_reg[12] => r6.DATAB
i_reg[12] => r7.DATAB
i_reg[12] => r8.DATAB
i_reg[12] => r9.DATAB
i_reg[12] => r10.DATAB
i_reg[12] => r11.DATAB
i_reg[12] => r12.DATAB
i_reg[12] => r8_firq.DATAB
i_reg[12] => r9_firq.DATAB
i_reg[12] => r10_firq.DATAB
i_reg[12] => r11_firq.DATAB
i_reg[12] => r12_firq.DATAB
i_reg[12] => r13.DATAB
i_reg[12] => r14.DATAB
i_reg[12] => r13_svc.DATAB
i_reg[12] => r14_svc.DATAB
i_reg[12] => r13_irq.DATAB
i_reg[12] => r14_irq.DATAB
i_reg[12] => r13_firq.DATAB
i_reg[12] => r14_firq.DATAB
i_reg[13] => r0.DATAB
i_reg[13] => r1.DATAB
i_reg[13] => r2.DATAB
i_reg[13] => r3.DATAB
i_reg[13] => r4.DATAB
i_reg[13] => r5.DATAB
i_reg[13] => r6.DATAB
i_reg[13] => r7.DATAB
i_reg[13] => r8.DATAB
i_reg[13] => r9.DATAB
i_reg[13] => r10.DATAB
i_reg[13] => r11.DATAB
i_reg[13] => r12.DATAB
i_reg[13] => r8_firq.DATAB
i_reg[13] => r9_firq.DATAB
i_reg[13] => r10_firq.DATAB
i_reg[13] => r11_firq.DATAB
i_reg[13] => r12_firq.DATAB
i_reg[13] => r13.DATAB
i_reg[13] => r14.DATAB
i_reg[13] => r13_svc.DATAB
i_reg[13] => r14_svc.DATAB
i_reg[13] => r13_irq.DATAB
i_reg[13] => r14_irq.DATAB
i_reg[13] => r13_firq.DATAB
i_reg[13] => r14_firq.DATAB
i_reg[14] => r0.DATAB
i_reg[14] => r1.DATAB
i_reg[14] => r2.DATAB
i_reg[14] => r3.DATAB
i_reg[14] => r4.DATAB
i_reg[14] => r5.DATAB
i_reg[14] => r6.DATAB
i_reg[14] => r7.DATAB
i_reg[14] => r8.DATAB
i_reg[14] => r9.DATAB
i_reg[14] => r10.DATAB
i_reg[14] => r11.DATAB
i_reg[14] => r12.DATAB
i_reg[14] => r8_firq.DATAB
i_reg[14] => r9_firq.DATAB
i_reg[14] => r10_firq.DATAB
i_reg[14] => r11_firq.DATAB
i_reg[14] => r12_firq.DATAB
i_reg[14] => r13.DATAB
i_reg[14] => r14.DATAB
i_reg[14] => r13_svc.DATAB
i_reg[14] => r14_svc.DATAB
i_reg[14] => r13_irq.DATAB
i_reg[14] => r14_irq.DATAB
i_reg[14] => r13_firq.DATAB
i_reg[14] => r14_firq.DATAB
i_reg[15] => r0.DATAB
i_reg[15] => r1.DATAB
i_reg[15] => r2.DATAB
i_reg[15] => r3.DATAB
i_reg[15] => r4.DATAB
i_reg[15] => r5.DATAB
i_reg[15] => r6.DATAB
i_reg[15] => r7.DATAB
i_reg[15] => r8.DATAB
i_reg[15] => r9.DATAB
i_reg[15] => r10.DATAB
i_reg[15] => r11.DATAB
i_reg[15] => r12.DATAB
i_reg[15] => r8_firq.DATAB
i_reg[15] => r9_firq.DATAB
i_reg[15] => r10_firq.DATAB
i_reg[15] => r11_firq.DATAB
i_reg[15] => r12_firq.DATAB
i_reg[15] => r13.DATAB
i_reg[15] => r14.DATAB
i_reg[15] => r13_svc.DATAB
i_reg[15] => r14_svc.DATAB
i_reg[15] => r13_irq.DATAB
i_reg[15] => r14_irq.DATAB
i_reg[15] => r13_firq.DATAB
i_reg[15] => r14_firq.DATAB
i_reg[16] => r0.DATAB
i_reg[16] => r1.DATAB
i_reg[16] => r2.DATAB
i_reg[16] => r3.DATAB
i_reg[16] => r4.DATAB
i_reg[16] => r5.DATAB
i_reg[16] => r6.DATAB
i_reg[16] => r7.DATAB
i_reg[16] => r8.DATAB
i_reg[16] => r9.DATAB
i_reg[16] => r10.DATAB
i_reg[16] => r11.DATAB
i_reg[16] => r12.DATAB
i_reg[16] => r8_firq.DATAB
i_reg[16] => r9_firq.DATAB
i_reg[16] => r10_firq.DATAB
i_reg[16] => r11_firq.DATAB
i_reg[16] => r12_firq.DATAB
i_reg[16] => r13.DATAB
i_reg[16] => r14.DATAB
i_reg[16] => r13_svc.DATAB
i_reg[16] => r14_svc.DATAB
i_reg[16] => r13_irq.DATAB
i_reg[16] => r14_irq.DATAB
i_reg[16] => r13_firq.DATAB
i_reg[16] => r14_firq.DATAB
i_reg[17] => r0.DATAB
i_reg[17] => r1.DATAB
i_reg[17] => r2.DATAB
i_reg[17] => r3.DATAB
i_reg[17] => r4.DATAB
i_reg[17] => r5.DATAB
i_reg[17] => r6.DATAB
i_reg[17] => r7.DATAB
i_reg[17] => r8.DATAB
i_reg[17] => r9.DATAB
i_reg[17] => r10.DATAB
i_reg[17] => r11.DATAB
i_reg[17] => r12.DATAB
i_reg[17] => r8_firq.DATAB
i_reg[17] => r9_firq.DATAB
i_reg[17] => r10_firq.DATAB
i_reg[17] => r11_firq.DATAB
i_reg[17] => r12_firq.DATAB
i_reg[17] => r13.DATAB
i_reg[17] => r14.DATAB
i_reg[17] => r13_svc.DATAB
i_reg[17] => r14_svc.DATAB
i_reg[17] => r13_irq.DATAB
i_reg[17] => r14_irq.DATAB
i_reg[17] => r13_firq.DATAB
i_reg[17] => r14_firq.DATAB
i_reg[18] => r0.DATAB
i_reg[18] => r1.DATAB
i_reg[18] => r2.DATAB
i_reg[18] => r3.DATAB
i_reg[18] => r4.DATAB
i_reg[18] => r5.DATAB
i_reg[18] => r6.DATAB
i_reg[18] => r7.DATAB
i_reg[18] => r8.DATAB
i_reg[18] => r9.DATAB
i_reg[18] => r10.DATAB
i_reg[18] => r11.DATAB
i_reg[18] => r12.DATAB
i_reg[18] => r8_firq.DATAB
i_reg[18] => r9_firq.DATAB
i_reg[18] => r10_firq.DATAB
i_reg[18] => r11_firq.DATAB
i_reg[18] => r12_firq.DATAB
i_reg[18] => r13.DATAB
i_reg[18] => r14.DATAB
i_reg[18] => r13_svc.DATAB
i_reg[18] => r14_svc.DATAB
i_reg[18] => r13_irq.DATAB
i_reg[18] => r14_irq.DATAB
i_reg[18] => r13_firq.DATAB
i_reg[18] => r14_firq.DATAB
i_reg[19] => r0.DATAB
i_reg[19] => r1.DATAB
i_reg[19] => r2.DATAB
i_reg[19] => r3.DATAB
i_reg[19] => r4.DATAB
i_reg[19] => r5.DATAB
i_reg[19] => r6.DATAB
i_reg[19] => r7.DATAB
i_reg[19] => r8.DATAB
i_reg[19] => r9.DATAB
i_reg[19] => r10.DATAB
i_reg[19] => r11.DATAB
i_reg[19] => r12.DATAB
i_reg[19] => r8_firq.DATAB
i_reg[19] => r9_firq.DATAB
i_reg[19] => r10_firq.DATAB
i_reg[19] => r11_firq.DATAB
i_reg[19] => r12_firq.DATAB
i_reg[19] => r13.DATAB
i_reg[19] => r14.DATAB
i_reg[19] => r13_svc.DATAB
i_reg[19] => r14_svc.DATAB
i_reg[19] => r13_irq.DATAB
i_reg[19] => r14_irq.DATAB
i_reg[19] => r13_firq.DATAB
i_reg[19] => r14_firq.DATAB
i_reg[20] => r0.DATAB
i_reg[20] => r1.DATAB
i_reg[20] => r2.DATAB
i_reg[20] => r3.DATAB
i_reg[20] => r4.DATAB
i_reg[20] => r5.DATAB
i_reg[20] => r6.DATAB
i_reg[20] => r7.DATAB
i_reg[20] => r8.DATAB
i_reg[20] => r9.DATAB
i_reg[20] => r10.DATAB
i_reg[20] => r11.DATAB
i_reg[20] => r12.DATAB
i_reg[20] => r8_firq.DATAB
i_reg[20] => r9_firq.DATAB
i_reg[20] => r10_firq.DATAB
i_reg[20] => r11_firq.DATAB
i_reg[20] => r12_firq.DATAB
i_reg[20] => r13.DATAB
i_reg[20] => r14.DATAB
i_reg[20] => r13_svc.DATAB
i_reg[20] => r14_svc.DATAB
i_reg[20] => r13_irq.DATAB
i_reg[20] => r14_irq.DATAB
i_reg[20] => r13_firq.DATAB
i_reg[20] => r14_firq.DATAB
i_reg[21] => r0.DATAB
i_reg[21] => r1.DATAB
i_reg[21] => r2.DATAB
i_reg[21] => r3.DATAB
i_reg[21] => r4.DATAB
i_reg[21] => r5.DATAB
i_reg[21] => r6.DATAB
i_reg[21] => r7.DATAB
i_reg[21] => r8.DATAB
i_reg[21] => r9.DATAB
i_reg[21] => r10.DATAB
i_reg[21] => r11.DATAB
i_reg[21] => r12.DATAB
i_reg[21] => r8_firq.DATAB
i_reg[21] => r9_firq.DATAB
i_reg[21] => r10_firq.DATAB
i_reg[21] => r11_firq.DATAB
i_reg[21] => r12_firq.DATAB
i_reg[21] => r13.DATAB
i_reg[21] => r14.DATAB
i_reg[21] => r13_svc.DATAB
i_reg[21] => r14_svc.DATAB
i_reg[21] => r13_irq.DATAB
i_reg[21] => r14_irq.DATAB
i_reg[21] => r13_firq.DATAB
i_reg[21] => r14_firq.DATAB
i_reg[22] => r0.DATAB
i_reg[22] => r1.DATAB
i_reg[22] => r2.DATAB
i_reg[22] => r3.DATAB
i_reg[22] => r4.DATAB
i_reg[22] => r5.DATAB
i_reg[22] => r6.DATAB
i_reg[22] => r7.DATAB
i_reg[22] => r8.DATAB
i_reg[22] => r9.DATAB
i_reg[22] => r10.DATAB
i_reg[22] => r11.DATAB
i_reg[22] => r12.DATAB
i_reg[22] => r8_firq.DATAB
i_reg[22] => r9_firq.DATAB
i_reg[22] => r10_firq.DATAB
i_reg[22] => r11_firq.DATAB
i_reg[22] => r12_firq.DATAB
i_reg[22] => r13.DATAB
i_reg[22] => r14.DATAB
i_reg[22] => r13_svc.DATAB
i_reg[22] => r14_svc.DATAB
i_reg[22] => r13_irq.DATAB
i_reg[22] => r14_irq.DATAB
i_reg[22] => r13_firq.DATAB
i_reg[22] => r14_firq.DATAB
i_reg[23] => r0.DATAB
i_reg[23] => r1.DATAB
i_reg[23] => r2.DATAB
i_reg[23] => r3.DATAB
i_reg[23] => r4.DATAB
i_reg[23] => r5.DATAB
i_reg[23] => r6.DATAB
i_reg[23] => r7.DATAB
i_reg[23] => r8.DATAB
i_reg[23] => r9.DATAB
i_reg[23] => r10.DATAB
i_reg[23] => r11.DATAB
i_reg[23] => r12.DATAB
i_reg[23] => r8_firq.DATAB
i_reg[23] => r9_firq.DATAB
i_reg[23] => r10_firq.DATAB
i_reg[23] => r11_firq.DATAB
i_reg[23] => r12_firq.DATAB
i_reg[23] => r13.DATAB
i_reg[23] => r14.DATAB
i_reg[23] => r13_svc.DATAB
i_reg[23] => r14_svc.DATAB
i_reg[23] => r13_irq.DATAB
i_reg[23] => r14_irq.DATAB
i_reg[23] => r13_firq.DATAB
i_reg[23] => r14_firq.DATAB
i_reg[24] => r0.DATAB
i_reg[24] => r1.DATAB
i_reg[24] => r2.DATAB
i_reg[24] => r3.DATAB
i_reg[24] => r4.DATAB
i_reg[24] => r5.DATAB
i_reg[24] => r6.DATAB
i_reg[24] => r7.DATAB
i_reg[24] => r8.DATAB
i_reg[24] => r9.DATAB
i_reg[24] => r10.DATAB
i_reg[24] => r11.DATAB
i_reg[24] => r12.DATAB
i_reg[24] => r8_firq.DATAB
i_reg[24] => r9_firq.DATAB
i_reg[24] => r10_firq.DATAB
i_reg[24] => r11_firq.DATAB
i_reg[24] => r12_firq.DATAB
i_reg[24] => r13.DATAB
i_reg[24] => r14.DATAB
i_reg[24] => r13_svc.DATAB
i_reg[24] => r14_svc.DATAB
i_reg[24] => r13_irq.DATAB
i_reg[24] => r14_irq.DATAB
i_reg[24] => r13_firq.DATAB
i_reg[24] => r14_firq.DATAB
i_reg[25] => r0.DATAB
i_reg[25] => r1.DATAB
i_reg[25] => r2.DATAB
i_reg[25] => r3.DATAB
i_reg[25] => r4.DATAB
i_reg[25] => r5.DATAB
i_reg[25] => r6.DATAB
i_reg[25] => r7.DATAB
i_reg[25] => r8.DATAB
i_reg[25] => r9.DATAB
i_reg[25] => r10.DATAB
i_reg[25] => r11.DATAB
i_reg[25] => r12.DATAB
i_reg[25] => r8_firq.DATAB
i_reg[25] => r9_firq.DATAB
i_reg[25] => r10_firq.DATAB
i_reg[25] => r11_firq.DATAB
i_reg[25] => r12_firq.DATAB
i_reg[25] => r13.DATAB
i_reg[25] => r14.DATAB
i_reg[25] => r13_svc.DATAB
i_reg[25] => r14_svc.DATAB
i_reg[25] => r13_irq.DATAB
i_reg[25] => r14_irq.DATAB
i_reg[25] => r13_firq.DATAB
i_reg[25] => r14_firq.DATAB
i_reg[26] => r0.DATAB
i_reg[26] => r1.DATAB
i_reg[26] => r2.DATAB
i_reg[26] => r3.DATAB
i_reg[26] => r4.DATAB
i_reg[26] => r5.DATAB
i_reg[26] => r6.DATAB
i_reg[26] => r7.DATAB
i_reg[26] => r8.DATAB
i_reg[26] => r9.DATAB
i_reg[26] => r10.DATAB
i_reg[26] => r11.DATAB
i_reg[26] => r12.DATAB
i_reg[26] => r8_firq.DATAB
i_reg[26] => r9_firq.DATAB
i_reg[26] => r10_firq.DATAB
i_reg[26] => r11_firq.DATAB
i_reg[26] => r12_firq.DATAB
i_reg[26] => r13.DATAB
i_reg[26] => r14.DATAB
i_reg[26] => r13_svc.DATAB
i_reg[26] => r14_svc.DATAB
i_reg[26] => r13_irq.DATAB
i_reg[26] => r14_irq.DATAB
i_reg[26] => r13_firq.DATAB
i_reg[26] => r14_firq.DATAB
i_reg[27] => r0.DATAB
i_reg[27] => r1.DATAB
i_reg[27] => r2.DATAB
i_reg[27] => r3.DATAB
i_reg[27] => r4.DATAB
i_reg[27] => r5.DATAB
i_reg[27] => r6.DATAB
i_reg[27] => r7.DATAB
i_reg[27] => r8.DATAB
i_reg[27] => r9.DATAB
i_reg[27] => r10.DATAB
i_reg[27] => r11.DATAB
i_reg[27] => r12.DATAB
i_reg[27] => r8_firq.DATAB
i_reg[27] => r9_firq.DATAB
i_reg[27] => r10_firq.DATAB
i_reg[27] => r11_firq.DATAB
i_reg[27] => r12_firq.DATAB
i_reg[27] => r13.DATAB
i_reg[27] => r14.DATAB
i_reg[27] => r13_svc.DATAB
i_reg[27] => r14_svc.DATAB
i_reg[27] => r13_irq.DATAB
i_reg[27] => r14_irq.DATAB
i_reg[27] => r13_firq.DATAB
i_reg[27] => r14_firq.DATAB
i_reg[28] => r0.DATAB
i_reg[28] => r1.DATAB
i_reg[28] => r2.DATAB
i_reg[28] => r3.DATAB
i_reg[28] => r4.DATAB
i_reg[28] => r5.DATAB
i_reg[28] => r6.DATAB
i_reg[28] => r7.DATAB
i_reg[28] => r8.DATAB
i_reg[28] => r9.DATAB
i_reg[28] => r10.DATAB
i_reg[28] => r11.DATAB
i_reg[28] => r12.DATAB
i_reg[28] => r8_firq.DATAB
i_reg[28] => r9_firq.DATAB
i_reg[28] => r10_firq.DATAB
i_reg[28] => r11_firq.DATAB
i_reg[28] => r12_firq.DATAB
i_reg[28] => r13.DATAB
i_reg[28] => r14.DATAB
i_reg[28] => r13_svc.DATAB
i_reg[28] => r14_svc.DATAB
i_reg[28] => r13_irq.DATAB
i_reg[28] => r14_irq.DATAB
i_reg[28] => r13_firq.DATAB
i_reg[28] => r14_firq.DATAB
i_reg[29] => r0.DATAB
i_reg[29] => r1.DATAB
i_reg[29] => r2.DATAB
i_reg[29] => r3.DATAB
i_reg[29] => r4.DATAB
i_reg[29] => r5.DATAB
i_reg[29] => r6.DATAB
i_reg[29] => r7.DATAB
i_reg[29] => r8.DATAB
i_reg[29] => r9.DATAB
i_reg[29] => r10.DATAB
i_reg[29] => r11.DATAB
i_reg[29] => r12.DATAB
i_reg[29] => r8_firq.DATAB
i_reg[29] => r9_firq.DATAB
i_reg[29] => r10_firq.DATAB
i_reg[29] => r11_firq.DATAB
i_reg[29] => r12_firq.DATAB
i_reg[29] => r13.DATAB
i_reg[29] => r14.DATAB
i_reg[29] => r13_svc.DATAB
i_reg[29] => r14_svc.DATAB
i_reg[29] => r13_irq.DATAB
i_reg[29] => r14_irq.DATAB
i_reg[29] => r13_firq.DATAB
i_reg[29] => r14_firq.DATAB
i_reg[30] => r0.DATAB
i_reg[30] => r1.DATAB
i_reg[30] => r2.DATAB
i_reg[30] => r3.DATAB
i_reg[30] => r4.DATAB
i_reg[30] => r5.DATAB
i_reg[30] => r6.DATAB
i_reg[30] => r7.DATAB
i_reg[30] => r8.DATAB
i_reg[30] => r9.DATAB
i_reg[30] => r10.DATAB
i_reg[30] => r11.DATAB
i_reg[30] => r12.DATAB
i_reg[30] => r8_firq.DATAB
i_reg[30] => r9_firq.DATAB
i_reg[30] => r10_firq.DATAB
i_reg[30] => r11_firq.DATAB
i_reg[30] => r12_firq.DATAB
i_reg[30] => r13.DATAB
i_reg[30] => r14.DATAB
i_reg[30] => r13_svc.DATAB
i_reg[30] => r14_svc.DATAB
i_reg[30] => r13_irq.DATAB
i_reg[30] => r14_irq.DATAB
i_reg[30] => r13_firq.DATAB
i_reg[30] => r14_firq.DATAB
i_reg[31] => r0.DATAB
i_reg[31] => r1.DATAB
i_reg[31] => r2.DATAB
i_reg[31] => r3.DATAB
i_reg[31] => r4.DATAB
i_reg[31] => r5.DATAB
i_reg[31] => r6.DATAB
i_reg[31] => r7.DATAB
i_reg[31] => r8.DATAB
i_reg[31] => r9.DATAB
i_reg[31] => r10.DATAB
i_reg[31] => r11.DATAB
i_reg[31] => r12.DATAB
i_reg[31] => r8_firq.DATAB
i_reg[31] => r9_firq.DATAB
i_reg[31] => r10_firq.DATAB
i_reg[31] => r11_firq.DATAB
i_reg[31] => r12_firq.DATAB
i_reg[31] => r13.DATAB
i_reg[31] => r14.DATAB
i_reg[31] => r13_svc.DATAB
i_reg[31] => r14_svc.DATAB
i_reg[31] => r13_irq.DATAB
i_reg[31] => r14_irq.DATAB
i_reg[31] => r13_firq.DATAB
i_reg[31] => r14_firq.DATAB
i_status_bits_flags[0] => Mux35.IN12
i_status_bits_flags[0] => o_rm.DATAA
i_status_bits_flags[1] => Mux34.IN12
i_status_bits_flags[1] => o_rm.DATAA
i_status_bits_flags[2] => Mux33.IN12
i_status_bits_flags[2] => o_rm.DATAA
i_status_bits_flags[3] => Mux32.IN12
i_status_bits_flags[3] => o_rm.DATAA
i_status_bits_irq_mask => Mux36.IN12
i_status_bits_irq_mask => o_rm.DATAA
i_status_bits_firq_mask => Mux37.IN12
i_status_bits_firq_mask => o_rm.DATAA
o_rm[0] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[1] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[2] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[3] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[4] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[5] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[6] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[7] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[8] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[9] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[10] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[11] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[12] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[13] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[14] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[15] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[16] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[17] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[18] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[19] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[20] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[21] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[22] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[23] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[24] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[25] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[26] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[27] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[28] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[29] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[30] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rm[31] <= o_rm.DB_MAX_OUTPUT_PORT_TYPE
o_rs[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_rs[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_rs[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_rs[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_rs[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_rs[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_rs[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_rs[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_rs[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_rs[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_rs[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_rs[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_rs[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_rs[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_rs[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_rs[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_rs[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_rs[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_rs[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_rs[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_rs[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_rs[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_rs[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_rs[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_rs[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_rs[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_rs[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_rs[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_rs[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_rs[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_rs[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_rs[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_rd[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
o_rd[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
o_rd[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
o_rd[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
o_rd[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
o_rd[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
o_rd[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
o_rd[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
o_rd[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
o_rd[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
o_rd[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
o_rd[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
o_rd[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
o_rd[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
o_rd[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
o_rd[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
o_rd[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
o_rd[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
o_rd[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
o_rd[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
o_rd[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
o_rd[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
o_rd[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
o_rd[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
o_rd[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
o_rd[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
o_rd[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
o_rd[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
o_rn[0] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[1] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[2] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[3] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[4] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[5] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[6] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[7] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[8] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[9] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[10] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[11] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[12] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[13] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[14] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[15] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[16] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[17] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[18] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[19] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[20] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[21] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[22] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[23] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[24] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[25] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[26] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[27] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[28] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[29] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[30] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_rn[31] <= o_rn.DB_MAX_OUTPUT_PORT_TYPE
o_pc[0] <= <GND>
o_pc[1] <= <GND>
o_pc[2] <= r15[0].DB_MAX_OUTPUT_PORT_TYPE
o_pc[3] <= r15[1].DB_MAX_OUTPUT_PORT_TYPE
o_pc[4] <= r15[2].DB_MAX_OUTPUT_PORT_TYPE
o_pc[5] <= r15[3].DB_MAX_OUTPUT_PORT_TYPE
o_pc[6] <= r15[4].DB_MAX_OUTPUT_PORT_TYPE
o_pc[7] <= r15[5].DB_MAX_OUTPUT_PORT_TYPE
o_pc[8] <= r15[6].DB_MAX_OUTPUT_PORT_TYPE
o_pc[9] <= r15[7].DB_MAX_OUTPUT_PORT_TYPE
o_pc[10] <= r15[8].DB_MAX_OUTPUT_PORT_TYPE
o_pc[11] <= r15[9].DB_MAX_OUTPUT_PORT_TYPE
o_pc[12] <= r15[10].DB_MAX_OUTPUT_PORT_TYPE
o_pc[13] <= r15[11].DB_MAX_OUTPUT_PORT_TYPE
o_pc[14] <= r15[12].DB_MAX_OUTPUT_PORT_TYPE
o_pc[15] <= r15[13].DB_MAX_OUTPUT_PORT_TYPE
o_pc[16] <= r15[14].DB_MAX_OUTPUT_PORT_TYPE
o_pc[17] <= r15[15].DB_MAX_OUTPUT_PORT_TYPE
o_pc[18] <= r15[16].DB_MAX_OUTPUT_PORT_TYPE
o_pc[19] <= r15[17].DB_MAX_OUTPUT_PORT_TYPE
o_pc[20] <= r15[18].DB_MAX_OUTPUT_PORT_TYPE
o_pc[21] <= r15[19].DB_MAX_OUTPUT_PORT_TYPE
o_pc[22] <= r15[20].DB_MAX_OUTPUT_PORT_TYPE
o_pc[23] <= r15[21].DB_MAX_OUTPUT_PORT_TYPE
o_pc[24] <= r15[22].DB_MAX_OUTPUT_PORT_TYPE
o_pc[25] <= r15[23].DB_MAX_OUTPUT_PORT_TYPE
o_pc[26] <= <GND>
o_pc[27] <= <GND>
o_pc[28] <= <GND>
o_pc[29] <= <GND>
o_pc[30] <= <GND>
o_pc[31] <= <GND>


|msystem|a23_core:u_amber|a23_coprocessor:u_coprocessor
i_clk => o_copro_read_data[0]~reg0.CLK
i_clk => o_copro_read_data[1]~reg0.CLK
i_clk => o_copro_read_data[2]~reg0.CLK
i_clk => o_copro_read_data[3]~reg0.CLK
i_clk => o_copro_read_data[4]~reg0.CLK
i_clk => o_copro_read_data[5]~reg0.CLK
i_clk => o_copro_read_data[6]~reg0.CLK
i_clk => o_copro_read_data[7]~reg0.CLK
i_clk => o_copro_read_data[8]~reg0.CLK
i_clk => o_copro_read_data[9]~reg0.CLK
i_clk => o_copro_read_data[10]~reg0.CLK
i_clk => o_copro_read_data[11]~reg0.CLK
i_clk => o_copro_read_data[12]~reg0.CLK
i_clk => o_copro_read_data[13]~reg0.CLK
i_clk => o_copro_read_data[14]~reg0.CLK
i_clk => o_copro_read_data[15]~reg0.CLK
i_clk => o_copro_read_data[16]~reg0.CLK
i_clk => o_copro_read_data[17]~reg0.CLK
i_clk => o_copro_read_data[18]~reg0.CLK
i_clk => o_copro_read_data[19]~reg0.CLK
i_clk => o_copro_read_data[20]~reg0.CLK
i_clk => o_copro_read_data[21]~reg0.CLK
i_clk => o_copro_read_data[22]~reg0.CLK
i_clk => o_copro_read_data[23]~reg0.CLK
i_clk => o_copro_read_data[24]~reg0.CLK
i_clk => o_copro_read_data[25]~reg0.CLK
i_clk => o_copro_read_data[26]~reg0.CLK
i_clk => o_copro_read_data[27]~reg0.CLK
i_clk => o_copro_read_data[28]~reg0.CLK
i_clk => o_copro_read_data[29]~reg0.CLK
i_clk => o_copro_read_data[30]~reg0.CLK
i_clk => o_copro_read_data[31]~reg0.CLK
i_clk => cache_control[0].CLK
i_clk => cache_control[1].CLK
i_clk => cache_control[2].CLK
i_clk => cacheable_area[0].CLK
i_clk => cacheable_area[1].CLK
i_clk => cacheable_area[2].CLK
i_clk => cacheable_area[3].CLK
i_clk => cacheable_area[4].CLK
i_clk => cacheable_area[5].CLK
i_clk => cacheable_area[6].CLK
i_clk => cacheable_area[7].CLK
i_clk => cacheable_area[8].CLK
i_clk => cacheable_area[9].CLK
i_clk => cacheable_area[10].CLK
i_clk => cacheable_area[11].CLK
i_clk => cacheable_area[12].CLK
i_clk => cacheable_area[13].CLK
i_clk => cacheable_area[14].CLK
i_clk => cacheable_area[15].CLK
i_clk => cacheable_area[16].CLK
i_clk => cacheable_area[17].CLK
i_clk => cacheable_area[18].CLK
i_clk => cacheable_area[19].CLK
i_clk => cacheable_area[20].CLK
i_clk => cacheable_area[21].CLK
i_clk => cacheable_area[22].CLK
i_clk => cacheable_area[23].CLK
i_clk => cacheable_area[24].CLK
i_clk => cacheable_area[25].CLK
i_clk => cacheable_area[26].CLK
i_clk => cacheable_area[27].CLK
i_clk => cacheable_area[28].CLK
i_clk => cacheable_area[29].CLK
i_clk => cacheable_area[30].CLK
i_clk => cacheable_area[31].CLK
i_clk => updateable_area[0].CLK
i_clk => updateable_area[1].CLK
i_clk => updateable_area[2].CLK
i_clk => updateable_area[3].CLK
i_clk => updateable_area[4].CLK
i_clk => updateable_area[5].CLK
i_clk => updateable_area[6].CLK
i_clk => updateable_area[7].CLK
i_clk => updateable_area[8].CLK
i_clk => updateable_area[9].CLK
i_clk => updateable_area[10].CLK
i_clk => updateable_area[11].CLK
i_clk => updateable_area[12].CLK
i_clk => updateable_area[13].CLK
i_clk => updateable_area[14].CLK
i_clk => updateable_area[15].CLK
i_clk => updateable_area[16].CLK
i_clk => updateable_area[17].CLK
i_clk => updateable_area[18].CLK
i_clk => updateable_area[19].CLK
i_clk => updateable_area[20].CLK
i_clk => updateable_area[21].CLK
i_clk => updateable_area[22].CLK
i_clk => updateable_area[23].CLK
i_clk => updateable_area[24].CLK
i_clk => updateable_area[25].CLK
i_clk => updateable_area[26].CLK
i_clk => updateable_area[27].CLK
i_clk => updateable_area[28].CLK
i_clk => updateable_area[29].CLK
i_clk => updateable_area[30].CLK
i_clk => updateable_area[31].CLK
i_clk => disruptive_area[0].CLK
i_clk => disruptive_area[1].CLK
i_clk => disruptive_area[2].CLK
i_clk => disruptive_area[3].CLK
i_clk => disruptive_area[4].CLK
i_clk => disruptive_area[5].CLK
i_clk => disruptive_area[6].CLK
i_clk => disruptive_area[7].CLK
i_clk => disruptive_area[8].CLK
i_clk => disruptive_area[9].CLK
i_clk => disruptive_area[10].CLK
i_clk => disruptive_area[11].CLK
i_clk => disruptive_area[12].CLK
i_clk => disruptive_area[13].CLK
i_clk => disruptive_area[14].CLK
i_clk => disruptive_area[15].CLK
i_clk => disruptive_area[16].CLK
i_clk => disruptive_area[17].CLK
i_clk => disruptive_area[18].CLK
i_clk => disruptive_area[19].CLK
i_clk => disruptive_area[20].CLK
i_clk => disruptive_area[21].CLK
i_clk => disruptive_area[22].CLK
i_clk => disruptive_area[23].CLK
i_clk => disruptive_area[24].CLK
i_clk => disruptive_area[25].CLK
i_clk => disruptive_area[26].CLK
i_clk => disruptive_area[27].CLK
i_clk => disruptive_area[28].CLK
i_clk => disruptive_area[29].CLK
i_clk => disruptive_area[30].CLK
i_clk => disruptive_area[31].CLK
i_clk => fault_address[0].CLK
i_clk => fault_address[1].CLK
i_clk => fault_address[2].CLK
i_clk => fault_address[3].CLK
i_clk => fault_address[4].CLK
i_clk => fault_address[5].CLK
i_clk => fault_address[6].CLK
i_clk => fault_address[7].CLK
i_clk => fault_address[8].CLK
i_clk => fault_address[9].CLK
i_clk => fault_address[10].CLK
i_clk => fault_address[11].CLK
i_clk => fault_address[12].CLK
i_clk => fault_address[13].CLK
i_clk => fault_address[14].CLK
i_clk => fault_address[15].CLK
i_clk => fault_address[16].CLK
i_clk => fault_address[17].CLK
i_clk => fault_address[18].CLK
i_clk => fault_address[19].CLK
i_clk => fault_address[20].CLK
i_clk => fault_address[21].CLK
i_clk => fault_address[22].CLK
i_clk => fault_address[23].CLK
i_clk => fault_address[24].CLK
i_clk => fault_address[25].CLK
i_clk => fault_address[26].CLK
i_clk => fault_address[27].CLK
i_clk => fault_address[28].CLK
i_clk => fault_address[29].CLK
i_clk => fault_address[30].CLK
i_clk => fault_address[31].CLK
i_clk => fault_status[0].CLK
i_clk => fault_status[1].CLK
i_clk => fault_status[2].CLK
i_clk => fault_status[3].CLK
i_clk => fault_status[4].CLK
i_clk => fault_status[5].CLK
i_clk => fault_status[6].CLK
i_clk => fault_status[7].CLK
i_fetch_stall => copro15_reg1_write.IN1
i_fetch_stall => o_copro_read_data[25]~reg0.ENA
i_fetch_stall => o_copro_read_data[24]~reg0.ENA
i_fetch_stall => o_copro_read_data[23]~reg0.ENA
i_fetch_stall => o_copro_read_data[22]~reg0.ENA
i_fetch_stall => o_copro_read_data[21]~reg0.ENA
i_fetch_stall => o_copro_read_data[20]~reg0.ENA
i_fetch_stall => o_copro_read_data[19]~reg0.ENA
i_fetch_stall => o_copro_read_data[18]~reg0.ENA
i_fetch_stall => o_copro_read_data[17]~reg0.ENA
i_fetch_stall => o_copro_read_data[16]~reg0.ENA
i_fetch_stall => o_copro_read_data[15]~reg0.ENA
i_fetch_stall => o_copro_read_data[14]~reg0.ENA
i_fetch_stall => o_copro_read_data[13]~reg0.ENA
i_fetch_stall => o_copro_read_data[12]~reg0.ENA
i_fetch_stall => o_copro_read_data[11]~reg0.ENA
i_fetch_stall => o_copro_read_data[10]~reg0.ENA
i_fetch_stall => o_copro_read_data[9]~reg0.ENA
i_fetch_stall => o_copro_read_data[8]~reg0.ENA
i_fetch_stall => o_copro_read_data[7]~reg0.ENA
i_fetch_stall => o_copro_read_data[6]~reg0.ENA
i_fetch_stall => o_copro_read_data[5]~reg0.ENA
i_fetch_stall => o_copro_read_data[4]~reg0.ENA
i_fetch_stall => o_copro_read_data[3]~reg0.ENA
i_fetch_stall => o_copro_read_data[2]~reg0.ENA
i_fetch_stall => o_copro_read_data[1]~reg0.ENA
i_fetch_stall => fault_address[0].ENA
i_fetch_stall => o_copro_read_data[0]~reg0.ENA
i_fetch_stall => cache_control[0].ENA
i_fetch_stall => o_copro_read_data[26]~reg0.ENA
i_fetch_stall => o_copro_read_data[27]~reg0.ENA
i_fetch_stall => o_copro_read_data[28]~reg0.ENA
i_fetch_stall => o_copro_read_data[29]~reg0.ENA
i_fetch_stall => o_copro_read_data[30]~reg0.ENA
i_fetch_stall => o_copro_read_data[31]~reg0.ENA
i_fetch_stall => cache_control[1].ENA
i_fetch_stall => cache_control[2].ENA
i_fetch_stall => cacheable_area[0].ENA
i_fetch_stall => cacheable_area[1].ENA
i_fetch_stall => cacheable_area[2].ENA
i_fetch_stall => cacheable_area[3].ENA
i_fetch_stall => cacheable_area[4].ENA
i_fetch_stall => cacheable_area[5].ENA
i_fetch_stall => cacheable_area[6].ENA
i_fetch_stall => cacheable_area[7].ENA
i_fetch_stall => cacheable_area[8].ENA
i_fetch_stall => cacheable_area[9].ENA
i_fetch_stall => cacheable_area[10].ENA
i_fetch_stall => cacheable_area[11].ENA
i_fetch_stall => cacheable_area[12].ENA
i_fetch_stall => cacheable_area[13].ENA
i_fetch_stall => cacheable_area[14].ENA
i_fetch_stall => cacheable_area[15].ENA
i_fetch_stall => cacheable_area[16].ENA
i_fetch_stall => cacheable_area[17].ENA
i_fetch_stall => cacheable_area[18].ENA
i_fetch_stall => cacheable_area[19].ENA
i_fetch_stall => cacheable_area[20].ENA
i_fetch_stall => cacheable_area[21].ENA
i_fetch_stall => cacheable_area[22].ENA
i_fetch_stall => cacheable_area[23].ENA
i_fetch_stall => cacheable_area[24].ENA
i_fetch_stall => cacheable_area[25].ENA
i_fetch_stall => cacheable_area[26].ENA
i_fetch_stall => cacheable_area[27].ENA
i_fetch_stall => cacheable_area[28].ENA
i_fetch_stall => cacheable_area[29].ENA
i_fetch_stall => cacheable_area[30].ENA
i_fetch_stall => cacheable_area[31].ENA
i_fetch_stall => updateable_area[0].ENA
i_fetch_stall => updateable_area[1].ENA
i_fetch_stall => updateable_area[2].ENA
i_fetch_stall => updateable_area[3].ENA
i_fetch_stall => updateable_area[4].ENA
i_fetch_stall => updateable_area[5].ENA
i_fetch_stall => updateable_area[6].ENA
i_fetch_stall => updateable_area[7].ENA
i_fetch_stall => updateable_area[8].ENA
i_fetch_stall => updateable_area[9].ENA
i_fetch_stall => updateable_area[10].ENA
i_fetch_stall => updateable_area[11].ENA
i_fetch_stall => updateable_area[12].ENA
i_fetch_stall => updateable_area[13].ENA
i_fetch_stall => updateable_area[14].ENA
i_fetch_stall => updateable_area[15].ENA
i_fetch_stall => updateable_area[16].ENA
i_fetch_stall => updateable_area[17].ENA
i_fetch_stall => updateable_area[18].ENA
i_fetch_stall => updateable_area[19].ENA
i_fetch_stall => updateable_area[20].ENA
i_fetch_stall => updateable_area[21].ENA
i_fetch_stall => updateable_area[22].ENA
i_fetch_stall => updateable_area[23].ENA
i_fetch_stall => updateable_area[24].ENA
i_fetch_stall => updateable_area[25].ENA
i_fetch_stall => updateable_area[26].ENA
i_fetch_stall => updateable_area[27].ENA
i_fetch_stall => updateable_area[28].ENA
i_fetch_stall => updateable_area[29].ENA
i_fetch_stall => updateable_area[30].ENA
i_fetch_stall => updateable_area[31].ENA
i_fetch_stall => disruptive_area[0].ENA
i_fetch_stall => disruptive_area[1].ENA
i_fetch_stall => disruptive_area[2].ENA
i_fetch_stall => disruptive_area[3].ENA
i_fetch_stall => disruptive_area[4].ENA
i_fetch_stall => disruptive_area[5].ENA
i_fetch_stall => disruptive_area[6].ENA
i_fetch_stall => disruptive_area[7].ENA
i_fetch_stall => disruptive_area[8].ENA
i_fetch_stall => disruptive_area[9].ENA
i_fetch_stall => disruptive_area[10].ENA
i_fetch_stall => disruptive_area[11].ENA
i_fetch_stall => disruptive_area[12].ENA
i_fetch_stall => disruptive_area[13].ENA
i_fetch_stall => disruptive_area[14].ENA
i_fetch_stall => disruptive_area[15].ENA
i_fetch_stall => disruptive_area[16].ENA
i_fetch_stall => disruptive_area[17].ENA
i_fetch_stall => disruptive_area[18].ENA
i_fetch_stall => disruptive_area[19].ENA
i_fetch_stall => disruptive_area[20].ENA
i_fetch_stall => disruptive_area[21].ENA
i_fetch_stall => disruptive_area[22].ENA
i_fetch_stall => disruptive_area[23].ENA
i_fetch_stall => disruptive_area[24].ENA
i_fetch_stall => disruptive_area[25].ENA
i_fetch_stall => disruptive_area[26].ENA
i_fetch_stall => disruptive_area[27].ENA
i_fetch_stall => disruptive_area[28].ENA
i_fetch_stall => disruptive_area[29].ENA
i_fetch_stall => disruptive_area[30].ENA
i_fetch_stall => disruptive_area[31].ENA
i_fetch_stall => fault_address[1].ENA
i_fetch_stall => fault_address[2].ENA
i_fetch_stall => fault_address[3].ENA
i_fetch_stall => fault_address[4].ENA
i_fetch_stall => fault_address[5].ENA
i_fetch_stall => fault_address[6].ENA
i_fetch_stall => fault_address[7].ENA
i_fetch_stall => fault_address[8].ENA
i_fetch_stall => fault_address[9].ENA
i_fetch_stall => fault_address[10].ENA
i_fetch_stall => fault_address[11].ENA
i_fetch_stall => fault_address[12].ENA
i_fetch_stall => fault_address[13].ENA
i_fetch_stall => fault_address[14].ENA
i_fetch_stall => fault_address[15].ENA
i_fetch_stall => fault_address[16].ENA
i_fetch_stall => fault_address[17].ENA
i_fetch_stall => fault_address[18].ENA
i_fetch_stall => fault_address[19].ENA
i_fetch_stall => fault_address[20].ENA
i_fetch_stall => fault_address[21].ENA
i_fetch_stall => fault_address[22].ENA
i_fetch_stall => fault_address[23].ENA
i_fetch_stall => fault_address[24].ENA
i_fetch_stall => fault_address[25].ENA
i_fetch_stall => fault_address[26].ENA
i_fetch_stall => fault_address[27].ENA
i_fetch_stall => fault_address[28].ENA
i_fetch_stall => fault_address[29].ENA
i_fetch_stall => fault_address[30].ENA
i_fetch_stall => fault_address[31].ENA
i_fetch_stall => fault_status[0].ENA
i_fetch_stall => fault_status[1].ENA
i_fetch_stall => fault_status[2].ENA
i_fetch_stall => fault_status[3].ENA
i_fetch_stall => fault_status[4].ENA
i_fetch_stall => fault_status[5].ENA
i_fetch_stall => fault_status[6].ENA
i_fetch_stall => fault_status[7].ENA
i_copro_opcode1[0] => ~NO_FANOUT~
i_copro_opcode1[1] => ~NO_FANOUT~
i_copro_opcode1[2] => ~NO_FANOUT~
i_copro_opcode2[0] => ~NO_FANOUT~
i_copro_opcode2[1] => ~NO_FANOUT~
i_copro_opcode2[2] => ~NO_FANOUT~
i_copro_crn[0] => Decoder0.IN3
i_copro_crn[0] => Mux0.IN15
i_copro_crn[0] => Mux1.IN15
i_copro_crn[0] => Mux2.IN15
i_copro_crn[0] => Mux3.IN15
i_copro_crn[0] => Mux4.IN15
i_copro_crn[0] => Mux5.IN15
i_copro_crn[0] => Mux6.IN15
i_copro_crn[0] => Mux7.IN15
i_copro_crn[0] => Mux8.IN15
i_copro_crn[0] => Mux9.IN15
i_copro_crn[0] => Mux10.IN15
i_copro_crn[0] => Mux11.IN15
i_copro_crn[0] => Mux12.IN15
i_copro_crn[0] => Mux13.IN15
i_copro_crn[0] => Mux14.IN15
i_copro_crn[0] => Mux15.IN15
i_copro_crn[0] => Mux16.IN15
i_copro_crn[0] => Mux17.IN15
i_copro_crn[0] => Mux18.IN15
i_copro_crn[0] => Mux19.IN15
i_copro_crn[0] => Mux20.IN15
i_copro_crn[0] => Mux21.IN15
i_copro_crn[0] => Mux22.IN15
i_copro_crn[0] => Mux23.IN15
i_copro_crn[0] => Mux24.IN14
i_copro_crn[0] => Mux25.IN14
i_copro_crn[0] => Mux26.IN14
i_copro_crn[0] => Mux27.IN14
i_copro_crn[0] => Mux28.IN14
i_copro_crn[0] => Mux29.IN13
i_copro_crn[0] => Mux30.IN13
i_copro_crn[0] => Mux31.IN13
i_copro_crn[0] => Equal1.IN0
i_copro_crn[1] => Decoder0.IN2
i_copro_crn[1] => Mux0.IN14
i_copro_crn[1] => Mux1.IN14
i_copro_crn[1] => Mux2.IN14
i_copro_crn[1] => Mux3.IN14
i_copro_crn[1] => Mux4.IN14
i_copro_crn[1] => Mux5.IN14
i_copro_crn[1] => Mux6.IN14
i_copro_crn[1] => Mux7.IN14
i_copro_crn[1] => Mux8.IN14
i_copro_crn[1] => Mux9.IN14
i_copro_crn[1] => Mux10.IN14
i_copro_crn[1] => Mux11.IN14
i_copro_crn[1] => Mux12.IN14
i_copro_crn[1] => Mux13.IN14
i_copro_crn[1] => Mux14.IN14
i_copro_crn[1] => Mux15.IN14
i_copro_crn[1] => Mux16.IN14
i_copro_crn[1] => Mux17.IN14
i_copro_crn[1] => Mux18.IN14
i_copro_crn[1] => Mux19.IN14
i_copro_crn[1] => Mux20.IN14
i_copro_crn[1] => Mux21.IN14
i_copro_crn[1] => Mux22.IN14
i_copro_crn[1] => Mux23.IN14
i_copro_crn[1] => Mux24.IN13
i_copro_crn[1] => Mux25.IN13
i_copro_crn[1] => Mux26.IN13
i_copro_crn[1] => Mux27.IN13
i_copro_crn[1] => Mux28.IN13
i_copro_crn[1] => Mux29.IN12
i_copro_crn[1] => Mux30.IN12
i_copro_crn[1] => Mux31.IN12
i_copro_crn[1] => Equal1.IN3
i_copro_crn[2] => Decoder0.IN1
i_copro_crn[2] => Mux0.IN13
i_copro_crn[2] => Mux1.IN13
i_copro_crn[2] => Mux2.IN13
i_copro_crn[2] => Mux3.IN13
i_copro_crn[2] => Mux4.IN13
i_copro_crn[2] => Mux5.IN13
i_copro_crn[2] => Mux6.IN13
i_copro_crn[2] => Mux7.IN13
i_copro_crn[2] => Mux8.IN13
i_copro_crn[2] => Mux9.IN13
i_copro_crn[2] => Mux10.IN13
i_copro_crn[2] => Mux11.IN13
i_copro_crn[2] => Mux12.IN13
i_copro_crn[2] => Mux13.IN13
i_copro_crn[2] => Mux14.IN13
i_copro_crn[2] => Mux15.IN13
i_copro_crn[2] => Mux16.IN13
i_copro_crn[2] => Mux17.IN13
i_copro_crn[2] => Mux18.IN13
i_copro_crn[2] => Mux19.IN13
i_copro_crn[2] => Mux20.IN13
i_copro_crn[2] => Mux21.IN13
i_copro_crn[2] => Mux22.IN13
i_copro_crn[2] => Mux23.IN13
i_copro_crn[2] => Mux24.IN12
i_copro_crn[2] => Mux25.IN12
i_copro_crn[2] => Mux26.IN12
i_copro_crn[2] => Mux27.IN12
i_copro_crn[2] => Mux28.IN12
i_copro_crn[2] => Mux29.IN11
i_copro_crn[2] => Mux30.IN11
i_copro_crn[2] => Mux31.IN11
i_copro_crn[2] => Equal1.IN2
i_copro_crn[3] => Decoder0.IN0
i_copro_crn[3] => Mux0.IN12
i_copro_crn[3] => Mux1.IN12
i_copro_crn[3] => Mux2.IN12
i_copro_crn[3] => Mux3.IN12
i_copro_crn[3] => Mux4.IN12
i_copro_crn[3] => Mux5.IN12
i_copro_crn[3] => Mux6.IN12
i_copro_crn[3] => Mux7.IN12
i_copro_crn[3] => Mux8.IN12
i_copro_crn[3] => Mux9.IN12
i_copro_crn[3] => Mux10.IN12
i_copro_crn[3] => Mux11.IN12
i_copro_crn[3] => Mux12.IN12
i_copro_crn[3] => Mux13.IN12
i_copro_crn[3] => Mux14.IN12
i_copro_crn[3] => Mux15.IN12
i_copro_crn[3] => Mux16.IN12
i_copro_crn[3] => Mux17.IN12
i_copro_crn[3] => Mux18.IN12
i_copro_crn[3] => Mux19.IN12
i_copro_crn[3] => Mux20.IN12
i_copro_crn[3] => Mux21.IN12
i_copro_crn[3] => Mux22.IN12
i_copro_crn[3] => Mux23.IN12
i_copro_crn[3] => Mux24.IN11
i_copro_crn[3] => Mux25.IN11
i_copro_crn[3] => Mux26.IN11
i_copro_crn[3] => Mux27.IN11
i_copro_crn[3] => Mux28.IN11
i_copro_crn[3] => Mux29.IN10
i_copro_crn[3] => Mux30.IN10
i_copro_crn[3] => Mux31.IN10
i_copro_crn[3] => Equal1.IN1
i_copro_crm[0] => ~NO_FANOUT~
i_copro_crm[1] => ~NO_FANOUT~
i_copro_crm[2] => ~NO_FANOUT~
i_copro_crm[3] => ~NO_FANOUT~
i_copro_num[0] => ~NO_FANOUT~
i_copro_num[1] => ~NO_FANOUT~
i_copro_num[2] => ~NO_FANOUT~
i_copro_num[3] => ~NO_FANOUT~
i_copro_operation[0] => Equal0.IN1
i_copro_operation[1] => Equal0.IN0
i_copro_write_data[0] => disruptive_area.DATAB
i_copro_write_data[0] => updateable_area.DATAB
i_copro_write_data[0] => cacheable_area.DATAB
i_copro_write_data[0] => cache_control.DATAB
i_copro_write_data[1] => disruptive_area.DATAB
i_copro_write_data[1] => updateable_area.DATAB
i_copro_write_data[1] => cacheable_area.DATAB
i_copro_write_data[1] => cache_control.DATAB
i_copro_write_data[2] => disruptive_area.DATAB
i_copro_write_data[2] => updateable_area.DATAB
i_copro_write_data[2] => cacheable_area.DATAB
i_copro_write_data[2] => cache_control.DATAB
i_copro_write_data[3] => disruptive_area.DATAB
i_copro_write_data[3] => updateable_area.DATAB
i_copro_write_data[3] => cacheable_area.DATAB
i_copro_write_data[4] => disruptive_area.DATAB
i_copro_write_data[4] => updateable_area.DATAB
i_copro_write_data[4] => cacheable_area.DATAB
i_copro_write_data[5] => disruptive_area.DATAB
i_copro_write_data[5] => updateable_area.DATAB
i_copro_write_data[5] => cacheable_area.DATAB
i_copro_write_data[6] => disruptive_area.DATAB
i_copro_write_data[6] => updateable_area.DATAB
i_copro_write_data[6] => cacheable_area.DATAB
i_copro_write_data[7] => disruptive_area.DATAB
i_copro_write_data[7] => updateable_area.DATAB
i_copro_write_data[7] => cacheable_area.DATAB
i_copro_write_data[8] => disruptive_area.DATAB
i_copro_write_data[8] => updateable_area.DATAB
i_copro_write_data[8] => cacheable_area.DATAB
i_copro_write_data[9] => disruptive_area.DATAB
i_copro_write_data[9] => updateable_area.DATAB
i_copro_write_data[9] => cacheable_area.DATAB
i_copro_write_data[10] => disruptive_area.DATAB
i_copro_write_data[10] => updateable_area.DATAB
i_copro_write_data[10] => cacheable_area.DATAB
i_copro_write_data[11] => disruptive_area.DATAB
i_copro_write_data[11] => updateable_area.DATAB
i_copro_write_data[11] => cacheable_area.DATAB
i_copro_write_data[12] => disruptive_area.DATAB
i_copro_write_data[12] => updateable_area.DATAB
i_copro_write_data[12] => cacheable_area.DATAB
i_copro_write_data[13] => disruptive_area.DATAB
i_copro_write_data[13] => updateable_area.DATAB
i_copro_write_data[13] => cacheable_area.DATAB
i_copro_write_data[14] => disruptive_area.DATAB
i_copro_write_data[14] => updateable_area.DATAB
i_copro_write_data[14] => cacheable_area.DATAB
i_copro_write_data[15] => disruptive_area.DATAB
i_copro_write_data[15] => updateable_area.DATAB
i_copro_write_data[15] => cacheable_area.DATAB
i_copro_write_data[16] => disruptive_area.DATAB
i_copro_write_data[16] => updateable_area.DATAB
i_copro_write_data[16] => cacheable_area.DATAB
i_copro_write_data[17] => disruptive_area.DATAB
i_copro_write_data[17] => updateable_area.DATAB
i_copro_write_data[17] => cacheable_area.DATAB
i_copro_write_data[18] => disruptive_area.DATAB
i_copro_write_data[18] => updateable_area.DATAB
i_copro_write_data[18] => cacheable_area.DATAB
i_copro_write_data[19] => disruptive_area.DATAB
i_copro_write_data[19] => updateable_area.DATAB
i_copro_write_data[19] => cacheable_area.DATAB
i_copro_write_data[20] => disruptive_area.DATAB
i_copro_write_data[20] => updateable_area.DATAB
i_copro_write_data[20] => cacheable_area.DATAB
i_copro_write_data[21] => disruptive_area.DATAB
i_copro_write_data[21] => updateable_area.DATAB
i_copro_write_data[21] => cacheable_area.DATAB
i_copro_write_data[22] => disruptive_area.DATAB
i_copro_write_data[22] => updateable_area.DATAB
i_copro_write_data[22] => cacheable_area.DATAB
i_copro_write_data[23] => disruptive_area.DATAB
i_copro_write_data[23] => updateable_area.DATAB
i_copro_write_data[23] => cacheable_area.DATAB
i_copro_write_data[24] => disruptive_area.DATAB
i_copro_write_data[24] => updateable_area.DATAB
i_copro_write_data[24] => cacheable_area.DATAB
i_copro_write_data[25] => disruptive_area.DATAB
i_copro_write_data[25] => updateable_area.DATAB
i_copro_write_data[25] => cacheable_area.DATAB
i_copro_write_data[26] => disruptive_area.DATAB
i_copro_write_data[26] => updateable_area.DATAB
i_copro_write_data[26] => cacheable_area.DATAB
i_copro_write_data[27] => disruptive_area.DATAB
i_copro_write_data[27] => updateable_area.DATAB
i_copro_write_data[27] => cacheable_area.DATAB
i_copro_write_data[28] => disruptive_area.DATAB
i_copro_write_data[28] => updateable_area.DATAB
i_copro_write_data[28] => cacheable_area.DATAB
i_copro_write_data[29] => disruptive_area.DATAB
i_copro_write_data[29] => updateable_area.DATAB
i_copro_write_data[29] => cacheable_area.DATAB
i_copro_write_data[30] => disruptive_area.DATAB
i_copro_write_data[30] => updateable_area.DATAB
i_copro_write_data[30] => cacheable_area.DATAB
i_copro_write_data[31] => disruptive_area.DATAB
i_copro_write_data[31] => updateable_area.DATAB
i_copro_write_data[31] => cacheable_area.DATAB
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_status.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault => fault_address.OUTPUTSELECT
i_fault_status[0] => fault_status.DATAB
i_fault_status[1] => fault_status.DATAB
i_fault_status[2] => fault_status.DATAB
i_fault_status[3] => fault_status.DATAB
i_fault_status[4] => fault_status.DATAB
i_fault_status[5] => fault_status.DATAB
i_fault_status[6] => fault_status.DATAB
i_fault_status[7] => fault_status.DATAB
i_fault_address[0] => fault_address.DATAB
i_fault_address[1] => fault_address.DATAB
i_fault_address[2] => fault_address.DATAB
i_fault_address[3] => fault_address.DATAB
i_fault_address[4] => fault_address.DATAB
i_fault_address[5] => fault_address.DATAB
i_fault_address[6] => fault_address.DATAB
i_fault_address[7] => fault_address.DATAB
i_fault_address[8] => fault_address.DATAB
i_fault_address[9] => fault_address.DATAB
i_fault_address[10] => fault_address.DATAB
i_fault_address[11] => fault_address.DATAB
i_fault_address[12] => fault_address.DATAB
i_fault_address[13] => fault_address.DATAB
i_fault_address[14] => fault_address.DATAB
i_fault_address[15] => fault_address.DATAB
i_fault_address[16] => fault_address.DATAB
i_fault_address[17] => fault_address.DATAB
i_fault_address[18] => fault_address.DATAB
i_fault_address[19] => fault_address.DATAB
i_fault_address[20] => fault_address.DATAB
i_fault_address[21] => fault_address.DATAB
i_fault_address[22] => fault_address.DATAB
i_fault_address[23] => fault_address.DATAB
i_fault_address[24] => fault_address.DATAB
i_fault_address[25] => fault_address.DATAB
i_fault_address[26] => fault_address.DATAB
i_fault_address[27] => fault_address.DATAB
i_fault_address[28] => fault_address.DATAB
i_fault_address[29] => fault_address.DATAB
i_fault_address[30] => fault_address.DATAB
i_fault_address[31] => fault_address.DATAB
o_copro_read_data[0] <= o_copro_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[1] <= o_copro_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[2] <= o_copro_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[3] <= o_copro_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[4] <= o_copro_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[5] <= o_copro_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[6] <= o_copro_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[7] <= o_copro_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[8] <= o_copro_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[9] <= o_copro_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[10] <= o_copro_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[11] <= o_copro_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[12] <= o_copro_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[13] <= o_copro_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[14] <= o_copro_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[15] <= o_copro_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[16] <= o_copro_read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[17] <= o_copro_read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[18] <= o_copro_read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[19] <= o_copro_read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[20] <= o_copro_read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[21] <= o_copro_read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[22] <= o_copro_read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[23] <= o_copro_read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[24] <= o_copro_read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[25] <= o_copro_read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[26] <= o_copro_read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[27] <= o_copro_read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[28] <= o_copro_read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[29] <= o_copro_read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[30] <= o_copro_read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_copro_read_data[31] <= o_copro_read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_cache_enable <= cache_control[0].DB_MAX_OUTPUT_PORT_TYPE
o_cache_flush <= copro15_reg1_write.DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[0] <= cacheable_area[0].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[1] <= cacheable_area[1].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[2] <= cacheable_area[2].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[3] <= cacheable_area[3].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[4] <= cacheable_area[4].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[5] <= cacheable_area[5].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[6] <= cacheable_area[6].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[7] <= cacheable_area[7].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[8] <= cacheable_area[8].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[9] <= cacheable_area[9].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[10] <= cacheable_area[10].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[11] <= cacheable_area[11].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[12] <= cacheable_area[12].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[13] <= cacheable_area[13].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[14] <= cacheable_area[14].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[15] <= cacheable_area[15].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[16] <= cacheable_area[16].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[17] <= cacheable_area[17].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[18] <= cacheable_area[18].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[19] <= cacheable_area[19].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[20] <= cacheable_area[20].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[21] <= cacheable_area[21].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[22] <= cacheable_area[22].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[23] <= cacheable_area[23].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[24] <= cacheable_area[24].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[25] <= cacheable_area[25].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[26] <= cacheable_area[26].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[27] <= cacheable_area[27].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[28] <= cacheable_area[28].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[29] <= cacheable_area[29].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[30] <= cacheable_area[30].DB_MAX_OUTPUT_PORT_TYPE
o_cacheable_area[31] <= cacheable_area[31].DB_MAX_OUTPUT_PORT_TYPE


|msystem|tiny_spi:u_spi_0
rst_i => bba.ACLR
rst_i => spi_seq[0].ACLR
rst_i => spi_seq[1].ACLR
clk_i => bba.CLK
clk_i => bb8[0].CLK
clk_i => bb8[1].CLK
clk_i => bb8[2].CLK
clk_i => bb8[3].CLK
clk_i => bb8[4].CLK
clk_i => bb8[5].CLK
clk_i => bb8[6].CLK
clk_i => bb8[7].CLK
clk_i => sr8[0].CLK
clk_i => sr8[1].CLK
clk_i => sr8[2].CLK
clk_i => sr8[3].CLK
clk_i => sr8[4].CLK
clk_i => sr8[5].CLK
clk_i => sr8[6].CLK
clk_i => sr8[7].CLK
clk_i => txeen.CLK
clk_i => txren.CLK
clk_i => bc[0].CLK
clk_i => bc[1].CLK
clk_i => bc[2].CLK
clk_i => cc[0].CLK
clk_i => cc[1].CLK
clk_i => cc[2].CLK
clk_i => cc[3].CLK
clk_i => spi_seq[0].CLK
clk_i => spi_seq[1].CLK
stb_i => ack_o.IN0
we_i => wr.IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= <GND>
dat_o[9] <= <GND>
dat_o[10] <= <GND>
dat_o[11] <= <GND>
dat_o[12] <= <GND>
dat_o[13] <= <GND>
dat_o[14] <= <GND>
dat_o[15] <= <GND>
dat_o[16] <= <GND>
dat_o[17] <= <GND>
dat_o[18] <= <GND>
dat_o[19] <= <GND>
dat_o[20] <= <GND>
dat_o[21] <= <GND>
dat_o[22] <= <GND>
dat_o[23] <= <GND>
dat_o[24] <= <GND>
dat_o[25] <= <GND>
dat_o[26] <= <GND>
dat_o[27] <= <GND>
dat_o[28] <= <GND>
dat_o[29] <= <GND>
dat_o[30] <= <GND>
dat_o[31] <= <GND>
dat_i[0] => bb8.DATAB
dat_i[0] => txeen.DATAIN
dat_i[1] => bb8.DATAB
dat_i[1] => txren.DATAIN
dat_i[2] => bb8.DATAB
dat_i[3] => bb8.DATAB
dat_i[4] => bb8.DATAB
dat_i[5] => bb8.DATAB
dat_i[6] => bb8.DATAB
dat_i[7] => bb8.DATAB
dat_i[8] => ~NO_FANOUT~
dat_i[9] => ~NO_FANOUT~
dat_i[10] => ~NO_FANOUT~
dat_i[11] => ~NO_FANOUT~
dat_i[12] => ~NO_FANOUT~
dat_i[13] => ~NO_FANOUT~
dat_i[14] => ~NO_FANOUT~
dat_i[15] => ~NO_FANOUT~
dat_i[16] => ~NO_FANOUT~
dat_i[17] => ~NO_FANOUT~
dat_i[18] => ~NO_FANOUT~
dat_i[19] => ~NO_FANOUT~
dat_i[20] => ~NO_FANOUT~
dat_i[21] => ~NO_FANOUT~
dat_i[22] => ~NO_FANOUT~
dat_i[23] => ~NO_FANOUT~
dat_i[24] => ~NO_FANOUT~
dat_i[25] => ~NO_FANOUT~
dat_i[26] => ~NO_FANOUT~
dat_i[27] => ~NO_FANOUT~
dat_i[28] => ~NO_FANOUT~
dat_i[29] => ~NO_FANOUT~
dat_i[30] => ~NO_FANOUT~
dat_i[31] => ~NO_FANOUT~
int_o <= int_o.DB_MAX_OUTPUT_PORT_TYPE
adr_i[0] => Equal0.IN31
adr_i[0] => Equal1.IN0
adr_i[0] => Equal2.IN31
adr_i[1] => Equal0.IN30
adr_i[1] => Equal1.IN31
adr_i[1] => Equal2.IN0
adr_i[2] => Equal0.IN29
adr_i[2] => Equal1.IN30
adr_i[2] => Equal2.IN30
cyc_i => ack_o.IN1
ack_o <= ack_o.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= sr8[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MISO => sr8.DATAB
MISO => bb8.DATAA


|msystem|gpio_top:u_gpio
wb_clk_i => ext_pad_o[0]~reg0.CLK
wb_clk_i => ext_pad_o[1]~reg0.CLK
wb_clk_i => ext_pad_o[2]~reg0.CLK
wb_clk_i => ext_pad_o[3]~reg0.CLK
wb_clk_i => ext_pad_o[4]~reg0.CLK
wb_clk_i => ext_pad_o[5]~reg0.CLK
wb_clk_i => ext_pad_o[6]~reg0.CLK
wb_clk_i => ext_pad_o[7]~reg0.CLK
wb_clk_i => ext_pad_o[8]~reg0.CLK
wb_clk_i => ext_pad_o[9]~reg0.CLK
wb_clk_i => ext_pad_o[10]~reg0.CLK
wb_clk_i => ext_pad_o[11]~reg0.CLK
wb_clk_i => ext_pad_o[12]~reg0.CLK
wb_clk_i => ext_pad_o[13]~reg0.CLK
wb_clk_i => ext_pad_o[14]~reg0.CLK
wb_clk_i => ext_pad_o[15]~reg0.CLK
wb_clk_i => ext_pad_o[16]~reg0.CLK
wb_clk_i => ext_pad_o[17]~reg0.CLK
wb_clk_i => ext_pad_o[18]~reg0.CLK
wb_clk_i => ext_pad_o[19]~reg0.CLK
wb_clk_i => ext_pad_o[20]~reg0.CLK
wb_clk_i => ext_pad_o[21]~reg0.CLK
wb_clk_i => ext_pad_o[22]~reg0.CLK
wb_clk_i => ext_pad_o[23]~reg0.CLK
wb_clk_i => ext_pad_o[24]~reg0.CLK
wb_clk_i => ext_pad_o[25]~reg0.CLK
wb_clk_i => ext_pad_o[26]~reg0.CLK
wb_clk_i => ext_pad_o[27]~reg0.CLK
wb_clk_i => ext_pad_o[28]~reg0.CLK
wb_clk_i => ext_pad_o[29]~reg0.CLK
wb_clk_i => ext_pad_o[30]~reg0.CLK
wb_clk_i => wb_inta_o~reg0.CLK
wb_clk_i => rgpio_ints[0].CLK
wb_clk_i => rgpio_ints[1].CLK
wb_clk_i => rgpio_ints[2].CLK
wb_clk_i => rgpio_ints[3].CLK
wb_clk_i => rgpio_ints[4].CLK
wb_clk_i => rgpio_ints[5].CLK
wb_clk_i => rgpio_ints[6].CLK
wb_clk_i => rgpio_ints[7].CLK
wb_clk_i => rgpio_ints[8].CLK
wb_clk_i => rgpio_ints[9].CLK
wb_clk_i => rgpio_ints[10].CLK
wb_clk_i => rgpio_ints[11].CLK
wb_clk_i => rgpio_ints[12].CLK
wb_clk_i => rgpio_ints[13].CLK
wb_clk_i => rgpio_ints[14].CLK
wb_clk_i => rgpio_ints[15].CLK
wb_clk_i => rgpio_ints[16].CLK
wb_clk_i => rgpio_ints[17].CLK
wb_clk_i => rgpio_ints[18].CLK
wb_clk_i => rgpio_ints[19].CLK
wb_clk_i => rgpio_ints[20].CLK
wb_clk_i => rgpio_ints[21].CLK
wb_clk_i => rgpio_ints[22].CLK
wb_clk_i => rgpio_ints[23].CLK
wb_clk_i => rgpio_ints[24].CLK
wb_clk_i => rgpio_ints[25].CLK
wb_clk_i => rgpio_ints[26].CLK
wb_clk_i => rgpio_ints[27].CLK
wb_clk_i => rgpio_ints[28].CLK
wb_clk_i => rgpio_ints[29].CLK
wb_clk_i => rgpio_ints[30].CLK
wb_clk_i => wb_dat_o[0]~reg0.CLK
wb_clk_i => wb_dat_o[1]~reg0.CLK
wb_clk_i => wb_dat_o[2]~reg0.CLK
wb_clk_i => wb_dat_o[3]~reg0.CLK
wb_clk_i => wb_dat_o[4]~reg0.CLK
wb_clk_i => wb_dat_o[5]~reg0.CLK
wb_clk_i => wb_dat_o[6]~reg0.CLK
wb_clk_i => wb_dat_o[7]~reg0.CLK
wb_clk_i => wb_dat_o[8]~reg0.CLK
wb_clk_i => wb_dat_o[9]~reg0.CLK
wb_clk_i => wb_dat_o[10]~reg0.CLK
wb_clk_i => wb_dat_o[11]~reg0.CLK
wb_clk_i => wb_dat_o[12]~reg0.CLK
wb_clk_i => wb_dat_o[13]~reg0.CLK
wb_clk_i => wb_dat_o[14]~reg0.CLK
wb_clk_i => wb_dat_o[15]~reg0.CLK
wb_clk_i => wb_dat_o[16]~reg0.CLK
wb_clk_i => wb_dat_o[17]~reg0.CLK
wb_clk_i => wb_dat_o[18]~reg0.CLK
wb_clk_i => wb_dat_o[19]~reg0.CLK
wb_clk_i => wb_dat_o[20]~reg0.CLK
wb_clk_i => wb_dat_o[21]~reg0.CLK
wb_clk_i => wb_dat_o[22]~reg0.CLK
wb_clk_i => wb_dat_o[23]~reg0.CLK
wb_clk_i => wb_dat_o[24]~reg0.CLK
wb_clk_i => wb_dat_o[25]~reg0.CLK
wb_clk_i => wb_dat_o[26]~reg0.CLK
wb_clk_i => wb_dat_o[27]~reg0.CLK
wb_clk_i => wb_dat_o[28]~reg0.CLK
wb_clk_i => wb_dat_o[29]~reg0.CLK
wb_clk_i => wb_dat_o[30]~reg0.CLK
wb_clk_i => wb_dat_o[31]~reg0.CLK
wb_clk_i => pextc_sampled[0].CLK
wb_clk_i => pextc_sampled[1].CLK
wb_clk_i => pextc_sampled[2].CLK
wb_clk_i => pextc_sampled[3].CLK
wb_clk_i => pextc_sampled[4].CLK
wb_clk_i => pextc_sampled[5].CLK
wb_clk_i => pextc_sampled[6].CLK
wb_clk_i => pextc_sampled[7].CLK
wb_clk_i => pextc_sampled[8].CLK
wb_clk_i => pextc_sampled[9].CLK
wb_clk_i => pextc_sampled[10].CLK
wb_clk_i => pextc_sampled[11].CLK
wb_clk_i => pextc_sampled[12].CLK
wb_clk_i => pextc_sampled[13].CLK
wb_clk_i => pextc_sampled[14].CLK
wb_clk_i => pextc_sampled[15].CLK
wb_clk_i => pextc_sampled[16].CLK
wb_clk_i => pextc_sampled[17].CLK
wb_clk_i => pextc_sampled[18].CLK
wb_clk_i => pextc_sampled[19].CLK
wb_clk_i => pextc_sampled[20].CLK
wb_clk_i => pextc_sampled[21].CLK
wb_clk_i => pextc_sampled[22].CLK
wb_clk_i => pextc_sampled[23].CLK
wb_clk_i => pextc_sampled[24].CLK
wb_clk_i => pextc_sampled[25].CLK
wb_clk_i => pextc_sampled[26].CLK
wb_clk_i => pextc_sampled[27].CLK
wb_clk_i => pextc_sampled[28].CLK
wb_clk_i => pextc_sampled[29].CLK
wb_clk_i => pextc_sampled[30].CLK
wb_clk_i => clk_r.CLK
wb_clk_i => clk_s.CLK
wb_clk_i => sync_clk.CLK
wb_clk_i => rgpio_in[0].CLK
wb_clk_i => rgpio_in[1].CLK
wb_clk_i => rgpio_in[2].CLK
wb_clk_i => rgpio_in[3].CLK
wb_clk_i => rgpio_in[4].CLK
wb_clk_i => rgpio_in[5].CLK
wb_clk_i => rgpio_in[6].CLK
wb_clk_i => rgpio_in[7].CLK
wb_clk_i => rgpio_in[8].CLK
wb_clk_i => rgpio_in[9].CLK
wb_clk_i => rgpio_in[10].CLK
wb_clk_i => rgpio_in[11].CLK
wb_clk_i => rgpio_in[12].CLK
wb_clk_i => rgpio_in[13].CLK
wb_clk_i => rgpio_in[14].CLK
wb_clk_i => rgpio_in[15].CLK
wb_clk_i => rgpio_in[16].CLK
wb_clk_i => rgpio_in[17].CLK
wb_clk_i => rgpio_in[18].CLK
wb_clk_i => rgpio_in[19].CLK
wb_clk_i => rgpio_in[20].CLK
wb_clk_i => rgpio_in[21].CLK
wb_clk_i => rgpio_in[22].CLK
wb_clk_i => rgpio_in[23].CLK
wb_clk_i => rgpio_in[24].CLK
wb_clk_i => rgpio_in[25].CLK
wb_clk_i => rgpio_in[26].CLK
wb_clk_i => rgpio_in[27].CLK
wb_clk_i => rgpio_in[28].CLK
wb_clk_i => rgpio_in[29].CLK
wb_clk_i => rgpio_in[30].CLK
wb_clk_i => ext_pad_s[0].CLK
wb_clk_i => ext_pad_s[1].CLK
wb_clk_i => ext_pad_s[2].CLK
wb_clk_i => ext_pad_s[3].CLK
wb_clk_i => ext_pad_s[4].CLK
wb_clk_i => ext_pad_s[5].CLK
wb_clk_i => ext_pad_s[6].CLK
wb_clk_i => ext_pad_s[7].CLK
wb_clk_i => ext_pad_s[8].CLK
wb_clk_i => ext_pad_s[9].CLK
wb_clk_i => ext_pad_s[10].CLK
wb_clk_i => ext_pad_s[11].CLK
wb_clk_i => ext_pad_s[12].CLK
wb_clk_i => ext_pad_s[13].CLK
wb_clk_i => ext_pad_s[14].CLK
wb_clk_i => ext_pad_s[15].CLK
wb_clk_i => ext_pad_s[16].CLK
wb_clk_i => ext_pad_s[17].CLK
wb_clk_i => ext_pad_s[18].CLK
wb_clk_i => ext_pad_s[19].CLK
wb_clk_i => ext_pad_s[20].CLK
wb_clk_i => ext_pad_s[21].CLK
wb_clk_i => ext_pad_s[22].CLK
wb_clk_i => ext_pad_s[23].CLK
wb_clk_i => ext_pad_s[24].CLK
wb_clk_i => ext_pad_s[25].CLK
wb_clk_i => ext_pad_s[26].CLK
wb_clk_i => ext_pad_s[27].CLK
wb_clk_i => ext_pad_s[28].CLK
wb_clk_i => ext_pad_s[29].CLK
wb_clk_i => ext_pad_s[30].CLK
wb_clk_i => sync[0].CLK
wb_clk_i => sync[1].CLK
wb_clk_i => sync[2].CLK
wb_clk_i => sync[3].CLK
wb_clk_i => sync[4].CLK
wb_clk_i => sync[5].CLK
wb_clk_i => sync[6].CLK
wb_clk_i => sync[7].CLK
wb_clk_i => sync[8].CLK
wb_clk_i => sync[9].CLK
wb_clk_i => sync[10].CLK
wb_clk_i => sync[11].CLK
wb_clk_i => sync[12].CLK
wb_clk_i => sync[13].CLK
wb_clk_i => sync[14].CLK
wb_clk_i => sync[15].CLK
wb_clk_i => sync[16].CLK
wb_clk_i => sync[17].CLK
wb_clk_i => sync[18].CLK
wb_clk_i => sync[19].CLK
wb_clk_i => sync[20].CLK
wb_clk_i => sync[21].CLK
wb_clk_i => sync[22].CLK
wb_clk_i => sync[23].CLK
wb_clk_i => sync[24].CLK
wb_clk_i => sync[25].CLK
wb_clk_i => sync[26].CLK
wb_clk_i => sync[27].CLK
wb_clk_i => sync[28].CLK
wb_clk_i => sync[29].CLK
wb_clk_i => sync[30].CLK
wb_clk_i => rgpio_nec[0].CLK
wb_clk_i => rgpio_nec[1].CLK
wb_clk_i => rgpio_nec[2].CLK
wb_clk_i => rgpio_nec[3].CLK
wb_clk_i => rgpio_nec[4].CLK
wb_clk_i => rgpio_nec[5].CLK
wb_clk_i => rgpio_nec[6].CLK
wb_clk_i => rgpio_nec[7].CLK
wb_clk_i => rgpio_nec[8].CLK
wb_clk_i => rgpio_nec[9].CLK
wb_clk_i => rgpio_nec[10].CLK
wb_clk_i => rgpio_nec[11].CLK
wb_clk_i => rgpio_nec[12].CLK
wb_clk_i => rgpio_nec[13].CLK
wb_clk_i => rgpio_nec[14].CLK
wb_clk_i => rgpio_nec[15].CLK
wb_clk_i => rgpio_nec[16].CLK
wb_clk_i => rgpio_nec[17].CLK
wb_clk_i => rgpio_nec[18].CLK
wb_clk_i => rgpio_nec[19].CLK
wb_clk_i => rgpio_nec[20].CLK
wb_clk_i => rgpio_nec[21].CLK
wb_clk_i => rgpio_nec[22].CLK
wb_clk_i => rgpio_nec[23].CLK
wb_clk_i => rgpio_nec[24].CLK
wb_clk_i => rgpio_nec[25].CLK
wb_clk_i => rgpio_nec[26].CLK
wb_clk_i => rgpio_nec[27].CLK
wb_clk_i => rgpio_nec[28].CLK
wb_clk_i => rgpio_nec[29].CLK
wb_clk_i => rgpio_nec[30].CLK
wb_clk_i => rgpio_eclk[0].CLK
wb_clk_i => rgpio_eclk[1].CLK
wb_clk_i => rgpio_eclk[2].CLK
wb_clk_i => rgpio_eclk[3].CLK
wb_clk_i => rgpio_eclk[4].CLK
wb_clk_i => rgpio_eclk[5].CLK
wb_clk_i => rgpio_eclk[6].CLK
wb_clk_i => rgpio_eclk[7].CLK
wb_clk_i => rgpio_eclk[8].CLK
wb_clk_i => rgpio_eclk[9].CLK
wb_clk_i => rgpio_eclk[10].CLK
wb_clk_i => rgpio_eclk[11].CLK
wb_clk_i => rgpio_eclk[12].CLK
wb_clk_i => rgpio_eclk[13].CLK
wb_clk_i => rgpio_eclk[14].CLK
wb_clk_i => rgpio_eclk[15].CLK
wb_clk_i => rgpio_eclk[16].CLK
wb_clk_i => rgpio_eclk[17].CLK
wb_clk_i => rgpio_eclk[18].CLK
wb_clk_i => rgpio_eclk[19].CLK
wb_clk_i => rgpio_eclk[20].CLK
wb_clk_i => rgpio_eclk[21].CLK
wb_clk_i => rgpio_eclk[22].CLK
wb_clk_i => rgpio_eclk[23].CLK
wb_clk_i => rgpio_eclk[24].CLK
wb_clk_i => rgpio_eclk[25].CLK
wb_clk_i => rgpio_eclk[26].CLK
wb_clk_i => rgpio_eclk[27].CLK
wb_clk_i => rgpio_eclk[28].CLK
wb_clk_i => rgpio_eclk[29].CLK
wb_clk_i => rgpio_eclk[30].CLK
wb_clk_i => rgpio_ptrig[0].CLK
wb_clk_i => rgpio_ptrig[1].CLK
wb_clk_i => rgpio_ptrig[2].CLK
wb_clk_i => rgpio_ptrig[3].CLK
wb_clk_i => rgpio_ptrig[4].CLK
wb_clk_i => rgpio_ptrig[5].CLK
wb_clk_i => rgpio_ptrig[6].CLK
wb_clk_i => rgpio_ptrig[7].CLK
wb_clk_i => rgpio_ptrig[8].CLK
wb_clk_i => rgpio_ptrig[9].CLK
wb_clk_i => rgpio_ptrig[10].CLK
wb_clk_i => rgpio_ptrig[11].CLK
wb_clk_i => rgpio_ptrig[12].CLK
wb_clk_i => rgpio_ptrig[13].CLK
wb_clk_i => rgpio_ptrig[14].CLK
wb_clk_i => rgpio_ptrig[15].CLK
wb_clk_i => rgpio_ptrig[16].CLK
wb_clk_i => rgpio_ptrig[17].CLK
wb_clk_i => rgpio_ptrig[18].CLK
wb_clk_i => rgpio_ptrig[19].CLK
wb_clk_i => rgpio_ptrig[20].CLK
wb_clk_i => rgpio_ptrig[21].CLK
wb_clk_i => rgpio_ptrig[22].CLK
wb_clk_i => rgpio_ptrig[23].CLK
wb_clk_i => rgpio_ptrig[24].CLK
wb_clk_i => rgpio_ptrig[25].CLK
wb_clk_i => rgpio_ptrig[26].CLK
wb_clk_i => rgpio_ptrig[27].CLK
wb_clk_i => rgpio_ptrig[28].CLK
wb_clk_i => rgpio_ptrig[29].CLK
wb_clk_i => rgpio_ptrig[30].CLK
wb_clk_i => rgpio_inte[0].CLK
wb_clk_i => rgpio_inte[1].CLK
wb_clk_i => rgpio_inte[2].CLK
wb_clk_i => rgpio_inte[3].CLK
wb_clk_i => rgpio_inte[4].CLK
wb_clk_i => rgpio_inte[5].CLK
wb_clk_i => rgpio_inte[6].CLK
wb_clk_i => rgpio_inte[7].CLK
wb_clk_i => rgpio_inte[8].CLK
wb_clk_i => rgpio_inte[9].CLK
wb_clk_i => rgpio_inte[10].CLK
wb_clk_i => rgpio_inte[11].CLK
wb_clk_i => rgpio_inte[12].CLK
wb_clk_i => rgpio_inte[13].CLK
wb_clk_i => rgpio_inte[14].CLK
wb_clk_i => rgpio_inte[15].CLK
wb_clk_i => rgpio_inte[16].CLK
wb_clk_i => rgpio_inte[17].CLK
wb_clk_i => rgpio_inte[18].CLK
wb_clk_i => rgpio_inte[19].CLK
wb_clk_i => rgpio_inte[20].CLK
wb_clk_i => rgpio_inte[21].CLK
wb_clk_i => rgpio_inte[22].CLK
wb_clk_i => rgpio_inte[23].CLK
wb_clk_i => rgpio_inte[24].CLK
wb_clk_i => rgpio_inte[25].CLK
wb_clk_i => rgpio_inte[26].CLK
wb_clk_i => rgpio_inte[27].CLK
wb_clk_i => rgpio_inte[28].CLK
wb_clk_i => rgpio_inte[29].CLK
wb_clk_i => rgpio_inte[30].CLK
wb_clk_i => rgpio_oe[0].CLK
wb_clk_i => rgpio_oe[1].CLK
wb_clk_i => rgpio_oe[2].CLK
wb_clk_i => rgpio_oe[3].CLK
wb_clk_i => rgpio_oe[4].CLK
wb_clk_i => rgpio_oe[5].CLK
wb_clk_i => rgpio_oe[6].CLK
wb_clk_i => rgpio_oe[7].CLK
wb_clk_i => rgpio_oe[8].CLK
wb_clk_i => rgpio_oe[9].CLK
wb_clk_i => rgpio_oe[10].CLK
wb_clk_i => rgpio_oe[11].CLK
wb_clk_i => rgpio_oe[12].CLK
wb_clk_i => rgpio_oe[13].CLK
wb_clk_i => rgpio_oe[14].CLK
wb_clk_i => rgpio_oe[15].CLK
wb_clk_i => rgpio_oe[16].CLK
wb_clk_i => rgpio_oe[17].CLK
wb_clk_i => rgpio_oe[18].CLK
wb_clk_i => rgpio_oe[19].CLK
wb_clk_i => rgpio_oe[20].CLK
wb_clk_i => rgpio_oe[21].CLK
wb_clk_i => rgpio_oe[22].CLK
wb_clk_i => rgpio_oe[23].CLK
wb_clk_i => rgpio_oe[24].CLK
wb_clk_i => rgpio_oe[25].CLK
wb_clk_i => rgpio_oe[26].CLK
wb_clk_i => rgpio_oe[27].CLK
wb_clk_i => rgpio_oe[28].CLK
wb_clk_i => rgpio_oe[29].CLK
wb_clk_i => rgpio_oe[30].CLK
wb_clk_i => rgpio_out[0].CLK
wb_clk_i => rgpio_out[1].CLK
wb_clk_i => rgpio_out[2].CLK
wb_clk_i => rgpio_out[3].CLK
wb_clk_i => rgpio_out[4].CLK
wb_clk_i => rgpio_out[5].CLK
wb_clk_i => rgpio_out[6].CLK
wb_clk_i => rgpio_out[7].CLK
wb_clk_i => rgpio_out[8].CLK
wb_clk_i => rgpio_out[9].CLK
wb_clk_i => rgpio_out[10].CLK
wb_clk_i => rgpio_out[11].CLK
wb_clk_i => rgpio_out[12].CLK
wb_clk_i => rgpio_out[13].CLK
wb_clk_i => rgpio_out[14].CLK
wb_clk_i => rgpio_out[15].CLK
wb_clk_i => rgpio_out[16].CLK
wb_clk_i => rgpio_out[17].CLK
wb_clk_i => rgpio_out[18].CLK
wb_clk_i => rgpio_out[19].CLK
wb_clk_i => rgpio_out[20].CLK
wb_clk_i => rgpio_out[21].CLK
wb_clk_i => rgpio_out[22].CLK
wb_clk_i => rgpio_out[23].CLK
wb_clk_i => rgpio_out[24].CLK
wb_clk_i => rgpio_out[25].CLK
wb_clk_i => rgpio_out[26].CLK
wb_clk_i => rgpio_out[27].CLK
wb_clk_i => rgpio_out[28].CLK
wb_clk_i => rgpio_out[29].CLK
wb_clk_i => rgpio_out[30].CLK
wb_clk_i => rgpio_ctrl[0].CLK
wb_clk_i => rgpio_ctrl[1].CLK
wb_clk_i => wb_err_o~reg0.CLK
wb_clk_i => wb_ack_o~reg0.CLK
wb_rst_i => ext_pad_o[0]~reg0.ACLR
wb_rst_i => ext_pad_o[1]~reg0.ACLR
wb_rst_i => ext_pad_o[2]~reg0.ACLR
wb_rst_i => ext_pad_o[3]~reg0.ACLR
wb_rst_i => ext_pad_o[4]~reg0.ACLR
wb_rst_i => ext_pad_o[5]~reg0.ACLR
wb_rst_i => ext_pad_o[6]~reg0.ACLR
wb_rst_i => ext_pad_o[7]~reg0.ACLR
wb_rst_i => ext_pad_o[8]~reg0.ACLR
wb_rst_i => ext_pad_o[9]~reg0.ACLR
wb_rst_i => ext_pad_o[10]~reg0.ACLR
wb_rst_i => ext_pad_o[11]~reg0.ACLR
wb_rst_i => ext_pad_o[12]~reg0.ACLR
wb_rst_i => ext_pad_o[13]~reg0.ACLR
wb_rst_i => ext_pad_o[14]~reg0.ACLR
wb_rst_i => ext_pad_o[15]~reg0.ACLR
wb_rst_i => ext_pad_o[16]~reg0.ACLR
wb_rst_i => ext_pad_o[17]~reg0.ACLR
wb_rst_i => ext_pad_o[18]~reg0.ACLR
wb_rst_i => ext_pad_o[19]~reg0.ACLR
wb_rst_i => ext_pad_o[20]~reg0.ACLR
wb_rst_i => ext_pad_o[21]~reg0.ACLR
wb_rst_i => ext_pad_o[22]~reg0.ACLR
wb_rst_i => ext_pad_o[23]~reg0.ACLR
wb_rst_i => ext_pad_o[24]~reg0.ACLR
wb_rst_i => ext_pad_o[25]~reg0.ACLR
wb_rst_i => ext_pad_o[26]~reg0.ACLR
wb_rst_i => ext_pad_o[27]~reg0.ACLR
wb_rst_i => ext_pad_o[28]~reg0.ACLR
wb_rst_i => ext_pad_o[29]~reg0.ACLR
wb_rst_i => ext_pad_o[30]~reg0.ACLR
wb_rst_i => wb_inta_o~reg0.ACLR
wb_rst_i => rgpio_ints[0].ACLR
wb_rst_i => rgpio_ints[1].ACLR
wb_rst_i => rgpio_ints[2].ACLR
wb_rst_i => rgpio_ints[3].ACLR
wb_rst_i => rgpio_ints[4].ACLR
wb_rst_i => rgpio_ints[5].ACLR
wb_rst_i => rgpio_ints[6].ACLR
wb_rst_i => rgpio_ints[7].ACLR
wb_rst_i => rgpio_ints[8].ACLR
wb_rst_i => rgpio_ints[9].ACLR
wb_rst_i => rgpio_ints[10].ACLR
wb_rst_i => rgpio_ints[11].ACLR
wb_rst_i => rgpio_ints[12].ACLR
wb_rst_i => rgpio_ints[13].ACLR
wb_rst_i => rgpio_ints[14].ACLR
wb_rst_i => rgpio_ints[15].ACLR
wb_rst_i => rgpio_ints[16].ACLR
wb_rst_i => rgpio_ints[17].ACLR
wb_rst_i => rgpio_ints[18].ACLR
wb_rst_i => rgpio_ints[19].ACLR
wb_rst_i => rgpio_ints[20].ACLR
wb_rst_i => rgpio_ints[21].ACLR
wb_rst_i => rgpio_ints[22].ACLR
wb_rst_i => rgpio_ints[23].ACLR
wb_rst_i => rgpio_ints[24].ACLR
wb_rst_i => rgpio_ints[25].ACLR
wb_rst_i => rgpio_ints[26].ACLR
wb_rst_i => rgpio_ints[27].ACLR
wb_rst_i => rgpio_ints[28].ACLR
wb_rst_i => rgpio_ints[29].ACLR
wb_rst_i => rgpio_ints[30].ACLR
wb_rst_i => wb_dat_o[0]~reg0.ACLR
wb_rst_i => wb_dat_o[1]~reg0.ACLR
wb_rst_i => wb_dat_o[2]~reg0.ACLR
wb_rst_i => wb_dat_o[3]~reg0.ACLR
wb_rst_i => wb_dat_o[4]~reg0.ACLR
wb_rst_i => wb_dat_o[5]~reg0.ACLR
wb_rst_i => wb_dat_o[6]~reg0.ACLR
wb_rst_i => wb_dat_o[7]~reg0.ACLR
wb_rst_i => wb_dat_o[8]~reg0.ACLR
wb_rst_i => wb_dat_o[9]~reg0.ACLR
wb_rst_i => wb_dat_o[10]~reg0.ACLR
wb_rst_i => wb_dat_o[11]~reg0.ACLR
wb_rst_i => wb_dat_o[12]~reg0.ACLR
wb_rst_i => wb_dat_o[13]~reg0.ACLR
wb_rst_i => wb_dat_o[14]~reg0.ACLR
wb_rst_i => wb_dat_o[15]~reg0.ACLR
wb_rst_i => wb_dat_o[16]~reg0.ACLR
wb_rst_i => wb_dat_o[17]~reg0.ACLR
wb_rst_i => wb_dat_o[18]~reg0.ACLR
wb_rst_i => wb_dat_o[19]~reg0.ACLR
wb_rst_i => wb_dat_o[20]~reg0.ACLR
wb_rst_i => wb_dat_o[21]~reg0.ACLR
wb_rst_i => wb_dat_o[22]~reg0.ACLR
wb_rst_i => wb_dat_o[23]~reg0.ACLR
wb_rst_i => wb_dat_o[24]~reg0.ACLR
wb_rst_i => wb_dat_o[25]~reg0.ACLR
wb_rst_i => wb_dat_o[26]~reg0.ACLR
wb_rst_i => wb_dat_o[27]~reg0.ACLR
wb_rst_i => wb_dat_o[28]~reg0.ACLR
wb_rst_i => wb_dat_o[29]~reg0.ACLR
wb_rst_i => wb_dat_o[30]~reg0.ACLR
wb_rst_i => wb_dat_o[31]~reg0.ACLR
wb_rst_i => pextc_sampled[0].ACLR
wb_rst_i => pextc_sampled[1].ACLR
wb_rst_i => pextc_sampled[2].ACLR
wb_rst_i => pextc_sampled[3].ACLR
wb_rst_i => pextc_sampled[4].ACLR
wb_rst_i => pextc_sampled[5].ACLR
wb_rst_i => pextc_sampled[6].ACLR
wb_rst_i => pextc_sampled[7].ACLR
wb_rst_i => pextc_sampled[8].ACLR
wb_rst_i => pextc_sampled[9].ACLR
wb_rst_i => pextc_sampled[10].ACLR
wb_rst_i => pextc_sampled[11].ACLR
wb_rst_i => pextc_sampled[12].ACLR
wb_rst_i => pextc_sampled[13].ACLR
wb_rst_i => pextc_sampled[14].ACLR
wb_rst_i => pextc_sampled[15].ACLR
wb_rst_i => pextc_sampled[16].ACLR
wb_rst_i => pextc_sampled[17].ACLR
wb_rst_i => pextc_sampled[18].ACLR
wb_rst_i => pextc_sampled[19].ACLR
wb_rst_i => pextc_sampled[20].ACLR
wb_rst_i => pextc_sampled[21].ACLR
wb_rst_i => pextc_sampled[22].ACLR
wb_rst_i => pextc_sampled[23].ACLR
wb_rst_i => pextc_sampled[24].ACLR
wb_rst_i => pextc_sampled[25].ACLR
wb_rst_i => pextc_sampled[26].ACLR
wb_rst_i => pextc_sampled[27].ACLR
wb_rst_i => pextc_sampled[28].ACLR
wb_rst_i => pextc_sampled[29].ACLR
wb_rst_i => pextc_sampled[30].ACLR
wb_rst_i => clk_r.ACLR
wb_rst_i => clk_s.ACLR
wb_rst_i => sync_clk.ACLR
wb_rst_i => rgpio_in[0].ACLR
wb_rst_i => rgpio_in[1].ACLR
wb_rst_i => rgpio_in[2].ACLR
wb_rst_i => rgpio_in[3].ACLR
wb_rst_i => rgpio_in[4].ACLR
wb_rst_i => rgpio_in[5].ACLR
wb_rst_i => rgpio_in[6].ACLR
wb_rst_i => rgpio_in[7].ACLR
wb_rst_i => rgpio_in[8].ACLR
wb_rst_i => rgpio_in[9].ACLR
wb_rst_i => rgpio_in[10].ACLR
wb_rst_i => rgpio_in[11].ACLR
wb_rst_i => rgpio_in[12].ACLR
wb_rst_i => rgpio_in[13].ACLR
wb_rst_i => rgpio_in[14].ACLR
wb_rst_i => rgpio_in[15].ACLR
wb_rst_i => rgpio_in[16].ACLR
wb_rst_i => rgpio_in[17].ACLR
wb_rst_i => rgpio_in[18].ACLR
wb_rst_i => rgpio_in[19].ACLR
wb_rst_i => rgpio_in[20].ACLR
wb_rst_i => rgpio_in[21].ACLR
wb_rst_i => rgpio_in[22].ACLR
wb_rst_i => rgpio_in[23].ACLR
wb_rst_i => rgpio_in[24].ACLR
wb_rst_i => rgpio_in[25].ACLR
wb_rst_i => rgpio_in[26].ACLR
wb_rst_i => rgpio_in[27].ACLR
wb_rst_i => rgpio_in[28].ACLR
wb_rst_i => rgpio_in[29].ACLR
wb_rst_i => rgpio_in[30].ACLR
wb_rst_i => ext_pad_s[0].ACLR
wb_rst_i => ext_pad_s[1].ACLR
wb_rst_i => ext_pad_s[2].ACLR
wb_rst_i => ext_pad_s[3].ACLR
wb_rst_i => ext_pad_s[4].ACLR
wb_rst_i => ext_pad_s[5].ACLR
wb_rst_i => ext_pad_s[6].ACLR
wb_rst_i => ext_pad_s[7].ACLR
wb_rst_i => ext_pad_s[8].ACLR
wb_rst_i => ext_pad_s[9].ACLR
wb_rst_i => ext_pad_s[10].ACLR
wb_rst_i => ext_pad_s[11].ACLR
wb_rst_i => ext_pad_s[12].ACLR
wb_rst_i => ext_pad_s[13].ACLR
wb_rst_i => ext_pad_s[14].ACLR
wb_rst_i => ext_pad_s[15].ACLR
wb_rst_i => ext_pad_s[16].ACLR
wb_rst_i => ext_pad_s[17].ACLR
wb_rst_i => ext_pad_s[18].ACLR
wb_rst_i => ext_pad_s[19].ACLR
wb_rst_i => ext_pad_s[20].ACLR
wb_rst_i => ext_pad_s[21].ACLR
wb_rst_i => ext_pad_s[22].ACLR
wb_rst_i => ext_pad_s[23].ACLR
wb_rst_i => ext_pad_s[24].ACLR
wb_rst_i => ext_pad_s[25].ACLR
wb_rst_i => ext_pad_s[26].ACLR
wb_rst_i => ext_pad_s[27].ACLR
wb_rst_i => ext_pad_s[28].ACLR
wb_rst_i => ext_pad_s[29].ACLR
wb_rst_i => ext_pad_s[30].ACLR
wb_rst_i => sync[0].ACLR
wb_rst_i => sync[1].ACLR
wb_rst_i => sync[2].ACLR
wb_rst_i => sync[3].ACLR
wb_rst_i => sync[4].ACLR
wb_rst_i => sync[5].ACLR
wb_rst_i => sync[6].ACLR
wb_rst_i => sync[7].ACLR
wb_rst_i => sync[8].ACLR
wb_rst_i => sync[9].ACLR
wb_rst_i => sync[10].ACLR
wb_rst_i => sync[11].ACLR
wb_rst_i => sync[12].ACLR
wb_rst_i => sync[13].ACLR
wb_rst_i => sync[14].ACLR
wb_rst_i => sync[15].ACLR
wb_rst_i => sync[16].ACLR
wb_rst_i => sync[17].ACLR
wb_rst_i => sync[18].ACLR
wb_rst_i => sync[19].ACLR
wb_rst_i => sync[20].ACLR
wb_rst_i => sync[21].ACLR
wb_rst_i => sync[22].ACLR
wb_rst_i => sync[23].ACLR
wb_rst_i => sync[24].ACLR
wb_rst_i => sync[25].ACLR
wb_rst_i => sync[26].ACLR
wb_rst_i => sync[27].ACLR
wb_rst_i => sync[28].ACLR
wb_rst_i => sync[29].ACLR
wb_rst_i => sync[30].ACLR
wb_rst_i => rgpio_nec[0].ACLR
wb_rst_i => rgpio_nec[1].ACLR
wb_rst_i => rgpio_nec[2].ACLR
wb_rst_i => rgpio_nec[3].ACLR
wb_rst_i => rgpio_nec[4].ACLR
wb_rst_i => rgpio_nec[5].ACLR
wb_rst_i => rgpio_nec[6].ACLR
wb_rst_i => rgpio_nec[7].ACLR
wb_rst_i => rgpio_nec[8].ACLR
wb_rst_i => rgpio_nec[9].ACLR
wb_rst_i => rgpio_nec[10].ACLR
wb_rst_i => rgpio_nec[11].ACLR
wb_rst_i => rgpio_nec[12].ACLR
wb_rst_i => rgpio_nec[13].ACLR
wb_rst_i => rgpio_nec[14].ACLR
wb_rst_i => rgpio_nec[15].ACLR
wb_rst_i => rgpio_nec[16].ACLR
wb_rst_i => rgpio_nec[17].ACLR
wb_rst_i => rgpio_nec[18].ACLR
wb_rst_i => rgpio_nec[19].ACLR
wb_rst_i => rgpio_nec[20].ACLR
wb_rst_i => rgpio_nec[21].ACLR
wb_rst_i => rgpio_nec[22].ACLR
wb_rst_i => rgpio_nec[23].ACLR
wb_rst_i => rgpio_nec[24].ACLR
wb_rst_i => rgpio_nec[25].ACLR
wb_rst_i => rgpio_nec[26].ACLR
wb_rst_i => rgpio_nec[27].ACLR
wb_rst_i => rgpio_nec[28].ACLR
wb_rst_i => rgpio_nec[29].ACLR
wb_rst_i => rgpio_nec[30].ACLR
wb_rst_i => rgpio_eclk[0].ACLR
wb_rst_i => rgpio_eclk[1].ACLR
wb_rst_i => rgpio_eclk[2].ACLR
wb_rst_i => rgpio_eclk[3].ACLR
wb_rst_i => rgpio_eclk[4].ACLR
wb_rst_i => rgpio_eclk[5].ACLR
wb_rst_i => rgpio_eclk[6].ACLR
wb_rst_i => rgpio_eclk[7].ACLR
wb_rst_i => rgpio_eclk[8].ACLR
wb_rst_i => rgpio_eclk[9].ACLR
wb_rst_i => rgpio_eclk[10].ACLR
wb_rst_i => rgpio_eclk[11].ACLR
wb_rst_i => rgpio_eclk[12].ACLR
wb_rst_i => rgpio_eclk[13].ACLR
wb_rst_i => rgpio_eclk[14].ACLR
wb_rst_i => rgpio_eclk[15].ACLR
wb_rst_i => rgpio_eclk[16].ACLR
wb_rst_i => rgpio_eclk[17].ACLR
wb_rst_i => rgpio_eclk[18].ACLR
wb_rst_i => rgpio_eclk[19].ACLR
wb_rst_i => rgpio_eclk[20].ACLR
wb_rst_i => rgpio_eclk[21].ACLR
wb_rst_i => rgpio_eclk[22].ACLR
wb_rst_i => rgpio_eclk[23].ACLR
wb_rst_i => rgpio_eclk[24].ACLR
wb_rst_i => rgpio_eclk[25].ACLR
wb_rst_i => rgpio_eclk[26].ACLR
wb_rst_i => rgpio_eclk[27].ACLR
wb_rst_i => rgpio_eclk[28].ACLR
wb_rst_i => rgpio_eclk[29].ACLR
wb_rst_i => rgpio_eclk[30].ACLR
wb_rst_i => rgpio_ptrig[0].ACLR
wb_rst_i => rgpio_ptrig[1].ACLR
wb_rst_i => rgpio_ptrig[2].ACLR
wb_rst_i => rgpio_ptrig[3].ACLR
wb_rst_i => rgpio_ptrig[4].ACLR
wb_rst_i => rgpio_ptrig[5].ACLR
wb_rst_i => rgpio_ptrig[6].ACLR
wb_rst_i => rgpio_ptrig[7].ACLR
wb_rst_i => rgpio_ptrig[8].ACLR
wb_rst_i => rgpio_ptrig[9].ACLR
wb_rst_i => rgpio_ptrig[10].ACLR
wb_rst_i => rgpio_ptrig[11].ACLR
wb_rst_i => rgpio_ptrig[12].ACLR
wb_rst_i => rgpio_ptrig[13].ACLR
wb_rst_i => rgpio_ptrig[14].ACLR
wb_rst_i => rgpio_ptrig[15].ACLR
wb_rst_i => rgpio_ptrig[16].ACLR
wb_rst_i => rgpio_ptrig[17].ACLR
wb_rst_i => rgpio_ptrig[18].ACLR
wb_rst_i => rgpio_ptrig[19].ACLR
wb_rst_i => rgpio_ptrig[20].ACLR
wb_rst_i => rgpio_ptrig[21].ACLR
wb_rst_i => rgpio_ptrig[22].ACLR
wb_rst_i => rgpio_ptrig[23].ACLR
wb_rst_i => rgpio_ptrig[24].ACLR
wb_rst_i => rgpio_ptrig[25].ACLR
wb_rst_i => rgpio_ptrig[26].ACLR
wb_rst_i => rgpio_ptrig[27].ACLR
wb_rst_i => rgpio_ptrig[28].ACLR
wb_rst_i => rgpio_ptrig[29].ACLR
wb_rst_i => rgpio_ptrig[30].ACLR
wb_rst_i => rgpio_inte[0].ACLR
wb_rst_i => rgpio_inte[1].ACLR
wb_rst_i => rgpio_inte[2].ACLR
wb_rst_i => rgpio_inte[3].ACLR
wb_rst_i => rgpio_inte[4].ACLR
wb_rst_i => rgpio_inte[5].ACLR
wb_rst_i => rgpio_inte[6].ACLR
wb_rst_i => rgpio_inte[7].ACLR
wb_rst_i => rgpio_inte[8].ACLR
wb_rst_i => rgpio_inte[9].ACLR
wb_rst_i => rgpio_inte[10].ACLR
wb_rst_i => rgpio_inte[11].ACLR
wb_rst_i => rgpio_inte[12].ACLR
wb_rst_i => rgpio_inte[13].ACLR
wb_rst_i => rgpio_inte[14].ACLR
wb_rst_i => rgpio_inte[15].ACLR
wb_rst_i => rgpio_inte[16].ACLR
wb_rst_i => rgpio_inte[17].ACLR
wb_rst_i => rgpio_inte[18].ACLR
wb_rst_i => rgpio_inte[19].ACLR
wb_rst_i => rgpio_inte[20].ACLR
wb_rst_i => rgpio_inte[21].ACLR
wb_rst_i => rgpio_inte[22].ACLR
wb_rst_i => rgpio_inte[23].ACLR
wb_rst_i => rgpio_inte[24].ACLR
wb_rst_i => rgpio_inte[25].ACLR
wb_rst_i => rgpio_inte[26].ACLR
wb_rst_i => rgpio_inte[27].ACLR
wb_rst_i => rgpio_inte[28].ACLR
wb_rst_i => rgpio_inte[29].ACLR
wb_rst_i => rgpio_inte[30].ACLR
wb_rst_i => rgpio_oe[0].ACLR
wb_rst_i => rgpio_oe[1].ACLR
wb_rst_i => rgpio_oe[2].ACLR
wb_rst_i => rgpio_oe[3].ACLR
wb_rst_i => rgpio_oe[4].ACLR
wb_rst_i => rgpio_oe[5].ACLR
wb_rst_i => rgpio_oe[6].ACLR
wb_rst_i => rgpio_oe[7].ACLR
wb_rst_i => rgpio_oe[8].ACLR
wb_rst_i => rgpio_oe[9].ACLR
wb_rst_i => rgpio_oe[10].ACLR
wb_rst_i => rgpio_oe[11].ACLR
wb_rst_i => rgpio_oe[12].ACLR
wb_rst_i => rgpio_oe[13].ACLR
wb_rst_i => rgpio_oe[14].ACLR
wb_rst_i => rgpio_oe[15].ACLR
wb_rst_i => rgpio_oe[16].ACLR
wb_rst_i => rgpio_oe[17].ACLR
wb_rst_i => rgpio_oe[18].ACLR
wb_rst_i => rgpio_oe[19].ACLR
wb_rst_i => rgpio_oe[20].ACLR
wb_rst_i => rgpio_oe[21].ACLR
wb_rst_i => rgpio_oe[22].ACLR
wb_rst_i => rgpio_oe[23].ACLR
wb_rst_i => rgpio_oe[24].ACLR
wb_rst_i => rgpio_oe[25].ACLR
wb_rst_i => rgpio_oe[26].ACLR
wb_rst_i => rgpio_oe[27].ACLR
wb_rst_i => rgpio_oe[28].ACLR
wb_rst_i => rgpio_oe[29].ACLR
wb_rst_i => rgpio_oe[30].ACLR
wb_rst_i => rgpio_out[0].ACLR
wb_rst_i => rgpio_out[1].ACLR
wb_rst_i => rgpio_out[2].ACLR
wb_rst_i => rgpio_out[3].ACLR
wb_rst_i => rgpio_out[4].ACLR
wb_rst_i => rgpio_out[5].ACLR
wb_rst_i => rgpio_out[6].ACLR
wb_rst_i => rgpio_out[7].ACLR
wb_rst_i => rgpio_out[8].ACLR
wb_rst_i => rgpio_out[9].ACLR
wb_rst_i => rgpio_out[10].ACLR
wb_rst_i => rgpio_out[11].ACLR
wb_rst_i => rgpio_out[12].ACLR
wb_rst_i => rgpio_out[13].ACLR
wb_rst_i => rgpio_out[14].ACLR
wb_rst_i => rgpio_out[15].ACLR
wb_rst_i => rgpio_out[16].ACLR
wb_rst_i => rgpio_out[17].ACLR
wb_rst_i => rgpio_out[18].ACLR
wb_rst_i => rgpio_out[19].ACLR
wb_rst_i => rgpio_out[20].ACLR
wb_rst_i => rgpio_out[21].ACLR
wb_rst_i => rgpio_out[22].ACLR
wb_rst_i => rgpio_out[23].ACLR
wb_rst_i => rgpio_out[24].ACLR
wb_rst_i => rgpio_out[25].ACLR
wb_rst_i => rgpio_out[26].ACLR
wb_rst_i => rgpio_out[27].ACLR
wb_rst_i => rgpio_out[28].ACLR
wb_rst_i => rgpio_out[29].ACLR
wb_rst_i => rgpio_out[30].ACLR
wb_rst_i => rgpio_ctrl[0].ACLR
wb_rst_i => rgpio_ctrl[1].ACLR
wb_rst_i => wb_err_o~reg0.ACLR
wb_rst_i => wb_ack_o~reg0.ACLR
wb_cyc_i => wb_err.IN0
wb_adr_i[0] => Equal1.IN1
wb_adr_i[1] => Equal1.IN0
wb_adr_i[2] => Mux0.IN4
wb_adr_i[2] => Mux1.IN4
wb_adr_i[2] => Mux2.IN4
wb_adr_i[2] => Mux3.IN4
wb_adr_i[2] => Mux4.IN4
wb_adr_i[2] => Mux5.IN4
wb_adr_i[2] => Mux6.IN4
wb_adr_i[2] => Mux7.IN4
wb_adr_i[2] => Mux8.IN4
wb_adr_i[2] => Mux9.IN4
wb_adr_i[2] => Mux10.IN4
wb_adr_i[2] => Mux11.IN4
wb_adr_i[2] => Mux12.IN4
wb_adr_i[2] => Mux13.IN4
wb_adr_i[2] => Mux14.IN4
wb_adr_i[2] => Mux15.IN4
wb_adr_i[2] => Mux16.IN4
wb_adr_i[2] => Mux17.IN4
wb_adr_i[2] => Mux18.IN4
wb_adr_i[2] => Mux19.IN4
wb_adr_i[2] => Mux20.IN4
wb_adr_i[2] => Mux21.IN4
wb_adr_i[2] => Mux22.IN4
wb_adr_i[2] => Mux23.IN4
wb_adr_i[2] => Mux24.IN4
wb_adr_i[2] => Mux25.IN4
wb_adr_i[2] => Mux26.IN4
wb_adr_i[2] => Mux27.IN4
wb_adr_i[2] => Mux28.IN4
wb_adr_i[2] => Mux29.IN3
wb_adr_i[2] => Mux30.IN3
wb_adr_i[2] => Equal2.IN0
wb_adr_i[2] => Equal3.IN3
wb_adr_i[2] => Equal4.IN1
wb_adr_i[2] => Equal5.IN3
wb_adr_i[2] => Equal6.IN3
wb_adr_i[2] => Equal7.IN2
wb_adr_i[2] => Equal8.IN3
wb_adr_i[2] => Equal9.IN1
wb_adr_i[3] => Mux0.IN3
wb_adr_i[3] => Mux1.IN3
wb_adr_i[3] => Mux2.IN3
wb_adr_i[3] => Mux3.IN3
wb_adr_i[3] => Mux4.IN3
wb_adr_i[3] => Mux5.IN3
wb_adr_i[3] => Mux6.IN3
wb_adr_i[3] => Mux7.IN3
wb_adr_i[3] => Mux8.IN3
wb_adr_i[3] => Mux9.IN3
wb_adr_i[3] => Mux10.IN3
wb_adr_i[3] => Mux11.IN3
wb_adr_i[3] => Mux12.IN3
wb_adr_i[3] => Mux13.IN3
wb_adr_i[3] => Mux14.IN3
wb_adr_i[3] => Mux15.IN3
wb_adr_i[3] => Mux16.IN3
wb_adr_i[3] => Mux17.IN3
wb_adr_i[3] => Mux18.IN3
wb_adr_i[3] => Mux19.IN3
wb_adr_i[3] => Mux20.IN3
wb_adr_i[3] => Mux21.IN3
wb_adr_i[3] => Mux22.IN3
wb_adr_i[3] => Mux23.IN3
wb_adr_i[3] => Mux24.IN3
wb_adr_i[3] => Mux25.IN3
wb_adr_i[3] => Mux26.IN3
wb_adr_i[3] => Mux27.IN3
wb_adr_i[3] => Mux28.IN3
wb_adr_i[3] => Mux29.IN2
wb_adr_i[3] => Mux30.IN2
wb_adr_i[3] => Equal2.IN3
wb_adr_i[3] => Equal3.IN0
wb_adr_i[3] => Equal4.IN0
wb_adr_i[3] => Equal5.IN2
wb_adr_i[3] => Equal6.IN1
wb_adr_i[3] => Equal7.IN1
wb_adr_i[3] => Equal8.IN2
wb_adr_i[3] => Equal9.IN3
wb_adr_i[4] => Mux0.IN2
wb_adr_i[4] => Mux1.IN2
wb_adr_i[4] => Mux2.IN2
wb_adr_i[4] => Mux3.IN2
wb_adr_i[4] => Mux4.IN2
wb_adr_i[4] => Mux5.IN2
wb_adr_i[4] => Mux6.IN2
wb_adr_i[4] => Mux7.IN2
wb_adr_i[4] => Mux8.IN2
wb_adr_i[4] => Mux9.IN2
wb_adr_i[4] => Mux10.IN2
wb_adr_i[4] => Mux11.IN2
wb_adr_i[4] => Mux12.IN2
wb_adr_i[4] => Mux13.IN2
wb_adr_i[4] => Mux14.IN2
wb_adr_i[4] => Mux15.IN2
wb_adr_i[4] => Mux16.IN2
wb_adr_i[4] => Mux17.IN2
wb_adr_i[4] => Mux18.IN2
wb_adr_i[4] => Mux19.IN2
wb_adr_i[4] => Mux20.IN2
wb_adr_i[4] => Mux21.IN2
wb_adr_i[4] => Mux22.IN2
wb_adr_i[4] => Mux23.IN2
wb_adr_i[4] => Mux24.IN2
wb_adr_i[4] => Mux25.IN2
wb_adr_i[4] => Mux26.IN2
wb_adr_i[4] => Mux27.IN2
wb_adr_i[4] => Mux28.IN2
wb_adr_i[4] => Mux29.IN1
wb_adr_i[4] => Mux30.IN1
wb_adr_i[4] => Equal2.IN2
wb_adr_i[4] => Equal3.IN2
wb_adr_i[4] => Equal4.IN3
wb_adr_i[4] => Equal5.IN0
wb_adr_i[4] => Equal6.IN0
wb_adr_i[4] => Equal7.IN0
wb_adr_i[4] => Equal8.IN1
wb_adr_i[4] => Equal9.IN2
wb_adr_i[5] => Mux0.IN1
wb_adr_i[5] => Mux1.IN1
wb_adr_i[5] => Mux2.IN1
wb_adr_i[5] => Mux3.IN1
wb_adr_i[5] => Mux4.IN1
wb_adr_i[5] => Mux5.IN1
wb_adr_i[5] => Mux6.IN1
wb_adr_i[5] => Mux7.IN1
wb_adr_i[5] => Mux8.IN1
wb_adr_i[5] => Mux9.IN1
wb_adr_i[5] => Mux10.IN1
wb_adr_i[5] => Mux11.IN1
wb_adr_i[5] => Mux12.IN1
wb_adr_i[5] => Mux13.IN1
wb_adr_i[5] => Mux14.IN1
wb_adr_i[5] => Mux15.IN1
wb_adr_i[5] => Mux16.IN1
wb_adr_i[5] => Mux17.IN1
wb_adr_i[5] => Mux18.IN1
wb_adr_i[5] => Mux19.IN1
wb_adr_i[5] => Mux20.IN1
wb_adr_i[5] => Mux21.IN1
wb_adr_i[5] => Mux22.IN1
wb_adr_i[5] => Mux23.IN1
wb_adr_i[5] => Mux24.IN1
wb_adr_i[5] => Mux25.IN1
wb_adr_i[5] => Mux26.IN1
wb_adr_i[5] => Mux27.IN1
wb_adr_i[5] => Mux28.IN1
wb_adr_i[5] => Mux29.IN0
wb_adr_i[5] => Mux30.IN0
wb_adr_i[5] => Equal2.IN1
wb_adr_i[5] => Equal3.IN1
wb_adr_i[5] => Equal4.IN2
wb_adr_i[5] => Equal5.IN1
wb_adr_i[5] => Equal6.IN2
wb_adr_i[5] => Equal7.IN3
wb_adr_i[5] => Equal8.IN0
wb_adr_i[5] => Equal9.IN0
wb_adr_i[6] => Equal0.IN1
wb_adr_i[7] => Equal0.IN0
wb_dat_i[0] => rgpio_out.DATAB
wb_dat_i[0] => rgpio_oe.DATAB
wb_dat_i[0] => rgpio_inte.DATAB
wb_dat_i[0] => rgpio_ptrig.DATAB
wb_dat_i[0] => rgpio_eclk.DATAB
wb_dat_i[0] => rgpio_nec.DATAB
wb_dat_i[0] => rgpio_ints.DATAB
wb_dat_i[0] => rgpio_ctrl[0].DATAIN
wb_dat_i[1] => rgpio_ctrl.DATAB
wb_dat_i[1] => rgpio_out.DATAB
wb_dat_i[1] => rgpio_oe.DATAB
wb_dat_i[1] => rgpio_inte.DATAB
wb_dat_i[1] => rgpio_ptrig.DATAB
wb_dat_i[1] => rgpio_eclk.DATAB
wb_dat_i[1] => rgpio_nec.DATAB
wb_dat_i[1] => rgpio_ints.DATAB
wb_dat_i[2] => rgpio_out.DATAB
wb_dat_i[2] => rgpio_oe.DATAB
wb_dat_i[2] => rgpio_inte.DATAB
wb_dat_i[2] => rgpio_ptrig.DATAB
wb_dat_i[2] => rgpio_eclk.DATAB
wb_dat_i[2] => rgpio_nec.DATAB
wb_dat_i[2] => rgpio_ints.DATAB
wb_dat_i[3] => rgpio_out.DATAB
wb_dat_i[3] => rgpio_oe.DATAB
wb_dat_i[3] => rgpio_inte.DATAB
wb_dat_i[3] => rgpio_ptrig.DATAB
wb_dat_i[3] => rgpio_eclk.DATAB
wb_dat_i[3] => rgpio_nec.DATAB
wb_dat_i[3] => rgpio_ints.DATAB
wb_dat_i[4] => rgpio_out.DATAB
wb_dat_i[4] => rgpio_oe.DATAB
wb_dat_i[4] => rgpio_inte.DATAB
wb_dat_i[4] => rgpio_ptrig.DATAB
wb_dat_i[4] => rgpio_eclk.DATAB
wb_dat_i[4] => rgpio_nec.DATAB
wb_dat_i[4] => rgpio_ints.DATAB
wb_dat_i[5] => rgpio_out.DATAB
wb_dat_i[5] => rgpio_oe.DATAB
wb_dat_i[5] => rgpio_inte.DATAB
wb_dat_i[5] => rgpio_ptrig.DATAB
wb_dat_i[5] => rgpio_eclk.DATAB
wb_dat_i[5] => rgpio_nec.DATAB
wb_dat_i[5] => rgpio_ints.DATAB
wb_dat_i[6] => rgpio_out.DATAB
wb_dat_i[6] => rgpio_oe.DATAB
wb_dat_i[6] => rgpio_inte.DATAB
wb_dat_i[6] => rgpio_ptrig.DATAB
wb_dat_i[6] => rgpio_eclk.DATAB
wb_dat_i[6] => rgpio_nec.DATAB
wb_dat_i[6] => rgpio_ints.DATAB
wb_dat_i[7] => rgpio_out.DATAB
wb_dat_i[7] => rgpio_oe.DATAB
wb_dat_i[7] => rgpio_inte.DATAB
wb_dat_i[7] => rgpio_ptrig.DATAB
wb_dat_i[7] => rgpio_eclk.DATAB
wb_dat_i[7] => rgpio_nec.DATAB
wb_dat_i[7] => rgpio_ints.DATAB
wb_dat_i[8] => rgpio_out.DATAB
wb_dat_i[8] => rgpio_oe.DATAB
wb_dat_i[8] => rgpio_inte.DATAB
wb_dat_i[8] => rgpio_ptrig.DATAB
wb_dat_i[8] => rgpio_eclk.DATAB
wb_dat_i[8] => rgpio_nec.DATAB
wb_dat_i[8] => rgpio_ints.DATAB
wb_dat_i[9] => rgpio_out.DATAB
wb_dat_i[9] => rgpio_oe.DATAB
wb_dat_i[9] => rgpio_inte.DATAB
wb_dat_i[9] => rgpio_ptrig.DATAB
wb_dat_i[9] => rgpio_eclk.DATAB
wb_dat_i[9] => rgpio_nec.DATAB
wb_dat_i[9] => rgpio_ints.DATAB
wb_dat_i[10] => rgpio_out.DATAB
wb_dat_i[10] => rgpio_oe.DATAB
wb_dat_i[10] => rgpio_inte.DATAB
wb_dat_i[10] => rgpio_ptrig.DATAB
wb_dat_i[10] => rgpio_eclk.DATAB
wb_dat_i[10] => rgpio_nec.DATAB
wb_dat_i[10] => rgpio_ints.DATAB
wb_dat_i[11] => rgpio_out.DATAB
wb_dat_i[11] => rgpio_oe.DATAB
wb_dat_i[11] => rgpio_inte.DATAB
wb_dat_i[11] => rgpio_ptrig.DATAB
wb_dat_i[11] => rgpio_eclk.DATAB
wb_dat_i[11] => rgpio_nec.DATAB
wb_dat_i[11] => rgpio_ints.DATAB
wb_dat_i[12] => rgpio_out.DATAB
wb_dat_i[12] => rgpio_oe.DATAB
wb_dat_i[12] => rgpio_inte.DATAB
wb_dat_i[12] => rgpio_ptrig.DATAB
wb_dat_i[12] => rgpio_eclk.DATAB
wb_dat_i[12] => rgpio_nec.DATAB
wb_dat_i[12] => rgpio_ints.DATAB
wb_dat_i[13] => rgpio_out.DATAB
wb_dat_i[13] => rgpio_oe.DATAB
wb_dat_i[13] => rgpio_inte.DATAB
wb_dat_i[13] => rgpio_ptrig.DATAB
wb_dat_i[13] => rgpio_eclk.DATAB
wb_dat_i[13] => rgpio_nec.DATAB
wb_dat_i[13] => rgpio_ints.DATAB
wb_dat_i[14] => rgpio_out.DATAB
wb_dat_i[14] => rgpio_oe.DATAB
wb_dat_i[14] => rgpio_inte.DATAB
wb_dat_i[14] => rgpio_ptrig.DATAB
wb_dat_i[14] => rgpio_eclk.DATAB
wb_dat_i[14] => rgpio_nec.DATAB
wb_dat_i[14] => rgpio_ints.DATAB
wb_dat_i[15] => rgpio_out.DATAB
wb_dat_i[15] => rgpio_oe.DATAB
wb_dat_i[15] => rgpio_inte.DATAB
wb_dat_i[15] => rgpio_ptrig.DATAB
wb_dat_i[15] => rgpio_eclk.DATAB
wb_dat_i[15] => rgpio_nec.DATAB
wb_dat_i[15] => rgpio_ints.DATAB
wb_dat_i[16] => rgpio_out.DATAB
wb_dat_i[16] => rgpio_oe.DATAB
wb_dat_i[16] => rgpio_inte.DATAB
wb_dat_i[16] => rgpio_ptrig.DATAB
wb_dat_i[16] => rgpio_eclk.DATAB
wb_dat_i[16] => rgpio_nec.DATAB
wb_dat_i[16] => rgpio_ints.DATAB
wb_dat_i[17] => rgpio_out.DATAB
wb_dat_i[17] => rgpio_oe.DATAB
wb_dat_i[17] => rgpio_inte.DATAB
wb_dat_i[17] => rgpio_ptrig.DATAB
wb_dat_i[17] => rgpio_eclk.DATAB
wb_dat_i[17] => rgpio_nec.DATAB
wb_dat_i[17] => rgpio_ints.DATAB
wb_dat_i[18] => rgpio_out.DATAB
wb_dat_i[18] => rgpio_oe.DATAB
wb_dat_i[18] => rgpio_inte.DATAB
wb_dat_i[18] => rgpio_ptrig.DATAB
wb_dat_i[18] => rgpio_eclk.DATAB
wb_dat_i[18] => rgpio_nec.DATAB
wb_dat_i[18] => rgpio_ints.DATAB
wb_dat_i[19] => rgpio_out.DATAB
wb_dat_i[19] => rgpio_oe.DATAB
wb_dat_i[19] => rgpio_inte.DATAB
wb_dat_i[19] => rgpio_ptrig.DATAB
wb_dat_i[19] => rgpio_eclk.DATAB
wb_dat_i[19] => rgpio_nec.DATAB
wb_dat_i[19] => rgpio_ints.DATAB
wb_dat_i[20] => rgpio_out.DATAB
wb_dat_i[20] => rgpio_oe.DATAB
wb_dat_i[20] => rgpio_inte.DATAB
wb_dat_i[20] => rgpio_ptrig.DATAB
wb_dat_i[20] => rgpio_eclk.DATAB
wb_dat_i[20] => rgpio_nec.DATAB
wb_dat_i[20] => rgpio_ints.DATAB
wb_dat_i[21] => rgpio_out.DATAB
wb_dat_i[21] => rgpio_oe.DATAB
wb_dat_i[21] => rgpio_inte.DATAB
wb_dat_i[21] => rgpio_ptrig.DATAB
wb_dat_i[21] => rgpio_eclk.DATAB
wb_dat_i[21] => rgpio_nec.DATAB
wb_dat_i[21] => rgpio_ints.DATAB
wb_dat_i[22] => rgpio_out.DATAB
wb_dat_i[22] => rgpio_oe.DATAB
wb_dat_i[22] => rgpio_inte.DATAB
wb_dat_i[22] => rgpio_ptrig.DATAB
wb_dat_i[22] => rgpio_eclk.DATAB
wb_dat_i[22] => rgpio_nec.DATAB
wb_dat_i[22] => rgpio_ints.DATAB
wb_dat_i[23] => rgpio_out.DATAB
wb_dat_i[23] => rgpio_oe.DATAB
wb_dat_i[23] => rgpio_inte.DATAB
wb_dat_i[23] => rgpio_ptrig.DATAB
wb_dat_i[23] => rgpio_eclk.DATAB
wb_dat_i[23] => rgpio_nec.DATAB
wb_dat_i[23] => rgpio_ints.DATAB
wb_dat_i[24] => rgpio_out.DATAB
wb_dat_i[24] => rgpio_oe.DATAB
wb_dat_i[24] => rgpio_inte.DATAB
wb_dat_i[24] => rgpio_ptrig.DATAB
wb_dat_i[24] => rgpio_eclk.DATAB
wb_dat_i[24] => rgpio_nec.DATAB
wb_dat_i[24] => rgpio_ints.DATAB
wb_dat_i[25] => rgpio_out.DATAB
wb_dat_i[25] => rgpio_oe.DATAB
wb_dat_i[25] => rgpio_inte.DATAB
wb_dat_i[25] => rgpio_ptrig.DATAB
wb_dat_i[25] => rgpio_eclk.DATAB
wb_dat_i[25] => rgpio_nec.DATAB
wb_dat_i[25] => rgpio_ints.DATAB
wb_dat_i[26] => rgpio_out.DATAB
wb_dat_i[26] => rgpio_oe.DATAB
wb_dat_i[26] => rgpio_inte.DATAB
wb_dat_i[26] => rgpio_ptrig.DATAB
wb_dat_i[26] => rgpio_eclk.DATAB
wb_dat_i[26] => rgpio_nec.DATAB
wb_dat_i[26] => rgpio_ints.DATAB
wb_dat_i[27] => rgpio_out.DATAB
wb_dat_i[27] => rgpio_oe.DATAB
wb_dat_i[27] => rgpio_inte.DATAB
wb_dat_i[27] => rgpio_ptrig.DATAB
wb_dat_i[27] => rgpio_eclk.DATAB
wb_dat_i[27] => rgpio_nec.DATAB
wb_dat_i[27] => rgpio_ints.DATAB
wb_dat_i[28] => rgpio_out.DATAB
wb_dat_i[28] => rgpio_oe.DATAB
wb_dat_i[28] => rgpio_inte.DATAB
wb_dat_i[28] => rgpio_ptrig.DATAB
wb_dat_i[28] => rgpio_eclk.DATAB
wb_dat_i[28] => rgpio_nec.DATAB
wb_dat_i[28] => rgpio_ints.DATAB
wb_dat_i[29] => rgpio_out.DATAB
wb_dat_i[29] => rgpio_oe.DATAB
wb_dat_i[29] => rgpio_inte.DATAB
wb_dat_i[29] => rgpio_ptrig.DATAB
wb_dat_i[29] => rgpio_eclk.DATAB
wb_dat_i[29] => rgpio_nec.DATAB
wb_dat_i[29] => rgpio_ints.DATAB
wb_dat_i[30] => rgpio_out.DATAB
wb_dat_i[30] => rgpio_oe.DATAB
wb_dat_i[30] => rgpio_inte.DATAB
wb_dat_i[30] => rgpio_ptrig.DATAB
wb_dat_i[30] => rgpio_eclk.DATAB
wb_dat_i[30] => rgpio_nec.DATAB
wb_dat_i[30] => rgpio_ints.DATAB
wb_dat_i[31] => ~NO_FANOUT~
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_out.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_oe.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_inte.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[0] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_out.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_oe.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_inte.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[1] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_out.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_oe.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_inte.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[2] => rgpio_nec.OUTPUTSELECT
wb_sel_i[3] => rgpio_out.OUTPUTSELECT
wb_sel_i[3] => rgpio_out.OUTPUTSELECT
wb_sel_i[3] => rgpio_out.OUTPUTSELECT
wb_sel_i[3] => rgpio_out.OUTPUTSELECT
wb_sel_i[3] => rgpio_out.OUTPUTSELECT
wb_sel_i[3] => rgpio_out.OUTPUTSELECT
wb_sel_i[3] => rgpio_out.OUTPUTSELECT
wb_sel_i[3] => rgpio_oe.OUTPUTSELECT
wb_sel_i[3] => rgpio_oe.OUTPUTSELECT
wb_sel_i[3] => rgpio_oe.OUTPUTSELECT
wb_sel_i[3] => rgpio_oe.OUTPUTSELECT
wb_sel_i[3] => rgpio_oe.OUTPUTSELECT
wb_sel_i[3] => rgpio_oe.OUTPUTSELECT
wb_sel_i[3] => rgpio_oe.OUTPUTSELECT
wb_sel_i[3] => rgpio_inte.OUTPUTSELECT
wb_sel_i[3] => rgpio_inte.OUTPUTSELECT
wb_sel_i[3] => rgpio_inte.OUTPUTSELECT
wb_sel_i[3] => rgpio_inte.OUTPUTSELECT
wb_sel_i[3] => rgpio_inte.OUTPUTSELECT
wb_sel_i[3] => rgpio_inte.OUTPUTSELECT
wb_sel_i[3] => rgpio_inte.OUTPUTSELECT
wb_sel_i[3] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[3] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[3] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[3] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[3] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[3] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[3] => rgpio_ptrig.OUTPUTSELECT
wb_sel_i[3] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[3] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[3] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[3] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[3] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[3] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[3] => rgpio_eclk.OUTPUTSELECT
wb_sel_i[3] => rgpio_nec.OUTPUTSELECT
wb_sel_i[3] => rgpio_nec.OUTPUTSELECT
wb_sel_i[3] => rgpio_nec.OUTPUTSELECT
wb_sel_i[3] => rgpio_nec.OUTPUTSELECT
wb_sel_i[3] => rgpio_nec.OUTPUTSELECT
wb_sel_i[3] => rgpio_nec.OUTPUTSELECT
wb_sel_i[3] => rgpio_nec.OUTPUTSELECT
wb_we_i => always2.IN1
wb_we_i => always3.IN1
wb_we_i => always4.IN1
wb_we_i => always5.IN1
wb_we_i => always6.IN1
wb_we_i => always7.IN1
wb_we_i => always8.IN1
wb_we_i => always15.IN1
wb_stb_i => wb_err.IN1
wb_dat_o[0] <= wb_dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= wb_dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= wb_dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= wb_dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= wb_dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= wb_dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= wb_dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= wb_dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[8] <= wb_dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[9] <= wb_dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[10] <= wb_dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[11] <= wb_dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[12] <= wb_dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[13] <= wb_dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[14] <= wb_dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[15] <= wb_dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[16] <= wb_dat_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[17] <= wb_dat_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[18] <= wb_dat_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[19] <= wb_dat_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[20] <= wb_dat_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[21] <= wb_dat_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[22] <= wb_dat_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[23] <= wb_dat_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[24] <= wb_dat_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[25] <= wb_dat_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[26] <= wb_dat_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[27] <= wb_dat_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[28] <= wb_dat_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[29] <= wb_dat_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[30] <= wb_dat_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[31] <= wb_dat_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_err_o <= wb_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_inta_o <= wb_inta_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_i[0] => sync[0].DATAIN
ext_pad_i[1] => sync[1].DATAIN
ext_pad_i[2] => sync[2].DATAIN
ext_pad_i[3] => sync[3].DATAIN
ext_pad_i[4] => sync[4].DATAIN
ext_pad_i[5] => sync[5].DATAIN
ext_pad_i[6] => sync[6].DATAIN
ext_pad_i[7] => sync[7].DATAIN
ext_pad_i[8] => sync[8].DATAIN
ext_pad_i[9] => sync[9].DATAIN
ext_pad_i[10] => sync[10].DATAIN
ext_pad_i[11] => sync[11].DATAIN
ext_pad_i[12] => sync[12].DATAIN
ext_pad_i[13] => sync[13].DATAIN
ext_pad_i[14] => sync[14].DATAIN
ext_pad_i[15] => sync[15].DATAIN
ext_pad_i[16] => sync[16].DATAIN
ext_pad_i[17] => sync[17].DATAIN
ext_pad_i[18] => sync[18].DATAIN
ext_pad_i[19] => sync[19].DATAIN
ext_pad_i[20] => sync[20].DATAIN
ext_pad_i[21] => sync[21].DATAIN
ext_pad_i[22] => sync[22].DATAIN
ext_pad_i[23] => sync[23].DATAIN
ext_pad_i[24] => sync[24].DATAIN
ext_pad_i[25] => sync[25].DATAIN
ext_pad_i[26] => sync[26].DATAIN
ext_pad_i[27] => sync[27].DATAIN
ext_pad_i[28] => sync[28].DATAIN
ext_pad_i[29] => sync[29].DATAIN
ext_pad_i[30] => sync[30].DATAIN
ext_pad_o[0] <= ext_pad_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[1] <= ext_pad_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[2] <= ext_pad_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[3] <= ext_pad_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[4] <= ext_pad_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[5] <= ext_pad_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[6] <= ext_pad_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[7] <= ext_pad_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[8] <= ext_pad_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[9] <= ext_pad_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[10] <= ext_pad_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[11] <= ext_pad_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[12] <= ext_pad_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[13] <= ext_pad_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[14] <= ext_pad_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[15] <= ext_pad_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[16] <= ext_pad_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[17] <= ext_pad_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[18] <= ext_pad_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[19] <= ext_pad_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[20] <= ext_pad_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[21] <= ext_pad_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[22] <= ext_pad_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[23] <= ext_pad_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[24] <= ext_pad_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[25] <= ext_pad_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[26] <= ext_pad_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[27] <= ext_pad_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[28] <= ext_pad_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[29] <= ext_pad_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_pad_o[30] <= ext_pad_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[0] <= rgpio_oe[0].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[1] <= rgpio_oe[1].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[2] <= rgpio_oe[2].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[3] <= rgpio_oe[3].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[4] <= rgpio_oe[4].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[5] <= rgpio_oe[5].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[6] <= rgpio_oe[6].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[7] <= rgpio_oe[7].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[8] <= rgpio_oe[8].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[9] <= rgpio_oe[9].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[10] <= rgpio_oe[10].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[11] <= rgpio_oe[11].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[12] <= rgpio_oe[12].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[13] <= rgpio_oe[13].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[14] <= rgpio_oe[14].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[15] <= rgpio_oe[15].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[16] <= rgpio_oe[16].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[17] <= rgpio_oe[17].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[18] <= rgpio_oe[18].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[19] <= rgpio_oe[19].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[20] <= rgpio_oe[20].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[21] <= rgpio_oe[21].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[22] <= rgpio_oe[22].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[23] <= rgpio_oe[23].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[24] <= rgpio_oe[24].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[25] <= rgpio_oe[25].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[26] <= rgpio_oe[26].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[27] <= rgpio_oe[27].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[28] <= rgpio_oe[28].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[29] <= rgpio_oe[29].DB_MAX_OUTPUT_PORT_TYPE
ext_padoe_o[30] <= rgpio_oe[30].DB_MAX_OUTPUT_PORT_TYPE
clk_pad_i => sync_clk.DATAIN


|msystem|tiny_spi:u_spi_1
rst_i => bba.ACLR
rst_i => spi_seq[0].ACLR
rst_i => spi_seq[1].ACLR
clk_i => bba.CLK
clk_i => bb8[0].CLK
clk_i => bb8[1].CLK
clk_i => bb8[2].CLK
clk_i => bb8[3].CLK
clk_i => bb8[4].CLK
clk_i => bb8[5].CLK
clk_i => bb8[6].CLK
clk_i => bb8[7].CLK
clk_i => sr8[0].CLK
clk_i => sr8[1].CLK
clk_i => sr8[2].CLK
clk_i => sr8[3].CLK
clk_i => sr8[4].CLK
clk_i => sr8[5].CLK
clk_i => sr8[6].CLK
clk_i => sr8[7].CLK
clk_i => txeen.CLK
clk_i => txren.CLK
clk_i => bc[0].CLK
clk_i => bc[1].CLK
clk_i => bc[2].CLK
clk_i => cc[0].CLK
clk_i => cc[1].CLK
clk_i => cc[2].CLK
clk_i => cc[3].CLK
clk_i => spi_seq[0].CLK
clk_i => spi_seq[1].CLK
stb_i => ack_o.IN0
we_i => wr.IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= <GND>
dat_o[9] <= <GND>
dat_o[10] <= <GND>
dat_o[11] <= <GND>
dat_o[12] <= <GND>
dat_o[13] <= <GND>
dat_o[14] <= <GND>
dat_o[15] <= <GND>
dat_o[16] <= <GND>
dat_o[17] <= <GND>
dat_o[18] <= <GND>
dat_o[19] <= <GND>
dat_o[20] <= <GND>
dat_o[21] <= <GND>
dat_o[22] <= <GND>
dat_o[23] <= <GND>
dat_o[24] <= <GND>
dat_o[25] <= <GND>
dat_o[26] <= <GND>
dat_o[27] <= <GND>
dat_o[28] <= <GND>
dat_o[29] <= <GND>
dat_o[30] <= <GND>
dat_o[31] <= <GND>
dat_i[0] => bb8.DATAB
dat_i[0] => txeen.DATAIN
dat_i[1] => bb8.DATAB
dat_i[1] => txren.DATAIN
dat_i[2] => bb8.DATAB
dat_i[3] => bb8.DATAB
dat_i[4] => bb8.DATAB
dat_i[5] => bb8.DATAB
dat_i[6] => bb8.DATAB
dat_i[7] => bb8.DATAB
dat_i[8] => ~NO_FANOUT~
dat_i[9] => ~NO_FANOUT~
dat_i[10] => ~NO_FANOUT~
dat_i[11] => ~NO_FANOUT~
dat_i[12] => ~NO_FANOUT~
dat_i[13] => ~NO_FANOUT~
dat_i[14] => ~NO_FANOUT~
dat_i[15] => ~NO_FANOUT~
dat_i[16] => ~NO_FANOUT~
dat_i[17] => ~NO_FANOUT~
dat_i[18] => ~NO_FANOUT~
dat_i[19] => ~NO_FANOUT~
dat_i[20] => ~NO_FANOUT~
dat_i[21] => ~NO_FANOUT~
dat_i[22] => ~NO_FANOUT~
dat_i[23] => ~NO_FANOUT~
dat_i[24] => ~NO_FANOUT~
dat_i[25] => ~NO_FANOUT~
dat_i[26] => ~NO_FANOUT~
dat_i[27] => ~NO_FANOUT~
dat_i[28] => ~NO_FANOUT~
dat_i[29] => ~NO_FANOUT~
dat_i[30] => ~NO_FANOUT~
dat_i[31] => ~NO_FANOUT~
int_o <= int_o.DB_MAX_OUTPUT_PORT_TYPE
adr_i[0] => Equal0.IN31
adr_i[0] => Equal1.IN0
adr_i[0] => Equal2.IN31
adr_i[1] => Equal0.IN30
adr_i[1] => Equal1.IN31
adr_i[1] => Equal2.IN0
adr_i[2] => Equal0.IN29
adr_i[2] => Equal1.IN30
adr_i[2] => Equal2.IN30
cyc_i => ack_o.IN1
ack_o <= ack_o.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= sr8[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MISO => sr8.DATAB
MISO => bb8.DATAA


|msystem|boot_mem32:boot_mem32.u_boot_mem
i_wb_clk => i_wb_clk.IN1
i_wb_adr[0] => ~NO_FANOUT~
i_wb_adr[1] => ~NO_FANOUT~
i_wb_adr[2] => address[0].IN1
i_wb_adr[3] => address[1].IN1
i_wb_adr[4] => address[2].IN1
i_wb_adr[5] => address[3].IN1
i_wb_adr[6] => address[4].IN1
i_wb_adr[7] => address[5].IN1
i_wb_adr[8] => address[6].IN1
i_wb_adr[9] => address[7].IN1
i_wb_adr[10] => address[8].IN1
i_wb_adr[11] => address[9].IN1
i_wb_adr[12] => address[10].IN1
i_wb_adr[13] => address[11].IN1
i_wb_adr[14] => ~NO_FANOUT~
i_wb_adr[15] => ~NO_FANOUT~
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => byte_enable[0].IN1
i_wb_sel[1] => byte_enable[1].IN1
i_wb_sel[2] => byte_enable[2].IN1
i_wb_sel[3] => byte_enable[3].IN1
i_wb_we => start_write.IN0
i_wb_we => start_read.IN0
o_wb_dat[0] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[1] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[2] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[3] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[4] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[5] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[6] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[7] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[8] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[9] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[10] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[11] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[12] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[13] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[14] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[15] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[16] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[17] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[18] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[19] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[20] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[21] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[22] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[23] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[24] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[25] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[26] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[27] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[28] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[29] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[30] <= my_sram_2048_32_byte_en:u_mem.o_read_data
o_wb_dat[31] <= my_sram_2048_32_byte_en:u_mem.o_read_data
i_wb_dat[0] => write_data[0].IN1
i_wb_dat[1] => write_data[1].IN1
i_wb_dat[2] => write_data[2].IN1
i_wb_dat[3] => write_data[3].IN1
i_wb_dat[4] => write_data[4].IN1
i_wb_dat[5] => write_data[5].IN1
i_wb_dat[6] => write_data[6].IN1
i_wb_dat[7] => write_data[7].IN1
i_wb_dat[8] => write_data[8].IN1
i_wb_dat[9] => write_data[9].IN1
i_wb_dat[10] => write_data[10].IN1
i_wb_dat[11] => write_data[11].IN1
i_wb_dat[12] => write_data[12].IN1
i_wb_dat[13] => write_data[13].IN1
i_wb_dat[14] => write_data[14].IN1
i_wb_dat[15] => write_data[15].IN1
i_wb_dat[16] => write_data[16].IN1
i_wb_dat[17] => write_data[17].IN1
i_wb_dat[18] => write_data[18].IN1
i_wb_dat[19] => write_data[19].IN1
i_wb_dat[20] => write_data[20].IN1
i_wb_dat[21] => write_data[21].IN1
i_wb_dat[22] => write_data[22].IN1
i_wb_dat[23] => write_data[23].IN1
i_wb_dat[24] => write_data[24].IN1
i_wb_dat[25] => write_data[25].IN1
i_wb_dat[26] => write_data[26].IN1
i_wb_dat[27] => write_data[27].IN1
i_wb_dat[28] => write_data[28].IN1
i_wb_dat[29] => write_data[29].IN1
i_wb_dat[30] => write_data[30].IN1
i_wb_dat[31] => write_data[31].IN1
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => start_write.IN1
i_wb_stb => start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>


|msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem
i_address[0] => i_address[0].IN1
i_address[1] => i_address[1].IN1
i_address[2] => i_address[2].IN1
i_address[3] => i_address[3].IN1
i_address[4] => i_address[4].IN1
i_address[5] => i_address[5].IN1
i_address[6] => i_address[6].IN1
i_address[7] => i_address[7].IN1
i_address[8] => i_address[8].IN1
i_address[9] => i_address[9].IN1
i_address[10] => i_address[10].IN1
i_address[11] => i_address[11].IN1
i_byte_enable[0] => i_byte_enable[0].IN1
i_byte_enable[1] => i_byte_enable[1].IN1
i_byte_enable[2] => i_byte_enable[2].IN1
i_byte_enable[3] => i_byte_enable[3].IN1
i_clk => i_clk.IN1
i_write_data[0] => i_write_data[0].IN1
i_write_data[1] => i_write_data[1].IN1
i_write_data[2] => i_write_data[2].IN1
i_write_data[3] => i_write_data[3].IN1
i_write_data[4] => i_write_data[4].IN1
i_write_data[5] => i_write_data[5].IN1
i_write_data[6] => i_write_data[6].IN1
i_write_data[7] => i_write_data[7].IN1
i_write_data[8] => i_write_data[8].IN1
i_write_data[9] => i_write_data[9].IN1
i_write_data[10] => i_write_data[10].IN1
i_write_data[11] => i_write_data[11].IN1
i_write_data[12] => i_write_data[12].IN1
i_write_data[13] => i_write_data[13].IN1
i_write_data[14] => i_write_data[14].IN1
i_write_data[15] => i_write_data[15].IN1
i_write_data[16] => i_write_data[16].IN1
i_write_data[17] => i_write_data[17].IN1
i_write_data[18] => i_write_data[18].IN1
i_write_data[19] => i_write_data[19].IN1
i_write_data[20] => i_write_data[20].IN1
i_write_data[21] => i_write_data[21].IN1
i_write_data[22] => i_write_data[22].IN1
i_write_data[23] => i_write_data[23].IN1
i_write_data[24] => i_write_data[24].IN1
i_write_data[25] => i_write_data[25].IN1
i_write_data[26] => i_write_data[26].IN1
i_write_data[27] => i_write_data[27].IN1
i_write_data[28] => i_write_data[28].IN1
i_write_data[29] => i_write_data[29].IN1
i_write_data[30] => i_write_data[30].IN1
i_write_data[31] => i_write_data[31].IN1
i_write_enable => i_write_enable.IN1
o_read_data[0] <= sram_2048_32_byte_en:sram.q
o_read_data[1] <= sram_2048_32_byte_en:sram.q
o_read_data[2] <= sram_2048_32_byte_en:sram.q
o_read_data[3] <= sram_2048_32_byte_en:sram.q
o_read_data[4] <= sram_2048_32_byte_en:sram.q
o_read_data[5] <= sram_2048_32_byte_en:sram.q
o_read_data[6] <= sram_2048_32_byte_en:sram.q
o_read_data[7] <= sram_2048_32_byte_en:sram.q
o_read_data[8] <= sram_2048_32_byte_en:sram.q
o_read_data[9] <= sram_2048_32_byte_en:sram.q
o_read_data[10] <= sram_2048_32_byte_en:sram.q
o_read_data[11] <= sram_2048_32_byte_en:sram.q
o_read_data[12] <= sram_2048_32_byte_en:sram.q
o_read_data[13] <= sram_2048_32_byte_en:sram.q
o_read_data[14] <= sram_2048_32_byte_en:sram.q
o_read_data[15] <= sram_2048_32_byte_en:sram.q
o_read_data[16] <= sram_2048_32_byte_en:sram.q
o_read_data[17] <= sram_2048_32_byte_en:sram.q
o_read_data[18] <= sram_2048_32_byte_en:sram.q
o_read_data[19] <= sram_2048_32_byte_en:sram.q
o_read_data[20] <= sram_2048_32_byte_en:sram.q
o_read_data[21] <= sram_2048_32_byte_en:sram.q
o_read_data[22] <= sram_2048_32_byte_en:sram.q
o_read_data[23] <= sram_2048_32_byte_en:sram.q
o_read_data[24] <= sram_2048_32_byte_en:sram.q
o_read_data[25] <= sram_2048_32_byte_en:sram.q
o_read_data[26] <= sram_2048_32_byte_en:sram.q
o_read_data[27] <= sram_2048_32_byte_en:sram.q
o_read_data[28] <= sram_2048_32_byte_en:sram.q
o_read_data[29] <= sram_2048_32_byte_en:sram.q
o_read_data[30] <= sram_2048_32_byte_en:sram.q
o_read_data[31] <= sram_2048_32_byte_en:sram.q


|msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component
wren_a => altsyncram_aal1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aal1:auto_generated.data_a[0]
data_a[1] => altsyncram_aal1:auto_generated.data_a[1]
data_a[2] => altsyncram_aal1:auto_generated.data_a[2]
data_a[3] => altsyncram_aal1:auto_generated.data_a[3]
data_a[4] => altsyncram_aal1:auto_generated.data_a[4]
data_a[5] => altsyncram_aal1:auto_generated.data_a[5]
data_a[6] => altsyncram_aal1:auto_generated.data_a[6]
data_a[7] => altsyncram_aal1:auto_generated.data_a[7]
data_a[8] => altsyncram_aal1:auto_generated.data_a[8]
data_a[9] => altsyncram_aal1:auto_generated.data_a[9]
data_a[10] => altsyncram_aal1:auto_generated.data_a[10]
data_a[11] => altsyncram_aal1:auto_generated.data_a[11]
data_a[12] => altsyncram_aal1:auto_generated.data_a[12]
data_a[13] => altsyncram_aal1:auto_generated.data_a[13]
data_a[14] => altsyncram_aal1:auto_generated.data_a[14]
data_a[15] => altsyncram_aal1:auto_generated.data_a[15]
data_a[16] => altsyncram_aal1:auto_generated.data_a[16]
data_a[17] => altsyncram_aal1:auto_generated.data_a[17]
data_a[18] => altsyncram_aal1:auto_generated.data_a[18]
data_a[19] => altsyncram_aal1:auto_generated.data_a[19]
data_a[20] => altsyncram_aal1:auto_generated.data_a[20]
data_a[21] => altsyncram_aal1:auto_generated.data_a[21]
data_a[22] => altsyncram_aal1:auto_generated.data_a[22]
data_a[23] => altsyncram_aal1:auto_generated.data_a[23]
data_a[24] => altsyncram_aal1:auto_generated.data_a[24]
data_a[25] => altsyncram_aal1:auto_generated.data_a[25]
data_a[26] => altsyncram_aal1:auto_generated.data_a[26]
data_a[27] => altsyncram_aal1:auto_generated.data_a[27]
data_a[28] => altsyncram_aal1:auto_generated.data_a[28]
data_a[29] => altsyncram_aal1:auto_generated.data_a[29]
data_a[30] => altsyncram_aal1:auto_generated.data_a[30]
data_a[31] => altsyncram_aal1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aal1:auto_generated.address_a[0]
address_a[1] => altsyncram_aal1:auto_generated.address_a[1]
address_a[2] => altsyncram_aal1:auto_generated.address_a[2]
address_a[3] => altsyncram_aal1:auto_generated.address_a[3]
address_a[4] => altsyncram_aal1:auto_generated.address_a[4]
address_a[5] => altsyncram_aal1:auto_generated.address_a[5]
address_a[6] => altsyncram_aal1:auto_generated.address_a[6]
address_a[7] => altsyncram_aal1:auto_generated.address_a[7]
address_a[8] => altsyncram_aal1:auto_generated.address_a[8]
address_a[9] => altsyncram_aal1:auto_generated.address_a[9]
address_a[10] => altsyncram_aal1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aal1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_aal1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_aal1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_aal1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_aal1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aal1:auto_generated.q_a[0]
q_a[1] <= altsyncram_aal1:auto_generated.q_a[1]
q_a[2] <= altsyncram_aal1:auto_generated.q_a[2]
q_a[3] <= altsyncram_aal1:auto_generated.q_a[3]
q_a[4] <= altsyncram_aal1:auto_generated.q_a[4]
q_a[5] <= altsyncram_aal1:auto_generated.q_a[5]
q_a[6] <= altsyncram_aal1:auto_generated.q_a[6]
q_a[7] <= altsyncram_aal1:auto_generated.q_a[7]
q_a[8] <= altsyncram_aal1:auto_generated.q_a[8]
q_a[9] <= altsyncram_aal1:auto_generated.q_a[9]
q_a[10] <= altsyncram_aal1:auto_generated.q_a[10]
q_a[11] <= altsyncram_aal1:auto_generated.q_a[11]
q_a[12] <= altsyncram_aal1:auto_generated.q_a[12]
q_a[13] <= altsyncram_aal1:auto_generated.q_a[13]
q_a[14] <= altsyncram_aal1:auto_generated.q_a[14]
q_a[15] <= altsyncram_aal1:auto_generated.q_a[15]
q_a[16] <= altsyncram_aal1:auto_generated.q_a[16]
q_a[17] <= altsyncram_aal1:auto_generated.q_a[17]
q_a[18] <= altsyncram_aal1:auto_generated.q_a[18]
q_a[19] <= altsyncram_aal1:auto_generated.q_a[19]
q_a[20] <= altsyncram_aal1:auto_generated.q_a[20]
q_a[21] <= altsyncram_aal1:auto_generated.q_a[21]
q_a[22] <= altsyncram_aal1:auto_generated.q_a[22]
q_a[23] <= altsyncram_aal1:auto_generated.q_a[23]
q_a[24] <= altsyncram_aal1:auto_generated.q_a[24]
q_a[25] <= altsyncram_aal1:auto_generated.q_a[25]
q_a[26] <= altsyncram_aal1:auto_generated.q_a[26]
q_a[27] <= altsyncram_aal1:auto_generated.q_a[27]
q_a[28] <= altsyncram_aal1:auto_generated.q_a[28]
q_a[29] <= altsyncram_aal1:auto_generated.q_a[29]
q_a[30] <= altsyncram_aal1:auto_generated.q_a[30]
q_a[31] <= altsyncram_aal1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|boot_mem32:boot_mem32.u_boot_mem|my_sram_2048_32_byte_en:u_mem|sram_2048_32_byte_en:sram|altsyncram:altsyncram_component|altsyncram_aal1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|msystem|uart:u_uart0
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => uart_cr_reg[0].CLK
i_clk => uart_cr_reg[1].CLK
i_clk => uart_cr_reg[2].CLK
i_clk => uart_cr_reg[3].CLK
i_clk => uart_cr_reg[4].CLK
i_clk => uart_cr_reg[5].CLK
i_clk => uart_cr_reg[6].CLK
i_clk => uart_cr_reg[7].CLK
i_clk => uart_lcrl_reg[0].CLK
i_clk => uart_lcrl_reg[1].CLK
i_clk => uart_lcrl_reg[2].CLK
i_clk => uart_lcrl_reg[3].CLK
i_clk => uart_lcrl_reg[4].CLK
i_clk => uart_lcrl_reg[5].CLK
i_clk => uart_lcrl_reg[6].CLK
i_clk => uart_lcrl_reg[7].CLK
i_clk => uart_lcrm_reg[0].CLK
i_clk => uart_lcrm_reg[1].CLK
i_clk => uart_lcrm_reg[2].CLK
i_clk => uart_lcrm_reg[3].CLK
i_clk => uart_lcrm_reg[4].CLK
i_clk => uart_lcrm_reg[5].CLK
i_clk => uart_lcrm_reg[6].CLK
i_clk => uart_lcrm_reg[7].CLK
i_clk => uart_lcrh_reg[0].CLK
i_clk => uart_lcrh_reg[1].CLK
i_clk => uart_lcrh_reg[2].CLK
i_clk => uart_lcrh_reg[3].CLK
i_clk => uart_lcrh_reg[4].CLK
i_clk => uart_lcrh_reg[5].CLK
i_clk => uart_lcrh_reg[6].CLK
i_clk => uart_lcrh_reg[7].CLK
i_clk => uart_rsr_reg[0].CLK
i_clk => uart_rsr_reg[1].CLK
i_clk => uart_rsr_reg[2].CLK
i_clk => uart_rsr_reg[3].CLK
i_clk => uart_rsr_reg[4].CLK
i_clk => uart_rsr_reg[5].CLK
i_clk => uart_rsr_reg[6].CLK
i_clk => uart_rsr_reg[7].CLK
i_clk => rxen.CLK
i_clk => rx_byte[0].CLK
i_clk => rx_byte[1].CLK
i_clk => rx_byte[2].CLK
i_clk => rx_byte[3].CLK
i_clk => rx_byte[4].CLK
i_clk => rx_byte[5].CLK
i_clk => rx_byte[6].CLK
i_clk => rx_byte[7].CLK
i_clk => restart_rx_bit_count.CLK
i_clk => rxd_state[0].CLK
i_clk => rxd_state[1].CLK
i_clk => rxd_state[2].CLK
i_clk => rxd_state[3].CLK
i_clk => rxd_d[0].CLK
i_clk => rxd_d[1].CLK
i_clk => rxd_d[2].CLK
i_clk => rxd_d[3].CLK
i_clk => rxd_d[4].CLK
i_clk => rx_bit_pulse_count[0].CLK
i_clk => rx_bit_pulse_count[1].CLK
i_clk => rx_bit_pulse_count[2].CLK
i_clk => rx_bit_pulse_count[3].CLK
i_clk => rx_bit_pulse_count[4].CLK
i_clk => rx_bit_pulse_count[5].CLK
i_clk => rx_bit_pulse_count[6].CLK
i_clk => rx_bit_pulse_count[7].CLK
i_clk => rx_bit_pulse_count[8].CLK
i_clk => rx_bit_pulse_count[9].CLK
i_clk => txd_state[0].CLK
i_clk => txd_state[1].CLK
i_clk => txd_state[2].CLK
i_clk => txd_state[3].CLK
i_clk => txd.CLK
i_clk => tx_bit_pulse.CLK
i_clk => tx_bit_pulse_count[0].CLK
i_clk => tx_bit_pulse_count[1].CLK
i_clk => tx_bit_pulse_count[2].CLK
i_clk => tx_bit_pulse_count[3].CLK
i_clk => tx_bit_pulse_count[4].CLK
i_clk => tx_bit_pulse_count[5].CLK
i_clk => tx_bit_pulse_count[6].CLK
i_clk => tx_bit_pulse_count[7].CLK
i_clk => tx_bit_pulse_count[8].CLK
i_clk => tx_bit_pulse_count[9].CLK
i_clk => uart0_cts_n_d[0].CLK
i_clk => uart0_cts_n_d[1].CLK
i_clk => uart0_cts_n_d[2].CLK
i_clk => uart0_cts_n_d[3].CLK
i_clk => tx_fifo_full_flag.CLK
i_clk => tx_fifo_count[0].CLK
i_clk => tx_fifo_count[1].CLK
i_clk => tx_fifo_count[2].CLK
i_clk => tx_fifo_count[3].CLK
i_clk => tx_fifo_count[4].CLK
i_clk => tx_fifo_rp[0].CLK
i_clk => tx_fifo_rp[1].CLK
i_clk => tx_fifo_rp[2].CLK
i_clk => tx_fifo_rp[3].CLK
i_clk => tx_fifo_rp[4].CLK
i_clk => tx_fifo_wp[0].CLK
i_clk => tx_fifo_wp[1].CLK
i_clk => tx_fifo_wp[2].CLK
i_clk => tx_fifo_wp[3].CLK
i_clk => tx_fifo_wp[4].CLK
i_clk => tx_fifo[15][0].CLK
i_clk => tx_fifo[15][1].CLK
i_clk => tx_fifo[15][2].CLK
i_clk => tx_fifo[15][3].CLK
i_clk => tx_fifo[15][4].CLK
i_clk => tx_fifo[15][5].CLK
i_clk => tx_fifo[15][6].CLK
i_clk => tx_fifo[15][7].CLK
i_clk => tx_fifo[14][0].CLK
i_clk => tx_fifo[14][1].CLK
i_clk => tx_fifo[14][2].CLK
i_clk => tx_fifo[14][3].CLK
i_clk => tx_fifo[14][4].CLK
i_clk => tx_fifo[14][5].CLK
i_clk => tx_fifo[14][6].CLK
i_clk => tx_fifo[14][7].CLK
i_clk => tx_fifo[13][0].CLK
i_clk => tx_fifo[13][1].CLK
i_clk => tx_fifo[13][2].CLK
i_clk => tx_fifo[13][3].CLK
i_clk => tx_fifo[13][4].CLK
i_clk => tx_fifo[13][5].CLK
i_clk => tx_fifo[13][6].CLK
i_clk => tx_fifo[13][7].CLK
i_clk => tx_fifo[12][0].CLK
i_clk => tx_fifo[12][1].CLK
i_clk => tx_fifo[12][2].CLK
i_clk => tx_fifo[12][3].CLK
i_clk => tx_fifo[12][4].CLK
i_clk => tx_fifo[12][5].CLK
i_clk => tx_fifo[12][6].CLK
i_clk => tx_fifo[12][7].CLK
i_clk => tx_fifo[11][0].CLK
i_clk => tx_fifo[11][1].CLK
i_clk => tx_fifo[11][2].CLK
i_clk => tx_fifo[11][3].CLK
i_clk => tx_fifo[11][4].CLK
i_clk => tx_fifo[11][5].CLK
i_clk => tx_fifo[11][6].CLK
i_clk => tx_fifo[11][7].CLK
i_clk => tx_fifo[10][0].CLK
i_clk => tx_fifo[10][1].CLK
i_clk => tx_fifo[10][2].CLK
i_clk => tx_fifo[10][3].CLK
i_clk => tx_fifo[10][4].CLK
i_clk => tx_fifo[10][5].CLK
i_clk => tx_fifo[10][6].CLK
i_clk => tx_fifo[10][7].CLK
i_clk => tx_fifo[9][0].CLK
i_clk => tx_fifo[9][1].CLK
i_clk => tx_fifo[9][2].CLK
i_clk => tx_fifo[9][3].CLK
i_clk => tx_fifo[9][4].CLK
i_clk => tx_fifo[9][5].CLK
i_clk => tx_fifo[9][6].CLK
i_clk => tx_fifo[9][7].CLK
i_clk => tx_fifo[8][0].CLK
i_clk => tx_fifo[8][1].CLK
i_clk => tx_fifo[8][2].CLK
i_clk => tx_fifo[8][3].CLK
i_clk => tx_fifo[8][4].CLK
i_clk => tx_fifo[8][5].CLK
i_clk => tx_fifo[8][6].CLK
i_clk => tx_fifo[8][7].CLK
i_clk => tx_fifo[7][0].CLK
i_clk => tx_fifo[7][1].CLK
i_clk => tx_fifo[7][2].CLK
i_clk => tx_fifo[7][3].CLK
i_clk => tx_fifo[7][4].CLK
i_clk => tx_fifo[7][5].CLK
i_clk => tx_fifo[7][6].CLK
i_clk => tx_fifo[7][7].CLK
i_clk => tx_fifo[6][0].CLK
i_clk => tx_fifo[6][1].CLK
i_clk => tx_fifo[6][2].CLK
i_clk => tx_fifo[6][3].CLK
i_clk => tx_fifo[6][4].CLK
i_clk => tx_fifo[6][5].CLK
i_clk => tx_fifo[6][6].CLK
i_clk => tx_fifo[6][7].CLK
i_clk => tx_fifo[5][0].CLK
i_clk => tx_fifo[5][1].CLK
i_clk => tx_fifo[5][2].CLK
i_clk => tx_fifo[5][3].CLK
i_clk => tx_fifo[5][4].CLK
i_clk => tx_fifo[5][5].CLK
i_clk => tx_fifo[5][6].CLK
i_clk => tx_fifo[5][7].CLK
i_clk => tx_fifo[4][0].CLK
i_clk => tx_fifo[4][1].CLK
i_clk => tx_fifo[4][2].CLK
i_clk => tx_fifo[4][3].CLK
i_clk => tx_fifo[4][4].CLK
i_clk => tx_fifo[4][5].CLK
i_clk => tx_fifo[4][6].CLK
i_clk => tx_fifo[4][7].CLK
i_clk => tx_fifo[3][0].CLK
i_clk => tx_fifo[3][1].CLK
i_clk => tx_fifo[3][2].CLK
i_clk => tx_fifo[3][3].CLK
i_clk => tx_fifo[3][4].CLK
i_clk => tx_fifo[3][5].CLK
i_clk => tx_fifo[3][6].CLK
i_clk => tx_fifo[3][7].CLK
i_clk => tx_fifo[2][0].CLK
i_clk => tx_fifo[2][1].CLK
i_clk => tx_fifo[2][2].CLK
i_clk => tx_fifo[2][3].CLK
i_clk => tx_fifo[2][4].CLK
i_clk => tx_fifo[2][5].CLK
i_clk => tx_fifo[2][6].CLK
i_clk => tx_fifo[2][7].CLK
i_clk => tx_fifo[1][0].CLK
i_clk => tx_fifo[1][1].CLK
i_clk => tx_fifo[1][2].CLK
i_clk => tx_fifo[1][3].CLK
i_clk => tx_fifo[1][4].CLK
i_clk => tx_fifo[1][5].CLK
i_clk => tx_fifo[1][6].CLK
i_clk => tx_fifo[1][7].CLK
i_clk => tx_fifo[0][0].CLK
i_clk => tx_fifo[0][1].CLK
i_clk => tx_fifo[0][2].CLK
i_clk => tx_fifo[0][3].CLK
i_clk => tx_fifo[0][4].CLK
i_clk => tx_fifo[0][5].CLK
i_clk => tx_fifo[0][6].CLK
i_clk => tx_fifo[0][7].CLK
i_clk => rx_interrupt.CLK
i_clk => tx_interrupt.CLK
i_clk => rx_int_timer[0].CLK
i_clk => rx_int_timer[1].CLK
i_clk => rx_int_timer[2].CLK
i_clk => rx_int_timer[3].CLK
i_clk => rx_int_timer[4].CLK
i_clk => rx_int_timer[5].CLK
i_clk => rx_int_timer[6].CLK
i_clk => rx_int_timer[7].CLK
i_clk => rx_int_timer[8].CLK
i_clk => rx_int_timer[9].CLK
i_clk => rx_int_timer[10].CLK
i_clk => rx_int_timer[11].CLK
i_clk => rx_int_timer[12].CLK
i_clk => rx_int_timer[13].CLK
i_clk => rx_int_timer[14].CLK
i_clk => rx_int_timer[15].CLK
i_clk => rx_int_timer[16].CLK
i_clk => rx_int_timer[17].CLK
i_clk => rx_int_timer[18].CLK
i_clk => rx_int_timer[19].CLK
i_clk => rx_int_timer[20].CLK
i_clk => rx_int_timer[21].CLK
i_clk => rx_int_timer[22].CLK
i_clk => rx_int_timer[23].CLK
i_clk => rx_fifo_empty.CLK
i_clk => rx_fifo_full.CLK
i_clk => rx_fifo_count[0].CLK
i_clk => rx_fifo_count[1].CLK
i_clk => rx_fifo_count[2].CLK
i_clk => rx_fifo_count[3].CLK
i_clk => rx_fifo_count[4].CLK
i_clk => rx_fifo_rp[0].CLK
i_clk => rx_fifo_rp[1].CLK
i_clk => rx_fifo_rp[2].CLK
i_clk => rx_fifo_rp[3].CLK
i_clk => rx_fifo_rp[4].CLK
i_clk => rx_fifo_wp[0].CLK
i_clk => rx_fifo_wp[1].CLK
i_clk => rx_fifo_wp[2].CLK
i_clk => rx_fifo_wp[3].CLK
i_clk => rx_fifo_wp[4].CLK
i_clk => rx_fifo[15][0].CLK
i_clk => rx_fifo[15][1].CLK
i_clk => rx_fifo[15][2].CLK
i_clk => rx_fifo[15][3].CLK
i_clk => rx_fifo[15][4].CLK
i_clk => rx_fifo[15][5].CLK
i_clk => rx_fifo[15][6].CLK
i_clk => rx_fifo[15][7].CLK
i_clk => rx_fifo[14][0].CLK
i_clk => rx_fifo[14][1].CLK
i_clk => rx_fifo[14][2].CLK
i_clk => rx_fifo[14][3].CLK
i_clk => rx_fifo[14][4].CLK
i_clk => rx_fifo[14][5].CLK
i_clk => rx_fifo[14][6].CLK
i_clk => rx_fifo[14][7].CLK
i_clk => rx_fifo[13][0].CLK
i_clk => rx_fifo[13][1].CLK
i_clk => rx_fifo[13][2].CLK
i_clk => rx_fifo[13][3].CLK
i_clk => rx_fifo[13][4].CLK
i_clk => rx_fifo[13][5].CLK
i_clk => rx_fifo[13][6].CLK
i_clk => rx_fifo[13][7].CLK
i_clk => rx_fifo[12][0].CLK
i_clk => rx_fifo[12][1].CLK
i_clk => rx_fifo[12][2].CLK
i_clk => rx_fifo[12][3].CLK
i_clk => rx_fifo[12][4].CLK
i_clk => rx_fifo[12][5].CLK
i_clk => rx_fifo[12][6].CLK
i_clk => rx_fifo[12][7].CLK
i_clk => rx_fifo[11][0].CLK
i_clk => rx_fifo[11][1].CLK
i_clk => rx_fifo[11][2].CLK
i_clk => rx_fifo[11][3].CLK
i_clk => rx_fifo[11][4].CLK
i_clk => rx_fifo[11][5].CLK
i_clk => rx_fifo[11][6].CLK
i_clk => rx_fifo[11][7].CLK
i_clk => rx_fifo[10][0].CLK
i_clk => rx_fifo[10][1].CLK
i_clk => rx_fifo[10][2].CLK
i_clk => rx_fifo[10][3].CLK
i_clk => rx_fifo[10][4].CLK
i_clk => rx_fifo[10][5].CLK
i_clk => rx_fifo[10][6].CLK
i_clk => rx_fifo[10][7].CLK
i_clk => rx_fifo[9][0].CLK
i_clk => rx_fifo[9][1].CLK
i_clk => rx_fifo[9][2].CLK
i_clk => rx_fifo[9][3].CLK
i_clk => rx_fifo[9][4].CLK
i_clk => rx_fifo[9][5].CLK
i_clk => rx_fifo[9][6].CLK
i_clk => rx_fifo[9][7].CLK
i_clk => rx_fifo[8][0].CLK
i_clk => rx_fifo[8][1].CLK
i_clk => rx_fifo[8][2].CLK
i_clk => rx_fifo[8][3].CLK
i_clk => rx_fifo[8][4].CLK
i_clk => rx_fifo[8][5].CLK
i_clk => rx_fifo[8][6].CLK
i_clk => rx_fifo[8][7].CLK
i_clk => rx_fifo[7][0].CLK
i_clk => rx_fifo[7][1].CLK
i_clk => rx_fifo[7][2].CLK
i_clk => rx_fifo[7][3].CLK
i_clk => rx_fifo[7][4].CLK
i_clk => rx_fifo[7][5].CLK
i_clk => rx_fifo[7][6].CLK
i_clk => rx_fifo[7][7].CLK
i_clk => rx_fifo[6][0].CLK
i_clk => rx_fifo[6][1].CLK
i_clk => rx_fifo[6][2].CLK
i_clk => rx_fifo[6][3].CLK
i_clk => rx_fifo[6][4].CLK
i_clk => rx_fifo[6][5].CLK
i_clk => rx_fifo[6][6].CLK
i_clk => rx_fifo[6][7].CLK
i_clk => rx_fifo[5][0].CLK
i_clk => rx_fifo[5][1].CLK
i_clk => rx_fifo[5][2].CLK
i_clk => rx_fifo[5][3].CLK
i_clk => rx_fifo[5][4].CLK
i_clk => rx_fifo[5][5].CLK
i_clk => rx_fifo[5][6].CLK
i_clk => rx_fifo[5][7].CLK
i_clk => rx_fifo[4][0].CLK
i_clk => rx_fifo[4][1].CLK
i_clk => rx_fifo[4][2].CLK
i_clk => rx_fifo[4][3].CLK
i_clk => rx_fifo[4][4].CLK
i_clk => rx_fifo[4][5].CLK
i_clk => rx_fifo[4][6].CLK
i_clk => rx_fifo[4][7].CLK
i_clk => rx_fifo[3][0].CLK
i_clk => rx_fifo[3][1].CLK
i_clk => rx_fifo[3][2].CLK
i_clk => rx_fifo[3][3].CLK
i_clk => rx_fifo[3][4].CLK
i_clk => rx_fifo[3][5].CLK
i_clk => rx_fifo[3][6].CLK
i_clk => rx_fifo[3][7].CLK
i_clk => rx_fifo[2][0].CLK
i_clk => rx_fifo[2][1].CLK
i_clk => rx_fifo[2][2].CLK
i_clk => rx_fifo[2][3].CLK
i_clk => rx_fifo[2][4].CLK
i_clk => rx_fifo[2][5].CLK
i_clk => rx_fifo[2][6].CLK
i_clk => rx_fifo[2][7].CLK
i_clk => rx_fifo[1][0].CLK
i_clk => rx_fifo[1][1].CLK
i_clk => rx_fifo[1][2].CLK
i_clk => rx_fifo[1][3].CLK
i_clk => rx_fifo[1][4].CLK
i_clk => rx_fifo[1][5].CLK
i_clk => rx_fifo[1][6].CLK
i_clk => rx_fifo[1][7].CLK
i_clk => rx_fifo[0][0].CLK
i_clk => rx_fifo[0][1].CLK
i_clk => rx_fifo[0][2].CLK
i_clk => rx_fifo[0][3].CLK
i_clk => rx_fifo[0][4].CLK
i_clk => rx_fifo[0][5].CLK
i_clk => rx_fifo[0][6].CLK
i_clk => rx_fifo[0][7].CLK
i_clk => wb_start_read_d1.CLK
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal18.IN31
i_wb_adr[0] => Equal19.IN31
i_wb_adr[0] => Equal20.IN31
i_wb_adr[0] => Equal21.IN31
i_wb_adr[0] => Equal22.IN31
i_wb_adr[0] => Equal23.IN31
i_wb_adr[0] => Equal24.IN31
i_wb_adr[0] => Equal25.IN31
i_wb_adr[0] => Equal26.IN31
i_wb_adr[0] => Equal27.IN31
i_wb_adr[0] => Equal28.IN31
i_wb_adr[0] => Equal29.IN31
i_wb_adr[0] => Equal30.IN31
i_wb_adr[0] => Equal31.IN31
i_wb_adr[0] => Equal32.IN31
i_wb_adr[0] => Equal0.IN15
i_wb_adr[0] => Equal4.IN15
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal18.IN30
i_wb_adr[1] => Equal19.IN30
i_wb_adr[1] => Equal20.IN30
i_wb_adr[1] => Equal21.IN30
i_wb_adr[1] => Equal22.IN30
i_wb_adr[1] => Equal23.IN30
i_wb_adr[1] => Equal24.IN30
i_wb_adr[1] => Equal25.IN30
i_wb_adr[1] => Equal26.IN30
i_wb_adr[1] => Equal27.IN30
i_wb_adr[1] => Equal28.IN30
i_wb_adr[1] => Equal29.IN30
i_wb_adr[1] => Equal30.IN30
i_wb_adr[1] => Equal31.IN30
i_wb_adr[1] => Equal32.IN30
i_wb_adr[1] => Equal0.IN14
i_wb_adr[1] => Equal4.IN14
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal18.IN29
i_wb_adr[2] => Equal19.IN29
i_wb_adr[2] => Equal20.IN29
i_wb_adr[2] => Equal21.IN29
i_wb_adr[2] => Equal22.IN29
i_wb_adr[2] => Equal23.IN29
i_wb_adr[2] => Equal24.IN29
i_wb_adr[2] => Equal25.IN29
i_wb_adr[2] => Equal26.IN29
i_wb_adr[2] => Equal27.IN29
i_wb_adr[2] => Equal28.IN29
i_wb_adr[2] => Equal29.IN29
i_wb_adr[2] => Equal30.IN29
i_wb_adr[2] => Equal31.IN29
i_wb_adr[2] => Equal32.IN29
i_wb_adr[2] => Equal0.IN13
i_wb_adr[2] => Equal4.IN2
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal18.IN28
i_wb_adr[3] => Equal19.IN28
i_wb_adr[3] => Equal20.IN28
i_wb_adr[3] => Equal21.IN28
i_wb_adr[3] => Equal22.IN28
i_wb_adr[3] => Equal23.IN28
i_wb_adr[3] => Equal24.IN28
i_wb_adr[3] => Equal25.IN28
i_wb_adr[3] => Equal26.IN28
i_wb_adr[3] => Equal27.IN28
i_wb_adr[3] => Equal28.IN28
i_wb_adr[3] => Equal29.IN28
i_wb_adr[3] => Equal30.IN28
i_wb_adr[3] => Equal31.IN28
i_wb_adr[3] => Equal32.IN28
i_wb_adr[3] => Equal0.IN12
i_wb_adr[3] => Equal4.IN1
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal18.IN27
i_wb_adr[4] => Equal19.IN27
i_wb_adr[4] => Equal20.IN27
i_wb_adr[4] => Equal21.IN27
i_wb_adr[4] => Equal22.IN27
i_wb_adr[4] => Equal23.IN27
i_wb_adr[4] => Equal24.IN27
i_wb_adr[4] => Equal25.IN27
i_wb_adr[4] => Equal26.IN27
i_wb_adr[4] => Equal27.IN27
i_wb_adr[4] => Equal28.IN27
i_wb_adr[4] => Equal29.IN27
i_wb_adr[4] => Equal30.IN27
i_wb_adr[4] => Equal31.IN27
i_wb_adr[4] => Equal32.IN27
i_wb_adr[4] => Equal0.IN11
i_wb_adr[4] => Equal4.IN0
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal18.IN26
i_wb_adr[5] => Equal19.IN26
i_wb_adr[5] => Equal20.IN26
i_wb_adr[5] => Equal21.IN26
i_wb_adr[5] => Equal22.IN26
i_wb_adr[5] => Equal23.IN26
i_wb_adr[5] => Equal24.IN26
i_wb_adr[5] => Equal25.IN26
i_wb_adr[5] => Equal26.IN26
i_wb_adr[5] => Equal27.IN26
i_wb_adr[5] => Equal28.IN26
i_wb_adr[5] => Equal29.IN26
i_wb_adr[5] => Equal30.IN26
i_wb_adr[5] => Equal31.IN26
i_wb_adr[5] => Equal32.IN26
i_wb_adr[5] => Equal0.IN10
i_wb_adr[5] => Equal4.IN13
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal18.IN25
i_wb_adr[6] => Equal19.IN25
i_wb_adr[6] => Equal20.IN25
i_wb_adr[6] => Equal21.IN25
i_wb_adr[6] => Equal22.IN25
i_wb_adr[6] => Equal23.IN25
i_wb_adr[6] => Equal24.IN25
i_wb_adr[6] => Equal25.IN25
i_wb_adr[6] => Equal26.IN25
i_wb_adr[6] => Equal27.IN25
i_wb_adr[6] => Equal28.IN25
i_wb_adr[6] => Equal29.IN25
i_wb_adr[6] => Equal30.IN25
i_wb_adr[6] => Equal31.IN25
i_wb_adr[6] => Equal32.IN25
i_wb_adr[6] => Equal0.IN9
i_wb_adr[6] => Equal4.IN12
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal18.IN24
i_wb_adr[7] => Equal19.IN24
i_wb_adr[7] => Equal20.IN24
i_wb_adr[7] => Equal21.IN24
i_wb_adr[7] => Equal22.IN24
i_wb_adr[7] => Equal23.IN24
i_wb_adr[7] => Equal24.IN24
i_wb_adr[7] => Equal25.IN24
i_wb_adr[7] => Equal26.IN24
i_wb_adr[7] => Equal27.IN24
i_wb_adr[7] => Equal28.IN24
i_wb_adr[7] => Equal29.IN24
i_wb_adr[7] => Equal30.IN24
i_wb_adr[7] => Equal31.IN24
i_wb_adr[7] => Equal32.IN24
i_wb_adr[7] => Equal0.IN8
i_wb_adr[7] => Equal4.IN11
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal18.IN23
i_wb_adr[8] => Equal19.IN23
i_wb_adr[8] => Equal20.IN23
i_wb_adr[8] => Equal21.IN23
i_wb_adr[8] => Equal22.IN23
i_wb_adr[8] => Equal23.IN23
i_wb_adr[8] => Equal24.IN23
i_wb_adr[8] => Equal25.IN23
i_wb_adr[8] => Equal26.IN23
i_wb_adr[8] => Equal27.IN23
i_wb_adr[8] => Equal28.IN23
i_wb_adr[8] => Equal29.IN23
i_wb_adr[8] => Equal30.IN23
i_wb_adr[8] => Equal31.IN23
i_wb_adr[8] => Equal32.IN23
i_wb_adr[8] => Equal0.IN7
i_wb_adr[8] => Equal4.IN10
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal18.IN22
i_wb_adr[9] => Equal19.IN22
i_wb_adr[9] => Equal20.IN22
i_wb_adr[9] => Equal21.IN22
i_wb_adr[9] => Equal22.IN22
i_wb_adr[9] => Equal23.IN22
i_wb_adr[9] => Equal24.IN22
i_wb_adr[9] => Equal25.IN22
i_wb_adr[9] => Equal26.IN22
i_wb_adr[9] => Equal27.IN22
i_wb_adr[9] => Equal28.IN22
i_wb_adr[9] => Equal29.IN22
i_wb_adr[9] => Equal30.IN22
i_wb_adr[9] => Equal31.IN22
i_wb_adr[9] => Equal32.IN22
i_wb_adr[9] => Equal0.IN6
i_wb_adr[9] => Equal4.IN9
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal18.IN21
i_wb_adr[10] => Equal19.IN21
i_wb_adr[10] => Equal20.IN21
i_wb_adr[10] => Equal21.IN21
i_wb_adr[10] => Equal22.IN21
i_wb_adr[10] => Equal23.IN21
i_wb_adr[10] => Equal24.IN21
i_wb_adr[10] => Equal25.IN21
i_wb_adr[10] => Equal26.IN21
i_wb_adr[10] => Equal27.IN21
i_wb_adr[10] => Equal28.IN21
i_wb_adr[10] => Equal29.IN21
i_wb_adr[10] => Equal30.IN21
i_wb_adr[10] => Equal31.IN21
i_wb_adr[10] => Equal32.IN21
i_wb_adr[10] => Equal0.IN5
i_wb_adr[10] => Equal4.IN8
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal18.IN20
i_wb_adr[11] => Equal19.IN20
i_wb_adr[11] => Equal20.IN20
i_wb_adr[11] => Equal21.IN20
i_wb_adr[11] => Equal22.IN20
i_wb_adr[11] => Equal23.IN20
i_wb_adr[11] => Equal24.IN20
i_wb_adr[11] => Equal25.IN20
i_wb_adr[11] => Equal26.IN20
i_wb_adr[11] => Equal27.IN20
i_wb_adr[11] => Equal28.IN20
i_wb_adr[11] => Equal29.IN20
i_wb_adr[11] => Equal30.IN20
i_wb_adr[11] => Equal31.IN20
i_wb_adr[11] => Equal32.IN20
i_wb_adr[11] => Equal0.IN4
i_wb_adr[11] => Equal4.IN7
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal18.IN19
i_wb_adr[12] => Equal19.IN19
i_wb_adr[12] => Equal20.IN19
i_wb_adr[12] => Equal21.IN19
i_wb_adr[12] => Equal22.IN19
i_wb_adr[12] => Equal23.IN19
i_wb_adr[12] => Equal24.IN19
i_wb_adr[12] => Equal25.IN19
i_wb_adr[12] => Equal26.IN19
i_wb_adr[12] => Equal27.IN19
i_wb_adr[12] => Equal28.IN19
i_wb_adr[12] => Equal29.IN19
i_wb_adr[12] => Equal30.IN19
i_wb_adr[12] => Equal31.IN19
i_wb_adr[12] => Equal32.IN19
i_wb_adr[12] => Equal0.IN3
i_wb_adr[12] => Equal4.IN6
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal18.IN18
i_wb_adr[13] => Equal19.IN18
i_wb_adr[13] => Equal20.IN18
i_wb_adr[13] => Equal21.IN18
i_wb_adr[13] => Equal22.IN18
i_wb_adr[13] => Equal23.IN18
i_wb_adr[13] => Equal24.IN18
i_wb_adr[13] => Equal25.IN18
i_wb_adr[13] => Equal26.IN18
i_wb_adr[13] => Equal27.IN18
i_wb_adr[13] => Equal28.IN18
i_wb_adr[13] => Equal29.IN18
i_wb_adr[13] => Equal30.IN18
i_wb_adr[13] => Equal31.IN18
i_wb_adr[13] => Equal32.IN18
i_wb_adr[13] => Equal0.IN2
i_wb_adr[13] => Equal4.IN5
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal18.IN17
i_wb_adr[14] => Equal19.IN17
i_wb_adr[14] => Equal20.IN17
i_wb_adr[14] => Equal21.IN17
i_wb_adr[14] => Equal22.IN17
i_wb_adr[14] => Equal23.IN17
i_wb_adr[14] => Equal24.IN17
i_wb_adr[14] => Equal25.IN17
i_wb_adr[14] => Equal26.IN17
i_wb_adr[14] => Equal27.IN17
i_wb_adr[14] => Equal28.IN17
i_wb_adr[14] => Equal29.IN17
i_wb_adr[14] => Equal30.IN17
i_wb_adr[14] => Equal31.IN17
i_wb_adr[14] => Equal32.IN17
i_wb_adr[14] => Equal0.IN1
i_wb_adr[14] => Equal4.IN4
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal18.IN16
i_wb_adr[15] => Equal19.IN16
i_wb_adr[15] => Equal20.IN16
i_wb_adr[15] => Equal21.IN16
i_wb_adr[15] => Equal22.IN16
i_wb_adr[15] => Equal23.IN16
i_wb_adr[15] => Equal24.IN16
i_wb_adr[15] => Equal25.IN16
i_wb_adr[15] => Equal26.IN16
i_wb_adr[15] => Equal27.IN16
i_wb_adr[15] => Equal28.IN16
i_wb_adr[15] => Equal29.IN16
i_wb_adr[15] => Equal30.IN16
i_wb_adr[15] => Equal31.IN16
i_wb_adr[15] => Equal32.IN16
i_wb_adr[15] => Equal0.IN0
i_wb_adr[15] => Equal4.IN3
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => tx_fifo.DATAB
i_wb_dat[0] => uart_rsr_reg.DATAB
i_wb_dat[0] => uart_lcrh_reg.DATAB
i_wb_dat[0] => uart_lcrm_reg.DATAB
i_wb_dat[0] => uart_lcrl_reg.DATAB
i_wb_dat[0] => uart_cr_reg.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => tx_fifo.DATAB
i_wb_dat[1] => uart_rsr_reg.DATAB
i_wb_dat[1] => uart_lcrh_reg.DATAB
i_wb_dat[1] => uart_lcrm_reg.DATAB
i_wb_dat[1] => uart_lcrl_reg.DATAB
i_wb_dat[1] => uart_cr_reg.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => tx_fifo.DATAB
i_wb_dat[2] => uart_rsr_reg.DATAB
i_wb_dat[2] => uart_lcrh_reg.DATAB
i_wb_dat[2] => uart_lcrm_reg.DATAB
i_wb_dat[2] => uart_lcrl_reg.DATAB
i_wb_dat[2] => uart_cr_reg.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => tx_fifo.DATAB
i_wb_dat[3] => uart_rsr_reg.DATAB
i_wb_dat[3] => uart_lcrh_reg.DATAB
i_wb_dat[3] => uart_lcrm_reg.DATAB
i_wb_dat[3] => uart_lcrl_reg.DATAB
i_wb_dat[3] => uart_cr_reg.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => tx_fifo.DATAB
i_wb_dat[4] => uart_rsr_reg.DATAB
i_wb_dat[4] => uart_lcrh_reg.DATAB
i_wb_dat[4] => uart_lcrm_reg.DATAB
i_wb_dat[4] => uart_lcrl_reg.DATAB
i_wb_dat[4] => uart_cr_reg.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => tx_fifo.DATAB
i_wb_dat[5] => uart_rsr_reg.DATAB
i_wb_dat[5] => uart_lcrh_reg.DATAB
i_wb_dat[5] => uart_lcrm_reg.DATAB
i_wb_dat[5] => uart_lcrl_reg.DATAB
i_wb_dat[5] => uart_cr_reg.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => tx_fifo.DATAB
i_wb_dat[6] => uart_rsr_reg.DATAB
i_wb_dat[6] => uart_lcrh_reg.DATAB
i_wb_dat[6] => uart_lcrm_reg.DATAB
i_wb_dat[6] => uart_lcrl_reg.DATAB
i_wb_dat[6] => uart_cr_reg.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => tx_fifo.DATAB
i_wb_dat[7] => uart_rsr_reg.DATAB
i_wb_dat[7] => uart_lcrh_reg.DATAB
i_wb_dat[7] => uart_lcrm_reg.DATAB
i_wb_dat[7] => uart_lcrl_reg.DATAB
i_wb_dat[7] => uart_cr_reg.DATAB
i_wb_dat[8] => ~NO_FANOUT~
i_wb_dat[9] => ~NO_FANOUT~
i_wb_dat[10] => ~NO_FANOUT~
i_wb_dat[11] => ~NO_FANOUT~
i_wb_dat[12] => ~NO_FANOUT~
i_wb_dat[13] => ~NO_FANOUT~
i_wb_dat[14] => ~NO_FANOUT~
i_wb_dat[15] => ~NO_FANOUT~
i_wb_dat[16] => ~NO_FANOUT~
i_wb_dat[17] => ~NO_FANOUT~
i_wb_dat[18] => ~NO_FANOUT~
i_wb_dat[19] => ~NO_FANOUT~
i_wb_dat[20] => ~NO_FANOUT~
i_wb_dat[21] => ~NO_FANOUT~
i_wb_dat[22] => ~NO_FANOUT~
i_wb_dat[23] => ~NO_FANOUT~
i_wb_dat[24] => ~NO_FANOUT~
i_wb_dat[25] => ~NO_FANOUT~
i_wb_dat[26] => ~NO_FANOUT~
i_wb_dat[27] => ~NO_FANOUT~
i_wb_dat[28] => ~NO_FANOUT~
i_wb_dat[29] => ~NO_FANOUT~
i_wb_dat[30] => ~NO_FANOUT~
i_wb_dat[31] => ~NO_FANOUT~
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_uart_int <= o_uart_int.DB_MAX_OUTPUT_PORT_TYPE
i_uart_cts_n => uart0_cts_n_d[0].DATAIN
o_uart_txd <= txd.DB_MAX_OUTPUT_PORT_TYPE
o_uart_rts_n <= rxen.DB_MAX_OUTPUT_PORT_TYPE
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rx_byte.DATAB
i_uart_rxd => rxd_d[0].DATAIN


|msystem|test_module:u_test_module
i_clk => phy_rst_reg.CLK
i_clk => led_reg[0].CLK
i_clk => led_reg[1].CLK
i_clk => led_reg[2].CLK
i_clk => led_reg[3].CLK
i_clk => mem_ctrl_reg.CLK
i_clk => cycles_reg[0].CLK
i_clk => cycles_reg[1].CLK
i_clk => cycles_reg[2].CLK
i_clk => cycles_reg[3].CLK
i_clk => cycles_reg[4].CLK
i_clk => cycles_reg[5].CLK
i_clk => cycles_reg[6].CLK
i_clk => cycles_reg[7].CLK
i_clk => cycles_reg[8].CLK
i_clk => cycles_reg[9].CLK
i_clk => cycles_reg[10].CLK
i_clk => cycles_reg[11].CLK
i_clk => cycles_reg[12].CLK
i_clk => cycles_reg[13].CLK
i_clk => cycles_reg[14].CLK
i_clk => cycles_reg[15].CLK
i_clk => cycles_reg[16].CLK
i_clk => cycles_reg[17].CLK
i_clk => cycles_reg[18].CLK
i_clk => cycles_reg[19].CLK
i_clk => cycles_reg[20].CLK
i_clk => cycles_reg[21].CLK
i_clk => cycles_reg[22].CLK
i_clk => cycles_reg[23].CLK
i_clk => cycles_reg[24].CLK
i_clk => cycles_reg[25].CLK
i_clk => cycles_reg[26].CLK
i_clk => cycles_reg[27].CLK
i_clk => cycles_reg[28].CLK
i_clk => cycles_reg[29].CLK
i_clk => cycles_reg[30].CLK
i_clk => cycles_reg[31].CLK
i_clk => test_status_reg[0].CLK
i_clk => test_status_reg[1].CLK
i_clk => test_status_reg[2].CLK
i_clk => test_status_reg[3].CLK
i_clk => test_status_reg[4].CLK
i_clk => test_status_reg[5].CLK
i_clk => test_status_reg[6].CLK
i_clk => test_status_reg[7].CLK
i_clk => test_status_reg[8].CLK
i_clk => test_status_reg[9].CLK
i_clk => test_status_reg[10].CLK
i_clk => test_status_reg[11].CLK
i_clk => test_status_reg[12].CLK
i_clk => test_status_reg[13].CLK
i_clk => test_status_reg[14].CLK
i_clk => test_status_reg[15].CLK
i_clk => test_status_reg[16].CLK
i_clk => test_status_reg[17].CLK
i_clk => test_status_reg[18].CLK
i_clk => test_status_reg[19].CLK
i_clk => test_status_reg[20].CLK
i_clk => test_status_reg[21].CLK
i_clk => test_status_reg[22].CLK
i_clk => test_status_reg[23].CLK
i_clk => test_status_reg[24].CLK
i_clk => test_status_reg[25].CLK
i_clk => test_status_reg[26].CLK
i_clk => test_status_reg[27].CLK
i_clk => test_status_reg[28].CLK
i_clk => test_status_reg[29].CLK
i_clk => test_status_reg[30].CLK
i_clk => test_status_reg[31].CLK
i_clk => random_num[0].CLK
i_clk => random_num[1].CLK
i_clk => random_num[2].CLK
i_clk => random_num[3].CLK
i_clk => random_num[4].CLK
i_clk => random_num[5].CLK
i_clk => random_num[6].CLK
i_clk => random_num[7].CLK
i_clk => irq_timer[0].CLK
i_clk => irq_timer[1].CLK
i_clk => irq_timer[2].CLK
i_clk => irq_timer[3].CLK
i_clk => irq_timer[4].CLK
i_clk => irq_timer[5].CLK
i_clk => irq_timer[6].CLK
i_clk => irq_timer[7].CLK
i_clk => firq_timer[0].CLK
i_clk => firq_timer[1].CLK
i_clk => firq_timer[2].CLK
i_clk => firq_timer[3].CLK
i_clk => firq_timer[4].CLK
i_clk => firq_timer[5].CLK
i_clk => firq_timer[6].CLK
i_clk => firq_timer[7].CLK
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => wb_start_read_d1.CLK
o_irq <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
o_firq <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
o_mem_ctrl <= mem_ctrl_reg.DB_MAX_OUTPUT_PORT_TYPE
i_wb_adr[0] => Equal0.IN31
i_wb_adr[0] => Equal1.IN31
i_wb_adr[0] => Equal2.IN31
i_wb_adr[0] => Equal3.IN31
i_wb_adr[0] => Equal4.IN31
i_wb_adr[0] => Equal5.IN31
i_wb_adr[0] => Equal6.IN31
i_wb_adr[0] => Equal7.IN31
i_wb_adr[0] => Equal8.IN31
i_wb_adr[0] => Equal9.IN31
i_wb_adr[0] => Equal10.IN31
i_wb_adr[0] => Equal11.IN31
i_wb_adr[0] => Equal12.IN31
i_wb_adr[0] => Equal13.IN31
i_wb_adr[0] => Equal14.IN31
i_wb_adr[0] => Equal15.IN31
i_wb_adr[0] => Equal16.IN31
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal18.IN31
i_wb_adr[0] => Equal19.IN31
i_wb_adr[0] => Equal20.IN31
i_wb_adr[0] => Equal21.IN31
i_wb_adr[0] => Equal22.IN31
i_wb_adr[0] => Equal23.IN31
i_wb_adr[0] => Equal26.IN15
i_wb_adr[0] => Equal27.IN15
i_wb_adr[0] => Equal29.IN15
i_wb_adr[0] => Equal30.IN15
i_wb_adr[0] => Equal31.IN15
i_wb_adr[0] => Equal32.IN15
i_wb_adr[1] => Equal0.IN30
i_wb_adr[1] => Equal1.IN30
i_wb_adr[1] => Equal2.IN30
i_wb_adr[1] => Equal3.IN30
i_wb_adr[1] => Equal4.IN30
i_wb_adr[1] => Equal5.IN30
i_wb_adr[1] => Equal6.IN30
i_wb_adr[1] => Equal7.IN30
i_wb_adr[1] => Equal8.IN30
i_wb_adr[1] => Equal9.IN30
i_wb_adr[1] => Equal10.IN30
i_wb_adr[1] => Equal11.IN30
i_wb_adr[1] => Equal12.IN30
i_wb_adr[1] => Equal13.IN30
i_wb_adr[1] => Equal14.IN30
i_wb_adr[1] => Equal15.IN30
i_wb_adr[1] => Equal16.IN30
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal18.IN30
i_wb_adr[1] => Equal19.IN30
i_wb_adr[1] => Equal20.IN30
i_wb_adr[1] => Equal21.IN30
i_wb_adr[1] => Equal22.IN30
i_wb_adr[1] => Equal23.IN30
i_wb_adr[1] => Equal26.IN14
i_wb_adr[1] => Equal27.IN14
i_wb_adr[1] => Equal29.IN14
i_wb_adr[1] => Equal30.IN14
i_wb_adr[1] => Equal31.IN14
i_wb_adr[1] => Equal32.IN14
i_wb_adr[2] => Equal0.IN29
i_wb_adr[2] => Equal1.IN29
i_wb_adr[2] => Equal2.IN29
i_wb_adr[2] => Equal3.IN29
i_wb_adr[2] => Equal4.IN29
i_wb_adr[2] => Equal5.IN29
i_wb_adr[2] => Equal6.IN29
i_wb_adr[2] => Equal7.IN29
i_wb_adr[2] => Equal8.IN29
i_wb_adr[2] => Equal9.IN29
i_wb_adr[2] => Equal10.IN29
i_wb_adr[2] => Equal11.IN29
i_wb_adr[2] => Equal12.IN29
i_wb_adr[2] => Equal13.IN29
i_wb_adr[2] => Equal14.IN29
i_wb_adr[2] => Equal15.IN29
i_wb_adr[2] => Equal16.IN29
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal18.IN29
i_wb_adr[2] => Equal19.IN29
i_wb_adr[2] => Equal20.IN29
i_wb_adr[2] => Equal21.IN29
i_wb_adr[2] => Equal22.IN29
i_wb_adr[2] => Equal23.IN29
i_wb_adr[2] => Equal26.IN0
i_wb_adr[2] => Equal27.IN13
i_wb_adr[2] => Equal29.IN13
i_wb_adr[2] => Equal30.IN13
i_wb_adr[2] => Equal31.IN13
i_wb_adr[2] => Equal32.IN2
i_wb_adr[3] => Equal0.IN28
i_wb_adr[3] => Equal1.IN28
i_wb_adr[3] => Equal2.IN28
i_wb_adr[3] => Equal3.IN28
i_wb_adr[3] => Equal4.IN28
i_wb_adr[3] => Equal5.IN28
i_wb_adr[3] => Equal6.IN28
i_wb_adr[3] => Equal7.IN28
i_wb_adr[3] => Equal8.IN28
i_wb_adr[3] => Equal9.IN28
i_wb_adr[3] => Equal10.IN28
i_wb_adr[3] => Equal11.IN28
i_wb_adr[3] => Equal12.IN28
i_wb_adr[3] => Equal13.IN28
i_wb_adr[3] => Equal14.IN28
i_wb_adr[3] => Equal15.IN28
i_wb_adr[3] => Equal16.IN28
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal18.IN28
i_wb_adr[3] => Equal19.IN28
i_wb_adr[3] => Equal20.IN28
i_wb_adr[3] => Equal21.IN28
i_wb_adr[3] => Equal22.IN28
i_wb_adr[3] => Equal23.IN28
i_wb_adr[3] => Equal26.IN13
i_wb_adr[3] => Equal27.IN0
i_wb_adr[3] => Equal29.IN12
i_wb_adr[3] => Equal30.IN12
i_wb_adr[3] => Equal31.IN1
i_wb_adr[3] => Equal32.IN1
i_wb_adr[4] => Equal0.IN27
i_wb_adr[4] => Equal1.IN27
i_wb_adr[4] => Equal2.IN27
i_wb_adr[4] => Equal3.IN27
i_wb_adr[4] => Equal4.IN27
i_wb_adr[4] => Equal5.IN27
i_wb_adr[4] => Equal6.IN27
i_wb_adr[4] => Equal7.IN27
i_wb_adr[4] => Equal8.IN27
i_wb_adr[4] => Equal9.IN27
i_wb_adr[4] => Equal10.IN27
i_wb_adr[4] => Equal11.IN27
i_wb_adr[4] => Equal12.IN27
i_wb_adr[4] => Equal13.IN27
i_wb_adr[4] => Equal14.IN27
i_wb_adr[4] => Equal15.IN27
i_wb_adr[4] => Equal16.IN27
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal18.IN27
i_wb_adr[4] => Equal19.IN27
i_wb_adr[4] => Equal20.IN27
i_wb_adr[4] => Equal21.IN27
i_wb_adr[4] => Equal22.IN27
i_wb_adr[4] => Equal23.IN27
i_wb_adr[4] => Equal26.IN12
i_wb_adr[4] => Equal27.IN12
i_wb_adr[4] => Equal29.IN11
i_wb_adr[4] => Equal30.IN11
i_wb_adr[4] => Equal31.IN12
i_wb_adr[4] => Equal32.IN13
i_wb_adr[5] => Equal0.IN26
i_wb_adr[5] => Equal1.IN26
i_wb_adr[5] => Equal2.IN26
i_wb_adr[5] => Equal3.IN26
i_wb_adr[5] => Equal4.IN26
i_wb_adr[5] => Equal5.IN26
i_wb_adr[5] => Equal6.IN26
i_wb_adr[5] => Equal7.IN26
i_wb_adr[5] => Equal8.IN26
i_wb_adr[5] => Equal9.IN26
i_wb_adr[5] => Equal10.IN26
i_wb_adr[5] => Equal11.IN26
i_wb_adr[5] => Equal12.IN26
i_wb_adr[5] => Equal13.IN26
i_wb_adr[5] => Equal14.IN26
i_wb_adr[5] => Equal15.IN26
i_wb_adr[5] => Equal16.IN26
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal18.IN26
i_wb_adr[5] => Equal19.IN26
i_wb_adr[5] => Equal20.IN26
i_wb_adr[5] => Equal21.IN26
i_wb_adr[5] => Equal22.IN26
i_wb_adr[5] => Equal23.IN26
i_wb_adr[5] => Equal26.IN11
i_wb_adr[5] => Equal27.IN11
i_wb_adr[5] => Equal29.IN10
i_wb_adr[5] => Equal30.IN0
i_wb_adr[5] => Equal31.IN0
i_wb_adr[5] => Equal32.IN0
i_wb_adr[6] => Equal0.IN25
i_wb_adr[6] => Equal1.IN25
i_wb_adr[6] => Equal2.IN25
i_wb_adr[6] => Equal3.IN25
i_wb_adr[6] => Equal4.IN25
i_wb_adr[6] => Equal5.IN25
i_wb_adr[6] => Equal6.IN25
i_wb_adr[6] => Equal7.IN25
i_wb_adr[6] => Equal8.IN25
i_wb_adr[6] => Equal9.IN25
i_wb_adr[6] => Equal10.IN25
i_wb_adr[6] => Equal11.IN25
i_wb_adr[6] => Equal12.IN25
i_wb_adr[6] => Equal13.IN25
i_wb_adr[6] => Equal14.IN25
i_wb_adr[6] => Equal15.IN25
i_wb_adr[6] => Equal16.IN25
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal18.IN25
i_wb_adr[6] => Equal19.IN25
i_wb_adr[6] => Equal20.IN25
i_wb_adr[6] => Equal21.IN25
i_wb_adr[6] => Equal22.IN25
i_wb_adr[6] => Equal23.IN25
i_wb_adr[6] => Equal26.IN10
i_wb_adr[6] => Equal27.IN10
i_wb_adr[6] => Equal29.IN9
i_wb_adr[6] => Equal30.IN10
i_wb_adr[6] => Equal31.IN11
i_wb_adr[6] => Equal32.IN12
i_wb_adr[7] => Equal0.IN24
i_wb_adr[7] => Equal1.IN24
i_wb_adr[7] => Equal2.IN24
i_wb_adr[7] => Equal3.IN24
i_wb_adr[7] => Equal4.IN24
i_wb_adr[7] => Equal5.IN24
i_wb_adr[7] => Equal6.IN24
i_wb_adr[7] => Equal7.IN24
i_wb_adr[7] => Equal8.IN24
i_wb_adr[7] => Equal9.IN24
i_wb_adr[7] => Equal10.IN24
i_wb_adr[7] => Equal11.IN24
i_wb_adr[7] => Equal12.IN24
i_wb_adr[7] => Equal13.IN24
i_wb_adr[7] => Equal14.IN24
i_wb_adr[7] => Equal15.IN24
i_wb_adr[7] => Equal16.IN24
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal18.IN24
i_wb_adr[7] => Equal19.IN24
i_wb_adr[7] => Equal20.IN24
i_wb_adr[7] => Equal21.IN24
i_wb_adr[7] => Equal22.IN24
i_wb_adr[7] => Equal23.IN24
i_wb_adr[7] => Equal26.IN9
i_wb_adr[7] => Equal27.IN9
i_wb_adr[7] => Equal29.IN8
i_wb_adr[7] => Equal30.IN9
i_wb_adr[7] => Equal31.IN10
i_wb_adr[7] => Equal32.IN11
i_wb_adr[8] => Equal0.IN23
i_wb_adr[8] => Equal1.IN23
i_wb_adr[8] => Equal2.IN23
i_wb_adr[8] => Equal3.IN23
i_wb_adr[8] => Equal4.IN23
i_wb_adr[8] => Equal5.IN23
i_wb_adr[8] => Equal6.IN23
i_wb_adr[8] => Equal7.IN23
i_wb_adr[8] => Equal8.IN23
i_wb_adr[8] => Equal9.IN23
i_wb_adr[8] => Equal10.IN23
i_wb_adr[8] => Equal11.IN23
i_wb_adr[8] => Equal12.IN23
i_wb_adr[8] => Equal13.IN23
i_wb_adr[8] => Equal14.IN23
i_wb_adr[8] => Equal15.IN23
i_wb_adr[8] => Equal16.IN23
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal18.IN23
i_wb_adr[8] => Equal19.IN23
i_wb_adr[8] => Equal20.IN23
i_wb_adr[8] => Equal21.IN23
i_wb_adr[8] => Equal22.IN23
i_wb_adr[8] => Equal23.IN23
i_wb_adr[8] => Equal26.IN8
i_wb_adr[8] => Equal27.IN8
i_wb_adr[8] => Equal28.IN0
i_wb_adr[8] => Equal29.IN7
i_wb_adr[8] => Equal30.IN8
i_wb_adr[8] => Equal31.IN9
i_wb_adr[8] => Equal32.IN10
i_wb_adr[9] => Equal0.IN22
i_wb_adr[9] => Equal1.IN22
i_wb_adr[9] => Equal2.IN22
i_wb_adr[9] => Equal3.IN22
i_wb_adr[9] => Equal4.IN22
i_wb_adr[9] => Equal5.IN22
i_wb_adr[9] => Equal6.IN22
i_wb_adr[9] => Equal7.IN22
i_wb_adr[9] => Equal8.IN22
i_wb_adr[9] => Equal9.IN22
i_wb_adr[9] => Equal10.IN22
i_wb_adr[9] => Equal11.IN22
i_wb_adr[9] => Equal12.IN22
i_wb_adr[9] => Equal13.IN22
i_wb_adr[9] => Equal14.IN22
i_wb_adr[9] => Equal15.IN22
i_wb_adr[9] => Equal16.IN22
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal18.IN22
i_wb_adr[9] => Equal19.IN22
i_wb_adr[9] => Equal20.IN22
i_wb_adr[9] => Equal21.IN22
i_wb_adr[9] => Equal22.IN22
i_wb_adr[9] => Equal23.IN22
i_wb_adr[9] => Equal26.IN7
i_wb_adr[9] => Equal27.IN7
i_wb_adr[9] => Equal28.IN7
i_wb_adr[9] => Equal29.IN6
i_wb_adr[9] => Equal30.IN7
i_wb_adr[9] => Equal31.IN8
i_wb_adr[9] => Equal32.IN9
i_wb_adr[10] => Equal0.IN21
i_wb_adr[10] => Equal1.IN21
i_wb_adr[10] => Equal2.IN21
i_wb_adr[10] => Equal3.IN21
i_wb_adr[10] => Equal4.IN21
i_wb_adr[10] => Equal5.IN21
i_wb_adr[10] => Equal6.IN21
i_wb_adr[10] => Equal7.IN21
i_wb_adr[10] => Equal8.IN21
i_wb_adr[10] => Equal9.IN21
i_wb_adr[10] => Equal10.IN21
i_wb_adr[10] => Equal11.IN21
i_wb_adr[10] => Equal12.IN21
i_wb_adr[10] => Equal13.IN21
i_wb_adr[10] => Equal14.IN21
i_wb_adr[10] => Equal15.IN21
i_wb_adr[10] => Equal16.IN21
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal18.IN21
i_wb_adr[10] => Equal19.IN21
i_wb_adr[10] => Equal20.IN21
i_wb_adr[10] => Equal21.IN21
i_wb_adr[10] => Equal22.IN21
i_wb_adr[10] => Equal23.IN21
i_wb_adr[10] => Equal26.IN6
i_wb_adr[10] => Equal27.IN6
i_wb_adr[10] => Equal28.IN6
i_wb_adr[10] => Equal29.IN5
i_wb_adr[10] => Equal30.IN6
i_wb_adr[10] => Equal31.IN7
i_wb_adr[10] => Equal32.IN8
i_wb_adr[11] => Equal0.IN20
i_wb_adr[11] => Equal1.IN20
i_wb_adr[11] => Equal2.IN20
i_wb_adr[11] => Equal3.IN20
i_wb_adr[11] => Equal4.IN20
i_wb_adr[11] => Equal5.IN20
i_wb_adr[11] => Equal6.IN20
i_wb_adr[11] => Equal7.IN20
i_wb_adr[11] => Equal8.IN20
i_wb_adr[11] => Equal9.IN20
i_wb_adr[11] => Equal10.IN20
i_wb_adr[11] => Equal11.IN20
i_wb_adr[11] => Equal12.IN20
i_wb_adr[11] => Equal13.IN20
i_wb_adr[11] => Equal14.IN20
i_wb_adr[11] => Equal15.IN20
i_wb_adr[11] => Equal16.IN20
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal18.IN20
i_wb_adr[11] => Equal19.IN20
i_wb_adr[11] => Equal20.IN20
i_wb_adr[11] => Equal21.IN20
i_wb_adr[11] => Equal22.IN20
i_wb_adr[11] => Equal23.IN20
i_wb_adr[11] => Equal26.IN5
i_wb_adr[11] => Equal27.IN5
i_wb_adr[11] => Equal28.IN5
i_wb_adr[11] => Equal29.IN4
i_wb_adr[11] => Equal30.IN5
i_wb_adr[11] => Equal31.IN6
i_wb_adr[11] => Equal32.IN7
i_wb_adr[12] => Equal0.IN19
i_wb_adr[12] => Equal1.IN19
i_wb_adr[12] => Equal2.IN19
i_wb_adr[12] => Equal3.IN19
i_wb_adr[12] => Equal4.IN19
i_wb_adr[12] => Equal5.IN19
i_wb_adr[12] => Equal6.IN19
i_wb_adr[12] => Equal7.IN19
i_wb_adr[12] => Equal8.IN19
i_wb_adr[12] => Equal9.IN19
i_wb_adr[12] => Equal10.IN19
i_wb_adr[12] => Equal11.IN19
i_wb_adr[12] => Equal12.IN19
i_wb_adr[12] => Equal13.IN19
i_wb_adr[12] => Equal14.IN19
i_wb_adr[12] => Equal15.IN19
i_wb_adr[12] => Equal16.IN19
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal18.IN19
i_wb_adr[12] => Equal19.IN19
i_wb_adr[12] => Equal20.IN19
i_wb_adr[12] => Equal21.IN19
i_wb_adr[12] => Equal22.IN19
i_wb_adr[12] => Equal23.IN19
i_wb_adr[12] => Equal26.IN4
i_wb_adr[12] => Equal27.IN4
i_wb_adr[12] => Equal28.IN4
i_wb_adr[12] => Equal29.IN3
i_wb_adr[12] => Equal30.IN4
i_wb_adr[12] => Equal31.IN5
i_wb_adr[12] => Equal32.IN6
i_wb_adr[13] => Equal0.IN18
i_wb_adr[13] => Equal1.IN18
i_wb_adr[13] => Equal2.IN18
i_wb_adr[13] => Equal3.IN18
i_wb_adr[13] => Equal4.IN18
i_wb_adr[13] => Equal5.IN18
i_wb_adr[13] => Equal6.IN18
i_wb_adr[13] => Equal7.IN18
i_wb_adr[13] => Equal8.IN18
i_wb_adr[13] => Equal9.IN18
i_wb_adr[13] => Equal10.IN18
i_wb_adr[13] => Equal11.IN18
i_wb_adr[13] => Equal12.IN18
i_wb_adr[13] => Equal13.IN18
i_wb_adr[13] => Equal14.IN18
i_wb_adr[13] => Equal15.IN18
i_wb_adr[13] => Equal16.IN18
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal18.IN18
i_wb_adr[13] => Equal19.IN18
i_wb_adr[13] => Equal20.IN18
i_wb_adr[13] => Equal21.IN18
i_wb_adr[13] => Equal22.IN18
i_wb_adr[13] => Equal23.IN18
i_wb_adr[13] => Equal26.IN3
i_wb_adr[13] => Equal27.IN3
i_wb_adr[13] => Equal28.IN3
i_wb_adr[13] => Equal29.IN2
i_wb_adr[13] => Equal30.IN3
i_wb_adr[13] => Equal31.IN4
i_wb_adr[13] => Equal32.IN5
i_wb_adr[14] => Equal0.IN17
i_wb_adr[14] => Equal1.IN17
i_wb_adr[14] => Equal2.IN17
i_wb_adr[14] => Equal3.IN17
i_wb_adr[14] => Equal4.IN17
i_wb_adr[14] => Equal5.IN17
i_wb_adr[14] => Equal6.IN17
i_wb_adr[14] => Equal7.IN17
i_wb_adr[14] => Equal8.IN17
i_wb_adr[14] => Equal9.IN17
i_wb_adr[14] => Equal10.IN17
i_wb_adr[14] => Equal11.IN17
i_wb_adr[14] => Equal12.IN17
i_wb_adr[14] => Equal13.IN17
i_wb_adr[14] => Equal14.IN17
i_wb_adr[14] => Equal15.IN17
i_wb_adr[14] => Equal16.IN17
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal18.IN17
i_wb_adr[14] => Equal19.IN17
i_wb_adr[14] => Equal20.IN17
i_wb_adr[14] => Equal21.IN17
i_wb_adr[14] => Equal22.IN17
i_wb_adr[14] => Equal23.IN17
i_wb_adr[14] => Equal26.IN2
i_wb_adr[14] => Equal27.IN2
i_wb_adr[14] => Equal28.IN2
i_wb_adr[14] => Equal29.IN1
i_wb_adr[14] => Equal30.IN2
i_wb_adr[14] => Equal31.IN3
i_wb_adr[14] => Equal32.IN4
i_wb_adr[15] => Equal0.IN16
i_wb_adr[15] => Equal1.IN16
i_wb_adr[15] => Equal2.IN16
i_wb_adr[15] => Equal3.IN16
i_wb_adr[15] => Equal4.IN16
i_wb_adr[15] => Equal5.IN16
i_wb_adr[15] => Equal6.IN16
i_wb_adr[15] => Equal7.IN16
i_wb_adr[15] => Equal8.IN16
i_wb_adr[15] => Equal9.IN16
i_wb_adr[15] => Equal10.IN16
i_wb_adr[15] => Equal11.IN16
i_wb_adr[15] => Equal12.IN16
i_wb_adr[15] => Equal13.IN16
i_wb_adr[15] => Equal14.IN16
i_wb_adr[15] => Equal15.IN16
i_wb_adr[15] => Equal16.IN16
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal18.IN16
i_wb_adr[15] => Equal19.IN16
i_wb_adr[15] => Equal20.IN16
i_wb_adr[15] => Equal21.IN16
i_wb_adr[15] => Equal22.IN16
i_wb_adr[15] => Equal23.IN16
i_wb_adr[15] => Equal26.IN1
i_wb_adr[15] => Equal27.IN1
i_wb_adr[15] => Equal28.IN1
i_wb_adr[15] => Equal29.IN0
i_wb_adr[15] => Equal30.IN1
i_wb_adr[15] => Equal31.IN2
i_wb_adr[15] => Equal32.IN3
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => firq_timer.DATAB
i_wb_dat[0] => irq_timer.DATAB
i_wb_dat[0] => random_num.DATAB
i_wb_dat[0] => test_status_reg[0].DATAIN
i_wb_dat[0] => phy_rst_reg.DATAIN
i_wb_dat[0] => mem_ctrl_reg.DATAIN
i_wb_dat[0] => led_reg[0].DATAIN
i_wb_dat[1] => firq_timer.DATAB
i_wb_dat[1] => irq_timer.DATAB
i_wb_dat[1] => random_num.DATAB
i_wb_dat[1] => test_status_reg[1].DATAIN
i_wb_dat[1] => led_reg[1].DATAIN
i_wb_dat[2] => firq_timer.DATAB
i_wb_dat[2] => irq_timer.DATAB
i_wb_dat[2] => random_num.DATAB
i_wb_dat[2] => test_status_reg[2].DATAIN
i_wb_dat[2] => led_reg[2].DATAIN
i_wb_dat[3] => firq_timer.DATAB
i_wb_dat[3] => irq_timer.DATAB
i_wb_dat[3] => random_num.DATAB
i_wb_dat[3] => test_status_reg[3].DATAIN
i_wb_dat[3] => led_reg[3].DATAIN
i_wb_dat[4] => firq_timer.DATAB
i_wb_dat[4] => irq_timer.DATAB
i_wb_dat[4] => random_num.DATAB
i_wb_dat[4] => test_status_reg[4].DATAIN
i_wb_dat[5] => firq_timer.DATAB
i_wb_dat[5] => irq_timer.DATAB
i_wb_dat[5] => random_num.DATAB
i_wb_dat[5] => test_status_reg[5].DATAIN
i_wb_dat[6] => firq_timer.DATAB
i_wb_dat[6] => irq_timer.DATAB
i_wb_dat[6] => random_num.DATAB
i_wb_dat[6] => test_status_reg[6].DATAIN
i_wb_dat[7] => firq_timer.DATAB
i_wb_dat[7] => irq_timer.DATAB
i_wb_dat[7] => random_num.DATAB
i_wb_dat[7] => test_status_reg[7].DATAIN
i_wb_dat[8] => test_status_reg[8].DATAIN
i_wb_dat[9] => test_status_reg[9].DATAIN
i_wb_dat[10] => test_status_reg[10].DATAIN
i_wb_dat[11] => test_status_reg[11].DATAIN
i_wb_dat[12] => test_status_reg[12].DATAIN
i_wb_dat[13] => test_status_reg[13].DATAIN
i_wb_dat[14] => test_status_reg[14].DATAIN
i_wb_dat[15] => test_status_reg[15].DATAIN
i_wb_dat[16] => test_status_reg[16].DATAIN
i_wb_dat[17] => test_status_reg[17].DATAIN
i_wb_dat[18] => test_status_reg[18].DATAIN
i_wb_dat[19] => test_status_reg[19].DATAIN
i_wb_dat[20] => test_status_reg[20].DATAIN
i_wb_dat[21] => test_status_reg[21].DATAIN
i_wb_dat[22] => test_status_reg[22].DATAIN
i_wb_dat[23] => test_status_reg[23].DATAIN
i_wb_dat[24] => test_status_reg[24].DATAIN
i_wb_dat[25] => test_status_reg[25].DATAIN
i_wb_dat[26] => test_status_reg[26].DATAIN
i_wb_dat[27] => test_status_reg[27].DATAIN
i_wb_dat[28] => test_status_reg[28].DATAIN
i_wb_dat[29] => test_status_reg[29].DATAIN
i_wb_dat[30] => test_status_reg[30].DATAIN
i_wb_dat[31] => test_status_reg[31].DATAIN
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_led[0] <= led_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_led[1] <= led_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_led[2] <= led_reg[2].DB_MAX_OUTPUT_PORT_TYPE
o_led[3] <= led_reg[3].DB_MAX_OUTPUT_PORT_TYPE
o_phy_rst_n <= phy_rst_reg.DB_MAX_OUTPUT_PORT_TYPE


|msystem|timer_module:u_timer_module
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => timer2_int_reg.CLK
i_clk => timer1_int_reg.CLK
i_clk => timer0_int_reg.CLK
i_clk => timer2_load_reg[0].CLK
i_clk => timer2_load_reg[1].CLK
i_clk => timer2_load_reg[2].CLK
i_clk => timer2_load_reg[3].CLK
i_clk => timer2_load_reg[4].CLK
i_clk => timer2_load_reg[5].CLK
i_clk => timer2_load_reg[6].CLK
i_clk => timer2_load_reg[7].CLK
i_clk => timer2_load_reg[8].CLK
i_clk => timer2_load_reg[9].CLK
i_clk => timer2_load_reg[10].CLK
i_clk => timer2_load_reg[11].CLK
i_clk => timer2_load_reg[12].CLK
i_clk => timer2_load_reg[13].CLK
i_clk => timer2_load_reg[14].CLK
i_clk => timer2_load_reg[15].CLK
i_clk => timer2_value_reg[0].CLK
i_clk => timer2_value_reg[1].CLK
i_clk => timer2_value_reg[2].CLK
i_clk => timer2_value_reg[3].CLK
i_clk => timer2_value_reg[4].CLK
i_clk => timer2_value_reg[5].CLK
i_clk => timer2_value_reg[6].CLK
i_clk => timer2_value_reg[7].CLK
i_clk => timer2_value_reg[8].CLK
i_clk => timer2_value_reg[9].CLK
i_clk => timer2_value_reg[10].CLK
i_clk => timer2_value_reg[11].CLK
i_clk => timer2_value_reg[12].CLK
i_clk => timer2_value_reg[13].CLK
i_clk => timer2_value_reg[14].CLK
i_clk => timer2_value_reg[15].CLK
i_clk => timer2_value_reg[16].CLK
i_clk => timer2_value_reg[17].CLK
i_clk => timer2_value_reg[18].CLK
i_clk => timer2_value_reg[19].CLK
i_clk => timer2_value_reg[20].CLK
i_clk => timer2_value_reg[21].CLK
i_clk => timer2_value_reg[22].CLK
i_clk => timer2_value_reg[23].CLK
i_clk => timer1_load_reg[0].CLK
i_clk => timer1_load_reg[1].CLK
i_clk => timer1_load_reg[2].CLK
i_clk => timer1_load_reg[3].CLK
i_clk => timer1_load_reg[4].CLK
i_clk => timer1_load_reg[5].CLK
i_clk => timer1_load_reg[6].CLK
i_clk => timer1_load_reg[7].CLK
i_clk => timer1_load_reg[8].CLK
i_clk => timer1_load_reg[9].CLK
i_clk => timer1_load_reg[10].CLK
i_clk => timer1_load_reg[11].CLK
i_clk => timer1_load_reg[12].CLK
i_clk => timer1_load_reg[13].CLK
i_clk => timer1_load_reg[14].CLK
i_clk => timer1_load_reg[15].CLK
i_clk => timer1_value_reg[0].CLK
i_clk => timer1_value_reg[1].CLK
i_clk => timer1_value_reg[2].CLK
i_clk => timer1_value_reg[3].CLK
i_clk => timer1_value_reg[4].CLK
i_clk => timer1_value_reg[5].CLK
i_clk => timer1_value_reg[6].CLK
i_clk => timer1_value_reg[7].CLK
i_clk => timer1_value_reg[8].CLK
i_clk => timer1_value_reg[9].CLK
i_clk => timer1_value_reg[10].CLK
i_clk => timer1_value_reg[11].CLK
i_clk => timer1_value_reg[12].CLK
i_clk => timer1_value_reg[13].CLK
i_clk => timer1_value_reg[14].CLK
i_clk => timer1_value_reg[15].CLK
i_clk => timer1_value_reg[16].CLK
i_clk => timer1_value_reg[17].CLK
i_clk => timer1_value_reg[18].CLK
i_clk => timer1_value_reg[19].CLK
i_clk => timer1_value_reg[20].CLK
i_clk => timer1_value_reg[21].CLK
i_clk => timer1_value_reg[22].CLK
i_clk => timer1_value_reg[23].CLK
i_clk => timer0_load_reg[0].CLK
i_clk => timer0_load_reg[1].CLK
i_clk => timer0_load_reg[2].CLK
i_clk => timer0_load_reg[3].CLK
i_clk => timer0_load_reg[4].CLK
i_clk => timer0_load_reg[5].CLK
i_clk => timer0_load_reg[6].CLK
i_clk => timer0_load_reg[7].CLK
i_clk => timer0_load_reg[8].CLK
i_clk => timer0_load_reg[9].CLK
i_clk => timer0_load_reg[10].CLK
i_clk => timer0_load_reg[11].CLK
i_clk => timer0_load_reg[12].CLK
i_clk => timer0_load_reg[13].CLK
i_clk => timer0_load_reg[14].CLK
i_clk => timer0_load_reg[15].CLK
i_clk => timer0_value_reg[0].CLK
i_clk => timer0_value_reg[1].CLK
i_clk => timer0_value_reg[2].CLK
i_clk => timer0_value_reg[3].CLK
i_clk => timer0_value_reg[4].CLK
i_clk => timer0_value_reg[5].CLK
i_clk => timer0_value_reg[6].CLK
i_clk => timer0_value_reg[7].CLK
i_clk => timer0_value_reg[8].CLK
i_clk => timer0_value_reg[9].CLK
i_clk => timer0_value_reg[10].CLK
i_clk => timer0_value_reg[11].CLK
i_clk => timer0_value_reg[12].CLK
i_clk => timer0_value_reg[13].CLK
i_clk => timer0_value_reg[14].CLK
i_clk => timer0_value_reg[15].CLK
i_clk => timer0_value_reg[16].CLK
i_clk => timer0_value_reg[17].CLK
i_clk => timer0_value_reg[18].CLK
i_clk => timer0_value_reg[19].CLK
i_clk => timer0_value_reg[20].CLK
i_clk => timer0_value_reg[21].CLK
i_clk => timer0_value_reg[22].CLK
i_clk => timer0_value_reg[23].CLK
i_clk => timer2_ctrl_reg[2].CLK
i_clk => timer2_ctrl_reg[3].CLK
i_clk => timer2_ctrl_reg[6].CLK
i_clk => timer2_ctrl_reg[7].CLK
i_clk => timer1_ctrl_reg[2].CLK
i_clk => timer1_ctrl_reg[3].CLK
i_clk => timer1_ctrl_reg[6].CLK
i_clk => timer1_ctrl_reg[7].CLK
i_clk => timer0_ctrl_reg[2].CLK
i_clk => timer0_ctrl_reg[3].CLK
i_clk => timer0_ctrl_reg[6].CLK
i_clk => timer0_ctrl_reg[7].CLK
i_clk => wb_start_read_d1.CLK
i_wb_adr[0] => Equal9.IN31
i_wb_adr[0] => Equal10.IN31
i_wb_adr[0] => Equal11.IN31
i_wb_adr[0] => Equal12.IN31
i_wb_adr[0] => Equal13.IN31
i_wb_adr[0] => Equal14.IN31
i_wb_adr[0] => Equal15.IN31
i_wb_adr[0] => Equal16.IN31
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal0.IN15
i_wb_adr[0] => Equal1.IN15
i_wb_adr[0] => Equal2.IN15
i_wb_adr[0] => Equal3.IN15
i_wb_adr[0] => Equal5.IN15
i_wb_adr[0] => Equal7.IN15
i_wb_adr[1] => Equal9.IN30
i_wb_adr[1] => Equal10.IN30
i_wb_adr[1] => Equal11.IN30
i_wb_adr[1] => Equal12.IN30
i_wb_adr[1] => Equal13.IN30
i_wb_adr[1] => Equal14.IN30
i_wb_adr[1] => Equal15.IN30
i_wb_adr[1] => Equal16.IN30
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal0.IN14
i_wb_adr[1] => Equal1.IN14
i_wb_adr[1] => Equal2.IN14
i_wb_adr[1] => Equal3.IN14
i_wb_adr[1] => Equal5.IN14
i_wb_adr[1] => Equal7.IN14
i_wb_adr[2] => Equal9.IN29
i_wb_adr[2] => Equal10.IN29
i_wb_adr[2] => Equal11.IN29
i_wb_adr[2] => Equal12.IN29
i_wb_adr[2] => Equal13.IN29
i_wb_adr[2] => Equal14.IN29
i_wb_adr[2] => Equal15.IN29
i_wb_adr[2] => Equal16.IN29
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal0.IN13
i_wb_adr[2] => Equal1.IN13
i_wb_adr[2] => Equal2.IN13
i_wb_adr[2] => Equal3.IN1
i_wb_adr[2] => Equal5.IN2
i_wb_adr[2] => Equal7.IN2
i_wb_adr[3] => Equal9.IN28
i_wb_adr[3] => Equal10.IN28
i_wb_adr[3] => Equal11.IN28
i_wb_adr[3] => Equal12.IN28
i_wb_adr[3] => Equal13.IN28
i_wb_adr[3] => Equal14.IN28
i_wb_adr[3] => Equal15.IN28
i_wb_adr[3] => Equal16.IN28
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal0.IN12
i_wb_adr[3] => Equal1.IN12
i_wb_adr[3] => Equal2.IN12
i_wb_adr[3] => Equal3.IN0
i_wb_adr[3] => Equal5.IN1
i_wb_adr[3] => Equal7.IN1
i_wb_adr[4] => Equal9.IN27
i_wb_adr[4] => Equal10.IN27
i_wb_adr[4] => Equal11.IN27
i_wb_adr[4] => Equal12.IN27
i_wb_adr[4] => Equal13.IN27
i_wb_adr[4] => Equal14.IN27
i_wb_adr[4] => Equal15.IN27
i_wb_adr[4] => Equal16.IN27
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal0.IN11
i_wb_adr[4] => Equal1.IN11
i_wb_adr[4] => Equal2.IN11
i_wb_adr[4] => Equal3.IN13
i_wb_adr[4] => Equal5.IN13
i_wb_adr[4] => Equal7.IN13
i_wb_adr[5] => Equal9.IN26
i_wb_adr[5] => Equal10.IN26
i_wb_adr[5] => Equal11.IN26
i_wb_adr[5] => Equal12.IN26
i_wb_adr[5] => Equal13.IN26
i_wb_adr[5] => Equal14.IN26
i_wb_adr[5] => Equal15.IN26
i_wb_adr[5] => Equal16.IN26
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal0.IN10
i_wb_adr[5] => Equal1.IN10
i_wb_adr[5] => Equal2.IN10
i_wb_adr[5] => Equal3.IN12
i_wb_adr[5] => Equal5.IN12
i_wb_adr[5] => Equal7.IN12
i_wb_adr[6] => Equal9.IN25
i_wb_adr[6] => Equal10.IN25
i_wb_adr[6] => Equal11.IN25
i_wb_adr[6] => Equal12.IN25
i_wb_adr[6] => Equal13.IN25
i_wb_adr[6] => Equal14.IN25
i_wb_adr[6] => Equal15.IN25
i_wb_adr[6] => Equal16.IN25
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal0.IN9
i_wb_adr[6] => Equal1.IN9
i_wb_adr[6] => Equal2.IN9
i_wb_adr[6] => Equal3.IN11
i_wb_adr[6] => Equal5.IN11
i_wb_adr[6] => Equal7.IN11
i_wb_adr[7] => Equal9.IN24
i_wb_adr[7] => Equal10.IN24
i_wb_adr[7] => Equal11.IN24
i_wb_adr[7] => Equal12.IN24
i_wb_adr[7] => Equal13.IN24
i_wb_adr[7] => Equal14.IN24
i_wb_adr[7] => Equal15.IN24
i_wb_adr[7] => Equal16.IN24
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal0.IN8
i_wb_adr[7] => Equal1.IN8
i_wb_adr[7] => Equal2.IN8
i_wb_adr[7] => Equal3.IN10
i_wb_adr[7] => Equal5.IN10
i_wb_adr[7] => Equal7.IN10
i_wb_adr[8] => Equal9.IN23
i_wb_adr[8] => Equal10.IN23
i_wb_adr[8] => Equal11.IN23
i_wb_adr[8] => Equal12.IN23
i_wb_adr[8] => Equal13.IN23
i_wb_adr[8] => Equal14.IN23
i_wb_adr[8] => Equal15.IN23
i_wb_adr[8] => Equal16.IN23
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal0.IN7
i_wb_adr[8] => Equal1.IN0
i_wb_adr[8] => Equal2.IN7
i_wb_adr[8] => Equal3.IN9
i_wb_adr[8] => Equal5.IN0
i_wb_adr[8] => Equal7.IN9
i_wb_adr[9] => Equal9.IN22
i_wb_adr[9] => Equal10.IN22
i_wb_adr[9] => Equal11.IN22
i_wb_adr[9] => Equal12.IN22
i_wb_adr[9] => Equal13.IN22
i_wb_adr[9] => Equal14.IN22
i_wb_adr[9] => Equal15.IN22
i_wb_adr[9] => Equal16.IN22
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal0.IN6
i_wb_adr[9] => Equal1.IN7
i_wb_adr[9] => Equal2.IN0
i_wb_adr[9] => Equal3.IN8
i_wb_adr[9] => Equal5.IN9
i_wb_adr[9] => Equal7.IN0
i_wb_adr[10] => Equal9.IN21
i_wb_adr[10] => Equal10.IN21
i_wb_adr[10] => Equal11.IN21
i_wb_adr[10] => Equal12.IN21
i_wb_adr[10] => Equal13.IN21
i_wb_adr[10] => Equal14.IN21
i_wb_adr[10] => Equal15.IN21
i_wb_adr[10] => Equal16.IN21
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal0.IN5
i_wb_adr[10] => Equal1.IN6
i_wb_adr[10] => Equal2.IN6
i_wb_adr[10] => Equal3.IN7
i_wb_adr[10] => Equal5.IN8
i_wb_adr[10] => Equal7.IN8
i_wb_adr[11] => Equal9.IN20
i_wb_adr[11] => Equal10.IN20
i_wb_adr[11] => Equal11.IN20
i_wb_adr[11] => Equal12.IN20
i_wb_adr[11] => Equal13.IN20
i_wb_adr[11] => Equal14.IN20
i_wb_adr[11] => Equal15.IN20
i_wb_adr[11] => Equal16.IN20
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal0.IN4
i_wb_adr[11] => Equal1.IN5
i_wb_adr[11] => Equal2.IN5
i_wb_adr[11] => Equal3.IN6
i_wb_adr[11] => Equal5.IN7
i_wb_adr[11] => Equal7.IN7
i_wb_adr[12] => Equal9.IN19
i_wb_adr[12] => Equal10.IN19
i_wb_adr[12] => Equal11.IN19
i_wb_adr[12] => Equal12.IN19
i_wb_adr[12] => Equal13.IN19
i_wb_adr[12] => Equal14.IN19
i_wb_adr[12] => Equal15.IN19
i_wb_adr[12] => Equal16.IN19
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal0.IN3
i_wb_adr[12] => Equal1.IN4
i_wb_adr[12] => Equal2.IN4
i_wb_adr[12] => Equal3.IN5
i_wb_adr[12] => Equal5.IN6
i_wb_adr[12] => Equal7.IN6
i_wb_adr[13] => Equal9.IN18
i_wb_adr[13] => Equal10.IN18
i_wb_adr[13] => Equal11.IN18
i_wb_adr[13] => Equal12.IN18
i_wb_adr[13] => Equal13.IN18
i_wb_adr[13] => Equal14.IN18
i_wb_adr[13] => Equal15.IN18
i_wb_adr[13] => Equal16.IN18
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal0.IN2
i_wb_adr[13] => Equal1.IN3
i_wb_adr[13] => Equal2.IN3
i_wb_adr[13] => Equal3.IN4
i_wb_adr[13] => Equal5.IN5
i_wb_adr[13] => Equal7.IN5
i_wb_adr[14] => Equal9.IN17
i_wb_adr[14] => Equal10.IN17
i_wb_adr[14] => Equal11.IN17
i_wb_adr[14] => Equal12.IN17
i_wb_adr[14] => Equal13.IN17
i_wb_adr[14] => Equal14.IN17
i_wb_adr[14] => Equal15.IN17
i_wb_adr[14] => Equal16.IN17
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal0.IN1
i_wb_adr[14] => Equal1.IN2
i_wb_adr[14] => Equal2.IN2
i_wb_adr[14] => Equal3.IN3
i_wb_adr[14] => Equal5.IN4
i_wb_adr[14] => Equal7.IN4
i_wb_adr[15] => Equal9.IN16
i_wb_adr[15] => Equal10.IN16
i_wb_adr[15] => Equal11.IN16
i_wb_adr[15] => Equal12.IN16
i_wb_adr[15] => Equal13.IN16
i_wb_adr[15] => Equal14.IN16
i_wb_adr[15] => Equal15.IN16
i_wb_adr[15] => Equal16.IN16
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal0.IN0
i_wb_adr[15] => Equal1.IN1
i_wb_adr[15] => Equal2.IN1
i_wb_adr[15] => Equal3.IN2
i_wb_adr[15] => Equal5.IN3
i_wb_adr[15] => Equal7.IN3
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => timer0_value_reg.DATAB
i_wb_dat[0] => timer1_value_reg.DATAB
i_wb_dat[0] => timer2_value_reg.DATAB
i_wb_dat[0] => timer2_load_reg[0].DATAIN
i_wb_dat[0] => timer1_load_reg[0].DATAIN
i_wb_dat[0] => timer0_load_reg[0].DATAIN
i_wb_dat[1] => timer0_value_reg.DATAB
i_wb_dat[1] => timer1_value_reg.DATAB
i_wb_dat[1] => timer2_value_reg.DATAB
i_wb_dat[1] => timer2_load_reg[1].DATAIN
i_wb_dat[1] => timer1_load_reg[1].DATAIN
i_wb_dat[1] => timer0_load_reg[1].DATAIN
i_wb_dat[2] => timer0_ctrl_reg.DATAB
i_wb_dat[2] => timer1_ctrl_reg.DATAB
i_wb_dat[2] => timer2_ctrl_reg.DATAB
i_wb_dat[2] => timer0_value_reg.DATAB
i_wb_dat[2] => timer1_value_reg.DATAB
i_wb_dat[2] => timer2_value_reg.DATAB
i_wb_dat[2] => timer2_load_reg[2].DATAIN
i_wb_dat[2] => timer1_load_reg[2].DATAIN
i_wb_dat[2] => timer0_load_reg[2].DATAIN
i_wb_dat[3] => timer0_ctrl_reg.DATAB
i_wb_dat[3] => timer1_ctrl_reg.DATAB
i_wb_dat[3] => timer2_ctrl_reg.DATAB
i_wb_dat[3] => timer0_value_reg.DATAB
i_wb_dat[3] => timer1_value_reg.DATAB
i_wb_dat[3] => timer2_value_reg.DATAB
i_wb_dat[3] => timer2_load_reg[3].DATAIN
i_wb_dat[3] => timer1_load_reg[3].DATAIN
i_wb_dat[3] => timer0_load_reg[3].DATAIN
i_wb_dat[4] => timer0_value_reg.DATAB
i_wb_dat[4] => timer1_value_reg.DATAB
i_wb_dat[4] => timer2_value_reg.DATAB
i_wb_dat[4] => timer2_load_reg[4].DATAIN
i_wb_dat[4] => timer1_load_reg[4].DATAIN
i_wb_dat[4] => timer0_load_reg[4].DATAIN
i_wb_dat[5] => timer0_value_reg.DATAB
i_wb_dat[5] => timer1_value_reg.DATAB
i_wb_dat[5] => timer2_value_reg.DATAB
i_wb_dat[5] => timer2_load_reg[5].DATAIN
i_wb_dat[5] => timer1_load_reg[5].DATAIN
i_wb_dat[5] => timer0_load_reg[5].DATAIN
i_wb_dat[6] => timer0_ctrl_reg.DATAB
i_wb_dat[6] => timer1_ctrl_reg.DATAB
i_wb_dat[6] => timer2_ctrl_reg.DATAB
i_wb_dat[6] => timer0_value_reg.DATAB
i_wb_dat[6] => timer1_value_reg.DATAB
i_wb_dat[6] => timer2_value_reg.DATAB
i_wb_dat[6] => timer2_load_reg[6].DATAIN
i_wb_dat[6] => timer1_load_reg[6].DATAIN
i_wb_dat[6] => timer0_load_reg[6].DATAIN
i_wb_dat[7] => timer0_ctrl_reg.DATAB
i_wb_dat[7] => timer1_ctrl_reg.DATAB
i_wb_dat[7] => timer2_ctrl_reg.DATAB
i_wb_dat[7] => timer0_value_reg.DATAB
i_wb_dat[7] => timer1_value_reg.DATAB
i_wb_dat[7] => timer2_value_reg.DATAB
i_wb_dat[7] => timer2_load_reg[7].DATAIN
i_wb_dat[7] => timer1_load_reg[7].DATAIN
i_wb_dat[7] => timer0_load_reg[7].DATAIN
i_wb_dat[8] => timer0_value_reg.DATAB
i_wb_dat[8] => timer1_value_reg.DATAB
i_wb_dat[8] => timer2_value_reg.DATAB
i_wb_dat[8] => timer2_load_reg[8].DATAIN
i_wb_dat[8] => timer1_load_reg[8].DATAIN
i_wb_dat[8] => timer0_load_reg[8].DATAIN
i_wb_dat[9] => timer0_value_reg.DATAB
i_wb_dat[9] => timer1_value_reg.DATAB
i_wb_dat[9] => timer2_value_reg.DATAB
i_wb_dat[9] => timer2_load_reg[9].DATAIN
i_wb_dat[9] => timer1_load_reg[9].DATAIN
i_wb_dat[9] => timer0_load_reg[9].DATAIN
i_wb_dat[10] => timer0_value_reg.DATAB
i_wb_dat[10] => timer1_value_reg.DATAB
i_wb_dat[10] => timer2_value_reg.DATAB
i_wb_dat[10] => timer2_load_reg[10].DATAIN
i_wb_dat[10] => timer1_load_reg[10].DATAIN
i_wb_dat[10] => timer0_load_reg[10].DATAIN
i_wb_dat[11] => timer0_value_reg.DATAB
i_wb_dat[11] => timer1_value_reg.DATAB
i_wb_dat[11] => timer2_value_reg.DATAB
i_wb_dat[11] => timer2_load_reg[11].DATAIN
i_wb_dat[11] => timer1_load_reg[11].DATAIN
i_wb_dat[11] => timer0_load_reg[11].DATAIN
i_wb_dat[12] => timer0_value_reg.DATAB
i_wb_dat[12] => timer1_value_reg.DATAB
i_wb_dat[12] => timer2_value_reg.DATAB
i_wb_dat[12] => timer2_load_reg[12].DATAIN
i_wb_dat[12] => timer1_load_reg[12].DATAIN
i_wb_dat[12] => timer0_load_reg[12].DATAIN
i_wb_dat[13] => timer0_value_reg.DATAB
i_wb_dat[13] => timer1_value_reg.DATAB
i_wb_dat[13] => timer2_value_reg.DATAB
i_wb_dat[13] => timer2_load_reg[13].DATAIN
i_wb_dat[13] => timer1_load_reg[13].DATAIN
i_wb_dat[13] => timer0_load_reg[13].DATAIN
i_wb_dat[14] => timer0_value_reg.DATAB
i_wb_dat[14] => timer1_value_reg.DATAB
i_wb_dat[14] => timer2_value_reg.DATAB
i_wb_dat[14] => timer2_load_reg[14].DATAIN
i_wb_dat[14] => timer1_load_reg[14].DATAIN
i_wb_dat[14] => timer0_load_reg[14].DATAIN
i_wb_dat[15] => timer0_value_reg.DATAB
i_wb_dat[15] => timer1_value_reg.DATAB
i_wb_dat[15] => timer2_value_reg.DATAB
i_wb_dat[15] => timer2_load_reg[15].DATAIN
i_wb_dat[15] => timer1_load_reg[15].DATAIN
i_wb_dat[15] => timer0_load_reg[15].DATAIN
i_wb_dat[16] => ~NO_FANOUT~
i_wb_dat[17] => ~NO_FANOUT~
i_wb_dat[18] => ~NO_FANOUT~
i_wb_dat[19] => ~NO_FANOUT~
i_wb_dat[20] => ~NO_FANOUT~
i_wb_dat[21] => ~NO_FANOUT~
i_wb_dat[22] => ~NO_FANOUT~
i_wb_dat[23] => ~NO_FANOUT~
i_wb_dat[24] => ~NO_FANOUT~
i_wb_dat[25] => ~NO_FANOUT~
i_wb_dat[26] => ~NO_FANOUT~
i_wb_dat[27] => ~NO_FANOUT~
i_wb_dat[28] => ~NO_FANOUT~
i_wb_dat[29] => ~NO_FANOUT~
i_wb_dat[30] => ~NO_FANOUT~
i_wb_dat[31] => ~NO_FANOUT~
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_timer_int[0] <= timer0_int_reg.DB_MAX_OUTPUT_PORT_TYPE
o_timer_int[1] <= timer1_int_reg.DB_MAX_OUTPUT_PORT_TYPE
o_timer_int[2] <= timer2_int_reg.DB_MAX_OUTPUT_PORT_TYPE


|msystem|interrupt_controller:u_interrupt_controller
i_clk => wb_rdata32[0].CLK
i_clk => wb_rdata32[1].CLK
i_clk => wb_rdata32[2].CLK
i_clk => wb_rdata32[3].CLK
i_clk => wb_rdata32[4].CLK
i_clk => wb_rdata32[5].CLK
i_clk => wb_rdata32[6].CLK
i_clk => wb_rdata32[7].CLK
i_clk => wb_rdata32[8].CLK
i_clk => wb_rdata32[9].CLK
i_clk => wb_rdata32[10].CLK
i_clk => wb_rdata32[11].CLK
i_clk => wb_rdata32[12].CLK
i_clk => wb_rdata32[13].CLK
i_clk => wb_rdata32[14].CLK
i_clk => wb_rdata32[15].CLK
i_clk => wb_rdata32[16].CLK
i_clk => wb_rdata32[17].CLK
i_clk => wb_rdata32[18].CLK
i_clk => wb_rdata32[19].CLK
i_clk => wb_rdata32[20].CLK
i_clk => wb_rdata32[21].CLK
i_clk => wb_rdata32[22].CLK
i_clk => wb_rdata32[23].CLK
i_clk => wb_rdata32[24].CLK
i_clk => wb_rdata32[25].CLK
i_clk => wb_rdata32[26].CLK
i_clk => wb_rdata32[27].CLK
i_clk => wb_rdata32[28].CLK
i_clk => wb_rdata32[29].CLK
i_clk => wb_rdata32[30].CLK
i_clk => wb_rdata32[31].CLK
i_clk => softint_1_reg.CLK
i_clk => firq1_enable_reg[0].CLK
i_clk => firq1_enable_reg[1].CLK
i_clk => firq1_enable_reg[2].CLK
i_clk => firq1_enable_reg[3].CLK
i_clk => firq1_enable_reg[4].CLK
i_clk => firq1_enable_reg[5].CLK
i_clk => firq1_enable_reg[6].CLK
i_clk => firq1_enable_reg[7].CLK
i_clk => firq1_enable_reg[8].CLK
i_clk => firq1_enable_reg[9].CLK
i_clk => firq1_enable_reg[10].CLK
i_clk => firq1_enable_reg[11].CLK
i_clk => firq1_enable_reg[12].CLK
i_clk => firq1_enable_reg[13].CLK
i_clk => firq1_enable_reg[14].CLK
i_clk => firq1_enable_reg[15].CLK
i_clk => firq1_enable_reg[16].CLK
i_clk => firq1_enable_reg[17].CLK
i_clk => firq1_enable_reg[18].CLK
i_clk => firq1_enable_reg[19].CLK
i_clk => firq1_enable_reg[20].CLK
i_clk => firq1_enable_reg[21].CLK
i_clk => firq1_enable_reg[22].CLK
i_clk => firq1_enable_reg[23].CLK
i_clk => firq1_enable_reg[24].CLK
i_clk => firq1_enable_reg[25].CLK
i_clk => firq1_enable_reg[26].CLK
i_clk => firq1_enable_reg[27].CLK
i_clk => firq1_enable_reg[28].CLK
i_clk => firq1_enable_reg[29].CLK
i_clk => firq1_enable_reg[30].CLK
i_clk => firq1_enable_reg[31].CLK
i_clk => irq1_enable_reg[0].CLK
i_clk => irq1_enable_reg[1].CLK
i_clk => irq1_enable_reg[2].CLK
i_clk => irq1_enable_reg[3].CLK
i_clk => irq1_enable_reg[4].CLK
i_clk => irq1_enable_reg[5].CLK
i_clk => irq1_enable_reg[6].CLK
i_clk => irq1_enable_reg[7].CLK
i_clk => irq1_enable_reg[8].CLK
i_clk => irq1_enable_reg[9].CLK
i_clk => irq1_enable_reg[10].CLK
i_clk => irq1_enable_reg[11].CLK
i_clk => irq1_enable_reg[12].CLK
i_clk => irq1_enable_reg[13].CLK
i_clk => irq1_enable_reg[14].CLK
i_clk => irq1_enable_reg[15].CLK
i_clk => irq1_enable_reg[16].CLK
i_clk => irq1_enable_reg[17].CLK
i_clk => irq1_enable_reg[18].CLK
i_clk => irq1_enable_reg[19].CLK
i_clk => irq1_enable_reg[20].CLK
i_clk => irq1_enable_reg[21].CLK
i_clk => irq1_enable_reg[22].CLK
i_clk => irq1_enable_reg[23].CLK
i_clk => irq1_enable_reg[24].CLK
i_clk => irq1_enable_reg[25].CLK
i_clk => irq1_enable_reg[26].CLK
i_clk => irq1_enable_reg[27].CLK
i_clk => irq1_enable_reg[28].CLK
i_clk => irq1_enable_reg[29].CLK
i_clk => irq1_enable_reg[30].CLK
i_clk => irq1_enable_reg[31].CLK
i_clk => softint_0_reg.CLK
i_clk => firq0_enable_reg[0].CLK
i_clk => firq0_enable_reg[1].CLK
i_clk => firq0_enable_reg[2].CLK
i_clk => firq0_enable_reg[3].CLK
i_clk => firq0_enable_reg[4].CLK
i_clk => firq0_enable_reg[5].CLK
i_clk => firq0_enable_reg[6].CLK
i_clk => firq0_enable_reg[7].CLK
i_clk => firq0_enable_reg[8].CLK
i_clk => firq0_enable_reg[9].CLK
i_clk => firq0_enable_reg[10].CLK
i_clk => firq0_enable_reg[11].CLK
i_clk => firq0_enable_reg[12].CLK
i_clk => firq0_enable_reg[13].CLK
i_clk => firq0_enable_reg[14].CLK
i_clk => firq0_enable_reg[15].CLK
i_clk => firq0_enable_reg[16].CLK
i_clk => firq0_enable_reg[17].CLK
i_clk => firq0_enable_reg[18].CLK
i_clk => firq0_enable_reg[19].CLK
i_clk => firq0_enable_reg[20].CLK
i_clk => firq0_enable_reg[21].CLK
i_clk => firq0_enable_reg[22].CLK
i_clk => firq0_enable_reg[23].CLK
i_clk => firq0_enable_reg[24].CLK
i_clk => firq0_enable_reg[25].CLK
i_clk => firq0_enable_reg[26].CLK
i_clk => firq0_enable_reg[27].CLK
i_clk => firq0_enable_reg[28].CLK
i_clk => firq0_enable_reg[29].CLK
i_clk => firq0_enable_reg[30].CLK
i_clk => firq0_enable_reg[31].CLK
i_clk => irq0_enable_reg[0].CLK
i_clk => irq0_enable_reg[1].CLK
i_clk => irq0_enable_reg[2].CLK
i_clk => irq0_enable_reg[3].CLK
i_clk => irq0_enable_reg[4].CLK
i_clk => irq0_enable_reg[5].CLK
i_clk => irq0_enable_reg[6].CLK
i_clk => irq0_enable_reg[7].CLK
i_clk => irq0_enable_reg[8].CLK
i_clk => irq0_enable_reg[9].CLK
i_clk => irq0_enable_reg[10].CLK
i_clk => irq0_enable_reg[11].CLK
i_clk => irq0_enable_reg[12].CLK
i_clk => irq0_enable_reg[13].CLK
i_clk => irq0_enable_reg[14].CLK
i_clk => irq0_enable_reg[15].CLK
i_clk => irq0_enable_reg[16].CLK
i_clk => irq0_enable_reg[17].CLK
i_clk => irq0_enable_reg[18].CLK
i_clk => irq0_enable_reg[19].CLK
i_clk => irq0_enable_reg[20].CLK
i_clk => irq0_enable_reg[21].CLK
i_clk => irq0_enable_reg[22].CLK
i_clk => irq0_enable_reg[23].CLK
i_clk => irq0_enable_reg[24].CLK
i_clk => irq0_enable_reg[25].CLK
i_clk => irq0_enable_reg[26].CLK
i_clk => irq0_enable_reg[27].CLK
i_clk => irq0_enable_reg[28].CLK
i_clk => irq0_enable_reg[29].CLK
i_clk => irq0_enable_reg[30].CLK
i_clk => irq0_enable_reg[31].CLK
i_clk => wb_start_read_d1.CLK
i_wb_adr[0] => Equal0.IN31
i_wb_adr[0] => Equal1.IN31
i_wb_adr[0] => Equal2.IN31
i_wb_adr[0] => Equal3.IN31
i_wb_adr[0] => Equal4.IN31
i_wb_adr[0] => Equal5.IN31
i_wb_adr[0] => Equal6.IN31
i_wb_adr[0] => Equal7.IN31
i_wb_adr[0] => Equal8.IN31
i_wb_adr[0] => Equal9.IN31
i_wb_adr[0] => Equal10.IN31
i_wb_adr[0] => Equal11.IN31
i_wb_adr[0] => Equal12.IN31
i_wb_adr[0] => Equal13.IN31
i_wb_adr[0] => Equal14.IN31
i_wb_adr[0] => Equal15.IN31
i_wb_adr[0] => Equal16.IN31
i_wb_adr[0] => Equal17.IN31
i_wb_adr[0] => Equal18.IN31
i_wb_adr[0] => Equal19.IN31
i_wb_adr[1] => Equal0.IN30
i_wb_adr[1] => Equal1.IN30
i_wb_adr[1] => Equal2.IN30
i_wb_adr[1] => Equal3.IN30
i_wb_adr[1] => Equal4.IN30
i_wb_adr[1] => Equal5.IN30
i_wb_adr[1] => Equal6.IN30
i_wb_adr[1] => Equal7.IN30
i_wb_adr[1] => Equal8.IN30
i_wb_adr[1] => Equal9.IN30
i_wb_adr[1] => Equal10.IN30
i_wb_adr[1] => Equal11.IN30
i_wb_adr[1] => Equal12.IN30
i_wb_adr[1] => Equal13.IN30
i_wb_adr[1] => Equal14.IN30
i_wb_adr[1] => Equal15.IN30
i_wb_adr[1] => Equal16.IN30
i_wb_adr[1] => Equal17.IN30
i_wb_adr[1] => Equal18.IN30
i_wb_adr[1] => Equal19.IN30
i_wb_adr[2] => Equal0.IN29
i_wb_adr[2] => Equal1.IN29
i_wb_adr[2] => Equal2.IN29
i_wb_adr[2] => Equal3.IN29
i_wb_adr[2] => Equal4.IN29
i_wb_adr[2] => Equal5.IN29
i_wb_adr[2] => Equal6.IN29
i_wb_adr[2] => Equal7.IN29
i_wb_adr[2] => Equal8.IN29
i_wb_adr[2] => Equal9.IN29
i_wb_adr[2] => Equal10.IN29
i_wb_adr[2] => Equal11.IN29
i_wb_adr[2] => Equal12.IN29
i_wb_adr[2] => Equal13.IN29
i_wb_adr[2] => Equal14.IN29
i_wb_adr[2] => Equal15.IN29
i_wb_adr[2] => Equal16.IN29
i_wb_adr[2] => Equal17.IN29
i_wb_adr[2] => Equal18.IN29
i_wb_adr[2] => Equal19.IN29
i_wb_adr[3] => Equal0.IN28
i_wb_adr[3] => Equal1.IN28
i_wb_adr[3] => Equal2.IN28
i_wb_adr[3] => Equal3.IN28
i_wb_adr[3] => Equal4.IN28
i_wb_adr[3] => Equal5.IN28
i_wb_adr[3] => Equal6.IN28
i_wb_adr[3] => Equal7.IN28
i_wb_adr[3] => Equal8.IN28
i_wb_adr[3] => Equal9.IN28
i_wb_adr[3] => Equal10.IN28
i_wb_adr[3] => Equal11.IN28
i_wb_adr[3] => Equal12.IN28
i_wb_adr[3] => Equal13.IN28
i_wb_adr[3] => Equal14.IN28
i_wb_adr[3] => Equal15.IN28
i_wb_adr[3] => Equal16.IN28
i_wb_adr[3] => Equal17.IN28
i_wb_adr[3] => Equal18.IN28
i_wb_adr[3] => Equal19.IN28
i_wb_adr[4] => Equal0.IN27
i_wb_adr[4] => Equal1.IN27
i_wb_adr[4] => Equal2.IN27
i_wb_adr[4] => Equal3.IN27
i_wb_adr[4] => Equal4.IN27
i_wb_adr[4] => Equal5.IN27
i_wb_adr[4] => Equal6.IN27
i_wb_adr[4] => Equal7.IN27
i_wb_adr[4] => Equal8.IN27
i_wb_adr[4] => Equal9.IN27
i_wb_adr[4] => Equal10.IN27
i_wb_adr[4] => Equal11.IN27
i_wb_adr[4] => Equal12.IN27
i_wb_adr[4] => Equal13.IN27
i_wb_adr[4] => Equal14.IN27
i_wb_adr[4] => Equal15.IN27
i_wb_adr[4] => Equal16.IN27
i_wb_adr[4] => Equal17.IN27
i_wb_adr[4] => Equal18.IN27
i_wb_adr[4] => Equal19.IN27
i_wb_adr[5] => Equal0.IN26
i_wb_adr[5] => Equal1.IN26
i_wb_adr[5] => Equal2.IN26
i_wb_adr[5] => Equal3.IN26
i_wb_adr[5] => Equal4.IN26
i_wb_adr[5] => Equal5.IN26
i_wb_adr[5] => Equal6.IN26
i_wb_adr[5] => Equal7.IN26
i_wb_adr[5] => Equal8.IN26
i_wb_adr[5] => Equal9.IN26
i_wb_adr[5] => Equal10.IN26
i_wb_adr[5] => Equal11.IN26
i_wb_adr[5] => Equal12.IN26
i_wb_adr[5] => Equal13.IN26
i_wb_adr[5] => Equal14.IN26
i_wb_adr[5] => Equal15.IN26
i_wb_adr[5] => Equal16.IN26
i_wb_adr[5] => Equal17.IN26
i_wb_adr[5] => Equal18.IN26
i_wb_adr[5] => Equal19.IN26
i_wb_adr[6] => Equal0.IN25
i_wb_adr[6] => Equal1.IN25
i_wb_adr[6] => Equal2.IN25
i_wb_adr[6] => Equal3.IN25
i_wb_adr[6] => Equal4.IN25
i_wb_adr[6] => Equal5.IN25
i_wb_adr[6] => Equal6.IN25
i_wb_adr[6] => Equal7.IN25
i_wb_adr[6] => Equal8.IN25
i_wb_adr[6] => Equal9.IN25
i_wb_adr[6] => Equal10.IN25
i_wb_adr[6] => Equal11.IN25
i_wb_adr[6] => Equal12.IN25
i_wb_adr[6] => Equal13.IN25
i_wb_adr[6] => Equal14.IN25
i_wb_adr[6] => Equal15.IN25
i_wb_adr[6] => Equal16.IN25
i_wb_adr[6] => Equal17.IN25
i_wb_adr[6] => Equal18.IN25
i_wb_adr[6] => Equal19.IN25
i_wb_adr[7] => Equal0.IN24
i_wb_adr[7] => Equal1.IN24
i_wb_adr[7] => Equal2.IN24
i_wb_adr[7] => Equal3.IN24
i_wb_adr[7] => Equal4.IN24
i_wb_adr[7] => Equal5.IN24
i_wb_adr[7] => Equal6.IN24
i_wb_adr[7] => Equal7.IN24
i_wb_adr[7] => Equal8.IN24
i_wb_adr[7] => Equal9.IN24
i_wb_adr[7] => Equal10.IN24
i_wb_adr[7] => Equal11.IN24
i_wb_adr[7] => Equal12.IN24
i_wb_adr[7] => Equal13.IN24
i_wb_adr[7] => Equal14.IN24
i_wb_adr[7] => Equal15.IN24
i_wb_adr[7] => Equal16.IN24
i_wb_adr[7] => Equal17.IN24
i_wb_adr[7] => Equal18.IN24
i_wb_adr[7] => Equal19.IN24
i_wb_adr[8] => Equal0.IN23
i_wb_adr[8] => Equal1.IN23
i_wb_adr[8] => Equal2.IN23
i_wb_adr[8] => Equal3.IN23
i_wb_adr[8] => Equal4.IN23
i_wb_adr[8] => Equal5.IN23
i_wb_adr[8] => Equal6.IN23
i_wb_adr[8] => Equal7.IN23
i_wb_adr[8] => Equal8.IN23
i_wb_adr[8] => Equal9.IN23
i_wb_adr[8] => Equal10.IN23
i_wb_adr[8] => Equal11.IN23
i_wb_adr[8] => Equal12.IN23
i_wb_adr[8] => Equal13.IN23
i_wb_adr[8] => Equal14.IN23
i_wb_adr[8] => Equal15.IN23
i_wb_adr[8] => Equal16.IN23
i_wb_adr[8] => Equal17.IN23
i_wb_adr[8] => Equal18.IN23
i_wb_adr[8] => Equal19.IN23
i_wb_adr[9] => Equal0.IN22
i_wb_adr[9] => Equal1.IN22
i_wb_adr[9] => Equal2.IN22
i_wb_adr[9] => Equal3.IN22
i_wb_adr[9] => Equal4.IN22
i_wb_adr[9] => Equal5.IN22
i_wb_adr[9] => Equal6.IN22
i_wb_adr[9] => Equal7.IN22
i_wb_adr[9] => Equal8.IN22
i_wb_adr[9] => Equal9.IN22
i_wb_adr[9] => Equal10.IN22
i_wb_adr[9] => Equal11.IN22
i_wb_adr[9] => Equal12.IN22
i_wb_adr[9] => Equal13.IN22
i_wb_adr[9] => Equal14.IN22
i_wb_adr[9] => Equal15.IN22
i_wb_adr[9] => Equal16.IN22
i_wb_adr[9] => Equal17.IN22
i_wb_adr[9] => Equal18.IN22
i_wb_adr[9] => Equal19.IN22
i_wb_adr[10] => Equal0.IN21
i_wb_adr[10] => Equal1.IN21
i_wb_adr[10] => Equal2.IN21
i_wb_adr[10] => Equal3.IN21
i_wb_adr[10] => Equal4.IN21
i_wb_adr[10] => Equal5.IN21
i_wb_adr[10] => Equal6.IN21
i_wb_adr[10] => Equal7.IN21
i_wb_adr[10] => Equal8.IN21
i_wb_adr[10] => Equal9.IN21
i_wb_adr[10] => Equal10.IN21
i_wb_adr[10] => Equal11.IN21
i_wb_adr[10] => Equal12.IN21
i_wb_adr[10] => Equal13.IN21
i_wb_adr[10] => Equal14.IN21
i_wb_adr[10] => Equal15.IN21
i_wb_adr[10] => Equal16.IN21
i_wb_adr[10] => Equal17.IN21
i_wb_adr[10] => Equal18.IN21
i_wb_adr[10] => Equal19.IN21
i_wb_adr[11] => Equal0.IN20
i_wb_adr[11] => Equal1.IN20
i_wb_adr[11] => Equal2.IN20
i_wb_adr[11] => Equal3.IN20
i_wb_adr[11] => Equal4.IN20
i_wb_adr[11] => Equal5.IN20
i_wb_adr[11] => Equal6.IN20
i_wb_adr[11] => Equal7.IN20
i_wb_adr[11] => Equal8.IN20
i_wb_adr[11] => Equal9.IN20
i_wb_adr[11] => Equal10.IN20
i_wb_adr[11] => Equal11.IN20
i_wb_adr[11] => Equal12.IN20
i_wb_adr[11] => Equal13.IN20
i_wb_adr[11] => Equal14.IN20
i_wb_adr[11] => Equal15.IN20
i_wb_adr[11] => Equal16.IN20
i_wb_adr[11] => Equal17.IN20
i_wb_adr[11] => Equal18.IN20
i_wb_adr[11] => Equal19.IN20
i_wb_adr[12] => Equal0.IN19
i_wb_adr[12] => Equal1.IN19
i_wb_adr[12] => Equal2.IN19
i_wb_adr[12] => Equal3.IN19
i_wb_adr[12] => Equal4.IN19
i_wb_adr[12] => Equal5.IN19
i_wb_adr[12] => Equal6.IN19
i_wb_adr[12] => Equal7.IN19
i_wb_adr[12] => Equal8.IN19
i_wb_adr[12] => Equal9.IN19
i_wb_adr[12] => Equal10.IN19
i_wb_adr[12] => Equal11.IN19
i_wb_adr[12] => Equal12.IN19
i_wb_adr[12] => Equal13.IN19
i_wb_adr[12] => Equal14.IN19
i_wb_adr[12] => Equal15.IN19
i_wb_adr[12] => Equal16.IN19
i_wb_adr[12] => Equal17.IN19
i_wb_adr[12] => Equal18.IN19
i_wb_adr[12] => Equal19.IN19
i_wb_adr[13] => Equal0.IN18
i_wb_adr[13] => Equal1.IN18
i_wb_adr[13] => Equal2.IN18
i_wb_adr[13] => Equal3.IN18
i_wb_adr[13] => Equal4.IN18
i_wb_adr[13] => Equal5.IN18
i_wb_adr[13] => Equal6.IN18
i_wb_adr[13] => Equal7.IN18
i_wb_adr[13] => Equal8.IN18
i_wb_adr[13] => Equal9.IN18
i_wb_adr[13] => Equal10.IN18
i_wb_adr[13] => Equal11.IN18
i_wb_adr[13] => Equal12.IN18
i_wb_adr[13] => Equal13.IN18
i_wb_adr[13] => Equal14.IN18
i_wb_adr[13] => Equal15.IN18
i_wb_adr[13] => Equal16.IN18
i_wb_adr[13] => Equal17.IN18
i_wb_adr[13] => Equal18.IN18
i_wb_adr[13] => Equal19.IN18
i_wb_adr[14] => Equal0.IN17
i_wb_adr[14] => Equal1.IN17
i_wb_adr[14] => Equal2.IN17
i_wb_adr[14] => Equal3.IN17
i_wb_adr[14] => Equal4.IN17
i_wb_adr[14] => Equal5.IN17
i_wb_adr[14] => Equal6.IN17
i_wb_adr[14] => Equal7.IN17
i_wb_adr[14] => Equal8.IN17
i_wb_adr[14] => Equal9.IN17
i_wb_adr[14] => Equal10.IN17
i_wb_adr[14] => Equal11.IN17
i_wb_adr[14] => Equal12.IN17
i_wb_adr[14] => Equal13.IN17
i_wb_adr[14] => Equal14.IN17
i_wb_adr[14] => Equal15.IN17
i_wb_adr[14] => Equal16.IN17
i_wb_adr[14] => Equal17.IN17
i_wb_adr[14] => Equal18.IN17
i_wb_adr[14] => Equal19.IN17
i_wb_adr[15] => Equal0.IN16
i_wb_adr[15] => Equal1.IN16
i_wb_adr[15] => Equal2.IN16
i_wb_adr[15] => Equal3.IN16
i_wb_adr[15] => Equal4.IN16
i_wb_adr[15] => Equal5.IN16
i_wb_adr[15] => Equal6.IN16
i_wb_adr[15] => Equal7.IN16
i_wb_adr[15] => Equal8.IN16
i_wb_adr[15] => Equal9.IN16
i_wb_adr[15] => Equal10.IN16
i_wb_adr[15] => Equal11.IN16
i_wb_adr[15] => Equal12.IN16
i_wb_adr[15] => Equal13.IN16
i_wb_adr[15] => Equal14.IN16
i_wb_adr[15] => Equal15.IN16
i_wb_adr[15] => Equal16.IN16
i_wb_adr[15] => Equal17.IN16
i_wb_adr[15] => Equal18.IN16
i_wb_adr[15] => Equal19.IN16
i_wb_adr[16] => ~NO_FANOUT~
i_wb_adr[17] => ~NO_FANOUT~
i_wb_adr[18] => ~NO_FANOUT~
i_wb_adr[19] => ~NO_FANOUT~
i_wb_adr[20] => ~NO_FANOUT~
i_wb_adr[21] => ~NO_FANOUT~
i_wb_adr[22] => ~NO_FANOUT~
i_wb_adr[23] => ~NO_FANOUT~
i_wb_adr[24] => ~NO_FANOUT~
i_wb_adr[25] => ~NO_FANOUT~
i_wb_adr[26] => ~NO_FANOUT~
i_wb_adr[27] => ~NO_FANOUT~
i_wb_adr[28] => ~NO_FANOUT~
i_wb_adr[29] => ~NO_FANOUT~
i_wb_adr[30] => ~NO_FANOUT~
i_wb_adr[31] => ~NO_FANOUT~
i_wb_sel[0] => ~NO_FANOUT~
i_wb_sel[1] => ~NO_FANOUT~
i_wb_sel[2] => ~NO_FANOUT~
i_wb_sel[3] => ~NO_FANOUT~
i_wb_we => wb_start_write.IN0
i_wb_we => wb_start_read.IN0
o_wb_dat[0] <= wb_rdata32[0].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[1] <= wb_rdata32[1].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[2] <= wb_rdata32[2].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[3] <= wb_rdata32[3].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[4] <= wb_rdata32[4].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[5] <= wb_rdata32[5].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[6] <= wb_rdata32[6].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[7] <= wb_rdata32[7].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[8] <= wb_rdata32[8].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[9] <= wb_rdata32[9].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[10] <= wb_rdata32[10].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[11] <= wb_rdata32[11].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[12] <= wb_rdata32[12].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[13] <= wb_rdata32[13].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[14] <= wb_rdata32[14].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[15] <= wb_rdata32[15].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[16] <= wb_rdata32[16].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[17] <= wb_rdata32[17].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[18] <= wb_rdata32[18].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[19] <= wb_rdata32[19].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[20] <= wb_rdata32[20].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[21] <= wb_rdata32[21].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[22] <= wb_rdata32[22].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[23] <= wb_rdata32[23].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[24] <= wb_rdata32[24].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[25] <= wb_rdata32[25].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[26] <= wb_rdata32[26].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[27] <= wb_rdata32[27].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[28] <= wb_rdata32[28].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[29] <= wb_rdata32[29].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[30] <= wb_rdata32[30].DB_MAX_OUTPUT_PORT_TYPE
o_wb_dat[31] <= wb_rdata32[31].DB_MAX_OUTPUT_PORT_TYPE
i_wb_dat[0] => irq0_enable_reg.IN1
i_wb_dat[0] => firq0_enable_reg.IN1
i_wb_dat[0] => softint_0_reg.IN1
i_wb_dat[0] => irq1_enable_reg.IN1
i_wb_dat[0] => firq1_enable_reg.IN1
i_wb_dat[0] => softint_1_reg.IN1
i_wb_dat[0] => softint_1_reg.IN1
i_wb_dat[0] => firq1_enable_reg.IN1
i_wb_dat[0] => irq1_enable_reg.IN1
i_wb_dat[0] => softint_0_reg.IN1
i_wb_dat[0] => firq0_enable_reg.IN1
i_wb_dat[0] => irq0_enable_reg.IN1
i_wb_dat[1] => irq0_enable_reg.IN1
i_wb_dat[1] => firq0_enable_reg.IN1
i_wb_dat[1] => irq1_enable_reg.IN1
i_wb_dat[1] => firq1_enable_reg.IN1
i_wb_dat[1] => firq1_enable_reg.IN1
i_wb_dat[1] => irq1_enable_reg.IN1
i_wb_dat[1] => firq0_enable_reg.IN1
i_wb_dat[1] => irq0_enable_reg.IN1
i_wb_dat[2] => irq0_enable_reg.IN1
i_wb_dat[2] => firq0_enable_reg.IN1
i_wb_dat[2] => irq1_enable_reg.IN1
i_wb_dat[2] => firq1_enable_reg.IN1
i_wb_dat[2] => firq1_enable_reg.IN1
i_wb_dat[2] => irq1_enable_reg.IN1
i_wb_dat[2] => firq0_enable_reg.IN1
i_wb_dat[2] => irq0_enable_reg.IN1
i_wb_dat[3] => irq0_enable_reg.IN1
i_wb_dat[3] => firq0_enable_reg.IN1
i_wb_dat[3] => irq1_enable_reg.IN1
i_wb_dat[3] => firq1_enable_reg.IN1
i_wb_dat[3] => firq1_enable_reg.IN1
i_wb_dat[3] => irq1_enable_reg.IN1
i_wb_dat[3] => firq0_enable_reg.IN1
i_wb_dat[3] => irq0_enable_reg.IN1
i_wb_dat[4] => irq0_enable_reg.IN1
i_wb_dat[4] => firq0_enable_reg.IN1
i_wb_dat[4] => irq1_enable_reg.IN1
i_wb_dat[4] => firq1_enable_reg.IN1
i_wb_dat[4] => firq1_enable_reg.IN1
i_wb_dat[4] => irq1_enable_reg.IN1
i_wb_dat[4] => firq0_enable_reg.IN1
i_wb_dat[4] => irq0_enable_reg.IN1
i_wb_dat[5] => irq0_enable_reg.IN1
i_wb_dat[5] => firq0_enable_reg.IN1
i_wb_dat[5] => irq1_enable_reg.IN1
i_wb_dat[5] => firq1_enable_reg.IN1
i_wb_dat[5] => firq1_enable_reg.IN1
i_wb_dat[5] => irq1_enable_reg.IN1
i_wb_dat[5] => firq0_enable_reg.IN1
i_wb_dat[5] => irq0_enable_reg.IN1
i_wb_dat[6] => irq0_enable_reg.IN1
i_wb_dat[6] => firq0_enable_reg.IN1
i_wb_dat[6] => irq1_enable_reg.IN1
i_wb_dat[6] => firq1_enable_reg.IN1
i_wb_dat[6] => firq1_enable_reg.IN1
i_wb_dat[6] => irq1_enable_reg.IN1
i_wb_dat[6] => firq0_enable_reg.IN1
i_wb_dat[6] => irq0_enable_reg.IN1
i_wb_dat[7] => irq0_enable_reg.IN1
i_wb_dat[7] => firq0_enable_reg.IN1
i_wb_dat[7] => irq1_enable_reg.IN1
i_wb_dat[7] => firq1_enable_reg.IN1
i_wb_dat[7] => firq1_enable_reg.IN1
i_wb_dat[7] => irq1_enable_reg.IN1
i_wb_dat[7] => firq0_enable_reg.IN1
i_wb_dat[7] => irq0_enable_reg.IN1
i_wb_dat[8] => irq0_enable_reg.IN1
i_wb_dat[8] => firq0_enable_reg.IN1
i_wb_dat[8] => irq1_enable_reg.IN1
i_wb_dat[8] => firq1_enable_reg.IN1
i_wb_dat[8] => firq1_enable_reg.IN1
i_wb_dat[8] => irq1_enable_reg.IN1
i_wb_dat[8] => firq0_enable_reg.IN1
i_wb_dat[8] => irq0_enable_reg.IN1
i_wb_dat[9] => irq0_enable_reg.IN1
i_wb_dat[9] => firq0_enable_reg.IN1
i_wb_dat[9] => irq1_enable_reg.IN1
i_wb_dat[9] => firq1_enable_reg.IN1
i_wb_dat[9] => firq1_enable_reg.IN1
i_wb_dat[9] => irq1_enable_reg.IN1
i_wb_dat[9] => firq0_enable_reg.IN1
i_wb_dat[9] => irq0_enable_reg.IN1
i_wb_dat[10] => irq0_enable_reg.IN1
i_wb_dat[10] => firq0_enable_reg.IN1
i_wb_dat[10] => irq1_enable_reg.IN1
i_wb_dat[10] => firq1_enable_reg.IN1
i_wb_dat[10] => firq1_enable_reg.IN1
i_wb_dat[10] => irq1_enable_reg.IN1
i_wb_dat[10] => firq0_enable_reg.IN1
i_wb_dat[10] => irq0_enable_reg.IN1
i_wb_dat[11] => irq0_enable_reg.IN1
i_wb_dat[11] => firq0_enable_reg.IN1
i_wb_dat[11] => irq1_enable_reg.IN1
i_wb_dat[11] => firq1_enable_reg.IN1
i_wb_dat[11] => firq1_enable_reg.IN1
i_wb_dat[11] => irq1_enable_reg.IN1
i_wb_dat[11] => firq0_enable_reg.IN1
i_wb_dat[11] => irq0_enable_reg.IN1
i_wb_dat[12] => irq0_enable_reg.IN1
i_wb_dat[12] => firq0_enable_reg.IN1
i_wb_dat[12] => irq1_enable_reg.IN1
i_wb_dat[12] => firq1_enable_reg.IN1
i_wb_dat[12] => firq1_enable_reg.IN1
i_wb_dat[12] => irq1_enable_reg.IN1
i_wb_dat[12] => firq0_enable_reg.IN1
i_wb_dat[12] => irq0_enable_reg.IN1
i_wb_dat[13] => irq0_enable_reg.IN1
i_wb_dat[13] => firq0_enable_reg.IN1
i_wb_dat[13] => irq1_enable_reg.IN1
i_wb_dat[13] => firq1_enable_reg.IN1
i_wb_dat[13] => firq1_enable_reg.IN1
i_wb_dat[13] => irq1_enable_reg.IN1
i_wb_dat[13] => firq0_enable_reg.IN1
i_wb_dat[13] => irq0_enable_reg.IN1
i_wb_dat[14] => irq0_enable_reg.IN1
i_wb_dat[14] => firq0_enable_reg.IN1
i_wb_dat[14] => irq1_enable_reg.IN1
i_wb_dat[14] => firq1_enable_reg.IN1
i_wb_dat[14] => firq1_enable_reg.IN1
i_wb_dat[14] => irq1_enable_reg.IN1
i_wb_dat[14] => firq0_enable_reg.IN1
i_wb_dat[14] => irq0_enable_reg.IN1
i_wb_dat[15] => irq0_enable_reg.IN1
i_wb_dat[15] => firq0_enable_reg.IN1
i_wb_dat[15] => irq1_enable_reg.IN1
i_wb_dat[15] => firq1_enable_reg.IN1
i_wb_dat[15] => firq1_enable_reg.IN1
i_wb_dat[15] => irq1_enable_reg.IN1
i_wb_dat[15] => firq0_enable_reg.IN1
i_wb_dat[15] => irq0_enable_reg.IN1
i_wb_dat[16] => irq0_enable_reg.IN1
i_wb_dat[16] => firq0_enable_reg.IN1
i_wb_dat[16] => irq1_enable_reg.IN1
i_wb_dat[16] => firq1_enable_reg.IN1
i_wb_dat[16] => firq1_enable_reg.IN1
i_wb_dat[16] => irq1_enable_reg.IN1
i_wb_dat[16] => firq0_enable_reg.IN1
i_wb_dat[16] => irq0_enable_reg.IN1
i_wb_dat[17] => irq0_enable_reg.IN1
i_wb_dat[17] => firq0_enable_reg.IN1
i_wb_dat[17] => irq1_enable_reg.IN1
i_wb_dat[17] => firq1_enable_reg.IN1
i_wb_dat[17] => firq1_enable_reg.IN1
i_wb_dat[17] => irq1_enable_reg.IN1
i_wb_dat[17] => firq0_enable_reg.IN1
i_wb_dat[17] => irq0_enable_reg.IN1
i_wb_dat[18] => irq0_enable_reg.IN1
i_wb_dat[18] => firq0_enable_reg.IN1
i_wb_dat[18] => irq1_enable_reg.IN1
i_wb_dat[18] => firq1_enable_reg.IN1
i_wb_dat[18] => firq1_enable_reg.IN1
i_wb_dat[18] => irq1_enable_reg.IN1
i_wb_dat[18] => firq0_enable_reg.IN1
i_wb_dat[18] => irq0_enable_reg.IN1
i_wb_dat[19] => irq0_enable_reg.IN1
i_wb_dat[19] => firq0_enable_reg.IN1
i_wb_dat[19] => irq1_enable_reg.IN1
i_wb_dat[19] => firq1_enable_reg.IN1
i_wb_dat[19] => firq1_enable_reg.IN1
i_wb_dat[19] => irq1_enable_reg.IN1
i_wb_dat[19] => firq0_enable_reg.IN1
i_wb_dat[19] => irq0_enable_reg.IN1
i_wb_dat[20] => irq0_enable_reg.IN1
i_wb_dat[20] => firq0_enable_reg.IN1
i_wb_dat[20] => irq1_enable_reg.IN1
i_wb_dat[20] => firq1_enable_reg.IN1
i_wb_dat[20] => firq1_enable_reg.IN1
i_wb_dat[20] => irq1_enable_reg.IN1
i_wb_dat[20] => firq0_enable_reg.IN1
i_wb_dat[20] => irq0_enable_reg.IN1
i_wb_dat[21] => irq0_enable_reg.IN1
i_wb_dat[21] => firq0_enable_reg.IN1
i_wb_dat[21] => irq1_enable_reg.IN1
i_wb_dat[21] => firq1_enable_reg.IN1
i_wb_dat[21] => firq1_enable_reg.IN1
i_wb_dat[21] => irq1_enable_reg.IN1
i_wb_dat[21] => firq0_enable_reg.IN1
i_wb_dat[21] => irq0_enable_reg.IN1
i_wb_dat[22] => irq0_enable_reg.IN1
i_wb_dat[22] => firq0_enable_reg.IN1
i_wb_dat[22] => irq1_enable_reg.IN1
i_wb_dat[22] => firq1_enable_reg.IN1
i_wb_dat[22] => firq1_enable_reg.IN1
i_wb_dat[22] => irq1_enable_reg.IN1
i_wb_dat[22] => firq0_enable_reg.IN1
i_wb_dat[22] => irq0_enable_reg.IN1
i_wb_dat[23] => irq0_enable_reg.IN1
i_wb_dat[23] => firq0_enable_reg.IN1
i_wb_dat[23] => irq1_enable_reg.IN1
i_wb_dat[23] => firq1_enable_reg.IN1
i_wb_dat[23] => firq1_enable_reg.IN1
i_wb_dat[23] => irq1_enable_reg.IN1
i_wb_dat[23] => firq0_enable_reg.IN1
i_wb_dat[23] => irq0_enable_reg.IN1
i_wb_dat[24] => irq0_enable_reg.IN1
i_wb_dat[24] => firq0_enable_reg.IN1
i_wb_dat[24] => irq1_enable_reg.IN1
i_wb_dat[24] => firq1_enable_reg.IN1
i_wb_dat[24] => firq1_enable_reg.IN1
i_wb_dat[24] => irq1_enable_reg.IN1
i_wb_dat[24] => firq0_enable_reg.IN1
i_wb_dat[24] => irq0_enable_reg.IN1
i_wb_dat[25] => irq0_enable_reg.IN1
i_wb_dat[25] => firq0_enable_reg.IN1
i_wb_dat[25] => irq1_enable_reg.IN1
i_wb_dat[25] => firq1_enable_reg.IN1
i_wb_dat[25] => firq1_enable_reg.IN1
i_wb_dat[25] => irq1_enable_reg.IN1
i_wb_dat[25] => firq0_enable_reg.IN1
i_wb_dat[25] => irq0_enable_reg.IN1
i_wb_dat[26] => irq0_enable_reg.IN1
i_wb_dat[26] => firq0_enable_reg.IN1
i_wb_dat[26] => irq1_enable_reg.IN1
i_wb_dat[26] => firq1_enable_reg.IN1
i_wb_dat[26] => firq1_enable_reg.IN1
i_wb_dat[26] => irq1_enable_reg.IN1
i_wb_dat[26] => firq0_enable_reg.IN1
i_wb_dat[26] => irq0_enable_reg.IN1
i_wb_dat[27] => irq0_enable_reg.IN1
i_wb_dat[27] => firq0_enable_reg.IN1
i_wb_dat[27] => irq1_enable_reg.IN1
i_wb_dat[27] => firq1_enable_reg.IN1
i_wb_dat[27] => firq1_enable_reg.IN1
i_wb_dat[27] => irq1_enable_reg.IN1
i_wb_dat[27] => firq0_enable_reg.IN1
i_wb_dat[27] => irq0_enable_reg.IN1
i_wb_dat[28] => irq0_enable_reg.IN1
i_wb_dat[28] => firq0_enable_reg.IN1
i_wb_dat[28] => irq1_enable_reg.IN1
i_wb_dat[28] => firq1_enable_reg.IN1
i_wb_dat[28] => firq1_enable_reg.IN1
i_wb_dat[28] => irq1_enable_reg.IN1
i_wb_dat[28] => firq0_enable_reg.IN1
i_wb_dat[28] => irq0_enable_reg.IN1
i_wb_dat[29] => irq0_enable_reg.IN1
i_wb_dat[29] => firq0_enable_reg.IN1
i_wb_dat[29] => irq1_enable_reg.IN1
i_wb_dat[29] => firq1_enable_reg.IN1
i_wb_dat[29] => firq1_enable_reg.IN1
i_wb_dat[29] => irq1_enable_reg.IN1
i_wb_dat[29] => firq0_enable_reg.IN1
i_wb_dat[29] => irq0_enable_reg.IN1
i_wb_dat[30] => irq0_enable_reg.IN1
i_wb_dat[30] => firq0_enable_reg.IN1
i_wb_dat[30] => irq1_enable_reg.IN1
i_wb_dat[30] => firq1_enable_reg.IN1
i_wb_dat[30] => firq1_enable_reg.IN1
i_wb_dat[30] => irq1_enable_reg.IN1
i_wb_dat[30] => firq0_enable_reg.IN1
i_wb_dat[30] => irq0_enable_reg.IN1
i_wb_dat[31] => irq0_enable_reg.IN1
i_wb_dat[31] => firq0_enable_reg.IN1
i_wb_dat[31] => irq1_enable_reg.IN1
i_wb_dat[31] => firq1_enable_reg.IN1
i_wb_dat[31] => firq1_enable_reg.IN1
i_wb_dat[31] => irq1_enable_reg.IN1
i_wb_dat[31] => firq0_enable_reg.IN1
i_wb_dat[31] => irq0_enable_reg.IN1
i_wb_cyc => ~NO_FANOUT~
i_wb_stb => wb_start_write.IN1
i_wb_stb => wb_start_read.IN1
i_wb_stb => o_wb_ack.IN1
o_wb_ack <= o_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_wb_err <= <GND>
o_irq <= o_irq.DB_MAX_OUTPUT_PORT_TYPE
o_firq <= o_firq.DB_MAX_OUTPUT_PORT_TYPE
i_uart0_int => irq0_interrupts[1].IN1
i_uart0_int => firq0_interrupts[1].IN1
i_uart0_int => irq1_interrupts[1].IN1
i_uart0_int => firq1_interrupts[1].IN1
i_uart0_int => Selector160.IN15
i_uart1_int => irq0_interrupts[2].IN1
i_uart1_int => firq0_interrupts[2].IN1
i_uart1_int => irq1_interrupts[2].IN1
i_uart1_int => firq1_interrupts[2].IN1
i_uart1_int => Selector159.IN17
i_ethmac_int => irq0_interrupts[8].IN1
i_ethmac_int => firq0_interrupts[8].IN1
i_ethmac_int => irq1_interrupts[8].IN1
i_ethmac_int => firq1_interrupts[8].IN1
i_ethmac_int => Selector153.IN15
i_test_reg_irq => WideOr0.IN7
i_test_reg_firq => WideOr1.IN6
i_tm_timer_int[0] => irq0_interrupts[5].IN1
i_tm_timer_int[0] => firq0_interrupts[5].IN1
i_tm_timer_int[0] => irq1_interrupts[5].IN1
i_tm_timer_int[0] => firq1_interrupts[5].IN1
i_tm_timer_int[0] => Selector156.IN15
i_tm_timer_int[1] => irq0_interrupts[6].IN1
i_tm_timer_int[1] => firq0_interrupts[6].IN1
i_tm_timer_int[1] => irq1_interrupts[6].IN1
i_tm_timer_int[1] => firq1_interrupts[6].IN1
i_tm_timer_int[1] => Selector155.IN17
i_tm_timer_int[2] => irq0_interrupts[7].IN1
i_tm_timer_int[2] => firq0_interrupts[7].IN1
i_tm_timer_int[2] => irq1_interrupts[7].IN1
i_tm_timer_int[2] => firq1_interrupts[7].IN1
i_tm_timer_int[2] => Selector154.IN15


|msystem|wb_sdram_ctrl:u_sdram
sdram_rst => sdram_rst.IN2
sdram_clk => sdram_clk.IN2
ba_pad_o[0] <= sdram_ctrl:sdram_ctrl.ba_o
ba_pad_o[1] <= sdram_ctrl:sdram_ctrl.ba_o
a_pad_o[0] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[1] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[2] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[3] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[4] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[5] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[6] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[7] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[8] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[9] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[10] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[11] <= sdram_ctrl:sdram_ctrl.a_o
a_pad_o[12] <= sdram_ctrl:sdram_ctrl.a_o
cs_n_pad_o <= sdram_ctrl:sdram_ctrl.cs_n_o
ras_pad_o <= sdram_ctrl:sdram_ctrl.ras_o
cas_pad_o <= sdram_ctrl:sdram_ctrl.cas_o
we_pad_o <= sdram_ctrl:sdram_ctrl.we_o
dq_o[0] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[1] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[2] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[3] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[4] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[5] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[6] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[7] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[8] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[9] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[10] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[11] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[12] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[13] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[14] <= sdram_ctrl:sdram_ctrl.dq_o
dq_o[15] <= sdram_ctrl:sdram_ctrl.dq_o
dqm_pad_o[0] <= sdram_ctrl:sdram_ctrl.dqm_o
dqm_pad_o[1] <= sdram_ctrl:sdram_ctrl.dqm_o
dq_i[0] => dq_i[0].IN1
dq_i[1] => dq_i[1].IN1
dq_i[2] => dq_i[2].IN1
dq_i[3] => dq_i[3].IN1
dq_i[4] => dq_i[4].IN1
dq_i[5] => dq_i[5].IN1
dq_i[6] => dq_i[6].IN1
dq_i[7] => dq_i[7].IN1
dq_i[8] => dq_i[8].IN1
dq_i[9] => dq_i[9].IN1
dq_i[10] => dq_i[10].IN1
dq_i[11] => dq_i[11].IN1
dq_i[12] => dq_i[12].IN1
dq_i[13] => dq_i[13].IN1
dq_i[14] => dq_i[14].IN1
dq_i[15] => dq_i[15].IN1
dq_oe <= sdram_ctrl:sdram_ctrl.dq_oe_o
cke_pad_o <= sdram_ctrl:sdram_ctrl.cke_o
wb_clk => wb_clk.IN1
wb_rst => wb_rst.IN1
wb_adr_i[0] => wb_adr_i[0].IN1
wb_adr_i[1] => wb_adr_i[1].IN1
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i[0] => wb_stb_i[0].IN1
wb_cyc_i[0] => wb_cyc_i[0].IN1
wb_cti_i[0] => wb_cti_i[0].IN1
wb_cti_i[1] => wb_cti_i[1].IN1
wb_cti_i[2] => wb_cti_i[2].IN1
wb_bte_i[0] => wb_bte_i[0].IN1
wb_bte_i[1] => wb_bte_i[1].IN1
wb_we_i[0] => wb_we_i[0].IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= arbiter:arbiter.wb_dat_o
wb_dat_o[1] <= arbiter:arbiter.wb_dat_o
wb_dat_o[2] <= arbiter:arbiter.wb_dat_o
wb_dat_o[3] <= arbiter:arbiter.wb_dat_o
wb_dat_o[4] <= arbiter:arbiter.wb_dat_o
wb_dat_o[5] <= arbiter:arbiter.wb_dat_o
wb_dat_o[6] <= arbiter:arbiter.wb_dat_o
wb_dat_o[7] <= arbiter:arbiter.wb_dat_o
wb_dat_o[8] <= arbiter:arbiter.wb_dat_o
wb_dat_o[9] <= arbiter:arbiter.wb_dat_o
wb_dat_o[10] <= arbiter:arbiter.wb_dat_o
wb_dat_o[11] <= arbiter:arbiter.wb_dat_o
wb_dat_o[12] <= arbiter:arbiter.wb_dat_o
wb_dat_o[13] <= arbiter:arbiter.wb_dat_o
wb_dat_o[14] <= arbiter:arbiter.wb_dat_o
wb_dat_o[15] <= arbiter:arbiter.wb_dat_o
wb_dat_o[16] <= arbiter:arbiter.wb_dat_o
wb_dat_o[17] <= arbiter:arbiter.wb_dat_o
wb_dat_o[18] <= arbiter:arbiter.wb_dat_o
wb_dat_o[19] <= arbiter:arbiter.wb_dat_o
wb_dat_o[20] <= arbiter:arbiter.wb_dat_o
wb_dat_o[21] <= arbiter:arbiter.wb_dat_o
wb_dat_o[22] <= arbiter:arbiter.wb_dat_o
wb_dat_o[23] <= arbiter:arbiter.wb_dat_o
wb_dat_o[24] <= arbiter:arbiter.wb_dat_o
wb_dat_o[25] <= arbiter:arbiter.wb_dat_o
wb_dat_o[26] <= arbiter:arbiter.wb_dat_o
wb_dat_o[27] <= arbiter:arbiter.wb_dat_o
wb_dat_o[28] <= arbiter:arbiter.wb_dat_o
wb_dat_o[29] <= arbiter:arbiter.wb_dat_o
wb_dat_o[30] <= arbiter:arbiter.wb_dat_o
wb_dat_o[31] <= arbiter:arbiter.wb_dat_o
wb_ack_o[0] <= arbiter:arbiter.wb_ack_o


|msystem|wb_sdram_ctrl:u_sdram|sdram_ctrl:sdram_ctrl
sdram_rst => dq_oe_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dq_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => dqm_o.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => cmd.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => state.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => a.OUTPUTSELECT
sdram_rst => ack_o.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => cycle_count.OUTPUTSELECT
sdram_rst => we_r.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => bank_active.OUTPUTSELECT
sdram_rst => row_active.OUTPUTSELECT
sdram_rst => dat_o[4]~reg0.ENA
sdram_rst => dat_o[3]~reg0.ENA
sdram_rst => dat_o[2]~reg0.ENA
sdram_rst => dat_o[1]~reg0.ENA
sdram_rst => dat_o[0]~reg0.ENA
sdram_rst => state_count[3].ENA
sdram_rst => state_count[2].ENA
sdram_rst => state_count[1].ENA
sdram_rst => state_count[0].ENA
sdram_rst => dat_o[5]~reg0.ENA
sdram_rst => dat_o[6]~reg0.ENA
sdram_rst => dat_o[7]~reg0.ENA
sdram_rst => dat_o[8]~reg0.ENA
sdram_rst => dat_o[9]~reg0.ENA
sdram_rst => dat_o[10]~reg0.ENA
sdram_rst => dat_o[11]~reg0.ENA
sdram_rst => dat_o[12]~reg0.ENA
sdram_rst => dat_o[13]~reg0.ENA
sdram_rst => dat_o[14]~reg0.ENA
sdram_rst => dat_o[15]~reg0.ENA
sdram_rst => next_state[0].ENA
sdram_rst => next_state[1].ENA
sdram_rst => next_state[2].ENA
sdram_rst => next_state[3].ENA
sdram_rst => next_cycle_count[0].ENA
sdram_rst => next_cycle_count[1].ENA
sdram_rst => next_cycle_count[2].ENA
sdram_rst => next_cycle_count[3].ENA
sdram_rst => next_cycle_count[4].ENA
sdram_rst => next_cycle_count[5].ENA
sdram_rst => next_cycle_count[6].ENA
sdram_rst => next_cycle_count[7].ENA
sdram_rst => next_cycle_count[8].ENA
sdram_rst => next_cycle_count[9].ENA
sdram_rst => next_cycle_count[10].ENA
sdram_rst => next_cycle_count[11].ENA
sdram_rst => next_cycle_count[12].ENA
sdram_rst => next_cycle_count[13].ENA
sdram_rst => next_cycle_count[14].ENA
sdram_rst => next_cycle_count[15].ENA
sdram_rst => next_cycle_count[16].ENA
sdram_rst => next_cycle_count[17].ENA
sdram_rst => next_cycle_count[18].ENA
sdram_rst => next_cycle_count[19].ENA
sdram_rst => next_cycle_count[20].ENA
sdram_rst => next_cycle_count[21].ENA
sdram_rst => next_cycle_count[22].ENA
sdram_rst => next_cycle_count[23].ENA
sdram_rst => next_cycle_count[24].ENA
sdram_rst => next_cycle_count[25].ENA
sdram_rst => next_cycle_count[26].ENA
sdram_rst => next_cycle_count[27].ENA
sdram_rst => next_cycle_count[28].ENA
sdram_rst => next_cycle_count[29].ENA
sdram_rst => next_cycle_count[30].ENA
sdram_rst => next_cycle_count[31].ENA
sdram_rst => ba[0].ENA
sdram_rst => ba[1].ENA
sdram_rst => adr_o[0]~reg0.ENA
sdram_rst => adr_o[1]~reg0.ENA
sdram_rst => adr_o[2]~reg0.ENA
sdram_rst => adr_o[3]~reg0.ENA
sdram_rst => adr_o[4]~reg0.ENA
sdram_rst => adr_o[5]~reg0.ENA
sdram_rst => adr_o[6]~reg0.ENA
sdram_rst => adr_o[7]~reg0.ENA
sdram_rst => adr_o[8]~reg0.ENA
sdram_rst => adr_o[9]~reg0.ENA
sdram_rst => adr_o[10]~reg0.ENA
sdram_rst => adr_o[11]~reg0.ENA
sdram_rst => adr_o[12]~reg0.ENA
sdram_rst => adr_o[13]~reg0.ENA
sdram_rst => adr_o[14]~reg0.ENA
sdram_rst => adr_o[15]~reg0.ENA
sdram_rst => adr_o[16]~reg0.ENA
sdram_rst => adr_o[17]~reg0.ENA
sdram_rst => adr_o[18]~reg0.ENA
sdram_rst => adr_o[19]~reg0.ENA
sdram_rst => adr_o[20]~reg0.ENA
sdram_rst => adr_o[21]~reg0.ENA
sdram_rst => adr_o[22]~reg0.ENA
sdram_rst => adr_o[23]~reg0.ENA
sdram_rst => adr_o[24]~reg0.ENA
sdram_rst => adr_o[25]~reg0.ENA
sdram_rst => adr_o[26]~reg0.ENA
sdram_rst => adr_o[27]~reg0.ENA
sdram_rst => adr_o[28]~reg0.ENA
sdram_rst => adr_o[29]~reg0.ENA
sdram_rst => adr_o[30]~reg0.ENA
sdram_rst => adr_o[31]~reg0.ENA
sdram_rst => refresh_count[0].ENA
sdram_rst => refresh_count[1].ENA
sdram_rst => refresh_count[2].ENA
sdram_rst => refresh_count[3].ENA
sdram_rst => refresh_count[4].ENA
sdram_rst => refresh_count[5].ENA
sdram_rst => refresh_count[6].ENA
sdram_rst => refresh_count[7].ENA
sdram_rst => refresh_count[8].ENA
sdram_rst => refresh_count[9].ENA
sdram_rst => refresh_count[10].ENA
sdram_rst => refresh_count[11].ENA
sdram_rst => refresh_count[12].ENA
sdram_rst => refresh_count[13].ENA
sdram_rst => refresh_count[14].ENA
sdram_rst => refresh_count[15].ENA
sdram_rst => refresh_count[16].ENA
sdram_rst => refresh_count[17].ENA
sdram_rst => refresh_count[18].ENA
sdram_rst => refresh_count[19].ENA
sdram_rst => refresh_count[20].ENA
sdram_rst => refresh_count[21].ENA
sdram_rst => refresh_count[22].ENA
sdram_rst => refresh_count[23].ENA
sdram_rst => refresh_count[24].ENA
sdram_rst => refresh_count[25].ENA
sdram_rst => refresh_count[26].ENA
sdram_rst => refresh_count[27].ENA
sdram_rst => refresh_count[28].ENA
sdram_rst => refresh_count[29].ENA
sdram_rst => refresh_count[30].ENA
sdram_rst => refresh_count[31].ENA
sdram_clk => row_active.we_a.CLK
sdram_clk => row_active.waddr_a[1].CLK
sdram_clk => row_active.waddr_a[0].CLK
sdram_clk => row_active.data_a[12].CLK
sdram_clk => row_active.data_a[11].CLK
sdram_clk => row_active.data_a[10].CLK
sdram_clk => row_active.data_a[9].CLK
sdram_clk => row_active.data_a[8].CLK
sdram_clk => row_active.data_a[7].CLK
sdram_clk => row_active.data_a[6].CLK
sdram_clk => row_active.data_a[5].CLK
sdram_clk => row_active.data_a[4].CLK
sdram_clk => row_active.data_a[3].CLK
sdram_clk => row_active.data_a[2].CLK
sdram_clk => row_active.data_a[1].CLK
sdram_clk => row_active.data_a[0].CLK
sdram_clk => state_count[0].CLK
sdram_clk => state_count[1].CLK
sdram_clk => state_count[2].CLK
sdram_clk => state_count[3].CLK
sdram_clk => dat_o[0]~reg0.CLK
sdram_clk => dat_o[1]~reg0.CLK
sdram_clk => dat_o[2]~reg0.CLK
sdram_clk => dat_o[3]~reg0.CLK
sdram_clk => dat_o[4]~reg0.CLK
sdram_clk => dat_o[5]~reg0.CLK
sdram_clk => dat_o[6]~reg0.CLK
sdram_clk => dat_o[7]~reg0.CLK
sdram_clk => dat_o[8]~reg0.CLK
sdram_clk => dat_o[9]~reg0.CLK
sdram_clk => dat_o[10]~reg0.CLK
sdram_clk => dat_o[11]~reg0.CLK
sdram_clk => dat_o[12]~reg0.CLK
sdram_clk => dat_o[13]~reg0.CLK
sdram_clk => dat_o[14]~reg0.CLK
sdram_clk => dat_o[15]~reg0.CLK
sdram_clk => next_state[0].CLK
sdram_clk => next_state[1].CLK
sdram_clk => next_state[2].CLK
sdram_clk => next_state[3].CLK
sdram_clk => next_cycle_count[0].CLK
sdram_clk => next_cycle_count[1].CLK
sdram_clk => next_cycle_count[2].CLK
sdram_clk => next_cycle_count[3].CLK
sdram_clk => next_cycle_count[4].CLK
sdram_clk => next_cycle_count[5].CLK
sdram_clk => next_cycle_count[6].CLK
sdram_clk => next_cycle_count[7].CLK
sdram_clk => next_cycle_count[8].CLK
sdram_clk => next_cycle_count[9].CLK
sdram_clk => next_cycle_count[10].CLK
sdram_clk => next_cycle_count[11].CLK
sdram_clk => next_cycle_count[12].CLK
sdram_clk => next_cycle_count[13].CLK
sdram_clk => next_cycle_count[14].CLK
sdram_clk => next_cycle_count[15].CLK
sdram_clk => next_cycle_count[16].CLK
sdram_clk => next_cycle_count[17].CLK
sdram_clk => next_cycle_count[18].CLK
sdram_clk => next_cycle_count[19].CLK
sdram_clk => next_cycle_count[20].CLK
sdram_clk => next_cycle_count[21].CLK
sdram_clk => next_cycle_count[22].CLK
sdram_clk => next_cycle_count[23].CLK
sdram_clk => next_cycle_count[24].CLK
sdram_clk => next_cycle_count[25].CLK
sdram_clk => next_cycle_count[26].CLK
sdram_clk => next_cycle_count[27].CLK
sdram_clk => next_cycle_count[28].CLK
sdram_clk => next_cycle_count[29].CLK
sdram_clk => next_cycle_count[30].CLK
sdram_clk => next_cycle_count[31].CLK
sdram_clk => ba[0].CLK
sdram_clk => ba[1].CLK
sdram_clk => adr_o[0]~reg0.CLK
sdram_clk => adr_o[1]~reg0.CLK
sdram_clk => adr_o[2]~reg0.CLK
sdram_clk => adr_o[3]~reg0.CLK
sdram_clk => adr_o[4]~reg0.CLK
sdram_clk => adr_o[5]~reg0.CLK
sdram_clk => adr_o[6]~reg0.CLK
sdram_clk => adr_o[7]~reg0.CLK
sdram_clk => adr_o[8]~reg0.CLK
sdram_clk => adr_o[9]~reg0.CLK
sdram_clk => adr_o[10]~reg0.CLK
sdram_clk => adr_o[11]~reg0.CLK
sdram_clk => adr_o[12]~reg0.CLK
sdram_clk => adr_o[13]~reg0.CLK
sdram_clk => adr_o[14]~reg0.CLK
sdram_clk => adr_o[15]~reg0.CLK
sdram_clk => adr_o[16]~reg0.CLK
sdram_clk => adr_o[17]~reg0.CLK
sdram_clk => adr_o[18]~reg0.CLK
sdram_clk => adr_o[19]~reg0.CLK
sdram_clk => adr_o[20]~reg0.CLK
sdram_clk => adr_o[21]~reg0.CLK
sdram_clk => adr_o[22]~reg0.CLK
sdram_clk => adr_o[23]~reg0.CLK
sdram_clk => adr_o[24]~reg0.CLK
sdram_clk => adr_o[25]~reg0.CLK
sdram_clk => adr_o[26]~reg0.CLK
sdram_clk => adr_o[27]~reg0.CLK
sdram_clk => adr_o[28]~reg0.CLK
sdram_clk => adr_o[29]~reg0.CLK
sdram_clk => adr_o[30]~reg0.CLK
sdram_clk => adr_o[31]~reg0.CLK
sdram_clk => refresh_count[0].CLK
sdram_clk => refresh_count[1].CLK
sdram_clk => refresh_count[2].CLK
sdram_clk => refresh_count[3].CLK
sdram_clk => refresh_count[4].CLK
sdram_clk => refresh_count[5].CLK
sdram_clk => refresh_count[6].CLK
sdram_clk => refresh_count[7].CLK
sdram_clk => refresh_count[8].CLK
sdram_clk => refresh_count[9].CLK
sdram_clk => refresh_count[10].CLK
sdram_clk => refresh_count[11].CLK
sdram_clk => refresh_count[12].CLK
sdram_clk => refresh_count[13].CLK
sdram_clk => refresh_count[14].CLK
sdram_clk => refresh_count[15].CLK
sdram_clk => refresh_count[16].CLK
sdram_clk => refresh_count[17].CLK
sdram_clk => refresh_count[18].CLK
sdram_clk => refresh_count[19].CLK
sdram_clk => refresh_count[20].CLK
sdram_clk => refresh_count[21].CLK
sdram_clk => refresh_count[22].CLK
sdram_clk => refresh_count[23].CLK
sdram_clk => refresh_count[24].CLK
sdram_clk => refresh_count[25].CLK
sdram_clk => refresh_count[26].CLK
sdram_clk => refresh_count[27].CLK
sdram_clk => refresh_count[28].CLK
sdram_clk => refresh_count[29].CLK
sdram_clk => refresh_count[30].CLK
sdram_clk => refresh_count[31].CLK
sdram_clk => bank_active[0].CLK
sdram_clk => bank_active[1].CLK
sdram_clk => bank_active[2].CLK
sdram_clk => bank_active[3].CLK
sdram_clk => we_r.CLK
sdram_clk => cycle_count[0].CLK
sdram_clk => cycle_count[1].CLK
sdram_clk => cycle_count[2].CLK
sdram_clk => cycle_count[3].CLK
sdram_clk => cycle_count[4].CLK
sdram_clk => cycle_count[5].CLK
sdram_clk => cycle_count[6].CLK
sdram_clk => cycle_count[7].CLK
sdram_clk => cycle_count[8].CLK
sdram_clk => cycle_count[9].CLK
sdram_clk => cycle_count[10].CLK
sdram_clk => cycle_count[11].CLK
sdram_clk => cycle_count[12].CLK
sdram_clk => cycle_count[13].CLK
sdram_clk => cycle_count[14].CLK
sdram_clk => cycle_count[15].CLK
sdram_clk => cycle_count[16].CLK
sdram_clk => cycle_count[17].CLK
sdram_clk => cycle_count[18].CLK
sdram_clk => cycle_count[19].CLK
sdram_clk => cycle_count[20].CLK
sdram_clk => cycle_count[21].CLK
sdram_clk => cycle_count[22].CLK
sdram_clk => cycle_count[23].CLK
sdram_clk => cycle_count[24].CLK
sdram_clk => cycle_count[25].CLK
sdram_clk => cycle_count[26].CLK
sdram_clk => cycle_count[27].CLK
sdram_clk => cycle_count[28].CLK
sdram_clk => cycle_count[29].CLK
sdram_clk => cycle_count[30].CLK
sdram_clk => cycle_count[31].CLK
sdram_clk => ack_o~reg0.CLK
sdram_clk => a[0].CLK
sdram_clk => a[1].CLK
sdram_clk => a[2].CLK
sdram_clk => a[3].CLK
sdram_clk => a[4].CLK
sdram_clk => a[5].CLK
sdram_clk => a[6].CLK
sdram_clk => a[7].CLK
sdram_clk => a[8].CLK
sdram_clk => a[9].CLK
sdram_clk => a[10].CLK
sdram_clk => a[11].CLK
sdram_clk => a[12].CLK
sdram_clk => state[0].CLK
sdram_clk => state[1].CLK
sdram_clk => state[2].CLK
sdram_clk => state[3].CLK
sdram_clk => cmd[0].CLK
sdram_clk => cmd[1].CLK
sdram_clk => cmd[2].CLK
sdram_clk => cmd[3].CLK
sdram_clk => cmd[4].CLK
sdram_clk => dqm_o[0]~reg0.CLK
sdram_clk => dqm_o[1]~reg0.CLK
sdram_clk => dq_o[0]~reg0.CLK
sdram_clk => dq_o[1]~reg0.CLK
sdram_clk => dq_o[2]~reg0.CLK
sdram_clk => dq_o[3]~reg0.CLK
sdram_clk => dq_o[4]~reg0.CLK
sdram_clk => dq_o[5]~reg0.CLK
sdram_clk => dq_o[6]~reg0.CLK
sdram_clk => dq_o[7]~reg0.CLK
sdram_clk => dq_o[8]~reg0.CLK
sdram_clk => dq_o[9]~reg0.CLK
sdram_clk => dq_o[10]~reg0.CLK
sdram_clk => dq_o[11]~reg0.CLK
sdram_clk => dq_o[12]~reg0.CLK
sdram_clk => dq_o[13]~reg0.CLK
sdram_clk => dq_o[14]~reg0.CLK
sdram_clk => dq_o[15]~reg0.CLK
sdram_clk => dq_oe_o~reg0.CLK
sdram_clk => row_active.CLK0
ba_o[0] <= ba[0].DB_MAX_OUTPUT_PORT_TYPE
ba_o[1] <= ba[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
a_o[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
a_o[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
a_o[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
a_o[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
a_o[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
a_o[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
a_o[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
a_o[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
a_o[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
a_o[10] <= a_o.DB_MAX_OUTPUT_PORT_TYPE
a_o[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
a_o[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
cs_n_o <= <GND>
ras_o <= cmd[2].DB_MAX_OUTPUT_PORT_TYPE
cas_o <= cmd[1].DB_MAX_OUTPUT_PORT_TYPE
we_o <= cmd[0].DB_MAX_OUTPUT_PORT_TYPE
dq_o[0] <= dq_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[1] <= dq_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[2] <= dq_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[3] <= dq_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[4] <= dq_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[5] <= dq_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[6] <= dq_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[7] <= dq_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[8] <= dq_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[9] <= dq_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[10] <= dq_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[11] <= dq_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[12] <= dq_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[13] <= dq_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[14] <= dq_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_o[15] <= dq_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[0] <= dqm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm_o[1] <= dqm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq_i[0] => dat_o.DATAB
dq_i[1] => dat_o.DATAB
dq_i[2] => dat_o.DATAB
dq_i[3] => dat_o.DATAB
dq_i[4] => dat_o.DATAB
dq_i[5] => dat_o.DATAB
dq_i[6] => dat_o.DATAB
dq_i[7] => dat_o.DATAB
dq_i[8] => dat_o.DATAB
dq_i[9] => dat_o.DATAB
dq_i[10] => dat_o.DATAB
dq_i[11] => dat_o.DATAB
dq_i[12] => dat_o.DATAB
dq_i[13] => dat_o.DATAB
dq_i[14] => dat_o.DATAB
dq_i[15] => dat_o.DATAB
dq_oe_o <= dq_oe_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
cke_o <= <VCC>
idle_o <= idle_o.DB_MAX_OUTPUT_PORT_TYPE
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[0] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[1] => adr_o.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[1] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => adr_o.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[2] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => adr_o.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[3] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => adr_o.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[4] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => adr_o.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[5] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => adr_o.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[6] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => adr_o.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[7] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => adr_o.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[8] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => adr_o.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[9] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => adr_o.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => Equal0.IN2
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => a.DATAB
adr_i[10] => row_active.data_a[0].DATAIN
adr_i[10] => row_active.DATAIN
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => adr_o.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => Equal0.IN1
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => a.DATAB
adr_i[11] => row_active.data_a[1].DATAIN
adr_i[11] => row_active.DATAIN1
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => adr_o.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => Equal0.IN0
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => a.DATAB
adr_i[12] => row_active.data_a[2].DATAIN
adr_i[12] => row_active.DATAIN2
adr_i[13] => Equal0.IN25
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => a.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => adr_o.DATAB
adr_i[13] => row_active.data_a[3].DATAIN
adr_i[13] => row_active.DATAIN3
adr_i[14] => Equal0.IN24
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => a.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => adr_o.DATAB
adr_i[14] => row_active.data_a[4].DATAIN
adr_i[14] => row_active.DATAIN4
adr_i[15] => Equal0.IN23
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => a.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => adr_o.DATAB
adr_i[15] => row_active.data_a[5].DATAIN
adr_i[15] => row_active.DATAIN5
adr_i[16] => Equal0.IN22
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => a.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => adr_o.DATAB
adr_i[16] => row_active.data_a[6].DATAIN
adr_i[16] => row_active.DATAIN6
adr_i[17] => Equal0.IN21
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => a.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => adr_o.DATAB
adr_i[17] => row_active.data_a[7].DATAIN
adr_i[17] => row_active.DATAIN7
adr_i[18] => Equal0.IN20
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => a.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => adr_o.DATAB
adr_i[18] => row_active.data_a[8].DATAIN
adr_i[18] => row_active.DATAIN8
adr_i[19] => Equal0.IN19
adr_i[19] => a.DATAB
adr_i[19] => a.DATAB
adr_i[19] => a.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => adr_o.DATAB
adr_i[19] => row_active.data_a[9].DATAIN
adr_i[19] => row_active.DATAIN9
adr_i[20] => Equal0.IN18
adr_i[20] => a.DATAB
adr_i[20] => a.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => adr_o.DATAB
adr_i[20] => row_active.data_a[10].DATAIN
adr_i[20] => row_active.DATAIN10
adr_i[21] => Equal0.IN17
adr_i[21] => a.DATAB
adr_i[21] => a.DATAB
adr_i[21] => a.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => adr_o.DATAB
adr_i[21] => row_active.data_a[11].DATAIN
adr_i[21] => row_active.DATAIN11
adr_i[22] => Equal0.IN16
adr_i[22] => a.DATAB
adr_i[22] => a.DATAB
adr_i[22] => a.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => adr_o.DATAB
adr_i[22] => row_active.data_a[12].DATAIN
adr_i[22] => row_active.DATAIN12
adr_i[23] => Mux0.IN5
adr_i[23] => Decoder0.IN1
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => ba.DATAB
adr_i[23] => Mux112.IN19
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => adr_o.DATAB
adr_i[23] => row_active.waddr_a[0].DATAIN
adr_i[23] => row_active.WADDR
adr_i[23] => row_active.RADDR
adr_i[24] => Mux0.IN4
adr_i[24] => Decoder0.IN0
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => ba.DATAB
adr_i[24] => Mux111.IN19
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => adr_o.DATAB
adr_i[24] => row_active.waddr_a[1].DATAIN
adr_i[24] => row_active.WADDR1
adr_i[24] => row_active.RADDR1
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[25] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[26] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[27] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[28] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[29] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[30] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_i[31] => adr_o.DATAB
adr_o[0] <= adr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[0] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[1] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[2] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[3] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[4] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[5] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[6] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[7] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[8] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[9] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[10] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[11] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[12] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[13] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[14] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_i[15] => dq_o.DATAB
dat_o[0] <= dat_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[0] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
sel_i[1] => dqm_o.DATAB
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => state.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_cycle_count.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => next_state.OUTPUTSELECT
acc_i => always0.IN1
acc_i => always0.IN1
acc_i => we_r.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => a.OUTPUTSELECT
acc_i => we_r.OUTPUTSELECT
acc_i => state.DATAA
acc_i => cmd.DATAA
acc_i => cmd.DATAA
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
we_i => dqm_o.OUTPUTSELECT
we_i => dqm_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => dq_o.OUTPUTSELECT
we_i => always0.IN1
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => we_r.DATAB
we_i => dq_oe_o.DATAB
we_i => state.DATAB
we_i => always0.IN1
we_i => cmd.DATAB
we_i => state.DATAB


|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter
wb_clk => wb_clk.IN1
wb_rst => wb_rst.IN1
wb_adr_i[0] => wbp_adr_i[0][0].IN1
wb_adr_i[1] => wbp_adr_i[0][1].IN1
wb_adr_i[2] => wbp_adr_i[0][2].IN1
wb_adr_i[3] => wbp_adr_i[0][3].IN1
wb_adr_i[4] => wbp_adr_i[0][4].IN1
wb_adr_i[5] => wbp_adr_i[0][5].IN1
wb_adr_i[6] => wbp_adr_i[0][6].IN1
wb_adr_i[7] => wbp_adr_i[0][7].IN1
wb_adr_i[8] => wbp_adr_i[0][8].IN1
wb_adr_i[9] => wbp_adr_i[0][9].IN1
wb_adr_i[10] => wbp_adr_i[0][10].IN1
wb_adr_i[11] => wbp_adr_i[0][11].IN1
wb_adr_i[12] => wbp_adr_i[0][12].IN1
wb_adr_i[13] => wbp_adr_i[0][13].IN1
wb_adr_i[14] => wbp_adr_i[0][14].IN1
wb_adr_i[15] => wbp_adr_i[0][15].IN1
wb_adr_i[16] => wbp_adr_i[0][16].IN1
wb_adr_i[17] => wbp_adr_i[0][17].IN1
wb_adr_i[18] => wbp_adr_i[0][18].IN1
wb_adr_i[19] => wbp_adr_i[0][19].IN1
wb_adr_i[20] => wbp_adr_i[0][20].IN1
wb_adr_i[21] => wbp_adr_i[0][21].IN1
wb_adr_i[22] => wbp_adr_i[0][22].IN1
wb_adr_i[23] => wbp_adr_i[0][23].IN1
wb_adr_i[24] => wbp_adr_i[0][24].IN1
wb_adr_i[25] => wbp_adr_i[0][25].IN1
wb_adr_i[26] => wbp_adr_i[0][26].IN1
wb_adr_i[27] => wbp_adr_i[0][27].IN1
wb_adr_i[28] => wbp_adr_i[0][28].IN1
wb_adr_i[29] => wbp_adr_i[0][29].IN1
wb_adr_i[30] => wbp_adr_i[0][30].IN1
wb_adr_i[31] => wbp_adr_i[0][31].IN1
wb_stb_i[0] => wbp_stb_i[0].IN1
wb_cyc_i[0] => wbp_cyc_i[0].IN1
wb_cti_i[0] => wbp_cti_i[0][0].IN1
wb_cti_i[1] => wbp_cti_i[0][1].IN1
wb_cti_i[2] => wbp_cti_i[0][2].IN1
wb_bte_i[0] => wbp_bte_i[0][0].IN1
wb_bte_i[1] => wbp_bte_i[0][1].IN1
wb_we_i[0] => wbp_we_i[0].IN1
wb_sel_i[0] => wbp_sel_i[0][0].IN1
wb_sel_i[1] => wbp_sel_i[0][1].IN1
wb_sel_i[2] => wbp_sel_i[0][2].IN1
wb_sel_i[3] => wbp_sel_i[0][3].IN1
wb_dat_i[0] => wbp_dat_i[0][0].IN1
wb_dat_i[1] => wbp_dat_i[0][1].IN1
wb_dat_i[2] => wbp_dat_i[0][2].IN1
wb_dat_i[3] => wbp_dat_i[0][3].IN1
wb_dat_i[4] => wbp_dat_i[0][4].IN1
wb_dat_i[5] => wbp_dat_i[0][5].IN1
wb_dat_i[6] => wbp_dat_i[0][6].IN1
wb_dat_i[7] => wbp_dat_i[0][7].IN1
wb_dat_i[8] => wbp_dat_i[0][8].IN1
wb_dat_i[9] => wbp_dat_i[0][9].IN1
wb_dat_i[10] => wbp_dat_i[0][10].IN1
wb_dat_i[11] => wbp_dat_i[0][11].IN1
wb_dat_i[12] => wbp_dat_i[0][12].IN1
wb_dat_i[13] => wbp_dat_i[0][13].IN1
wb_dat_i[14] => wbp_dat_i[0][14].IN1
wb_dat_i[15] => wbp_dat_i[0][15].IN1
wb_dat_i[16] => wbp_dat_i[0][16].IN1
wb_dat_i[17] => wbp_dat_i[0][17].IN1
wb_dat_i[18] => wbp_dat_i[0][18].IN1
wb_dat_i[19] => wbp_dat_i[0][19].IN1
wb_dat_i[20] => wbp_dat_i[0][20].IN1
wb_dat_i[21] => wbp_dat_i[0][21].IN1
wb_dat_i[22] => wbp_dat_i[0][22].IN1
wb_dat_i[23] => wbp_dat_i[0][23].IN1
wb_dat_i[24] => wbp_dat_i[0][24].IN1
wb_dat_i[25] => wbp_dat_i[0][25].IN1
wb_dat_i[26] => wbp_dat_i[0][26].IN1
wb_dat_i[27] => wbp_dat_i[0][27].IN1
wb_dat_i[28] => wbp_dat_i[0][28].IN1
wb_dat_i[29] => wbp_dat_i[0][29].IN1
wb_dat_i[30] => wbp_dat_i[0][30].IN1
wb_dat_i[31] => wbp_dat_i[0][31].IN1
wb_dat_o[0] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[1] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[2] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[3] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[4] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[5] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[6] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[7] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[8] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[9] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[10] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[11] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[12] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[13] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[14] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[15] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[16] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[17] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[18] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[19] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[20] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[21] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[22] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[23] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[24] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[25] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[26] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[27] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[28] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[29] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[30] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_dat_o[31] <= wb_port:wbports[0].wb_port.wb_dat_o
wb_ack_o[0] <= wb_port:wbports[0].wb_port.wb_ack_o
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN1
sdram_idle_i => safe_to_switch.IN1
adr_i[0] => p_adr_i[0][0].IN1
adr_i[1] => p_adr_i[0][1].IN1
adr_i[2] => p_adr_i[0][2].IN1
adr_i[3] => p_adr_i[0][3].IN1
adr_i[4] => p_adr_i[0][4].IN1
adr_i[5] => p_adr_i[0][5].IN1
adr_i[6] => p_adr_i[0][6].IN1
adr_i[7] => p_adr_i[0][7].IN1
adr_i[8] => p_adr_i[0][8].IN1
adr_i[9] => p_adr_i[0][9].IN1
adr_i[10] => p_adr_i[0][10].IN1
adr_i[11] => p_adr_i[0][11].IN1
adr_i[12] => p_adr_i[0][12].IN1
adr_i[13] => p_adr_i[0][13].IN1
adr_i[14] => p_adr_i[0][14].IN1
adr_i[15] => p_adr_i[0][15].IN1
adr_i[16] => p_adr_i[0][16].IN1
adr_i[17] => p_adr_i[0][17].IN1
adr_i[18] => p_adr_i[0][18].IN1
adr_i[19] => p_adr_i[0][19].IN1
adr_i[20] => p_adr_i[0][20].IN1
adr_i[21] => p_adr_i[0][21].IN1
adr_i[22] => p_adr_i[0][22].IN1
adr_i[23] => p_adr_i[0][23].IN1
adr_i[24] => p_adr_i[0][24].IN1
adr_i[25] => p_adr_i[0][25].IN1
adr_i[26] => p_adr_i[0][26].IN1
adr_i[27] => p_adr_i[0][27].IN1
adr_i[28] => p_adr_i[0][28].IN1
adr_i[29] => p_adr_i[0][29].IN1
adr_i[30] => p_adr_i[0][30].IN1
adr_i[31] => p_adr_i[0][31].IN1
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => p_dat_i[0][0].IN1
dat_i[1] => p_dat_i[0][1].IN1
dat_i[2] => p_dat_i[0][2].IN1
dat_i[3] => p_dat_i[0][3].IN1
dat_i[4] => p_dat_i[0][4].IN1
dat_i[5] => p_dat_i[0][5].IN1
dat_i[6] => p_dat_i[0][6].IN1
dat_i[7] => p_dat_i[0][7].IN1
dat_i[8] => p_dat_i[0][8].IN1
dat_i[9] => p_dat_i[0][9].IN1
dat_i[10] => p_dat_i[0][10].IN1
dat_i[11] => p_dat_i[0][11].IN1
dat_i[12] => p_dat_i[0][12].IN1
dat_i[13] => p_dat_i[0][13].IN1
dat_i[14] => p_dat_i[0][14].IN1
dat_i[15] => p_dat_i[0][15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= wb_port:wbports[0].wb_port.acc_o
ack_i => p_ack_i.IN1
we_o <= wb_port:wbports[0].wb_port.we_o


|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port
wb_clk => wb_clk.IN2
wb_rst => wb_rst.IN1
wb_adr_i[0] => ~NO_FANOUT~
wb_adr_i[1] => ~NO_FANOUT~
wb_adr_i[2] => wb_adr_i[2].IN1
wb_adr_i[3] => wb_adr_i[3].IN1
wb_adr_i[4] => wb_adr_i[4].IN1
wb_adr_i[5] => wb_adr_i[5].IN1
wb_adr_i[6] => wb_adr_i[6].IN1
wb_adr_i[7] => wb_adr_i[7].IN1
wb_adr_i[8] => wb_adr_i[8].IN1
wb_adr_i[9] => wb_adr_i[9].IN1
wb_adr_i[10] => wb_adr_i[10].IN1
wb_adr_i[11] => wb_adr_i[11].IN1
wb_adr_i[12] => wb_adr_i[12].IN1
wb_adr_i[13] => wb_adr_i[13].IN1
wb_adr_i[14] => wb_adr_i[14].IN1
wb_adr_i[15] => wb_adr_i[15].IN1
wb_adr_i[16] => wb_adr_i[16].IN1
wb_adr_i[17] => wb_adr_i[17].IN1
wb_adr_i[18] => wb_adr_i[18].IN1
wb_adr_i[19] => wb_adr_i[19].IN1
wb_adr_i[20] => wb_adr_i[20].IN1
wb_adr_i[21] => wb_adr_i[21].IN1
wb_adr_i[22] => wb_adr_i[22].IN1
wb_adr_i[23] => wb_adr_i[23].IN1
wb_adr_i[24] => wb_adr_i[24].IN1
wb_adr_i[25] => wb_adr_i[25].IN1
wb_adr_i[26] => wb_adr_i[26].IN1
wb_adr_i[27] => wb_adr_i[27].IN1
wb_adr_i[28] => wb_adr_i[28].IN1
wb_adr_i[29] => wb_adr_i[29].IN1
wb_adr_i[30] => wb_adr_i[30].IN1
wb_adr_i[31] => wb_adr_i[31].IN1
wb_stb_i => always1.IN0
wb_cyc_i => always1.IN1
wb_cti_i[0] => Equal8.IN2
wb_cti_i[0] => Equal9.IN2
wb_cti_i[1] => Equal8.IN0
wb_cti_i[1] => Equal9.IN0
wb_cti_i[2] => Equal8.IN1
wb_cti_i[2] => Equal9.IN1
wb_bte_i[0] => Equal0.IN1
wb_bte_i[0] => Equal1.IN0
wb_bte_i[0] => Equal2.IN1
wb_bte_i[1] => Equal0.IN0
wb_bte_i[1] => Equal1.IN1
wb_bte_i[1] => Equal2.IN0
wb_we_i => always1.IN1
wb_we_i => always1.IN1
wb_sel_i[0] => wb_sel_i[0].IN1
wb_sel_i[1] => wb_sel_i[1].IN1
wb_sel_i[2] => wb_sel_i[2].IN1
wb_sel_i[3] => wb_sel_i[3].IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= bufram:bufram.do_a
wb_dat_o[1] <= bufram:bufram.do_a
wb_dat_o[2] <= bufram:bufram.do_a
wb_dat_o[3] <= bufram:bufram.do_a
wb_dat_o[4] <= bufram:bufram.do_a
wb_dat_o[5] <= bufram:bufram.do_a
wb_dat_o[6] <= bufram:bufram.do_a
wb_dat_o[7] <= bufram:bufram.do_a
wb_dat_o[8] <= bufram:bufram.do_a
wb_dat_o[9] <= bufram:bufram.do_a
wb_dat_o[10] <= bufram:bufram.do_a
wb_dat_o[11] <= bufram:bufram.do_a
wb_dat_o[12] <= bufram:bufram.do_a
wb_dat_o[13] <= bufram:bufram.do_a
wb_dat_o[14] <= bufram:bufram.do_a
wb_dat_o[15] <= bufram:bufram.do_a
wb_dat_o[16] <= bufram:bufram.do_a
wb_dat_o[17] <= bufram:bufram.do_a
wb_dat_o[18] <= bufram:bufram.do_a
wb_dat_o[19] <= bufram:bufram.do_a
wb_dat_o[20] <= bufram:bufram.do_a
wb_dat_o[21] <= bufram:bufram.do_a
wb_dat_o[22] <= bufram:bufram.do_a
wb_dat_o[23] <= bufram:bufram.do_a
wb_dat_o[24] <= bufram:bufram.do_a
wb_dat_o[25] <= bufram:bufram.do_a
wb_dat_o[26] <= bufram:bufram.do_a
wb_dat_o[27] <= bufram:bufram.do_a
wb_dat_o[28] <= bufram:bufram.do_a
wb_dat_o[29] <= bufram:bufram.do_a
wb_dat_o[30] <= bufram:bufram.do_a
wb_dat_o[31] <= bufram:bufram.do_a
wb_ack_o <= wb_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rst => sdram_rst.IN1
sdram_clk => sdram_clk.IN2
adr_i[0] => ~NO_FANOUT~
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => dat_r.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => buf_clean.OUTPUTSELECT
adr_i[1] => read_done.OUTPUTSELECT
adr_i[1] => sdram_write_bufram.DATAB
adr_i[2] => adr_i[2].IN1
adr_i[3] => adr_i[3].IN1
adr_i[4] => adr_i[4].IN1
adr_i[5] => ~NO_FANOUT~
adr_i[6] => ~NO_FANOUT~
adr_i[7] => ~NO_FANOUT~
adr_i[8] => ~NO_FANOUT~
adr_i[9] => ~NO_FANOUT~
adr_i[10] => ~NO_FANOUT~
adr_i[11] => ~NO_FANOUT~
adr_i[12] => ~NO_FANOUT~
adr_i[13] => ~NO_FANOUT~
adr_i[14] => ~NO_FANOUT~
adr_i[15] => ~NO_FANOUT~
adr_i[16] => ~NO_FANOUT~
adr_i[17] => ~NO_FANOUT~
adr_i[18] => ~NO_FANOUT~
adr_i[19] => ~NO_FANOUT~
adr_i[20] => ~NO_FANOUT~
adr_i[21] => ~NO_FANOUT~
adr_i[22] => ~NO_FANOUT~
adr_i[23] => ~NO_FANOUT~
adr_i[24] => ~NO_FANOUT~
adr_i[25] => ~NO_FANOUT~
adr_i[26] => ~NO_FANOUT~
adr_i[27] => ~NO_FANOUT~
adr_i[28] => ~NO_FANOUT~
adr_i[29] => ~NO_FANOUT~
adr_i[30] => ~NO_FANOUT~
adr_i[31] => ~NO_FANOUT~
adr_o[0] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[1] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[2] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[3] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[4] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[5] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[6] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[7] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[8] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[9] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[10] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[11] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[12] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[13] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[14] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[15] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[16] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[17] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[18] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[19] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[20] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[21] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[22] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[23] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[24] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[25] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[26] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[27] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[28] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[29] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[30] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
adr_o[31] <= adr_o.DB_MAX_OUTPUT_PORT_TYPE
dat_i[0] => dat_i[0].IN1
dat_i[1] => dat_i[1].IN1
dat_i[2] => dat_i[2].IN1
dat_i[3] => dat_i[3].IN1
dat_i[4] => dat_i[4].IN1
dat_i[5] => dat_i[5].IN1
dat_i[6] => dat_i[6].IN1
dat_i[7] => dat_i[7].IN1
dat_i[8] => dat_i[8].IN1
dat_i[9] => dat_i[9].IN1
dat_i[10] => dat_i[10].IN1
dat_i[11] => dat_i[11].IN1
dat_i[12] => dat_i[12].IN1
dat_i[13] => dat_i[13].IN1
dat_i[14] => dat_i[14].IN1
dat_i[15] => dat_i[15].IN1
dat_o[0] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[1] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[2] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[3] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[4] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[5] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[6] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[7] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[8] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[9] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[10] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[11] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[12] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[13] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[14] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
dat_o[15] <= dat_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[0] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
sel_o[1] <= sel_o.DB_MAX_OUTPUT_PORT_TYPE
acc_o <= acc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => adr_o.OUTPUTSELECT
ack_i => dat_o.IN1
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => ack_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => cycle_count.OUTPUTSELECT
ack_i => always4.IN1
ack_i => acc_o.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
ack_i => sdram_state.OUTPUTSELECT
we_o <= we_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
bufw_adr_i[0] => ~NO_FANOUT~
bufw_adr_i[1] => ~NO_FANOUT~
bufw_adr_i[2] => wb_bufram_addr.DATAB
bufw_adr_i[3] => wb_bufram_addr.DATAB
bufw_adr_i[4] => wb_bufram_addr.DATAB
bufw_adr_i[5] => Equal5.IN26
bufw_adr_i[6] => Equal5.IN25
bufw_adr_i[7] => Equal5.IN24
bufw_adr_i[8] => Equal5.IN23
bufw_adr_i[9] => Equal5.IN22
bufw_adr_i[10] => Equal5.IN21
bufw_adr_i[11] => Equal5.IN20
bufw_adr_i[12] => Equal5.IN19
bufw_adr_i[13] => Equal5.IN18
bufw_adr_i[14] => Equal5.IN17
bufw_adr_i[15] => Equal5.IN16
bufw_adr_i[16] => Equal5.IN15
bufw_adr_i[17] => Equal5.IN14
bufw_adr_i[18] => Equal5.IN13
bufw_adr_i[19] => Equal5.IN12
bufw_adr_i[20] => Equal5.IN11
bufw_adr_i[21] => Equal5.IN10
bufw_adr_i[22] => Equal5.IN9
bufw_adr_i[23] => Equal5.IN8
bufw_adr_i[24] => Equal5.IN7
bufw_adr_i[25] => Equal5.IN6
bufw_adr_i[26] => Equal5.IN5
bufw_adr_i[27] => Equal5.IN4
bufw_adr_i[28] => Equal5.IN3
bufw_adr_i[29] => Equal5.IN2
bufw_adr_i[30] => Equal5.IN1
bufw_adr_i[31] => Equal5.IN0
bufw_dat_i[0] => wb_bufram_di.DATAB
bufw_dat_i[1] => wb_bufram_di.DATAB
bufw_dat_i[2] => wb_bufram_di.DATAB
bufw_dat_i[3] => wb_bufram_di.DATAB
bufw_dat_i[4] => wb_bufram_di.DATAB
bufw_dat_i[5] => wb_bufram_di.DATAB
bufw_dat_i[6] => wb_bufram_di.DATAB
bufw_dat_i[7] => wb_bufram_di.DATAB
bufw_dat_i[8] => wb_bufram_di.DATAB
bufw_dat_i[9] => wb_bufram_di.DATAB
bufw_dat_i[10] => wb_bufram_di.DATAB
bufw_dat_i[11] => wb_bufram_di.DATAB
bufw_dat_i[12] => wb_bufram_di.DATAB
bufw_dat_i[13] => wb_bufram_di.DATAB
bufw_dat_i[14] => wb_bufram_di.DATAB
bufw_dat_i[15] => wb_bufram_di.DATAB
bufw_dat_i[16] => wb_bufram_di.DATAB
bufw_dat_i[17] => wb_bufram_di.DATAB
bufw_dat_i[18] => wb_bufram_di.DATAB
bufw_dat_i[19] => wb_bufram_di.DATAB
bufw_dat_i[20] => wb_bufram_di.DATAB
bufw_dat_i[21] => wb_bufram_di.DATAB
bufw_dat_i[22] => wb_bufram_di.DATAB
bufw_dat_i[23] => wb_bufram_di.DATAB
bufw_dat_i[24] => wb_bufram_di.DATAB
bufw_dat_i[25] => wb_bufram_di.DATAB
bufw_dat_i[26] => wb_bufram_di.DATAB
bufw_dat_i[27] => wb_bufram_di.DATAB
bufw_dat_i[28] => wb_bufram_di.DATAB
bufw_dat_i[29] => wb_bufram_di.DATAB
bufw_dat_i[30] => wb_bufram_di.DATAB
bufw_dat_i[31] => wb_bufram_di.DATAB
bufw_sel_i[0] => wb_bufram_we.DATAB
bufw_sel_i[1] => wb_bufram_we.DATAB
bufw_sel_i[2] => wb_bufram_we.DATAB
bufw_sel_i[3] => wb_bufram_we.DATAB
bufw_we_i => wb_bufram_we.IN1
bufw_we_i => wb_bufram_addr.IN1
bufw_we_i => wb_bufram_di.IN1


|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[1] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[2] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[3] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[4] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[5] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[6] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[7] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[8] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[9] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[10] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[11] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[12] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[13] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[14] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[15] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[16] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[17] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[18] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[19] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[20] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[21] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[22] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[23] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[24] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[25] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[26] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[27] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[28] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[29] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[30] <= dpram_altera:dpram_altera.dpram_altera.do_a
do_a[31] <= dpram_altera:dpram_altera.dpram_altera.do_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[1] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[2] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[3] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[4] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[5] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[6] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[7] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[8] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[9] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[10] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[11] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[12] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[13] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[14] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[15] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[16] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[17] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[18] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[19] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[20] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[21] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[22] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[23] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[24] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[25] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[26] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[27] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[28] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[29] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[30] <= dpram_altera:dpram_altera.dpram_altera.do_b
do_b[31] <= dpram_altera:dpram_altera.dpram_altera.do_b


|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
clk_a => clk_a.IN1
addr_a[0] => addr_a[0].IN1
addr_a[1] => addr_a[1].IN1
addr_a[2] => addr_a[2].IN1
we_a[0] => we_a[0].IN1
we_a[1] => we_a[1].IN1
we_a[2] => we_a[2].IN1
we_a[3] => we_a[3].IN1
di_a[0] => di_a[0].IN1
di_a[1] => di_a[1].IN1
di_a[2] => di_a[2].IN1
di_a[3] => di_a[3].IN1
di_a[4] => di_a[4].IN1
di_a[5] => di_a[5].IN1
di_a[6] => di_a[6].IN1
di_a[7] => di_a[7].IN1
di_a[8] => di_a[8].IN1
di_a[9] => di_a[9].IN1
di_a[10] => di_a[10].IN1
di_a[11] => di_a[11].IN1
di_a[12] => di_a[12].IN1
di_a[13] => di_a[13].IN1
di_a[14] => di_a[14].IN1
di_a[15] => di_a[15].IN1
di_a[16] => di_a[16].IN1
di_a[17] => di_a[17].IN1
di_a[18] => di_a[18].IN1
di_a[19] => di_a[19].IN1
di_a[20] => di_a[20].IN1
di_a[21] => di_a[21].IN1
di_a[22] => di_a[22].IN1
di_a[23] => di_a[23].IN1
di_a[24] => di_a[24].IN1
di_a[25] => di_a[25].IN1
di_a[26] => di_a[26].IN1
di_a[27] => di_a[27].IN1
di_a[28] => di_a[28].IN1
di_a[29] => di_a[29].IN1
di_a[30] => di_a[30].IN1
di_a[31] => di_a[31].IN1
do_a[0] <= altsyncram:altsyncram_component.q_a
do_a[1] <= altsyncram:altsyncram_component.q_a
do_a[2] <= altsyncram:altsyncram_component.q_a
do_a[3] <= altsyncram:altsyncram_component.q_a
do_a[4] <= altsyncram:altsyncram_component.q_a
do_a[5] <= altsyncram:altsyncram_component.q_a
do_a[6] <= altsyncram:altsyncram_component.q_a
do_a[7] <= altsyncram:altsyncram_component.q_a
do_a[8] <= altsyncram:altsyncram_component.q_a
do_a[9] <= altsyncram:altsyncram_component.q_a
do_a[10] <= altsyncram:altsyncram_component.q_a
do_a[11] <= altsyncram:altsyncram_component.q_a
do_a[12] <= altsyncram:altsyncram_component.q_a
do_a[13] <= altsyncram:altsyncram_component.q_a
do_a[14] <= altsyncram:altsyncram_component.q_a
do_a[15] <= altsyncram:altsyncram_component.q_a
do_a[16] <= altsyncram:altsyncram_component.q_a
do_a[17] <= altsyncram:altsyncram_component.q_a
do_a[18] <= altsyncram:altsyncram_component.q_a
do_a[19] <= altsyncram:altsyncram_component.q_a
do_a[20] <= altsyncram:altsyncram_component.q_a
do_a[21] <= altsyncram:altsyncram_component.q_a
do_a[22] <= altsyncram:altsyncram_component.q_a
do_a[23] <= altsyncram:altsyncram_component.q_a
do_a[24] <= altsyncram:altsyncram_component.q_a
do_a[25] <= altsyncram:altsyncram_component.q_a
do_a[26] <= altsyncram:altsyncram_component.q_a
do_a[27] <= altsyncram:altsyncram_component.q_a
do_a[28] <= altsyncram:altsyncram_component.q_a
do_a[29] <= altsyncram:altsyncram_component.q_a
do_a[30] <= altsyncram:altsyncram_component.q_a
do_a[31] <= altsyncram:altsyncram_component.q_a
clk_b => clk_b.IN1
addr_b[0] => addr_b[0].IN1
addr_b[1] => addr_b[1].IN1
addr_b[2] => addr_b[2].IN1
we_b[0] => we_b[0].IN1
we_b[1] => we_b[1].IN1
we_b[2] => we_b[2].IN1
we_b[3] => we_b[3].IN1
di_b[0] => di_b[0].IN1
di_b[1] => di_b[1].IN1
di_b[2] => di_b[2].IN1
di_b[3] => di_b[3].IN1
di_b[4] => di_b[4].IN1
di_b[5] => di_b[5].IN1
di_b[6] => di_b[6].IN1
di_b[7] => di_b[7].IN1
di_b[8] => di_b[8].IN1
di_b[9] => di_b[9].IN1
di_b[10] => di_b[10].IN1
di_b[11] => di_b[11].IN1
di_b[12] => di_b[12].IN1
di_b[13] => di_b[13].IN1
di_b[14] => di_b[14].IN1
di_b[15] => di_b[15].IN1
di_b[16] => di_b[16].IN1
di_b[17] => di_b[17].IN1
di_b[18] => di_b[18].IN1
di_b[19] => di_b[19].IN1
di_b[20] => di_b[20].IN1
di_b[21] => di_b[21].IN1
di_b[22] => di_b[22].IN1
di_b[23] => di_b[23].IN1
di_b[24] => di_b[24].IN1
di_b[25] => di_b[25].IN1
di_b[26] => di_b[26].IN1
di_b[27] => di_b[27].IN1
di_b[28] => di_b[28].IN1
di_b[29] => di_b[29].IN1
di_b[30] => di_b[30].IN1
di_b[31] => di_b[31].IN1
do_b[0] <= altsyncram:altsyncram_component.q_b
do_b[1] <= altsyncram:altsyncram_component.q_b
do_b[2] <= altsyncram:altsyncram_component.q_b
do_b[3] <= altsyncram:altsyncram_component.q_b
do_b[4] <= altsyncram:altsyncram_component.q_b
do_b[5] <= altsyncram:altsyncram_component.q_b
do_b[6] <= altsyncram:altsyncram_component.q_b
do_b[7] <= altsyncram:altsyncram_component.q_b
do_b[8] <= altsyncram:altsyncram_component.q_b
do_b[9] <= altsyncram:altsyncram_component.q_b
do_b[10] <= altsyncram:altsyncram_component.q_b
do_b[11] <= altsyncram:altsyncram_component.q_b
do_b[12] <= altsyncram:altsyncram_component.q_b
do_b[13] <= altsyncram:altsyncram_component.q_b
do_b[14] <= altsyncram:altsyncram_component.q_b
do_b[15] <= altsyncram:altsyncram_component.q_b
do_b[16] <= altsyncram:altsyncram_component.q_b
do_b[17] <= altsyncram:altsyncram_component.q_b
do_b[18] <= altsyncram:altsyncram_component.q_b
do_b[19] <= altsyncram:altsyncram_component.q_b
do_b[20] <= altsyncram:altsyncram_component.q_b
do_b[21] <= altsyncram:altsyncram_component.q_b
do_b[22] <= altsyncram:altsyncram_component.q_b
do_b[23] <= altsyncram:altsyncram_component.q_b
do_b[24] <= altsyncram:altsyncram_component.q_b
do_b[25] <= altsyncram:altsyncram_component.q_b
do_b[26] <= altsyncram:altsyncram_component.q_b
do_b[27] <= altsyncram:altsyncram_component.q_b
do_b[28] <= altsyncram:altsyncram_component.q_b
do_b[29] <= altsyncram:altsyncram_component.q_b
do_b[30] <= altsyncram:altsyncram_component.q_b
do_b[31] <= altsyncram:altsyncram_component.q_b


|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
wren_a => altsyncram_gpi2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_gpi2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gpi2:auto_generated.data_a[0]
data_a[1] => altsyncram_gpi2:auto_generated.data_a[1]
data_a[2] => altsyncram_gpi2:auto_generated.data_a[2]
data_a[3] => altsyncram_gpi2:auto_generated.data_a[3]
data_a[4] => altsyncram_gpi2:auto_generated.data_a[4]
data_a[5] => altsyncram_gpi2:auto_generated.data_a[5]
data_a[6] => altsyncram_gpi2:auto_generated.data_a[6]
data_a[7] => altsyncram_gpi2:auto_generated.data_a[7]
data_a[8] => altsyncram_gpi2:auto_generated.data_a[8]
data_a[9] => altsyncram_gpi2:auto_generated.data_a[9]
data_a[10] => altsyncram_gpi2:auto_generated.data_a[10]
data_a[11] => altsyncram_gpi2:auto_generated.data_a[11]
data_a[12] => altsyncram_gpi2:auto_generated.data_a[12]
data_a[13] => altsyncram_gpi2:auto_generated.data_a[13]
data_a[14] => altsyncram_gpi2:auto_generated.data_a[14]
data_a[15] => altsyncram_gpi2:auto_generated.data_a[15]
data_a[16] => altsyncram_gpi2:auto_generated.data_a[16]
data_a[17] => altsyncram_gpi2:auto_generated.data_a[17]
data_a[18] => altsyncram_gpi2:auto_generated.data_a[18]
data_a[19] => altsyncram_gpi2:auto_generated.data_a[19]
data_a[20] => altsyncram_gpi2:auto_generated.data_a[20]
data_a[21] => altsyncram_gpi2:auto_generated.data_a[21]
data_a[22] => altsyncram_gpi2:auto_generated.data_a[22]
data_a[23] => altsyncram_gpi2:auto_generated.data_a[23]
data_a[24] => altsyncram_gpi2:auto_generated.data_a[24]
data_a[25] => altsyncram_gpi2:auto_generated.data_a[25]
data_a[26] => altsyncram_gpi2:auto_generated.data_a[26]
data_a[27] => altsyncram_gpi2:auto_generated.data_a[27]
data_a[28] => altsyncram_gpi2:auto_generated.data_a[28]
data_a[29] => altsyncram_gpi2:auto_generated.data_a[29]
data_a[30] => altsyncram_gpi2:auto_generated.data_a[30]
data_a[31] => altsyncram_gpi2:auto_generated.data_a[31]
data_b[0] => altsyncram_gpi2:auto_generated.data_b[0]
data_b[1] => altsyncram_gpi2:auto_generated.data_b[1]
data_b[2] => altsyncram_gpi2:auto_generated.data_b[2]
data_b[3] => altsyncram_gpi2:auto_generated.data_b[3]
data_b[4] => altsyncram_gpi2:auto_generated.data_b[4]
data_b[5] => altsyncram_gpi2:auto_generated.data_b[5]
data_b[6] => altsyncram_gpi2:auto_generated.data_b[6]
data_b[7] => altsyncram_gpi2:auto_generated.data_b[7]
data_b[8] => altsyncram_gpi2:auto_generated.data_b[8]
data_b[9] => altsyncram_gpi2:auto_generated.data_b[9]
data_b[10] => altsyncram_gpi2:auto_generated.data_b[10]
data_b[11] => altsyncram_gpi2:auto_generated.data_b[11]
data_b[12] => altsyncram_gpi2:auto_generated.data_b[12]
data_b[13] => altsyncram_gpi2:auto_generated.data_b[13]
data_b[14] => altsyncram_gpi2:auto_generated.data_b[14]
data_b[15] => altsyncram_gpi2:auto_generated.data_b[15]
data_b[16] => altsyncram_gpi2:auto_generated.data_b[16]
data_b[17] => altsyncram_gpi2:auto_generated.data_b[17]
data_b[18] => altsyncram_gpi2:auto_generated.data_b[18]
data_b[19] => altsyncram_gpi2:auto_generated.data_b[19]
data_b[20] => altsyncram_gpi2:auto_generated.data_b[20]
data_b[21] => altsyncram_gpi2:auto_generated.data_b[21]
data_b[22] => altsyncram_gpi2:auto_generated.data_b[22]
data_b[23] => altsyncram_gpi2:auto_generated.data_b[23]
data_b[24] => altsyncram_gpi2:auto_generated.data_b[24]
data_b[25] => altsyncram_gpi2:auto_generated.data_b[25]
data_b[26] => altsyncram_gpi2:auto_generated.data_b[26]
data_b[27] => altsyncram_gpi2:auto_generated.data_b[27]
data_b[28] => altsyncram_gpi2:auto_generated.data_b[28]
data_b[29] => altsyncram_gpi2:auto_generated.data_b[29]
data_b[30] => altsyncram_gpi2:auto_generated.data_b[30]
data_b[31] => altsyncram_gpi2:auto_generated.data_b[31]
address_a[0] => altsyncram_gpi2:auto_generated.address_a[0]
address_a[1] => altsyncram_gpi2:auto_generated.address_a[1]
address_a[2] => altsyncram_gpi2:auto_generated.address_a[2]
address_a[3] => altsyncram_gpi2:auto_generated.address_a[3]
address_b[0] => altsyncram_gpi2:auto_generated.address_b[0]
address_b[1] => altsyncram_gpi2:auto_generated.address_b[1]
address_b[2] => altsyncram_gpi2:auto_generated.address_b[2]
address_b[3] => altsyncram_gpi2:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gpi2:auto_generated.clock0
clock1 => altsyncram_gpi2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_gpi2:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_gpi2:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_gpi2:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_gpi2:auto_generated.byteena_a[3]
byteena_b[0] => altsyncram_gpi2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_gpi2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_gpi2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_gpi2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_gpi2:auto_generated.q_a[0]
q_a[1] <= altsyncram_gpi2:auto_generated.q_a[1]
q_a[2] <= altsyncram_gpi2:auto_generated.q_a[2]
q_a[3] <= altsyncram_gpi2:auto_generated.q_a[3]
q_a[4] <= altsyncram_gpi2:auto_generated.q_a[4]
q_a[5] <= altsyncram_gpi2:auto_generated.q_a[5]
q_a[6] <= altsyncram_gpi2:auto_generated.q_a[6]
q_a[7] <= altsyncram_gpi2:auto_generated.q_a[7]
q_a[8] <= altsyncram_gpi2:auto_generated.q_a[8]
q_a[9] <= altsyncram_gpi2:auto_generated.q_a[9]
q_a[10] <= altsyncram_gpi2:auto_generated.q_a[10]
q_a[11] <= altsyncram_gpi2:auto_generated.q_a[11]
q_a[12] <= altsyncram_gpi2:auto_generated.q_a[12]
q_a[13] <= altsyncram_gpi2:auto_generated.q_a[13]
q_a[14] <= altsyncram_gpi2:auto_generated.q_a[14]
q_a[15] <= altsyncram_gpi2:auto_generated.q_a[15]
q_a[16] <= altsyncram_gpi2:auto_generated.q_a[16]
q_a[17] <= altsyncram_gpi2:auto_generated.q_a[17]
q_a[18] <= altsyncram_gpi2:auto_generated.q_a[18]
q_a[19] <= altsyncram_gpi2:auto_generated.q_a[19]
q_a[20] <= altsyncram_gpi2:auto_generated.q_a[20]
q_a[21] <= altsyncram_gpi2:auto_generated.q_a[21]
q_a[22] <= altsyncram_gpi2:auto_generated.q_a[22]
q_a[23] <= altsyncram_gpi2:auto_generated.q_a[23]
q_a[24] <= altsyncram_gpi2:auto_generated.q_a[24]
q_a[25] <= altsyncram_gpi2:auto_generated.q_a[25]
q_a[26] <= altsyncram_gpi2:auto_generated.q_a[26]
q_a[27] <= altsyncram_gpi2:auto_generated.q_a[27]
q_a[28] <= altsyncram_gpi2:auto_generated.q_a[28]
q_a[29] <= altsyncram_gpi2:auto_generated.q_a[29]
q_a[30] <= altsyncram_gpi2:auto_generated.q_a[30]
q_a[31] <= altsyncram_gpi2:auto_generated.q_a[31]
q_b[0] <= altsyncram_gpi2:auto_generated.q_b[0]
q_b[1] <= altsyncram_gpi2:auto_generated.q_b[1]
q_b[2] <= altsyncram_gpi2:auto_generated.q_b[2]
q_b[3] <= altsyncram_gpi2:auto_generated.q_b[3]
q_b[4] <= altsyncram_gpi2:auto_generated.q_b[4]
q_b[5] <= altsyncram_gpi2:auto_generated.q_b[5]
q_b[6] <= altsyncram_gpi2:auto_generated.q_b[6]
q_b[7] <= altsyncram_gpi2:auto_generated.q_b[7]
q_b[8] <= altsyncram_gpi2:auto_generated.q_b[8]
q_b[9] <= altsyncram_gpi2:auto_generated.q_b[9]
q_b[10] <= altsyncram_gpi2:auto_generated.q_b[10]
q_b[11] <= altsyncram_gpi2:auto_generated.q_b[11]
q_b[12] <= altsyncram_gpi2:auto_generated.q_b[12]
q_b[13] <= altsyncram_gpi2:auto_generated.q_b[13]
q_b[14] <= altsyncram_gpi2:auto_generated.q_b[14]
q_b[15] <= altsyncram_gpi2:auto_generated.q_b[15]
q_b[16] <= altsyncram_gpi2:auto_generated.q_b[16]
q_b[17] <= altsyncram_gpi2:auto_generated.q_b[17]
q_b[18] <= altsyncram_gpi2:auto_generated.q_b[18]
q_b[19] <= altsyncram_gpi2:auto_generated.q_b[19]
q_b[20] <= altsyncram_gpi2:auto_generated.q_b[20]
q_b[21] <= altsyncram_gpi2:auto_generated.q_b[21]
q_b[22] <= altsyncram_gpi2:auto_generated.q_b[22]
q_b[23] <= altsyncram_gpi2:auto_generated.q_b[23]
q_b[24] <= altsyncram_gpi2:auto_generated.q_b[24]
q_b[25] <= altsyncram_gpi2:auto_generated.q_b[25]
q_b[26] <= altsyncram_gpi2:auto_generated.q_b[26]
q_b[27] <= altsyncram_gpi2:auto_generated.q_b[27]
q_b[28] <= altsyncram_gpi2:auto_generated.q_b[28]
q_b[29] <= altsyncram_gpi2:auto_generated.q_b[29]
q_b[30] <= altsyncram_gpi2:auto_generated.q_b[30]
q_b[31] <= altsyncram_gpi2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_gpi2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|msystem|wb_sdram_ctrl:u_sdram|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => wr_addr_gray.OUTPUTSELECT
wr_rst_i => full_o.OUTPUTSELECT
wr_clk_i => mem.we_a.CLK
wr_clk_i => mem.waddr_a[2].CLK
wr_clk_i => mem.waddr_a[1].CLK
wr_clk_i => mem.waddr_a[0].CLK
wr_clk_i => mem.data_a[71].CLK
wr_clk_i => mem.data_a[70].CLK
wr_clk_i => mem.data_a[69].CLK
wr_clk_i => mem.data_a[68].CLK
wr_clk_i => mem.data_a[67].CLK
wr_clk_i => mem.data_a[66].CLK
wr_clk_i => mem.data_a[65].CLK
wr_clk_i => mem.data_a[64].CLK
wr_clk_i => mem.data_a[63].CLK
wr_clk_i => mem.data_a[62].CLK
wr_clk_i => mem.data_a[61].CLK
wr_clk_i => mem.data_a[60].CLK
wr_clk_i => mem.data_a[59].CLK
wr_clk_i => mem.data_a[58].CLK
wr_clk_i => mem.data_a[57].CLK
wr_clk_i => mem.data_a[56].CLK
wr_clk_i => mem.data_a[55].CLK
wr_clk_i => mem.data_a[54].CLK
wr_clk_i => mem.data_a[53].CLK
wr_clk_i => mem.data_a[52].CLK
wr_clk_i => mem.data_a[51].CLK
wr_clk_i => mem.data_a[50].CLK
wr_clk_i => mem.data_a[49].CLK
wr_clk_i => mem.data_a[48].CLK
wr_clk_i => mem.data_a[47].CLK
wr_clk_i => mem.data_a[46].CLK
wr_clk_i => mem.data_a[45].CLK
wr_clk_i => mem.data_a[44].CLK
wr_clk_i => mem.data_a[43].CLK
wr_clk_i => mem.data_a[42].CLK
wr_clk_i => mem.data_a[41].CLK
wr_clk_i => mem.data_a[40].CLK
wr_clk_i => mem.data_a[39].CLK
wr_clk_i => mem.data_a[38].CLK
wr_clk_i => mem.data_a[37].CLK
wr_clk_i => mem.data_a[36].CLK
wr_clk_i => mem.data_a[35].CLK
wr_clk_i => mem.data_a[34].CLK
wr_clk_i => mem.data_a[33].CLK
wr_clk_i => mem.data_a[32].CLK
wr_clk_i => mem.data_a[31].CLK
wr_clk_i => mem.data_a[30].CLK
wr_clk_i => mem.data_a[29].CLK
wr_clk_i => mem.data_a[28].CLK
wr_clk_i => mem.data_a[27].CLK
wr_clk_i => mem.data_a[26].CLK
wr_clk_i => mem.data_a[25].CLK
wr_clk_i => mem.data_a[24].CLK
wr_clk_i => mem.data_a[23].CLK
wr_clk_i => mem.data_a[22].CLK
wr_clk_i => mem.data_a[21].CLK
wr_clk_i => mem.data_a[20].CLK
wr_clk_i => mem.data_a[19].CLK
wr_clk_i => mem.data_a[18].CLK
wr_clk_i => mem.data_a[17].CLK
wr_clk_i => mem.data_a[16].CLK
wr_clk_i => mem.data_a[15].CLK
wr_clk_i => mem.data_a[14].CLK
wr_clk_i => mem.data_a[13].CLK
wr_clk_i => mem.data_a[12].CLK
wr_clk_i => mem.data_a[11].CLK
wr_clk_i => mem.data_a[10].CLK
wr_clk_i => mem.data_a[9].CLK
wr_clk_i => mem.data_a[8].CLK
wr_clk_i => mem.data_a[7].CLK
wr_clk_i => mem.data_a[6].CLK
wr_clk_i => mem.data_a[5].CLK
wr_clk_i => mem.data_a[4].CLK
wr_clk_i => mem.data_a[3].CLK
wr_clk_i => mem.data_a[2].CLK
wr_clk_i => mem.data_a[1].CLK
wr_clk_i => mem.data_a[0].CLK
wr_clk_i => full_o~reg0.CLK
wr_clk_i => rd_addr_gray_wr_r[0].CLK
wr_clk_i => rd_addr_gray_wr_r[1].CLK
wr_clk_i => rd_addr_gray_wr_r[2].CLK
wr_clk_i => rd_addr_gray_wr[0].CLK
wr_clk_i => rd_addr_gray_wr[1].CLK
wr_clk_i => rd_addr_gray_wr[2].CLK
wr_clk_i => wr_addr_gray[0].CLK
wr_clk_i => wr_addr_gray[1].CLK
wr_clk_i => wr_addr_gray[2].CLK
wr_clk_i => wr_addr[0].CLK
wr_clk_i => wr_addr[1].CLK
wr_clk_i => wr_addr[2].CLK
wr_clk_i => mem.CLK0
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => wr_addr_gray.OUTPUTSELECT
wr_en_i => full_o.OUTPUTSELECT
wr_en_i => mem.we_a.DATAIN
wr_en_i => mem.WE
wr_data_i[0] => mem.data_a[0].DATAIN
wr_data_i[0] => mem.DATAIN
wr_data_i[1] => mem.data_a[1].DATAIN
wr_data_i[1] => mem.DATAIN1
wr_data_i[2] => mem.data_a[2].DATAIN
wr_data_i[2] => mem.DATAIN2
wr_data_i[3] => mem.data_a[3].DATAIN
wr_data_i[3] => mem.DATAIN3
wr_data_i[4] => mem.data_a[4].DATAIN
wr_data_i[4] => mem.DATAIN4
wr_data_i[5] => mem.data_a[5].DATAIN
wr_data_i[5] => mem.DATAIN5
wr_data_i[6] => mem.data_a[6].DATAIN
wr_data_i[6] => mem.DATAIN6
wr_data_i[7] => mem.data_a[7].DATAIN
wr_data_i[7] => mem.DATAIN7
wr_data_i[8] => mem.data_a[8].DATAIN
wr_data_i[8] => mem.DATAIN8
wr_data_i[9] => mem.data_a[9].DATAIN
wr_data_i[9] => mem.DATAIN9
wr_data_i[10] => mem.data_a[10].DATAIN
wr_data_i[10] => mem.DATAIN10
wr_data_i[11] => mem.data_a[11].DATAIN
wr_data_i[11] => mem.DATAIN11
wr_data_i[12] => mem.data_a[12].DATAIN
wr_data_i[12] => mem.DATAIN12
wr_data_i[13] => mem.data_a[13].DATAIN
wr_data_i[13] => mem.DATAIN13
wr_data_i[14] => mem.data_a[14].DATAIN
wr_data_i[14] => mem.DATAIN14
wr_data_i[15] => mem.data_a[15].DATAIN
wr_data_i[15] => mem.DATAIN15
wr_data_i[16] => mem.data_a[16].DATAIN
wr_data_i[16] => mem.DATAIN16
wr_data_i[17] => mem.data_a[17].DATAIN
wr_data_i[17] => mem.DATAIN17
wr_data_i[18] => mem.data_a[18].DATAIN
wr_data_i[18] => mem.DATAIN18
wr_data_i[19] => mem.data_a[19].DATAIN
wr_data_i[19] => mem.DATAIN19
wr_data_i[20] => mem.data_a[20].DATAIN
wr_data_i[20] => mem.DATAIN20
wr_data_i[21] => mem.data_a[21].DATAIN
wr_data_i[21] => mem.DATAIN21
wr_data_i[22] => mem.data_a[22].DATAIN
wr_data_i[22] => mem.DATAIN22
wr_data_i[23] => mem.data_a[23].DATAIN
wr_data_i[23] => mem.DATAIN23
wr_data_i[24] => mem.data_a[24].DATAIN
wr_data_i[24] => mem.DATAIN24
wr_data_i[25] => mem.data_a[25].DATAIN
wr_data_i[25] => mem.DATAIN25
wr_data_i[26] => mem.data_a[26].DATAIN
wr_data_i[26] => mem.DATAIN26
wr_data_i[27] => mem.data_a[27].DATAIN
wr_data_i[27] => mem.DATAIN27
wr_data_i[28] => mem.data_a[28].DATAIN
wr_data_i[28] => mem.DATAIN28
wr_data_i[29] => mem.data_a[29].DATAIN
wr_data_i[29] => mem.DATAIN29
wr_data_i[30] => mem.data_a[30].DATAIN
wr_data_i[30] => mem.DATAIN30
wr_data_i[31] => mem.data_a[31].DATAIN
wr_data_i[31] => mem.DATAIN31
wr_data_i[32] => mem.data_a[32].DATAIN
wr_data_i[32] => mem.DATAIN32
wr_data_i[33] => mem.data_a[33].DATAIN
wr_data_i[33] => mem.DATAIN33
wr_data_i[34] => mem.data_a[34].DATAIN
wr_data_i[34] => mem.DATAIN34
wr_data_i[35] => mem.data_a[35].DATAIN
wr_data_i[35] => mem.DATAIN35
wr_data_i[36] => mem.data_a[36].DATAIN
wr_data_i[36] => mem.DATAIN36
wr_data_i[37] => mem.data_a[37].DATAIN
wr_data_i[37] => mem.DATAIN37
wr_data_i[38] => mem.data_a[38].DATAIN
wr_data_i[38] => mem.DATAIN38
wr_data_i[39] => mem.data_a[39].DATAIN
wr_data_i[39] => mem.DATAIN39
wr_data_i[40] => mem.data_a[40].DATAIN
wr_data_i[40] => mem.DATAIN40
wr_data_i[41] => mem.data_a[41].DATAIN
wr_data_i[41] => mem.DATAIN41
wr_data_i[42] => mem.data_a[42].DATAIN
wr_data_i[42] => mem.DATAIN42
wr_data_i[43] => mem.data_a[43].DATAIN
wr_data_i[43] => mem.DATAIN43
wr_data_i[44] => mem.data_a[44].DATAIN
wr_data_i[44] => mem.DATAIN44
wr_data_i[45] => mem.data_a[45].DATAIN
wr_data_i[45] => mem.DATAIN45
wr_data_i[46] => mem.data_a[46].DATAIN
wr_data_i[46] => mem.DATAIN46
wr_data_i[47] => mem.data_a[47].DATAIN
wr_data_i[47] => mem.DATAIN47
wr_data_i[48] => mem.data_a[48].DATAIN
wr_data_i[48] => mem.DATAIN48
wr_data_i[49] => mem.data_a[49].DATAIN
wr_data_i[49] => mem.DATAIN49
wr_data_i[50] => mem.data_a[50].DATAIN
wr_data_i[50] => mem.DATAIN50
wr_data_i[51] => mem.data_a[51].DATAIN
wr_data_i[51] => mem.DATAIN51
wr_data_i[52] => mem.data_a[52].DATAIN
wr_data_i[52] => mem.DATAIN52
wr_data_i[53] => mem.data_a[53].DATAIN
wr_data_i[53] => mem.DATAIN53
wr_data_i[54] => mem.data_a[54].DATAIN
wr_data_i[54] => mem.DATAIN54
wr_data_i[55] => mem.data_a[55].DATAIN
wr_data_i[55] => mem.DATAIN55
wr_data_i[56] => mem.data_a[56].DATAIN
wr_data_i[56] => mem.DATAIN56
wr_data_i[57] => mem.data_a[57].DATAIN
wr_data_i[57] => mem.DATAIN57
wr_data_i[58] => mem.data_a[58].DATAIN
wr_data_i[58] => mem.DATAIN58
wr_data_i[59] => mem.data_a[59].DATAIN
wr_data_i[59] => mem.DATAIN59
wr_data_i[60] => mem.data_a[60].DATAIN
wr_data_i[60] => mem.DATAIN60
wr_data_i[61] => mem.data_a[61].DATAIN
wr_data_i[61] => mem.DATAIN61
wr_data_i[62] => mem.data_a[62].DATAIN
wr_data_i[62] => mem.DATAIN62
wr_data_i[63] => mem.data_a[63].DATAIN
wr_data_i[63] => mem.DATAIN63
wr_data_i[64] => mem.data_a[64].DATAIN
wr_data_i[64] => mem.DATAIN64
wr_data_i[65] => mem.data_a[65].DATAIN
wr_data_i[65] => mem.DATAIN65
wr_data_i[66] => mem.data_a[66].DATAIN
wr_data_i[66] => mem.DATAIN66
wr_data_i[67] => mem.data_a[67].DATAIN
wr_data_i[67] => mem.DATAIN67
wr_data_i[68] => mem.data_a[68].DATAIN
wr_data_i[68] => mem.DATAIN68
wr_data_i[69] => mem.data_a[69].DATAIN
wr_data_i[69] => mem.DATAIN69
wr_data_i[70] => mem.data_a[70].DATAIN
wr_data_i[70] => mem.DATAIN70
wr_data_i[71] => mem.data_a[71].DATAIN
wr_data_i[71] => mem.DATAIN71
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => rd_addr_gray.OUTPUTSELECT
rd_rst_i => empty_o.OUTPUTSELECT
rd_clk_i => rd_data_o[0]~reg0.CLK
rd_clk_i => rd_data_o[1]~reg0.CLK
rd_clk_i => rd_data_o[2]~reg0.CLK
rd_clk_i => rd_data_o[3]~reg0.CLK
rd_clk_i => rd_data_o[4]~reg0.CLK
rd_clk_i => rd_data_o[5]~reg0.CLK
rd_clk_i => rd_data_o[6]~reg0.CLK
rd_clk_i => rd_data_o[7]~reg0.CLK
rd_clk_i => rd_data_o[8]~reg0.CLK
rd_clk_i => rd_data_o[9]~reg0.CLK
rd_clk_i => rd_data_o[10]~reg0.CLK
rd_clk_i => rd_data_o[11]~reg0.CLK
rd_clk_i => rd_data_o[12]~reg0.CLK
rd_clk_i => rd_data_o[13]~reg0.CLK
rd_clk_i => rd_data_o[14]~reg0.CLK
rd_clk_i => rd_data_o[15]~reg0.CLK
rd_clk_i => rd_data_o[16]~reg0.CLK
rd_clk_i => rd_data_o[17]~reg0.CLK
rd_clk_i => rd_data_o[18]~reg0.CLK
rd_clk_i => rd_data_o[19]~reg0.CLK
rd_clk_i => rd_data_o[20]~reg0.CLK
rd_clk_i => rd_data_o[21]~reg0.CLK
rd_clk_i => rd_data_o[22]~reg0.CLK
rd_clk_i => rd_data_o[23]~reg0.CLK
rd_clk_i => rd_data_o[24]~reg0.CLK
rd_clk_i => rd_data_o[25]~reg0.CLK
rd_clk_i => rd_data_o[26]~reg0.CLK
rd_clk_i => rd_data_o[27]~reg0.CLK
rd_clk_i => rd_data_o[28]~reg0.CLK
rd_clk_i => rd_data_o[29]~reg0.CLK
rd_clk_i => rd_data_o[30]~reg0.CLK
rd_clk_i => rd_data_o[31]~reg0.CLK
rd_clk_i => rd_data_o[32]~reg0.CLK
rd_clk_i => rd_data_o[33]~reg0.CLK
rd_clk_i => rd_data_o[34]~reg0.CLK
rd_clk_i => rd_data_o[35]~reg0.CLK
rd_clk_i => rd_data_o[36]~reg0.CLK
rd_clk_i => rd_data_o[37]~reg0.CLK
rd_clk_i => rd_data_o[38]~reg0.CLK
rd_clk_i => rd_data_o[39]~reg0.CLK
rd_clk_i => rd_data_o[40]~reg0.CLK
rd_clk_i => rd_data_o[41]~reg0.CLK
rd_clk_i => rd_data_o[42]~reg0.CLK
rd_clk_i => rd_data_o[43]~reg0.CLK
rd_clk_i => rd_data_o[44]~reg0.CLK
rd_clk_i => rd_data_o[45]~reg0.CLK
rd_clk_i => rd_data_o[46]~reg0.CLK
rd_clk_i => rd_data_o[47]~reg0.CLK
rd_clk_i => rd_data_o[48]~reg0.CLK
rd_clk_i => rd_data_o[49]~reg0.CLK
rd_clk_i => rd_data_o[50]~reg0.CLK
rd_clk_i => rd_data_o[51]~reg0.CLK
rd_clk_i => rd_data_o[52]~reg0.CLK
rd_clk_i => rd_data_o[53]~reg0.CLK
rd_clk_i => rd_data_o[54]~reg0.CLK
rd_clk_i => rd_data_o[55]~reg0.CLK
rd_clk_i => rd_data_o[56]~reg0.CLK
rd_clk_i => rd_data_o[57]~reg0.CLK
rd_clk_i => rd_data_o[58]~reg0.CLK
rd_clk_i => rd_data_o[59]~reg0.CLK
rd_clk_i => rd_data_o[60]~reg0.CLK
rd_clk_i => rd_data_o[61]~reg0.CLK
rd_clk_i => rd_data_o[62]~reg0.CLK
rd_clk_i => rd_data_o[63]~reg0.CLK
rd_clk_i => rd_data_o[64]~reg0.CLK
rd_clk_i => rd_data_o[65]~reg0.CLK
rd_clk_i => rd_data_o[66]~reg0.CLK
rd_clk_i => rd_data_o[67]~reg0.CLK
rd_clk_i => rd_data_o[68]~reg0.CLK
rd_clk_i => rd_data_o[69]~reg0.CLK
rd_clk_i => rd_data_o[70]~reg0.CLK
rd_clk_i => rd_data_o[71]~reg0.CLK
rd_clk_i => empty_o~reg0.CLK
rd_clk_i => wr_addr_gray_rd_r[0].CLK
rd_clk_i => wr_addr_gray_rd_r[1].CLK
rd_clk_i => wr_addr_gray_rd_r[2].CLK
rd_clk_i => wr_addr_gray_rd[0].CLK
rd_clk_i => wr_addr_gray_rd[1].CLK
rd_clk_i => wr_addr_gray_rd[2].CLK
rd_clk_i => rd_addr_gray[0].CLK
rd_clk_i => rd_addr_gray[1].CLK
rd_clk_i => rd_addr_gray[2].CLK
rd_clk_i => rd_addr[0].CLK
rd_clk_i => rd_addr[1].CLK
rd_clk_i => rd_addr[2].CLK
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => rd_addr_gray.OUTPUTSELECT
rd_en_i => empty_o.OUTPUTSELECT
rd_en_i => rd_data_o[3]~reg0.ENA
rd_en_i => rd_data_o[2]~reg0.ENA
rd_en_i => rd_data_o[1]~reg0.ENA
rd_en_i => rd_data_o[0]~reg0.ENA
rd_en_i => rd_data_o[4]~reg0.ENA
rd_en_i => rd_data_o[5]~reg0.ENA
rd_en_i => rd_data_o[6]~reg0.ENA
rd_en_i => rd_data_o[7]~reg0.ENA
rd_en_i => rd_data_o[8]~reg0.ENA
rd_en_i => rd_data_o[9]~reg0.ENA
rd_en_i => rd_data_o[10]~reg0.ENA
rd_en_i => rd_data_o[11]~reg0.ENA
rd_en_i => rd_data_o[12]~reg0.ENA
rd_en_i => rd_data_o[13]~reg0.ENA
rd_en_i => rd_data_o[14]~reg0.ENA
rd_en_i => rd_data_o[15]~reg0.ENA
rd_en_i => rd_data_o[16]~reg0.ENA
rd_en_i => rd_data_o[17]~reg0.ENA
rd_en_i => rd_data_o[18]~reg0.ENA
rd_en_i => rd_data_o[19]~reg0.ENA
rd_en_i => rd_data_o[20]~reg0.ENA
rd_en_i => rd_data_o[21]~reg0.ENA
rd_en_i => rd_data_o[22]~reg0.ENA
rd_en_i => rd_data_o[23]~reg0.ENA
rd_en_i => rd_data_o[24]~reg0.ENA
rd_en_i => rd_data_o[25]~reg0.ENA
rd_en_i => rd_data_o[26]~reg0.ENA
rd_en_i => rd_data_o[27]~reg0.ENA
rd_en_i => rd_data_o[28]~reg0.ENA
rd_en_i => rd_data_o[29]~reg0.ENA
rd_en_i => rd_data_o[30]~reg0.ENA
rd_en_i => rd_data_o[31]~reg0.ENA
rd_en_i => rd_data_o[32]~reg0.ENA
rd_en_i => rd_data_o[33]~reg0.ENA
rd_en_i => rd_data_o[34]~reg0.ENA
rd_en_i => rd_data_o[35]~reg0.ENA
rd_en_i => rd_data_o[36]~reg0.ENA
rd_en_i => rd_data_o[37]~reg0.ENA
rd_en_i => rd_data_o[38]~reg0.ENA
rd_en_i => rd_data_o[39]~reg0.ENA
rd_en_i => rd_data_o[40]~reg0.ENA
rd_en_i => rd_data_o[41]~reg0.ENA
rd_en_i => rd_data_o[42]~reg0.ENA
rd_en_i => rd_data_o[43]~reg0.ENA
rd_en_i => rd_data_o[44]~reg0.ENA
rd_en_i => rd_data_o[45]~reg0.ENA
rd_en_i => rd_data_o[46]~reg0.ENA
rd_en_i => rd_data_o[47]~reg0.ENA
rd_en_i => rd_data_o[48]~reg0.ENA
rd_en_i => rd_data_o[49]~reg0.ENA
rd_en_i => rd_data_o[50]~reg0.ENA
rd_en_i => rd_data_o[51]~reg0.ENA
rd_en_i => rd_data_o[52]~reg0.ENA
rd_en_i => rd_data_o[53]~reg0.ENA
rd_en_i => rd_data_o[54]~reg0.ENA
rd_en_i => rd_data_o[55]~reg0.ENA
rd_en_i => rd_data_o[56]~reg0.ENA
rd_en_i => rd_data_o[57]~reg0.ENA
rd_en_i => rd_data_o[58]~reg0.ENA
rd_en_i => rd_data_o[59]~reg0.ENA
rd_en_i => rd_data_o[60]~reg0.ENA
rd_en_i => rd_data_o[61]~reg0.ENA
rd_en_i => rd_data_o[62]~reg0.ENA
rd_en_i => rd_data_o[63]~reg0.ENA
rd_en_i => rd_data_o[64]~reg0.ENA
rd_en_i => rd_data_o[65]~reg0.ENA
rd_en_i => rd_data_o[66]~reg0.ENA
rd_en_i => rd_data_o[67]~reg0.ENA
rd_en_i => rd_data_o[68]~reg0.ENA
rd_en_i => rd_data_o[69]~reg0.ENA
rd_en_i => rd_data_o[70]~reg0.ENA
rd_en_i => rd_data_o[71]~reg0.ENA
rd_data_o[0] <= rd_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[1] <= rd_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[2] <= rd_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[3] <= rd_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[4] <= rd_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[5] <= rd_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[6] <= rd_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[7] <= rd_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[8] <= rd_data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[9] <= rd_data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[10] <= rd_data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[11] <= rd_data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[12] <= rd_data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[13] <= rd_data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[14] <= rd_data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[15] <= rd_data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[16] <= rd_data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[17] <= rd_data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[18] <= rd_data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[19] <= rd_data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[20] <= rd_data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[21] <= rd_data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[22] <= rd_data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[23] <= rd_data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[24] <= rd_data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[25] <= rd_data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[26] <= rd_data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[27] <= rd_data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[28] <= rd_data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[29] <= rd_data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[30] <= rd_data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[31] <= rd_data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[32] <= rd_data_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[33] <= rd_data_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[34] <= rd_data_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[35] <= rd_data_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[36] <= rd_data_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[37] <= rd_data_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[38] <= rd_data_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[39] <= rd_data_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[40] <= rd_data_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[41] <= rd_data_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[42] <= rd_data_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[43] <= rd_data_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[44] <= rd_data_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[45] <= rd_data_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[46] <= rd_data_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[47] <= rd_data_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[48] <= rd_data_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[49] <= rd_data_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[50] <= rd_data_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[51] <= rd_data_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[52] <= rd_data_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[53] <= rd_data_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[54] <= rd_data_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[55] <= rd_data_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[56] <= rd_data_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[57] <= rd_data_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[58] <= rd_data_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[59] <= rd_data_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[60] <= rd_data_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[61] <= rd_data_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[62] <= rd_data_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[63] <= rd_data_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[64] <= rd_data_o[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[65] <= rd_data_o[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[66] <= rd_data_o[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[67] <= rd_data_o[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[68] <= rd_data_o[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[69] <= rd_data_o[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[70] <= rd_data_o[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_o[71] <= rd_data_o[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
full_o <= full_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|msystem|wishbone_arbiter:u_wishbone_arbiter
i_wb_clk => m1_wb_hold_r.CLK
i_wb_clk => m0_wb_hold_r.CLK
i_wb_clk => current_master_r.CLK
i_m0_wb_adr[0] => master_adr.DATAA
i_m0_wb_adr[1] => master_adr.DATAA
i_m0_wb_adr[2] => master_adr.DATAA
i_m0_wb_adr[3] => master_adr.DATAA
i_m0_wb_adr[4] => master_adr.DATAA
i_m0_wb_adr[5] => master_adr.DATAA
i_m0_wb_adr[6] => master_adr.DATAA
i_m0_wb_adr[7] => master_adr.DATAA
i_m0_wb_adr[8] => master_adr.DATAA
i_m0_wb_adr[9] => master_adr.DATAA
i_m0_wb_adr[10] => master_adr.DATAA
i_m0_wb_adr[11] => master_adr.DATAA
i_m0_wb_adr[12] => master_adr.DATAA
i_m0_wb_adr[13] => master_adr.DATAA
i_m0_wb_adr[14] => master_adr.DATAA
i_m0_wb_adr[15] => master_adr.DATAA
i_m0_wb_adr[16] => master_adr.DATAA
i_m0_wb_adr[17] => master_adr.DATAA
i_m0_wb_adr[18] => master_adr.DATAA
i_m0_wb_adr[19] => master_adr.DATAA
i_m0_wb_adr[20] => master_adr.DATAA
i_m0_wb_adr[21] => master_adr.DATAA
i_m0_wb_adr[22] => master_adr.DATAA
i_m0_wb_adr[23] => master_adr.DATAA
i_m0_wb_adr[24] => master_adr.DATAA
i_m0_wb_adr[25] => master_adr.DATAA
i_m0_wb_adr[26] => master_adr.DATAA
i_m0_wb_adr[27] => master_adr.DATAA
i_m0_wb_adr[28] => master_adr.DATAA
i_m0_wb_adr[29] => master_adr.DATAA
i_m0_wb_adr[30] => master_adr.DATAA
i_m0_wb_adr[31] => master_adr.DATAA
i_m0_wb_sel[0] => master_sel.DATAA
i_m0_wb_sel[1] => master_sel.DATAA
i_m0_wb_sel[2] => master_sel.DATAA
i_m0_wb_sel[3] => master_sel.DATAA
i_m0_wb_we => master_we.DATAA
o_m0_wb_dat[0] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[1] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[2] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[3] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[4] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[5] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[6] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[7] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[8] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[9] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[10] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[11] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[12] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[13] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[14] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[15] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[16] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[17] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[18] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[19] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[20] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[21] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[22] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[23] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[24] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[25] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[26] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[27] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[28] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[29] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[30] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_dat[31] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
i_m0_wb_dat[0] => master_wdat.DATAA
i_m0_wb_dat[1] => master_wdat.DATAA
i_m0_wb_dat[2] => master_wdat.DATAA
i_m0_wb_dat[3] => master_wdat.DATAA
i_m0_wb_dat[4] => master_wdat.DATAA
i_m0_wb_dat[5] => master_wdat.DATAA
i_m0_wb_dat[6] => master_wdat.DATAA
i_m0_wb_dat[7] => master_wdat.DATAA
i_m0_wb_dat[8] => master_wdat.DATAA
i_m0_wb_dat[9] => master_wdat.DATAA
i_m0_wb_dat[10] => master_wdat.DATAA
i_m0_wb_dat[11] => master_wdat.DATAA
i_m0_wb_dat[12] => master_wdat.DATAA
i_m0_wb_dat[13] => master_wdat.DATAA
i_m0_wb_dat[14] => master_wdat.DATAA
i_m0_wb_dat[15] => master_wdat.DATAA
i_m0_wb_dat[16] => master_wdat.DATAA
i_m0_wb_dat[17] => master_wdat.DATAA
i_m0_wb_dat[18] => master_wdat.DATAA
i_m0_wb_dat[19] => master_wdat.DATAA
i_m0_wb_dat[20] => master_wdat.DATAA
i_m0_wb_dat[21] => master_wdat.DATAA
i_m0_wb_dat[22] => master_wdat.DATAA
i_m0_wb_dat[23] => master_wdat.DATAA
i_m0_wb_dat[24] => master_wdat.DATAA
i_m0_wb_dat[25] => master_wdat.DATAA
i_m0_wb_dat[26] => master_wdat.DATAA
i_m0_wb_dat[27] => master_wdat.DATAA
i_m0_wb_dat[28] => master_wdat.DATAA
i_m0_wb_dat[29] => master_wdat.DATAA
i_m0_wb_dat[30] => master_wdat.DATAA
i_m0_wb_dat[31] => master_wdat.DATAA
i_m0_wb_cyc => master_cyc.DATAA
i_m0_wb_cyc => current_master.DATAB
i_m0_wb_stb => m0_wb_hold_r.IN1
i_m0_wb_stb => master_stb.DATAA
o_m0_wb_ack <= o_m0_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_m0_wb_err <= o_m0_wb_err.DB_MAX_OUTPUT_PORT_TYPE
i_m1_wb_adr[0] => master_adr.DATAB
i_m1_wb_adr[1] => master_adr.DATAB
i_m1_wb_adr[2] => master_adr.DATAB
i_m1_wb_adr[3] => master_adr.DATAB
i_m1_wb_adr[4] => master_adr.DATAB
i_m1_wb_adr[5] => master_adr.DATAB
i_m1_wb_adr[6] => master_adr.DATAB
i_m1_wb_adr[7] => master_adr.DATAB
i_m1_wb_adr[8] => master_adr.DATAB
i_m1_wb_adr[9] => master_adr.DATAB
i_m1_wb_adr[10] => master_adr.DATAB
i_m1_wb_adr[11] => master_adr.DATAB
i_m1_wb_adr[12] => master_adr.DATAB
i_m1_wb_adr[13] => master_adr.DATAB
i_m1_wb_adr[14] => master_adr.DATAB
i_m1_wb_adr[15] => master_adr.DATAB
i_m1_wb_adr[16] => master_adr.DATAB
i_m1_wb_adr[17] => master_adr.DATAB
i_m1_wb_adr[18] => master_adr.DATAB
i_m1_wb_adr[19] => master_adr.DATAB
i_m1_wb_adr[20] => master_adr.DATAB
i_m1_wb_adr[21] => master_adr.DATAB
i_m1_wb_adr[22] => master_adr.DATAB
i_m1_wb_adr[23] => master_adr.DATAB
i_m1_wb_adr[24] => master_adr.DATAB
i_m1_wb_adr[25] => master_adr.DATAB
i_m1_wb_adr[26] => master_adr.DATAB
i_m1_wb_adr[27] => master_adr.DATAB
i_m1_wb_adr[28] => master_adr.DATAB
i_m1_wb_adr[29] => master_adr.DATAB
i_m1_wb_adr[30] => master_adr.DATAB
i_m1_wb_adr[31] => master_adr.DATAB
i_m1_wb_sel[0] => master_sel.DATAB
i_m1_wb_sel[1] => master_sel.DATAB
i_m1_wb_sel[2] => master_sel.DATAB
i_m1_wb_sel[3] => master_sel.DATAB
i_m1_wb_we => master_we.DATAB
o_m1_wb_dat[0] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[1] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[2] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[3] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[4] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[5] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[6] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[7] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[8] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[9] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[10] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[11] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[12] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[13] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[14] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[15] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[16] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[17] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[18] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[19] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[20] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[21] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[22] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[23] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[24] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[25] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[26] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[27] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[28] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[29] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[30] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_dat[31] <= master_rdat.DB_MAX_OUTPUT_PORT_TYPE
i_m1_wb_dat[0] => master_wdat.DATAB
i_m1_wb_dat[1] => master_wdat.DATAB
i_m1_wb_dat[2] => master_wdat.DATAB
i_m1_wb_dat[3] => master_wdat.DATAB
i_m1_wb_dat[4] => master_wdat.DATAB
i_m1_wb_dat[5] => master_wdat.DATAB
i_m1_wb_dat[6] => master_wdat.DATAB
i_m1_wb_dat[7] => master_wdat.DATAB
i_m1_wb_dat[8] => master_wdat.DATAB
i_m1_wb_dat[9] => master_wdat.DATAB
i_m1_wb_dat[10] => master_wdat.DATAB
i_m1_wb_dat[11] => master_wdat.DATAB
i_m1_wb_dat[12] => master_wdat.DATAB
i_m1_wb_dat[13] => master_wdat.DATAB
i_m1_wb_dat[14] => master_wdat.DATAB
i_m1_wb_dat[15] => master_wdat.DATAB
i_m1_wb_dat[16] => master_wdat.DATAB
i_m1_wb_dat[17] => master_wdat.DATAB
i_m1_wb_dat[18] => master_wdat.DATAB
i_m1_wb_dat[19] => master_wdat.DATAB
i_m1_wb_dat[20] => master_wdat.DATAB
i_m1_wb_dat[21] => master_wdat.DATAB
i_m1_wb_dat[22] => master_wdat.DATAB
i_m1_wb_dat[23] => master_wdat.DATAB
i_m1_wb_dat[24] => master_wdat.DATAB
i_m1_wb_dat[25] => master_wdat.DATAB
i_m1_wb_dat[26] => master_wdat.DATAB
i_m1_wb_dat[27] => master_wdat.DATAB
i_m1_wb_dat[28] => master_wdat.DATAB
i_m1_wb_dat[29] => master_wdat.DATAB
i_m1_wb_dat[30] => master_wdat.DATAB
i_m1_wb_dat[31] => master_wdat.DATAB
i_m1_wb_cyc => master_cyc.DATAB
i_m1_wb_stb => m1_wb_hold_r.IN1
i_m1_wb_stb => master_stb.DATAB
o_m1_wb_ack <= o_m1_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
o_m1_wb_err <= o_m1_wb_err.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_we <= o_s0_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s0_wb_dat[0] => master_rdat.DATAB
i_s0_wb_dat[1] => master_rdat.DATAB
i_s0_wb_dat[2] => master_rdat.DATAB
i_s0_wb_dat[3] => master_rdat.DATAB
i_s0_wb_dat[4] => master_rdat.DATAB
i_s0_wb_dat[5] => master_rdat.DATAB
i_s0_wb_dat[6] => master_rdat.DATAB
i_s0_wb_dat[7] => master_rdat.DATAB
i_s0_wb_dat[8] => master_rdat.DATAB
i_s0_wb_dat[9] => master_rdat.DATAB
i_s0_wb_dat[10] => master_rdat.DATAB
i_s0_wb_dat[11] => master_rdat.DATAB
i_s0_wb_dat[12] => master_rdat.DATAB
i_s0_wb_dat[13] => master_rdat.DATAB
i_s0_wb_dat[14] => master_rdat.DATAB
i_s0_wb_dat[15] => master_rdat.DATAB
i_s0_wb_dat[16] => master_rdat.DATAB
i_s0_wb_dat[17] => master_rdat.DATAB
i_s0_wb_dat[18] => master_rdat.DATAB
i_s0_wb_dat[19] => master_rdat.DATAB
i_s0_wb_dat[20] => master_rdat.DATAB
i_s0_wb_dat[21] => master_rdat.DATAB
i_s0_wb_dat[22] => master_rdat.DATAB
i_s0_wb_dat[23] => master_rdat.DATAB
i_s0_wb_dat[24] => master_rdat.DATAB
i_s0_wb_dat[25] => master_rdat.DATAB
i_s0_wb_dat[26] => master_rdat.DATAB
i_s0_wb_dat[27] => master_rdat.DATAB
i_s0_wb_dat[28] => master_rdat.DATAB
i_s0_wb_dat[29] => master_rdat.DATAB
i_s0_wb_dat[30] => master_rdat.DATAB
i_s0_wb_dat[31] => master_rdat.DATAB
o_s0_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_cyc <= o_s0_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s0_wb_stb <= o_s0_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s0_wb_ack => master_ack.DATAB
i_s0_wb_err => master_err.DATAB
o_s1_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_we <= o_s1_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s1_wb_dat[0] => master_rdat.DATAB
i_s1_wb_dat[1] => master_rdat.DATAB
i_s1_wb_dat[2] => master_rdat.DATAB
i_s1_wb_dat[3] => master_rdat.DATAB
i_s1_wb_dat[4] => master_rdat.DATAB
i_s1_wb_dat[5] => master_rdat.DATAB
i_s1_wb_dat[6] => master_rdat.DATAB
i_s1_wb_dat[7] => master_rdat.DATAB
i_s1_wb_dat[8] => master_rdat.DATAB
i_s1_wb_dat[9] => master_rdat.DATAB
i_s1_wb_dat[10] => master_rdat.DATAB
i_s1_wb_dat[11] => master_rdat.DATAB
i_s1_wb_dat[12] => master_rdat.DATAB
i_s1_wb_dat[13] => master_rdat.DATAB
i_s1_wb_dat[14] => master_rdat.DATAB
i_s1_wb_dat[15] => master_rdat.DATAB
i_s1_wb_dat[16] => master_rdat.DATAB
i_s1_wb_dat[17] => master_rdat.DATAB
i_s1_wb_dat[18] => master_rdat.DATAB
i_s1_wb_dat[19] => master_rdat.DATAB
i_s1_wb_dat[20] => master_rdat.DATAB
i_s1_wb_dat[21] => master_rdat.DATAB
i_s1_wb_dat[22] => master_rdat.DATAB
i_s1_wb_dat[23] => master_rdat.DATAB
i_s1_wb_dat[24] => master_rdat.DATAB
i_s1_wb_dat[25] => master_rdat.DATAB
i_s1_wb_dat[26] => master_rdat.DATAB
i_s1_wb_dat[27] => master_rdat.DATAB
i_s1_wb_dat[28] => master_rdat.DATAB
i_s1_wb_dat[29] => master_rdat.DATAB
i_s1_wb_dat[30] => master_rdat.DATAB
i_s1_wb_dat[31] => master_rdat.DATAB
o_s1_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_cyc <= o_s1_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s1_wb_stb <= o_s1_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s1_wb_ack => master_ack.DATAB
i_s1_wb_err => master_err.DATAB
o_s2_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_we <= o_s2_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s2_wb_dat[0] => master_rdat.DATAA
i_s2_wb_dat[0] => master_rdat.DATAB
i_s2_wb_dat[1] => master_rdat.DATAA
i_s2_wb_dat[1] => master_rdat.DATAB
i_s2_wb_dat[2] => master_rdat.DATAA
i_s2_wb_dat[2] => master_rdat.DATAB
i_s2_wb_dat[3] => master_rdat.DATAA
i_s2_wb_dat[3] => master_rdat.DATAB
i_s2_wb_dat[4] => master_rdat.DATAA
i_s2_wb_dat[4] => master_rdat.DATAB
i_s2_wb_dat[5] => master_rdat.DATAA
i_s2_wb_dat[5] => master_rdat.DATAB
i_s2_wb_dat[6] => master_rdat.DATAA
i_s2_wb_dat[6] => master_rdat.DATAB
i_s2_wb_dat[7] => master_rdat.DATAA
i_s2_wb_dat[7] => master_rdat.DATAB
i_s2_wb_dat[8] => master_rdat.DATAA
i_s2_wb_dat[8] => master_rdat.DATAB
i_s2_wb_dat[9] => master_rdat.DATAA
i_s2_wb_dat[9] => master_rdat.DATAB
i_s2_wb_dat[10] => master_rdat.DATAA
i_s2_wb_dat[10] => master_rdat.DATAB
i_s2_wb_dat[11] => master_rdat.DATAA
i_s2_wb_dat[11] => master_rdat.DATAB
i_s2_wb_dat[12] => master_rdat.DATAA
i_s2_wb_dat[12] => master_rdat.DATAB
i_s2_wb_dat[13] => master_rdat.DATAA
i_s2_wb_dat[13] => master_rdat.DATAB
i_s2_wb_dat[14] => master_rdat.DATAA
i_s2_wb_dat[14] => master_rdat.DATAB
i_s2_wb_dat[15] => master_rdat.DATAA
i_s2_wb_dat[15] => master_rdat.DATAB
i_s2_wb_dat[16] => master_rdat.DATAA
i_s2_wb_dat[16] => master_rdat.DATAB
i_s2_wb_dat[17] => master_rdat.DATAA
i_s2_wb_dat[17] => master_rdat.DATAB
i_s2_wb_dat[18] => master_rdat.DATAA
i_s2_wb_dat[18] => master_rdat.DATAB
i_s2_wb_dat[19] => master_rdat.DATAA
i_s2_wb_dat[19] => master_rdat.DATAB
i_s2_wb_dat[20] => master_rdat.DATAA
i_s2_wb_dat[20] => master_rdat.DATAB
i_s2_wb_dat[21] => master_rdat.DATAA
i_s2_wb_dat[21] => master_rdat.DATAB
i_s2_wb_dat[22] => master_rdat.DATAA
i_s2_wb_dat[22] => master_rdat.DATAB
i_s2_wb_dat[23] => master_rdat.DATAA
i_s2_wb_dat[23] => master_rdat.DATAB
i_s2_wb_dat[24] => master_rdat.DATAA
i_s2_wb_dat[24] => master_rdat.DATAB
i_s2_wb_dat[25] => master_rdat.DATAA
i_s2_wb_dat[25] => master_rdat.DATAB
i_s2_wb_dat[26] => master_rdat.DATAA
i_s2_wb_dat[26] => master_rdat.DATAB
i_s2_wb_dat[27] => master_rdat.DATAA
i_s2_wb_dat[27] => master_rdat.DATAB
i_s2_wb_dat[28] => master_rdat.DATAA
i_s2_wb_dat[28] => master_rdat.DATAB
i_s2_wb_dat[29] => master_rdat.DATAA
i_s2_wb_dat[29] => master_rdat.DATAB
i_s2_wb_dat[30] => master_rdat.DATAA
i_s2_wb_dat[30] => master_rdat.DATAB
i_s2_wb_dat[31] => master_rdat.DATAA
i_s2_wb_dat[31] => master_rdat.DATAB
o_s2_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_cyc <= o_s2_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s2_wb_stb <= o_s2_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s2_wb_ack => master_ack.DATAA
i_s2_wb_ack => master_ack.DATAB
i_s2_wb_err => master_err.DATAA
i_s2_wb_err => master_err.DATAB
o_s3_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_we <= o_s3_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s3_wb_dat[0] => master_rdat.DATAB
i_s3_wb_dat[1] => master_rdat.DATAB
i_s3_wb_dat[2] => master_rdat.DATAB
i_s3_wb_dat[3] => master_rdat.DATAB
i_s3_wb_dat[4] => master_rdat.DATAB
i_s3_wb_dat[5] => master_rdat.DATAB
i_s3_wb_dat[6] => master_rdat.DATAB
i_s3_wb_dat[7] => master_rdat.DATAB
i_s3_wb_dat[8] => master_rdat.DATAB
i_s3_wb_dat[9] => master_rdat.DATAB
i_s3_wb_dat[10] => master_rdat.DATAB
i_s3_wb_dat[11] => master_rdat.DATAB
i_s3_wb_dat[12] => master_rdat.DATAB
i_s3_wb_dat[13] => master_rdat.DATAB
i_s3_wb_dat[14] => master_rdat.DATAB
i_s3_wb_dat[15] => master_rdat.DATAB
i_s3_wb_dat[16] => master_rdat.DATAB
i_s3_wb_dat[17] => master_rdat.DATAB
i_s3_wb_dat[18] => master_rdat.DATAB
i_s3_wb_dat[19] => master_rdat.DATAB
i_s3_wb_dat[20] => master_rdat.DATAB
i_s3_wb_dat[21] => master_rdat.DATAB
i_s3_wb_dat[22] => master_rdat.DATAB
i_s3_wb_dat[23] => master_rdat.DATAB
i_s3_wb_dat[24] => master_rdat.DATAB
i_s3_wb_dat[25] => master_rdat.DATAB
i_s3_wb_dat[26] => master_rdat.DATAB
i_s3_wb_dat[27] => master_rdat.DATAB
i_s3_wb_dat[28] => master_rdat.DATAB
i_s3_wb_dat[29] => master_rdat.DATAB
i_s3_wb_dat[30] => master_rdat.DATAB
i_s3_wb_dat[31] => master_rdat.DATAB
o_s3_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_cyc <= o_s3_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s3_wb_stb <= o_s3_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s3_wb_ack => master_ack.DATAB
i_s3_wb_err => master_err.DATAB
o_s4_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_we <= o_s4_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s4_wb_dat[0] => master_rdat.DATAB
i_s4_wb_dat[1] => master_rdat.DATAB
i_s4_wb_dat[2] => master_rdat.DATAB
i_s4_wb_dat[3] => master_rdat.DATAB
i_s4_wb_dat[4] => master_rdat.DATAB
i_s4_wb_dat[5] => master_rdat.DATAB
i_s4_wb_dat[6] => master_rdat.DATAB
i_s4_wb_dat[7] => master_rdat.DATAB
i_s4_wb_dat[8] => master_rdat.DATAB
i_s4_wb_dat[9] => master_rdat.DATAB
i_s4_wb_dat[10] => master_rdat.DATAB
i_s4_wb_dat[11] => master_rdat.DATAB
i_s4_wb_dat[12] => master_rdat.DATAB
i_s4_wb_dat[13] => master_rdat.DATAB
i_s4_wb_dat[14] => master_rdat.DATAB
i_s4_wb_dat[15] => master_rdat.DATAB
i_s4_wb_dat[16] => master_rdat.DATAB
i_s4_wb_dat[17] => master_rdat.DATAB
i_s4_wb_dat[18] => master_rdat.DATAB
i_s4_wb_dat[19] => master_rdat.DATAB
i_s4_wb_dat[20] => master_rdat.DATAB
i_s4_wb_dat[21] => master_rdat.DATAB
i_s4_wb_dat[22] => master_rdat.DATAB
i_s4_wb_dat[23] => master_rdat.DATAB
i_s4_wb_dat[24] => master_rdat.DATAB
i_s4_wb_dat[25] => master_rdat.DATAB
i_s4_wb_dat[26] => master_rdat.DATAB
i_s4_wb_dat[27] => master_rdat.DATAB
i_s4_wb_dat[28] => master_rdat.DATAB
i_s4_wb_dat[29] => master_rdat.DATAB
i_s4_wb_dat[30] => master_rdat.DATAB
i_s4_wb_dat[31] => master_rdat.DATAB
o_s4_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_cyc <= o_s4_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s4_wb_stb <= o_s4_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s4_wb_ack => master_ack.DATAB
i_s4_wb_err => master_err.DATAB
o_s5_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_we <= o_s5_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s5_wb_dat[0] => master_rdat.DATAB
i_s5_wb_dat[1] => master_rdat.DATAB
i_s5_wb_dat[2] => master_rdat.DATAB
i_s5_wb_dat[3] => master_rdat.DATAB
i_s5_wb_dat[4] => master_rdat.DATAB
i_s5_wb_dat[5] => master_rdat.DATAB
i_s5_wb_dat[6] => master_rdat.DATAB
i_s5_wb_dat[7] => master_rdat.DATAB
i_s5_wb_dat[8] => master_rdat.DATAB
i_s5_wb_dat[9] => master_rdat.DATAB
i_s5_wb_dat[10] => master_rdat.DATAB
i_s5_wb_dat[11] => master_rdat.DATAB
i_s5_wb_dat[12] => master_rdat.DATAB
i_s5_wb_dat[13] => master_rdat.DATAB
i_s5_wb_dat[14] => master_rdat.DATAB
i_s5_wb_dat[15] => master_rdat.DATAB
i_s5_wb_dat[16] => master_rdat.DATAB
i_s5_wb_dat[17] => master_rdat.DATAB
i_s5_wb_dat[18] => master_rdat.DATAB
i_s5_wb_dat[19] => master_rdat.DATAB
i_s5_wb_dat[20] => master_rdat.DATAB
i_s5_wb_dat[21] => master_rdat.DATAB
i_s5_wb_dat[22] => master_rdat.DATAB
i_s5_wb_dat[23] => master_rdat.DATAB
i_s5_wb_dat[24] => master_rdat.DATAB
i_s5_wb_dat[25] => master_rdat.DATAB
i_s5_wb_dat[26] => master_rdat.DATAB
i_s5_wb_dat[27] => master_rdat.DATAB
i_s5_wb_dat[28] => master_rdat.DATAB
i_s5_wb_dat[29] => master_rdat.DATAB
i_s5_wb_dat[30] => master_rdat.DATAB
i_s5_wb_dat[31] => master_rdat.DATAB
o_s5_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_cyc <= o_s5_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s5_wb_stb <= o_s5_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s5_wb_ack => master_ack.DATAB
i_s5_wb_err => master_err.DATAB
o_s6_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_we <= o_s6_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s6_wb_dat[0] => master_rdat.DATAB
i_s6_wb_dat[1] => master_rdat.DATAB
i_s6_wb_dat[2] => master_rdat.DATAB
i_s6_wb_dat[3] => master_rdat.DATAB
i_s6_wb_dat[4] => master_rdat.DATAB
i_s6_wb_dat[5] => master_rdat.DATAB
i_s6_wb_dat[6] => master_rdat.DATAB
i_s6_wb_dat[7] => master_rdat.DATAB
i_s6_wb_dat[8] => master_rdat.DATAB
i_s6_wb_dat[9] => master_rdat.DATAB
i_s6_wb_dat[10] => master_rdat.DATAB
i_s6_wb_dat[11] => master_rdat.DATAB
i_s6_wb_dat[12] => master_rdat.DATAB
i_s6_wb_dat[13] => master_rdat.DATAB
i_s6_wb_dat[14] => master_rdat.DATAB
i_s6_wb_dat[15] => master_rdat.DATAB
i_s6_wb_dat[16] => master_rdat.DATAB
i_s6_wb_dat[17] => master_rdat.DATAB
i_s6_wb_dat[18] => master_rdat.DATAB
i_s6_wb_dat[19] => master_rdat.DATAB
i_s6_wb_dat[20] => master_rdat.DATAB
i_s6_wb_dat[21] => master_rdat.DATAB
i_s6_wb_dat[22] => master_rdat.DATAB
i_s6_wb_dat[23] => master_rdat.DATAB
i_s6_wb_dat[24] => master_rdat.DATAB
i_s6_wb_dat[25] => master_rdat.DATAB
i_s6_wb_dat[26] => master_rdat.DATAB
i_s6_wb_dat[27] => master_rdat.DATAB
i_s6_wb_dat[28] => master_rdat.DATAB
i_s6_wb_dat[29] => master_rdat.DATAB
i_s6_wb_dat[30] => master_rdat.DATAB
i_s6_wb_dat[31] => master_rdat.DATAB
o_s6_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_cyc <= o_s6_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s6_wb_stb <= o_s6_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s6_wb_ack => master_ack.DATAB
i_s6_wb_err => master_err.DATAB
o_s7_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_we <= o_s7_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s7_wb_dat[0] => master_rdat.DATAB
i_s7_wb_dat[1] => master_rdat.DATAB
i_s7_wb_dat[2] => master_rdat.DATAB
i_s7_wb_dat[3] => master_rdat.DATAB
i_s7_wb_dat[4] => master_rdat.DATAB
i_s7_wb_dat[5] => master_rdat.DATAB
i_s7_wb_dat[6] => master_rdat.DATAB
i_s7_wb_dat[7] => master_rdat.DATAB
i_s7_wb_dat[8] => master_rdat.DATAB
i_s7_wb_dat[9] => master_rdat.DATAB
i_s7_wb_dat[10] => master_rdat.DATAB
i_s7_wb_dat[11] => master_rdat.DATAB
i_s7_wb_dat[12] => master_rdat.DATAB
i_s7_wb_dat[13] => master_rdat.DATAB
i_s7_wb_dat[14] => master_rdat.DATAB
i_s7_wb_dat[15] => master_rdat.DATAB
i_s7_wb_dat[16] => master_rdat.DATAB
i_s7_wb_dat[17] => master_rdat.DATAB
i_s7_wb_dat[18] => master_rdat.DATAB
i_s7_wb_dat[19] => master_rdat.DATAB
i_s7_wb_dat[20] => master_rdat.DATAB
i_s7_wb_dat[21] => master_rdat.DATAB
i_s7_wb_dat[22] => master_rdat.DATAB
i_s7_wb_dat[23] => master_rdat.DATAB
i_s7_wb_dat[24] => master_rdat.DATAB
i_s7_wb_dat[25] => master_rdat.DATAB
i_s7_wb_dat[26] => master_rdat.DATAB
i_s7_wb_dat[27] => master_rdat.DATAB
i_s7_wb_dat[28] => master_rdat.DATAB
i_s7_wb_dat[29] => master_rdat.DATAB
i_s7_wb_dat[30] => master_rdat.DATAB
i_s7_wb_dat[31] => master_rdat.DATAB
o_s7_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_cyc <= o_s7_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s7_wb_stb <= o_s7_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s7_wb_ack => master_ack.DATAB
i_s7_wb_err => master_err.DATAB
o_s8_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_we <= o_s8_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s8_wb_dat[0] => master_rdat.DATAB
i_s8_wb_dat[1] => master_rdat.DATAB
i_s8_wb_dat[2] => master_rdat.DATAB
i_s8_wb_dat[3] => master_rdat.DATAB
i_s8_wb_dat[4] => master_rdat.DATAB
i_s8_wb_dat[5] => master_rdat.DATAB
i_s8_wb_dat[6] => master_rdat.DATAB
i_s8_wb_dat[7] => master_rdat.DATAB
i_s8_wb_dat[8] => master_rdat.DATAB
i_s8_wb_dat[9] => master_rdat.DATAB
i_s8_wb_dat[10] => master_rdat.DATAB
i_s8_wb_dat[11] => master_rdat.DATAB
i_s8_wb_dat[12] => master_rdat.DATAB
i_s8_wb_dat[13] => master_rdat.DATAB
i_s8_wb_dat[14] => master_rdat.DATAB
i_s8_wb_dat[15] => master_rdat.DATAB
i_s8_wb_dat[16] => master_rdat.DATAB
i_s8_wb_dat[17] => master_rdat.DATAB
i_s8_wb_dat[18] => master_rdat.DATAB
i_s8_wb_dat[19] => master_rdat.DATAB
i_s8_wb_dat[20] => master_rdat.DATAB
i_s8_wb_dat[21] => master_rdat.DATAB
i_s8_wb_dat[22] => master_rdat.DATAB
i_s8_wb_dat[23] => master_rdat.DATAB
i_s8_wb_dat[24] => master_rdat.DATAB
i_s8_wb_dat[25] => master_rdat.DATAB
i_s8_wb_dat[26] => master_rdat.DATAB
i_s8_wb_dat[27] => master_rdat.DATAB
i_s8_wb_dat[28] => master_rdat.DATAB
i_s8_wb_dat[29] => master_rdat.DATAB
i_s8_wb_dat[30] => master_rdat.DATAB
i_s8_wb_dat[31] => master_rdat.DATAB
o_s8_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_cyc <= o_s8_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s8_wb_stb <= o_s8_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s8_wb_ack => master_ack.DATAB
i_s8_wb_err => master_err.DATAB
o_s9_wb_adr[0] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[1] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[2] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[3] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[4] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[5] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[6] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[7] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[8] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[9] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[10] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[11] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[12] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[13] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[14] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[15] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[16] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[17] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[18] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[19] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[20] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[21] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[22] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[23] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[24] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[25] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[26] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[27] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[28] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[29] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[30] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_adr[31] <= master_adr.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[0] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[1] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[2] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_sel[3] <= master_sel.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_we <= o_s9_wb_we.DB_MAX_OUTPUT_PORT_TYPE
i_s9_wb_dat[0] => master_rdat.DATAB
i_s9_wb_dat[1] => master_rdat.DATAB
i_s9_wb_dat[2] => master_rdat.DATAB
i_s9_wb_dat[3] => master_rdat.DATAB
i_s9_wb_dat[4] => master_rdat.DATAB
i_s9_wb_dat[5] => master_rdat.DATAB
i_s9_wb_dat[6] => master_rdat.DATAB
i_s9_wb_dat[7] => master_rdat.DATAB
i_s9_wb_dat[8] => master_rdat.DATAB
i_s9_wb_dat[9] => master_rdat.DATAB
i_s9_wb_dat[10] => master_rdat.DATAB
i_s9_wb_dat[11] => master_rdat.DATAB
i_s9_wb_dat[12] => master_rdat.DATAB
i_s9_wb_dat[13] => master_rdat.DATAB
i_s9_wb_dat[14] => master_rdat.DATAB
i_s9_wb_dat[15] => master_rdat.DATAB
i_s9_wb_dat[16] => master_rdat.DATAB
i_s9_wb_dat[17] => master_rdat.DATAB
i_s9_wb_dat[18] => master_rdat.DATAB
i_s9_wb_dat[19] => master_rdat.DATAB
i_s9_wb_dat[20] => master_rdat.DATAB
i_s9_wb_dat[21] => master_rdat.DATAB
i_s9_wb_dat[22] => master_rdat.DATAB
i_s9_wb_dat[23] => master_rdat.DATAB
i_s9_wb_dat[24] => master_rdat.DATAB
i_s9_wb_dat[25] => master_rdat.DATAB
i_s9_wb_dat[26] => master_rdat.DATAB
i_s9_wb_dat[27] => master_rdat.DATAB
i_s9_wb_dat[28] => master_rdat.DATAB
i_s9_wb_dat[29] => master_rdat.DATAB
i_s9_wb_dat[30] => master_rdat.DATAB
i_s9_wb_dat[31] => master_rdat.DATAB
o_s9_wb_dat[0] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[1] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[2] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[3] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[4] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[5] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[6] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[7] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[8] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[9] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[10] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[11] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[12] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[13] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[14] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[15] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[16] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[17] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[18] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[19] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[20] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[21] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[22] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[23] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[24] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[25] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[26] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[27] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[28] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[29] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[30] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_dat[31] <= master_wdat.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_cyc <= o_s9_wb_cyc.DB_MAX_OUTPUT_PORT_TYPE
o_s9_wb_stb <= o_s9_wb_stb.DB_MAX_OUTPUT_PORT_TYPE
i_s9_wb_ack => master_ack.DATAB
i_s9_wb_err => master_err.DATAB


