// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Tue Nov 30 09:55:06 2021
// Host        : DESKTOP-UNKKMEU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/John/Desktop/reconfig/reconfig/final_lab/final_lab_vivado/final_lab/final_lab.gen/sources_1/bd/block_design/ip/block_design_accelerator_0_0/block_design_accelerator_0_0_sim_netlist.v
// Design      : block_design_accelerator_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "block_design_accelerator_0_0,accelerator_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "accelerator_v1_0,Vivado 2021.1" *) 
(* NotValidForBitStream *)
module block_design_accelerator_0_0
   (fclk0,
    fclk1,
    fclk2,
    fclk3,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input fclk0;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input fclk1;
  input fclk2;
  input fclk3;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 125000000, ID_WIDTH 0, ADDR_WIDTH 20, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [19:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [19:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN block_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire fclk0;
  wire fclk1;
  wire s00_axi_aclk;
  wire [19:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [19:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  block_design_accelerator_0_0_accelerator_v1_0 U0
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[19:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[19:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "DRAM_ADDR_GEN" *) 
module block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work
   (dram_clk_IBUF_BUFG,
    output_reg,
    \output_reg[0]_0 ,
    rst0_out,
    state,
    Q,
    dram_wr_addr_OBUF);
  input dram_clk_IBUF_BUFG;
  input [0:0]output_reg;
  input \output_reg[0]_0 ;
  input rst0_out;
  output state;
  input [14:0]Q;
  output [14:0]dram_wr_addr_OBUF;

  wire [14:0]Q;
  wire \addr_current[0]_i_3_n_0 ;
  wire \addr_current[0]_i_4_n_0 ;
  wire \addr_current[0]_i_5_n_0 ;
  wire \addr_current[0]_i_6_n_0 ;
  wire \addr_current[0]_i_7_n_0 ;
  wire \addr_current[12]_i_2_n_0 ;
  wire \addr_current[12]_i_3_n_0 ;
  wire \addr_current[12]_i_4_n_0 ;
  wire \addr_current[4]_i_2_n_0 ;
  wire \addr_current[4]_i_3_n_0 ;
  wire \addr_current[4]_i_4_n_0 ;
  wire \addr_current[4]_i_5_n_0 ;
  wire \addr_current[8]_i_2_n_0 ;
  wire \addr_current[8]_i_3_n_0 ;
  wire \addr_current[8]_i_4_n_0 ;
  wire \addr_current[8]_i_5_n_0 ;
  wire [14:0]addr_current_reg;
  wire \addr_current_reg[0]_i_2_n_0 ;
  wire \addr_current_reg[0]_i_2_n_1 ;
  wire \addr_current_reg[0]_i_2_n_2 ;
  wire \addr_current_reg[0]_i_2_n_3 ;
  wire \addr_current_reg[0]_i_2_n_4 ;
  wire \addr_current_reg[0]_i_2_n_5 ;
  wire \addr_current_reg[0]_i_2_n_6 ;
  wire \addr_current_reg[0]_i_2_n_7 ;
  wire \addr_current_reg[12]_i_1_n_2 ;
  wire \addr_current_reg[12]_i_1_n_3 ;
  wire \addr_current_reg[12]_i_1_n_5 ;
  wire \addr_current_reg[12]_i_1_n_6 ;
  wire \addr_current_reg[12]_i_1_n_7 ;
  wire \addr_current_reg[4]_i_1_n_0 ;
  wire \addr_current_reg[4]_i_1_n_1 ;
  wire \addr_current_reg[4]_i_1_n_2 ;
  wire \addr_current_reg[4]_i_1_n_3 ;
  wire \addr_current_reg[4]_i_1_n_4 ;
  wire \addr_current_reg[4]_i_1_n_5 ;
  wire \addr_current_reg[4]_i_1_n_6 ;
  wire \addr_current_reg[4]_i_1_n_7 ;
  wire \addr_current_reg[8]_i_1_n_0 ;
  wire \addr_current_reg[8]_i_1_n_1 ;
  wire \addr_current_reg[8]_i_1_n_2 ;
  wire \addr_current_reg[8]_i_1_n_3 ;
  wire \addr_current_reg[8]_i_1_n_4 ;
  wire \addr_current_reg[8]_i_1_n_5 ;
  wire \addr_current_reg[8]_i_1_n_6 ;
  wire \addr_current_reg[8]_i_1_n_7 ;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_wr_addr_OBUF;
  wire [0:0]output_reg;
  wire \output_reg[0]_0 ;
  wire rst0_out;
  wire state;
  wire [3:2]\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_3 
       (.I0(addr_current_reg[0]),
        .I1(state),
        .I2(Q[0]),
        .O(\addr_current[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_4 
       (.I0(addr_current_reg[3]),
        .I1(state),
        .I2(Q[3]),
        .O(\addr_current[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_5 
       (.I0(addr_current_reg[2]),
        .I1(state),
        .I2(Q[2]),
        .O(\addr_current[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_6 
       (.I0(addr_current_reg[1]),
        .I1(state),
        .I2(Q[1]),
        .O(\addr_current[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \addr_current[0]_i_7 
       (.I0(Q[0]),
        .I1(addr_current_reg[0]),
        .I2(state),
        .O(\addr_current[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_2 
       (.I0(addr_current_reg[14]),
        .I1(state),
        .I2(Q[14]),
        .O(\addr_current[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_3 
       (.I0(addr_current_reg[13]),
        .I1(state),
        .I2(Q[13]),
        .O(\addr_current[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_4 
       (.I0(addr_current_reg[12]),
        .I1(state),
        .I2(Q[12]),
        .O(\addr_current[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_2 
       (.I0(addr_current_reg[7]),
        .I1(state),
        .I2(Q[7]),
        .O(\addr_current[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_3 
       (.I0(addr_current_reg[6]),
        .I1(state),
        .I2(Q[6]),
        .O(\addr_current[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_4 
       (.I0(addr_current_reg[5]),
        .I1(state),
        .I2(Q[5]),
        .O(\addr_current[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_5 
       (.I0(addr_current_reg[4]),
        .I1(state),
        .I2(Q[4]),
        .O(\addr_current[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_2 
       (.I0(addr_current_reg[11]),
        .I1(state),
        .I2(Q[11]),
        .O(\addr_current[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_3 
       (.I0(addr_current_reg[10]),
        .I1(state),
        .I2(Q[10]),
        .O(\addr_current[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_4 
       (.I0(addr_current_reg[9]),
        .I1(state),
        .I2(Q[9]),
        .O(\addr_current[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_5 
       (.I0(addr_current_reg[8]),
        .I1(state),
        .I2(Q[8]),
        .O(\addr_current[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_7 ),
        .Q(addr_current_reg[0]));
  CARRY4 \addr_current_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\addr_current_reg[0]_i_2_n_0 ,\addr_current_reg[0]_i_2_n_1 ,\addr_current_reg[0]_i_2_n_2 ,\addr_current_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\addr_current[0]_i_3_n_0 }),
        .O({\addr_current_reg[0]_i_2_n_4 ,\addr_current_reg[0]_i_2_n_5 ,\addr_current_reg[0]_i_2_n_6 ,\addr_current_reg[0]_i_2_n_7 }),
        .S({\addr_current[0]_i_4_n_0 ,\addr_current[0]_i_5_n_0 ,\addr_current[0]_i_6_n_0 ,\addr_current[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[10] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_5 ),
        .Q(addr_current_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[11] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_4 ),
        .Q(addr_current_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[12] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_7 ),
        .Q(addr_current_reg[12]));
  CARRY4 \addr_current_reg[12]_i_1 
       (.CI(\addr_current_reg[8]_i_1_n_0 ),
        .CO({\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED [3:2],\addr_current_reg[12]_i_1_n_2 ,\addr_current_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED [3],\addr_current_reg[12]_i_1_n_5 ,\addr_current_reg[12]_i_1_n_6 ,\addr_current_reg[12]_i_1_n_7 }),
        .S({1'b0,\addr_current[12]_i_2_n_0 ,\addr_current[12]_i_3_n_0 ,\addr_current[12]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[13] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_6 ),
        .Q(addr_current_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[14] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_5 ),
        .Q(addr_current_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[1] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_6 ),
        .Q(addr_current_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[2] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_5 ),
        .Q(addr_current_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[3] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_4 ),
        .Q(addr_current_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[4] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_7 ),
        .Q(addr_current_reg[4]));
  CARRY4 \addr_current_reg[4]_i_1 
       (.CI(\addr_current_reg[0]_i_2_n_0 ),
        .CO({\addr_current_reg[4]_i_1_n_0 ,\addr_current_reg[4]_i_1_n_1 ,\addr_current_reg[4]_i_1_n_2 ,\addr_current_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[4]_i_1_n_4 ,\addr_current_reg[4]_i_1_n_5 ,\addr_current_reg[4]_i_1_n_6 ,\addr_current_reg[4]_i_1_n_7 }),
        .S({\addr_current[4]_i_2_n_0 ,\addr_current[4]_i_3_n_0 ,\addr_current[4]_i_4_n_0 ,\addr_current[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[5] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_6 ),
        .Q(addr_current_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[6] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_5 ),
        .Q(addr_current_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[7] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_4 ),
        .Q(addr_current_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[8] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_7 ),
        .Q(addr_current_reg[8]));
  CARRY4 \addr_current_reg[8]_i_1 
       (.CI(\addr_current_reg[4]_i_1_n_0 ),
        .CO({\addr_current_reg[8]_i_1_n_0 ,\addr_current_reg[8]_i_1_n_1 ,\addr_current_reg[8]_i_1_n_2 ,\addr_current_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[8]_i_1_n_4 ,\addr_current_reg[8]_i_1_n_5 ,\addr_current_reg[8]_i_1_n_6 ,\addr_current_reg[8]_i_1_n_7 }),
        .S({\addr_current[8]_i_2_n_0 ,\addr_current[8]_i_3_n_0 ,\addr_current[8]_i_4_n_0 ,\addr_current[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[9] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_6 ),
        .Q(addr_current_reg[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[0]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[0]),
        .O(dram_wr_addr_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[10]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[10]),
        .O(dram_wr_addr_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[11]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[11]),
        .O(dram_wr_addr_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[12]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[12]),
        .O(dram_wr_addr_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[13]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[13]),
        .O(dram_wr_addr_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[14]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[14]),
        .O(dram_wr_addr_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[1]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[1]),
        .O(dram_wr_addr_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[2]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[2]),
        .O(dram_wr_addr_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[3]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[3]),
        .O(dram_wr_addr_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[4]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[4]),
        .O(dram_wr_addr_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[5]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[5]),
        .O(dram_wr_addr_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[6]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[6]),
        .O(dram_wr_addr_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[7]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[7]),
        .O(dram_wr_addr_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[8]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[8]),
        .O(dram_wr_addr_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[9]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[9]),
        .O(dram_wr_addr_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(\output_reg[0]_0 ),
        .Q(state));
endmodule

module \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn 
   (dram_clk_IBUF_BUFG,
    state,
    take_it_tg_ff_reg,
    take_it_tg_ff_reg_0,
    AR,
    Q,
    dram_rd_addr_OBUF);
  input dram_clk_IBUF_BUFG;
  output state;
  input take_it_tg_ff_reg;
  input take_it_tg_ff_reg_0;
  input [0:0]AR;
  input [14:0]Q;
  output [14:0]dram_rd_addr_OBUF;

  wire [0:0]AR;
  wire [14:0]Q;
  wire \addr_current[0]_i_3_n_0 ;
  wire \addr_current[0]_i_4_n_0 ;
  wire \addr_current[0]_i_5_n_0 ;
  wire \addr_current[0]_i_6_n_0 ;
  wire \addr_current[0]_i_7_n_0 ;
  wire \addr_current[12]_i_2_n_0 ;
  wire \addr_current[12]_i_3_n_0 ;
  wire \addr_current[12]_i_4_n_0 ;
  wire \addr_current[4]_i_2_n_0 ;
  wire \addr_current[4]_i_3_n_0 ;
  wire \addr_current[4]_i_4_n_0 ;
  wire \addr_current[4]_i_5_n_0 ;
  wire \addr_current[8]_i_2_n_0 ;
  wire \addr_current[8]_i_3_n_0 ;
  wire \addr_current[8]_i_4_n_0 ;
  wire \addr_current[8]_i_5_n_0 ;
  wire [14:0]addr_current_reg;
  wire \addr_current_reg[0]_i_2_n_0 ;
  wire \addr_current_reg[0]_i_2_n_1 ;
  wire \addr_current_reg[0]_i_2_n_2 ;
  wire \addr_current_reg[0]_i_2_n_3 ;
  wire \addr_current_reg[0]_i_2_n_4 ;
  wire \addr_current_reg[0]_i_2_n_5 ;
  wire \addr_current_reg[0]_i_2_n_6 ;
  wire \addr_current_reg[0]_i_2_n_7 ;
  wire \addr_current_reg[12]_i_1_n_2 ;
  wire \addr_current_reg[12]_i_1_n_3 ;
  wire \addr_current_reg[12]_i_1_n_5 ;
  wire \addr_current_reg[12]_i_1_n_6 ;
  wire \addr_current_reg[12]_i_1_n_7 ;
  wire \addr_current_reg[4]_i_1_n_0 ;
  wire \addr_current_reg[4]_i_1_n_1 ;
  wire \addr_current_reg[4]_i_1_n_2 ;
  wire \addr_current_reg[4]_i_1_n_3 ;
  wire \addr_current_reg[4]_i_1_n_4 ;
  wire \addr_current_reg[4]_i_1_n_5 ;
  wire \addr_current_reg[4]_i_1_n_6 ;
  wire \addr_current_reg[4]_i_1_n_7 ;
  wire \addr_current_reg[8]_i_1_n_0 ;
  wire \addr_current_reg[8]_i_1_n_1 ;
  wire \addr_current_reg[8]_i_1_n_2 ;
  wire \addr_current_reg[8]_i_1_n_3 ;
  wire \addr_current_reg[8]_i_1_n_4 ;
  wire \addr_current_reg[8]_i_1_n_5 ;
  wire \addr_current_reg[8]_i_1_n_6 ;
  wire \addr_current_reg[8]_i_1_n_7 ;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_rd_addr_OBUF;
  wire state;
  wire take_it_tg_ff_reg;
  wire take_it_tg_ff_reg_0;
  wire [3:2]\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_3 
       (.I0(addr_current_reg[0]),
        .I1(state),
        .I2(Q[0]),
        .O(\addr_current[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_4 
       (.I0(addr_current_reg[3]),
        .I1(state),
        .I2(Q[3]),
        .O(\addr_current[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_5 
       (.I0(addr_current_reg[2]),
        .I1(state),
        .I2(Q[2]),
        .O(\addr_current[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_6 
       (.I0(addr_current_reg[1]),
        .I1(state),
        .I2(Q[1]),
        .O(\addr_current[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \addr_current[0]_i_7 
       (.I0(Q[0]),
        .I1(addr_current_reg[0]),
        .I2(state),
        .O(\addr_current[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_2 
       (.I0(addr_current_reg[14]),
        .I1(state),
        .I2(Q[14]),
        .O(\addr_current[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_3 
       (.I0(addr_current_reg[13]),
        .I1(state),
        .I2(Q[13]),
        .O(\addr_current[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_4 
       (.I0(addr_current_reg[12]),
        .I1(state),
        .I2(Q[12]),
        .O(\addr_current[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_2 
       (.I0(addr_current_reg[7]),
        .I1(state),
        .I2(Q[7]),
        .O(\addr_current[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_3 
       (.I0(addr_current_reg[6]),
        .I1(state),
        .I2(Q[6]),
        .O(\addr_current[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_4 
       (.I0(addr_current_reg[5]),
        .I1(state),
        .I2(Q[5]),
        .O(\addr_current[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_5 
       (.I0(addr_current_reg[4]),
        .I1(state),
        .I2(Q[4]),
        .O(\addr_current[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_2 
       (.I0(addr_current_reg[11]),
        .I1(state),
        .I2(Q[11]),
        .O(\addr_current[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_3 
       (.I0(addr_current_reg[10]),
        .I1(state),
        .I2(Q[10]),
        .O(\addr_current[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_4 
       (.I0(addr_current_reg[9]),
        .I1(state),
        .I2(Q[9]),
        .O(\addr_current[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_5 
       (.I0(addr_current_reg[8]),
        .I1(state),
        .I2(Q[8]),
        .O(\addr_current[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_7 ),
        .Q(addr_current_reg[0]));
  CARRY4 \addr_current_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\addr_current_reg[0]_i_2_n_0 ,\addr_current_reg[0]_i_2_n_1 ,\addr_current_reg[0]_i_2_n_2 ,\addr_current_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\addr_current[0]_i_3_n_0 }),
        .O({\addr_current_reg[0]_i_2_n_4 ,\addr_current_reg[0]_i_2_n_5 ,\addr_current_reg[0]_i_2_n_6 ,\addr_current_reg[0]_i_2_n_7 }),
        .S({\addr_current[0]_i_4_n_0 ,\addr_current[0]_i_5_n_0 ,\addr_current[0]_i_6_n_0 ,\addr_current[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[10] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_5 ),
        .Q(addr_current_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[11] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_4 ),
        .Q(addr_current_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[12] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[12]_i_1_n_7 ),
        .Q(addr_current_reg[12]));
  CARRY4 \addr_current_reg[12]_i_1 
       (.CI(\addr_current_reg[8]_i_1_n_0 ),
        .CO({\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED [3:2],\addr_current_reg[12]_i_1_n_2 ,\addr_current_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED [3],\addr_current_reg[12]_i_1_n_5 ,\addr_current_reg[12]_i_1_n_6 ,\addr_current_reg[12]_i_1_n_7 }),
        .S({1'b0,\addr_current[12]_i_2_n_0 ,\addr_current[12]_i_3_n_0 ,\addr_current[12]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[13] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[12]_i_1_n_6 ),
        .Q(addr_current_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[14] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[12]_i_1_n_5 ),
        .Q(addr_current_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[1] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_6 ),
        .Q(addr_current_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[2] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_5 ),
        .Q(addr_current_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[3] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[0]_i_2_n_4 ),
        .Q(addr_current_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[4] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_7 ),
        .Q(addr_current_reg[4]));
  CARRY4 \addr_current_reg[4]_i_1 
       (.CI(\addr_current_reg[0]_i_2_n_0 ),
        .CO({\addr_current_reg[4]_i_1_n_0 ,\addr_current_reg[4]_i_1_n_1 ,\addr_current_reg[4]_i_1_n_2 ,\addr_current_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[4]_i_1_n_4 ,\addr_current_reg[4]_i_1_n_5 ,\addr_current_reg[4]_i_1_n_6 ,\addr_current_reg[4]_i_1_n_7 }),
        .S({\addr_current[4]_i_2_n_0 ,\addr_current[4]_i_3_n_0 ,\addr_current[4]_i_4_n_0 ,\addr_current[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[5] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_6 ),
        .Q(addr_current_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[6] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_5 ),
        .Q(addr_current_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[7] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[4]_i_1_n_4 ),
        .Q(addr_current_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[8] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_7 ),
        .Q(addr_current_reg[8]));
  CARRY4 \addr_current_reg[8]_i_1 
       (.CI(\addr_current_reg[4]_i_1_n_0 ),
        .CO({\addr_current_reg[8]_i_1_n_0 ,\addr_current_reg[8]_i_1_n_1 ,\addr_current_reg[8]_i_1_n_2 ,\addr_current_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[8]_i_1_n_4 ,\addr_current_reg[8]_i_1_n_5 ,\addr_current_reg[8]_i_1_n_6 ,\addr_current_reg[8]_i_1_n_7 }),
        .S({\addr_current[8]_i_2_n_0 ,\addr_current[8]_i_3_n_0 ,\addr_current[8]_i_4_n_0 ,\addr_current[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[9] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(take_it_tg_ff_reg),
        .CLR(AR),
        .D(\addr_current_reg[8]_i_1_n_6 ),
        .Q(addr_current_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[0]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[0]),
        .O(dram_rd_addr_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[10]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[10]),
        .O(dram_rd_addr_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[11]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[11]),
        .O(dram_rd_addr_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[12]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[12]),
        .O(dram_rd_addr_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[13]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[13]),
        .O(dram_rd_addr_OBUF[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[14]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[14]),
        .O(dram_rd_addr_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[1]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[1]),
        .O(dram_rd_addr_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[2]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[2]),
        .O(dram_rd_addr_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[3]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[3]),
        .O(dram_rd_addr_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[4]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[4]),
        .O(dram_rd_addr_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[5]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[5]),
        .O(dram_rd_addr_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[6]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[6]),
        .O(dram_rd_addr_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[7]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[7]),
        .O(dram_rd_addr_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[8]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[8]),
        .O(dram_rd_addr_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_rd_addr_OBUF[9]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[9]),
        .O(dram_rd_addr_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(take_it_tg_ff_reg_0),
        .Q(state));
endmodule

module \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn 
   (dram_clk_IBUF_BUFG,
    output_reg,
    \output_reg[0]_0 ,
    rst0_out,
    state,
    Q,
    dram_wr_addr_OBUF);
  input dram_clk_IBUF_BUFG;
  input [0:0]output_reg;
  input \output_reg[0]_0 ;
  input rst0_out;
  output state;
  input [14:0]Q;
  output [14:0]dram_wr_addr_OBUF;

  wire [14:0]Q;
  wire \addr_current[0]_i_3_n_0 ;
  wire \addr_current[0]_i_4_n_0 ;
  wire \addr_current[0]_i_5_n_0 ;
  wire \addr_current[0]_i_6_n_0 ;
  wire \addr_current[0]_i_7_n_0 ;
  wire \addr_current[12]_i_2_n_0 ;
  wire \addr_current[12]_i_3_n_0 ;
  wire \addr_current[12]_i_4_n_0 ;
  wire \addr_current[4]_i_2_n_0 ;
  wire \addr_current[4]_i_3_n_0 ;
  wire \addr_current[4]_i_4_n_0 ;
  wire \addr_current[4]_i_5_n_0 ;
  wire \addr_current[8]_i_2_n_0 ;
  wire \addr_current[8]_i_3_n_0 ;
  wire \addr_current[8]_i_4_n_0 ;
  wire \addr_current[8]_i_5_n_0 ;
  wire [14:0]addr_current_reg;
  wire \addr_current_reg[0]_i_2_n_0 ;
  wire \addr_current_reg[0]_i_2_n_1 ;
  wire \addr_current_reg[0]_i_2_n_2 ;
  wire \addr_current_reg[0]_i_2_n_3 ;
  wire \addr_current_reg[0]_i_2_n_4 ;
  wire \addr_current_reg[0]_i_2_n_5 ;
  wire \addr_current_reg[0]_i_2_n_6 ;
  wire \addr_current_reg[0]_i_2_n_7 ;
  wire \addr_current_reg[12]_i_1_n_2 ;
  wire \addr_current_reg[12]_i_1_n_3 ;
  wire \addr_current_reg[12]_i_1_n_5 ;
  wire \addr_current_reg[12]_i_1_n_6 ;
  wire \addr_current_reg[12]_i_1_n_7 ;
  wire \addr_current_reg[4]_i_1_n_0 ;
  wire \addr_current_reg[4]_i_1_n_1 ;
  wire \addr_current_reg[4]_i_1_n_2 ;
  wire \addr_current_reg[4]_i_1_n_3 ;
  wire \addr_current_reg[4]_i_1_n_4 ;
  wire \addr_current_reg[4]_i_1_n_5 ;
  wire \addr_current_reg[4]_i_1_n_6 ;
  wire \addr_current_reg[4]_i_1_n_7 ;
  wire \addr_current_reg[8]_i_1_n_0 ;
  wire \addr_current_reg[8]_i_1_n_1 ;
  wire \addr_current_reg[8]_i_1_n_2 ;
  wire \addr_current_reg[8]_i_1_n_3 ;
  wire \addr_current_reg[8]_i_1_n_4 ;
  wire \addr_current_reg[8]_i_1_n_5 ;
  wire \addr_current_reg[8]_i_1_n_6 ;
  wire \addr_current_reg[8]_i_1_n_7 ;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_wr_addr_OBUF;
  wire [0:0]output_reg;
  wire \output_reg[0]_0 ;
  wire rst0_out;
  wire state;
  wire [3:2]\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_3 
       (.I0(addr_current_reg[0]),
        .I1(state),
        .I2(Q[0]),
        .O(\addr_current[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_4 
       (.I0(addr_current_reg[3]),
        .I1(state),
        .I2(Q[3]),
        .O(\addr_current[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_5 
       (.I0(addr_current_reg[2]),
        .I1(state),
        .I2(Q[2]),
        .O(\addr_current[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[0]_i_6 
       (.I0(addr_current_reg[1]),
        .I1(state),
        .I2(Q[1]),
        .O(\addr_current[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \addr_current[0]_i_7 
       (.I0(Q[0]),
        .I1(addr_current_reg[0]),
        .I2(state),
        .O(\addr_current[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_2 
       (.I0(addr_current_reg[14]),
        .I1(state),
        .I2(Q[14]),
        .O(\addr_current[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_3 
       (.I0(addr_current_reg[13]),
        .I1(state),
        .I2(Q[13]),
        .O(\addr_current[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[12]_i_4 
       (.I0(addr_current_reg[12]),
        .I1(state),
        .I2(Q[12]),
        .O(\addr_current[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_2 
       (.I0(addr_current_reg[7]),
        .I1(state),
        .I2(Q[7]),
        .O(\addr_current[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_3 
       (.I0(addr_current_reg[6]),
        .I1(state),
        .I2(Q[6]),
        .O(\addr_current[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_4 
       (.I0(addr_current_reg[5]),
        .I1(state),
        .I2(Q[5]),
        .O(\addr_current[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[4]_i_5 
       (.I0(addr_current_reg[4]),
        .I1(state),
        .I2(Q[4]),
        .O(\addr_current[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_2 
       (.I0(addr_current_reg[11]),
        .I1(state),
        .I2(Q[11]),
        .O(\addr_current[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_3 
       (.I0(addr_current_reg[10]),
        .I1(state),
        .I2(Q[10]),
        .O(\addr_current[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_4 
       (.I0(addr_current_reg[9]),
        .I1(state),
        .I2(Q[9]),
        .O(\addr_current[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr_current[8]_i_5 
       (.I0(addr_current_reg[8]),
        .I1(state),
        .I2(Q[8]),
        .O(\addr_current[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_7 ),
        .Q(addr_current_reg[0]));
  CARRY4 \addr_current_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\addr_current_reg[0]_i_2_n_0 ,\addr_current_reg[0]_i_2_n_1 ,\addr_current_reg[0]_i_2_n_2 ,\addr_current_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\addr_current[0]_i_3_n_0 }),
        .O({\addr_current_reg[0]_i_2_n_4 ,\addr_current_reg[0]_i_2_n_5 ,\addr_current_reg[0]_i_2_n_6 ,\addr_current_reg[0]_i_2_n_7 }),
        .S({\addr_current[0]_i_4_n_0 ,\addr_current[0]_i_5_n_0 ,\addr_current[0]_i_6_n_0 ,\addr_current[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[10] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_5 ),
        .Q(addr_current_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[11] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_4 ),
        .Q(addr_current_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[12] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_7 ),
        .Q(addr_current_reg[12]));
  CARRY4 \addr_current_reg[12]_i_1 
       (.CI(\addr_current_reg[8]_i_1_n_0 ),
        .CO({\NLW_addr_current_reg[12]_i_1_CO_UNCONNECTED [3:2],\addr_current_reg[12]_i_1_n_2 ,\addr_current_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_current_reg[12]_i_1_O_UNCONNECTED [3],\addr_current_reg[12]_i_1_n_5 ,\addr_current_reg[12]_i_1_n_6 ,\addr_current_reg[12]_i_1_n_7 }),
        .S({1'b0,\addr_current[12]_i_2_n_0 ,\addr_current[12]_i_3_n_0 ,\addr_current[12]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[13] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_6 ),
        .Q(addr_current_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[14] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[12]_i_1_n_5 ),
        .Q(addr_current_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[1] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_6 ),
        .Q(addr_current_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[2] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_5 ),
        .Q(addr_current_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[3] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[0]_i_2_n_4 ),
        .Q(addr_current_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[4] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_7 ),
        .Q(addr_current_reg[4]));
  CARRY4 \addr_current_reg[4]_i_1 
       (.CI(\addr_current_reg[0]_i_2_n_0 ),
        .CO({\addr_current_reg[4]_i_1_n_0 ,\addr_current_reg[4]_i_1_n_1 ,\addr_current_reg[4]_i_1_n_2 ,\addr_current_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[4]_i_1_n_4 ,\addr_current_reg[4]_i_1_n_5 ,\addr_current_reg[4]_i_1_n_6 ,\addr_current_reg[4]_i_1_n_7 }),
        .S({\addr_current[4]_i_2_n_0 ,\addr_current[4]_i_3_n_0 ,\addr_current[4]_i_4_n_0 ,\addr_current[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[5] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_6 ),
        .Q(addr_current_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[6] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_5 ),
        .Q(addr_current_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[7] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[4]_i_1_n_4 ),
        .Q(addr_current_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[8] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_7 ),
        .Q(addr_current_reg[8]));
  CARRY4 \addr_current_reg[8]_i_1 
       (.CI(\addr_current_reg[4]_i_1_n_0 ),
        .CO({\addr_current_reg[8]_i_1_n_0 ,\addr_current_reg[8]_i_1_n_1 ,\addr_current_reg[8]_i_1_n_2 ,\addr_current_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_current_reg[8]_i_1_n_4 ,\addr_current_reg[8]_i_1_n_5 ,\addr_current_reg[8]_i_1_n_6 ,\addr_current_reg[8]_i_1_n_7 }),
        .S({\addr_current[8]_i_2_n_0 ,\addr_current[8]_i_3_n_0 ,\addr_current[8]_i_4_n_0 ,\addr_current[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \addr_current_reg[9] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(output_reg),
        .CLR(rst0_out),
        .D(\addr_current_reg[8]_i_1_n_6 ),
        .Q(addr_current_reg[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[0]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[0]),
        .O(dram_wr_addr_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[10]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[10]),
        .O(dram_wr_addr_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[11]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[11]),
        .O(dram_wr_addr_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[12]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[12]),
        .O(dram_wr_addr_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[13]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[13]),
        .O(dram_wr_addr_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[14]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[14]),
        .O(dram_wr_addr_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[1]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[1]),
        .O(dram_wr_addr_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[2]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[2]),
        .O(dram_wr_addr_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[3]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[3]),
        .O(dram_wr_addr_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[4]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[4]),
        .O(dram_wr_addr_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[5]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[5]),
        .O(dram_wr_addr_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[6]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[6]),
        .O(dram_wr_addr_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[7]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[7]),
        .O(dram_wr_addr_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[8]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[8]),
        .O(dram_wr_addr_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dram_wr_addr_OBUF[9]_inst_i_1 
       (.I0(state),
        .I1(addr_current_reg[9]),
        .O(dram_wr_addr_OBUF[9]));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(\output_reg[0]_0 ),
        .Q(state));
endmodule

(* ORIG_REF_NAME = "accelerator_v1_0" *) 
module block_design_accelerator_0_0_accelerator_v1_0
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    fclk1,
    s00_axi_araddr,
    s00_axi_aresetn,
    fclk0,
    s00_axi_wdata,
    s00_axi_awaddr,
    s00_axi_aclk,
    s00_axi_arvalid,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input fclk1;
  input [17:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input fclk0;
  input [31:0]s00_axi_wdata;
  input [17:0]s00_axi_awaddr;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire fclk0;
  wire fclk1;
  wire s00_axi_aclk;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [17:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;

  block_design_accelerator_0_0_accelerator_v1_0_S00_AXI accelerator_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "accelerator_v1_0_S00_AXI" *) 
module block_design_accelerator_0_0_accelerator_v1_0_S00_AXI
   (S_AXI_AWREADY,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    fclk1,
    s00_axi_araddr,
    s00_axi_aresetn,
    fclk0,
    s00_axi_wdata,
    s00_axi_awaddr,
    s00_axi_aclk,
    s00_axi_arvalid,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input fclk1;
  input [17:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input fclk0;
  input [31:0]s00_axi_wdata;
  input [17:0]s00_axi_awaddr;
  input s00_axi_aclk;
  input s00_axi_arvalid;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire fclk0;
  wire fclk1;
  wire mmap_rst;
  wire [31:0]rd_data;
  wire s00_axi_aclk;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [17:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire slv_reg_rden;
  wire [17:0]wr_addr;

  block_design_accelerator_0_0_wrapper U_WRAPPER
       (.Q(wr_addr),
        .SR(mmap_rst),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .\prev_addr_reg[15] (S_AXI_AWREADY),
        .\prev_addr_reg[15]_0 (S_AXI_WREADY),
        .\rd_data_reg[31] (rd_data),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[8]),
        .Q(wr_addr[8]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[9]),
        .Q(wr_addr[9]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[10]),
        .Q(wr_addr[10]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[11]),
        .Q(wr_addr[11]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[12]),
        .Q(wr_addr[12]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[13]),
        .Q(wr_addr[13]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[16] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[14]),
        .Q(wr_addr[14]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[17] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[15]),
        .Q(wr_addr[15]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[18] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[16]),
        .Q(wr_addr[16]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[19] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[17]),
        .Q(wr_addr[17]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(wr_addr[0]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(wr_addr[1]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(wr_addr[2]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(wr_addr[3]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(wr_addr[4]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(wr_addr[5]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[6]),
        .Q(wr_addr[6]),
        .R(mmap_rst));
  FDRE \axi_awaddr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[7]),
        .Q(wr_addr[7]),
        .R(mmap_rst));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(mmap_rst));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(mmap_rst));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[0]),
        .Q(s00_axi_rdata[0]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[10]),
        .Q(s00_axi_rdata[10]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[11]),
        .Q(s00_axi_rdata[11]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[12]),
        .Q(s00_axi_rdata[12]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[13]),
        .Q(s00_axi_rdata[13]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[14]),
        .Q(s00_axi_rdata[14]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[15]),
        .Q(s00_axi_rdata[15]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[16]),
        .Q(s00_axi_rdata[16]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[17]),
        .Q(s00_axi_rdata[17]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[18]),
        .Q(s00_axi_rdata[18]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[19]),
        .Q(s00_axi_rdata[19]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[1]),
        .Q(s00_axi_rdata[1]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[20]),
        .Q(s00_axi_rdata[20]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[21]),
        .Q(s00_axi_rdata[21]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[22]),
        .Q(s00_axi_rdata[22]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[23]),
        .Q(s00_axi_rdata[23]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[24]),
        .Q(s00_axi_rdata[24]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[25]),
        .Q(s00_axi_rdata[25]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[26]),
        .Q(s00_axi_rdata[26]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[27]),
        .Q(s00_axi_rdata[27]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[28]),
        .Q(s00_axi_rdata[28]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[29]),
        .Q(s00_axi_rdata[29]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[2]),
        .Q(s00_axi_rdata[2]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[30]),
        .Q(s00_axi_rdata[30]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[31]),
        .Q(s00_axi_rdata[31]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[3]),
        .Q(s00_axi_rdata[3]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[4]),
        .Q(s00_axi_rdata[4]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[5]),
        .Q(s00_axi_rdata[5]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[6]),
        .Q(s00_axi_rdata[6]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[7]),
        .Q(s00_axi_rdata[7]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[8]),
        .Q(s00_axi_rdata[8]),
        .R(mmap_rst));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(rd_data[9]),
        .Q(s00_axi_rdata[9]),
        .R(mmap_rst));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(mmap_rst));
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(mmap_rst));
endmodule

(* ORIG_REF_NAME = "address_gen_custom" *) 
module block_design_accelerator_0_0_address_gen_custom
   (\FSM_sequential_state_reg[0]_0 ,
    rd_addr,
    fclk1,
    \count_reg[16]_0 ,
    Q,
    prog_full,
    dram0_rd_flush,
    \start_addr_reg_reg[14]_0 );
  output \FSM_sequential_state_reg[0]_0 ;
  output [14:0]rd_addr;
  input fclk1;
  input \count_reg[16]_0 ;
  input [16:0]Q;
  input prog_full;
  input dram0_rd_flush;
  input [14:0]\start_addr_reg_reg[14]_0 ;

  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [16:0]Q;
  wire \count[0]_i_3_n_0 ;
  wire [16:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_0 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire dram0_rd_flush;
  wire fclk1;
  wire next_state0_carry__0_i_1_n_0;
  wire next_state0_carry__0_i_2_n_0;
  wire next_state0_carry__0_n_3;
  wire next_state0_carry_i_1_n_0;
  wire next_state0_carry_i_2_n_0;
  wire next_state0_carry_i_3_n_0;
  wire next_state0_carry_i_4_n_0;
  wire next_state0_carry_n_0;
  wire next_state0_carry_n_1;
  wire next_state0_carry_n_2;
  wire next_state0_carry_n_3;
  wire p_1_in;
  wire prog_full;
  wire [14:0]rd_addr;
  wire rd_addr_carry__0_i_1_n_0;
  wire rd_addr_carry__0_i_2_n_0;
  wire rd_addr_carry__0_i_3_n_0;
  wire rd_addr_carry__0_i_4_n_0;
  wire rd_addr_carry__0_n_0;
  wire rd_addr_carry__0_n_1;
  wire rd_addr_carry__0_n_2;
  wire rd_addr_carry__0_n_3;
  wire rd_addr_carry__1_i_1_n_0;
  wire rd_addr_carry__1_i_2_n_0;
  wire rd_addr_carry__1_i_3_n_0;
  wire rd_addr_carry__1_i_4_n_0;
  wire rd_addr_carry__1_n_0;
  wire rd_addr_carry__1_n_1;
  wire rd_addr_carry__1_n_2;
  wire rd_addr_carry__1_n_3;
  wire rd_addr_carry__2_i_1_n_0;
  wire rd_addr_carry__2_i_2_n_0;
  wire rd_addr_carry__2_i_3_n_0;
  wire rd_addr_carry__2_n_2;
  wire rd_addr_carry__2_n_3;
  wire rd_addr_carry_i_1_n_0;
  wire rd_addr_carry_i_2_n_0;
  wire rd_addr_carry_i_3_n_0;
  wire rd_addr_carry_i_4_n_0;
  wire rd_addr_carry_n_0;
  wire rd_addr_carry_n_1;
  wire rd_addr_carry_n_2;
  wire rd_addr_carry_n_3;
  wire [14:0]start_addr_reg;
  wire \start_addr_reg[14]_i_1_n_0 ;
  wire [14:0]\start_addr_reg_reg[14]_0 ;
  wire [1:0]state;
  wire [3:0]\NLW_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_next_state0_carry_O_UNCONNECTED;
  wire [3:2]NLW_next_state0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_next_state0_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_rd_addr_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_rd_addr_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hF02F0020)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(p_1_in),
        .I1(prog_full),
        .I2(state[1]),
        .I3(state[0]),
        .I4(dram0_rd_flush),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE6)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(dram0_rd_flush),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11" *) 
  FDCE \FSM_sequential_state_reg[0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\count_reg[16]_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "save_inputs:01,count_loop:10,wait_for_go:00,wait_for_go_n:11" *) 
  FDCE \FSM_sequential_state_reg[1] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(\count_reg[16]_0 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \count[0]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(prog_full),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .O(\count[0]_i_3_n_0 ));
  FDCE \count_reg[0] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({count_reg[3:1],\count[0]_i_3_n_0 }));
  FDCE \count_reg[10] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE \count_reg[11] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE \count_reg[12] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S(count_reg[15:12]));
  FDCE \count_reg[13] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE \count_reg[14] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE \count_reg[15] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE \count_reg[16] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO(\NLW_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[16]_i_1_O_UNCONNECTED [3:1],\count_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,count_reg[16]}));
  FDCE \count_reg[1] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE \count_reg[2] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE \count_reg[3] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE \count_reg[4] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S(count_reg[7:4]));
  FDCE \count_reg[5] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE \count_reg[6] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE \count_reg[7] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE \count_reg[8] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S(count_reg[11:8]));
  FDCE \count_reg[9] 
       (.C(fclk1),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  CARRY4 next_state0_carry
       (.CI(1'b0),
        .CO({next_state0_carry_n_0,next_state0_carry_n_1,next_state0_carry_n_2,next_state0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_next_state0_carry_O_UNCONNECTED[3:0]),
        .S({next_state0_carry_i_1_n_0,next_state0_carry_i_2_n_0,next_state0_carry_i_3_n_0,next_state0_carry_i_4_n_0}));
  CARRY4 next_state0_carry__0
       (.CI(next_state0_carry_n_0),
        .CO({NLW_next_state0_carry__0_CO_UNCONNECTED[3:2],p_1_in,next_state0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_next_state0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,next_state0_carry__0_i_1_n_0,next_state0_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    next_state0_carry__0_i_1
       (.I0(count_reg[15]),
        .I1(Q[15]),
        .I2(count_reg[16]),
        .I3(Q[16]),
        .O(next_state0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry__0_i_2
       (.I0(count_reg[12]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(count_reg[14]),
        .I4(Q[13]),
        .I5(count_reg[13]),
        .O(next_state0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_1
       (.I0(count_reg[9]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(count_reg[11]),
        .I4(Q[10]),
        .I5(count_reg[10]),
        .O(next_state0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_2
       (.I0(count_reg[6]),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(count_reg[8]),
        .I4(Q[7]),
        .I5(count_reg[7]),
        .O(next_state0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_3
       (.I0(count_reg[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(count_reg[5]),
        .I4(Q[4]),
        .I5(count_reg[4]),
        .O(next_state0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    next_state0_carry_i_4
       (.I0(count_reg[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(count_reg[2]),
        .I4(Q[1]),
        .I5(count_reg[1]),
        .O(next_state0_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry
       (.CI(1'b0),
        .CO({rd_addr_carry_n_0,rd_addr_carry_n_1,rd_addr_carry_n_2,rd_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI(count_reg[3:0]),
        .O(rd_addr[3:0]),
        .S({rd_addr_carry_i_1_n_0,rd_addr_carry_i_2_n_0,rd_addr_carry_i_3_n_0,rd_addr_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry__0
       (.CI(rd_addr_carry_n_0),
        .CO({rd_addr_carry__0_n_0,rd_addr_carry__0_n_1,rd_addr_carry__0_n_2,rd_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(count_reg[7:4]),
        .O(rd_addr[7:4]),
        .S({rd_addr_carry__0_i_1_n_0,rd_addr_carry__0_i_2_n_0,rd_addr_carry__0_i_3_n_0,rd_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_1
       (.I0(count_reg[7]),
        .I1(start_addr_reg[7]),
        .O(rd_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_2
       (.I0(count_reg[6]),
        .I1(start_addr_reg[6]),
        .O(rd_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_3
       (.I0(count_reg[5]),
        .I1(start_addr_reg[5]),
        .O(rd_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__0_i_4
       (.I0(count_reg[4]),
        .I1(start_addr_reg[4]),
        .O(rd_addr_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry__1
       (.CI(rd_addr_carry__0_n_0),
        .CO({rd_addr_carry__1_n_0,rd_addr_carry__1_n_1,rd_addr_carry__1_n_2,rd_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(count_reg[11:8]),
        .O(rd_addr[11:8]),
        .S({rd_addr_carry__1_i_1_n_0,rd_addr_carry__1_i_2_n_0,rd_addr_carry__1_i_3_n_0,rd_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_1
       (.I0(count_reg[11]),
        .I1(start_addr_reg[11]),
        .O(rd_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_2
       (.I0(count_reg[10]),
        .I1(start_addr_reg[10]),
        .O(rd_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_3
       (.I0(count_reg[9]),
        .I1(start_addr_reg[9]),
        .O(rd_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__1_i_4
       (.I0(count_reg[8]),
        .I1(start_addr_reg[8]),
        .O(rd_addr_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 rd_addr_carry__2
       (.CI(rd_addr_carry__1_n_0),
        .CO({NLW_rd_addr_carry__2_CO_UNCONNECTED[3:2],rd_addr_carry__2_n_2,rd_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,count_reg[13:12]}),
        .O({NLW_rd_addr_carry__2_O_UNCONNECTED[3],rd_addr[14:12]}),
        .S({1'b0,rd_addr_carry__2_i_1_n_0,rd_addr_carry__2_i_2_n_0,rd_addr_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__2_i_1
       (.I0(count_reg[14]),
        .I1(start_addr_reg[14]),
        .O(rd_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__2_i_2
       (.I0(count_reg[13]),
        .I1(start_addr_reg[13]),
        .O(rd_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry__2_i_3
       (.I0(count_reg[12]),
        .I1(start_addr_reg[12]),
        .O(rd_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_1
       (.I0(count_reg[3]),
        .I1(start_addr_reg[3]),
        .O(rd_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_2
       (.I0(count_reg[2]),
        .I1(start_addr_reg[2]),
        .O(rd_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_3
       (.I0(count_reg[1]),
        .I1(start_addr_reg[1]),
        .O(rd_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd_addr_carry_i_4
       (.I0(count_reg[0]),
        .I1(start_addr_reg[0]),
        .O(rd_addr_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \start_addr_reg[14]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\start_addr_reg[14]_i_1_n_0 ));
  FDCE \start_addr_reg_reg[0] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [0]),
        .Q(start_addr_reg[0]));
  FDCE \start_addr_reg_reg[10] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [10]),
        .Q(start_addr_reg[10]));
  FDCE \start_addr_reg_reg[11] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [11]),
        .Q(start_addr_reg[11]));
  FDCE \start_addr_reg_reg[12] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [12]),
        .Q(start_addr_reg[12]));
  FDCE \start_addr_reg_reg[13] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [13]),
        .Q(start_addr_reg[13]));
  FDCE \start_addr_reg_reg[14] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [14]),
        .Q(start_addr_reg[14]));
  FDCE \start_addr_reg_reg[1] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [1]),
        .Q(start_addr_reg[1]));
  FDCE \start_addr_reg_reg[2] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [2]),
        .Q(start_addr_reg[2]));
  FDCE \start_addr_reg_reg[3] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [3]),
        .Q(start_addr_reg[3]));
  FDCE \start_addr_reg_reg[4] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [4]),
        .Q(start_addr_reg[4]));
  FDCE \start_addr_reg_reg[5] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [5]),
        .Q(start_addr_reg[5]));
  FDCE \start_addr_reg_reg[6] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [6]),
        .Q(start_addr_reg[6]));
  FDCE \start_addr_reg_reg[7] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [7]),
        .Q(start_addr_reg[7]));
  FDCE \start_addr_reg_reg[8] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [8]),
        .Q(start_addr_reg[8]));
  FDCE \start_addr_reg_reg[9] 
       (.C(fclk1),
        .CE(\start_addr_reg[14]_i_1_n_0 ),
        .CLR(\count_reg[16]_0 ),
        .D(\start_addr_reg_reg[14]_0 [9]),
        .Q(start_addr_reg[9]));
endmodule

(* ORIG_REF_NAME = "ctrl" *) 
module block_design_accelerator_0_0_ctrl
   (CLK,
    \FSM_onehot_state_reg[1]_0 ,
    done_0,
    \FSM_onehot_state_reg[0]_0 ,
    fclk0,
    \FSM_onehot_state_reg[0]_1 ,
    \output_reg[14] ,
    done);
  output CLK;
  output \FSM_onehot_state_reg[1]_0 ;
  output done_0;
  output \FSM_onehot_state_reg[0]_0 ;
  input fclk0;
  input \FSM_onehot_state_reg[0]_1 ;
  input \output_reg[14] ;
  input done;

  wire CLK;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire done;
  wire done_0;
  wire done_s;
  wire done_s_i_1_n_0;
  wire fclk0;
  wire \output_reg[14] ;

  LUT5 #(
    .INIT(32'hF0E0EAE0)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAABF80AA)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFA3010)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_wait_0:001,s_wait_1:010,s_wait_done:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .PRE(\FSM_onehot_state_reg[0]_1 ),
        .Q(\FSM_onehot_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "s_wait_0:001,s_wait_1:010,s_wait_done:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[0]_1 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "s_wait_0:001,s_wait_1:010,s_wait_done:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[0]_1 ),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    U_DRAM1_WR_i_1
       (.I0(\FSM_onehot_state_reg[1]_0 ),
        .I1(\output_reg[14] ),
        .O(CLK));
  LUT6 #(
    .INIT(64'hFFBFBFBFFFA0A0A0)) 
    done_s_i_1
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\output_reg[14] ),
        .I2(\FSM_onehot_state_reg[1]_0 ),
        .I3(done),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(done_s),
        .O(done_s_i_1_n_0));
  FDCE done_s_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(\FSM_onehot_state_reg[0]_1 ),
        .D(done_s_i_1_n_0),
        .Q(done_s));
  LUT5 #(
    .INIT(32'hC8CCC8C8)) 
    \rd_data[0]_i_4 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(done_s),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(\output_reg[14] ),
        .I4(\FSM_onehot_state_reg[1]_0 ),
        .O(done_0));
endmodule

(* ORIG_REF_NAME = "done_counter" *) 
module block_design_accelerator_0_0_done_counter_lib_work
   (clear_IBUF,
    \count_reg[0]_0 ,
    rst,
    user_clk,
    CO,
    Q);
  input clear_IBUF;
  input \count_reg[0]_0 ;
  input rst;
  input user_clk;
  output [0:0]CO;
  input [16:0]Q;

  wire [0:0]CO;
  wire [16:0]Q;
  wire clear_IBUF;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[16]_i_2_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [16:0]count_reg;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire done_OBUF_inst_i_10_n_0;
  wire done_OBUF_inst_i_11_n_0;
  wire done_OBUF_inst_i_12_n_0;
  wire done_OBUF_inst_i_13_n_0;
  wire done_OBUF_inst_i_14_n_0;
  wire done_OBUF_inst_i_15_n_0;
  wire done_OBUF_inst_i_16_n_0;
  wire done_OBUF_inst_i_17_n_0;
  wire done_OBUF_inst_i_18_n_0;
  wire done_OBUF_inst_i_19_n_0;
  wire done_OBUF_inst_i_20_n_0;
  wire done_OBUF_inst_i_21_n_0;
  wire done_OBUF_inst_i_22_n_0;
  wire done_OBUF_inst_i_3_n_0;
  wire done_OBUF_inst_i_3_n_1;
  wire done_OBUF_inst_i_3_n_2;
  wire done_OBUF_inst_i_3_n_3;
  wire done_OBUF_inst_i_4_n_0;
  wire done_OBUF_inst_i_5_n_0;
  wire done_OBUF_inst_i_6_n_0;
  wire done_OBUF_inst_i_6_n_1;
  wire done_OBUF_inst_i_6_n_2;
  wire done_OBUF_inst_i_6_n_3;
  wire done_OBUF_inst_i_7_n_0;
  wire done_OBUF_inst_i_8_n_0;
  wire done_OBUF_inst_i_9_n_0;
  wire rst;
  wire user_clk;
  wire [3:0]\NLW_count_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_count_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_done_OBUF_inst_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_2_O_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_3_O_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_6_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_4 
       (.I0(count_reg[3]),
        .I1(clear_IBUF),
        .O(\count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_5 
       (.I0(count_reg[2]),
        .I1(clear_IBUF),
        .O(\count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[1]),
        .I1(clear_IBUF),
        .O(\count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_7 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .I1(clear_IBUF),
        .O(\count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .I1(clear_IBUF),
        .O(\count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .I1(clear_IBUF),
        .O(\count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .I1(clear_IBUF),
        .O(\count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[16]_i_2 
       (.I0(count_reg[16]),
        .I1(clear_IBUF),
        .O(\count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .I1(clear_IBUF),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .I1(clear_IBUF),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .I1(clear_IBUF),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .I1(clear_IBUF),
        .O(\count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .I1(clear_IBUF),
        .O(\count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .I1(clear_IBUF),
        .O(\count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .I1(clear_IBUF),
        .O(\count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .I1(clear_IBUF),
        .O(\count[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_3_n_0 }),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_4_n_0 ,\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]));
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO(\NLW_count_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_count_reg[16]_i_1_O_UNCONNECTED [3:1],\count_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\count[16]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(user_clk),
        .CE(\count_reg[0]_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_10
       (.I0(count_reg[9]),
        .I1(Q[9]),
        .I2(count_reg[8]),
        .I3(Q[8]),
        .O(done_OBUF_inst_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_11
       (.I0(Q[15]),
        .I1(count_reg[15]),
        .I2(Q[14]),
        .I3(count_reg[14]),
        .O(done_OBUF_inst_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_12
       (.I0(Q[13]),
        .I1(count_reg[13]),
        .I2(Q[12]),
        .I3(count_reg[12]),
        .O(done_OBUF_inst_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_13
       (.I0(Q[11]),
        .I1(count_reg[11]),
        .I2(Q[10]),
        .I3(count_reg[10]),
        .O(done_OBUF_inst_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_14
       (.I0(Q[9]),
        .I1(count_reg[9]),
        .I2(Q[8]),
        .I3(count_reg[8]),
        .O(done_OBUF_inst_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_15
       (.I0(count_reg[7]),
        .I1(Q[7]),
        .I2(count_reg[6]),
        .I3(Q[6]),
        .O(done_OBUF_inst_i_15_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_16
       (.I0(count_reg[5]),
        .I1(Q[5]),
        .I2(count_reg[4]),
        .I3(Q[4]),
        .O(done_OBUF_inst_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_17
       (.I0(count_reg[3]),
        .I1(Q[3]),
        .I2(count_reg[2]),
        .I3(Q[2]),
        .O(done_OBUF_inst_i_17_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_18
       (.I0(count_reg[1]),
        .I1(Q[1]),
        .I2(count_reg[0]),
        .I3(Q[0]),
        .O(done_OBUF_inst_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_19
       (.I0(Q[7]),
        .I1(count_reg[7]),
        .I2(Q[6]),
        .I3(count_reg[6]),
        .O(done_OBUF_inst_i_19_n_0));
  CARRY4 done_OBUF_inst_i_2
       (.CI(done_OBUF_inst_i_3_n_0),
        .CO({NLW_done_OBUF_inst_i_2_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,done_OBUF_inst_i_4_n_0}),
        .O(NLW_done_OBUF_inst_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,done_OBUF_inst_i_5_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_20
       (.I0(Q[5]),
        .I1(count_reg[5]),
        .I2(Q[4]),
        .I3(count_reg[4]),
        .O(done_OBUF_inst_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_21
       (.I0(Q[3]),
        .I1(count_reg[3]),
        .I2(Q[2]),
        .I3(count_reg[2]),
        .O(done_OBUF_inst_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_22
       (.I0(Q[1]),
        .I1(count_reg[1]),
        .I2(Q[0]),
        .I3(count_reg[0]),
        .O(done_OBUF_inst_i_22_n_0));
  CARRY4 done_OBUF_inst_i_3
       (.CI(done_OBUF_inst_i_6_n_0),
        .CO({done_OBUF_inst_i_3_n_0,done_OBUF_inst_i_3_n_1,done_OBUF_inst_i_3_n_2,done_OBUF_inst_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({done_OBUF_inst_i_7_n_0,done_OBUF_inst_i_8_n_0,done_OBUF_inst_i_9_n_0,done_OBUF_inst_i_10_n_0}),
        .O(NLW_done_OBUF_inst_i_3_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_11_n_0,done_OBUF_inst_i_12_n_0,done_OBUF_inst_i_13_n_0,done_OBUF_inst_i_14_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    done_OBUF_inst_i_4
       (.I0(count_reg[16]),
        .I1(Q[16]),
        .O(done_OBUF_inst_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    done_OBUF_inst_i_5
       (.I0(Q[16]),
        .I1(count_reg[16]),
        .O(done_OBUF_inst_i_5_n_0));
  CARRY4 done_OBUF_inst_i_6
       (.CI(1'b0),
        .CO({done_OBUF_inst_i_6_n_0,done_OBUF_inst_i_6_n_1,done_OBUF_inst_i_6_n_2,done_OBUF_inst_i_6_n_3}),
        .CYINIT(1'b1),
        .DI({done_OBUF_inst_i_15_n_0,done_OBUF_inst_i_16_n_0,done_OBUF_inst_i_17_n_0,done_OBUF_inst_i_18_n_0}),
        .O(NLW_done_OBUF_inst_i_6_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_19_n_0,done_OBUF_inst_i_20_n_0,done_OBUF_inst_i_21_n_0,done_OBUF_inst_i_22_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_7
       (.I0(count_reg[15]),
        .I1(Q[15]),
        .I2(count_reg[14]),
        .I3(Q[14]),
        .O(done_OBUF_inst_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_8
       (.I0(count_reg[13]),
        .I1(Q[13]),
        .I2(count_reg[12]),
        .I3(Q[12]),
        .O(done_OBUF_inst_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_9
       (.I0(count_reg[11]),
        .I1(Q[11]),
        .I2(count_reg[10]),
        .I3(Q[10]),
        .O(done_OBUF_inst_i_9_n_0));
endmodule

module \block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn 
   (busy,
    clear_IBUF,
    done_OBUF,
    go_IBUF,
    handshake_go_reg,
    rd_en_IBUF,
    rst,
    state_reg,
    update_count0,
    user_clk,
    CO,
    Q);
  input busy;
  input clear_IBUF;
  output done_OBUF;
  input go_IBUF;
  output handshake_go_reg;
  input rd_en_IBUF;
  input rst;
  input [1:0]state_reg;
  input update_count0;
  input user_clk;
  output [0:0]CO;
  input [15:0]Q;

  wire [0:0]CO;
  wire [15:0]Q;
  wire busy;
  wire clear_IBUF;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [15:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire done_OBUF;
  wire go_IBUF;
  wire handshake_go_reg;
  wire rd_en_IBUF;
  wire rst;
  wire [1:0]state_reg;
  wire update_count0;
  wire user_clk;
  wire valid_OBUF_inst_i_10_n_0;
  wire valid_OBUF_inst_i_11_n_0;
  wire valid_OBUF_inst_i_12_n_0;
  wire valid_OBUF_inst_i_13_n_0;
  wire valid_OBUF_inst_i_14_n_0;
  wire valid_OBUF_inst_i_15_n_0;
  wire valid_OBUF_inst_i_16_n_0;
  wire valid_OBUF_inst_i_17_n_0;
  wire valid_OBUF_inst_i_18_n_0;
  wire valid_OBUF_inst_i_19_n_0;
  wire valid_OBUF_inst_i_2_n_1;
  wire valid_OBUF_inst_i_2_n_2;
  wire valid_OBUF_inst_i_2_n_3;
  wire valid_OBUF_inst_i_3_n_0;
  wire valid_OBUF_inst_i_3_n_1;
  wire valid_OBUF_inst_i_3_n_2;
  wire valid_OBUF_inst_i_3_n_3;
  wire valid_OBUF_inst_i_4_n_0;
  wire valid_OBUF_inst_i_5_n_0;
  wire valid_OBUF_inst_i_6_n_0;
  wire valid_OBUF_inst_i_7_n_0;
  wire valid_OBUF_inst_i_8_n_0;
  wire valid_OBUF_inst_i_9_n_0;
  wire [3:3]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_valid_OBUF_inst_i_2_O_UNCONNECTED;
  wire [3:0]NLW_valid_OBUF_inst_i_3_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'hDCCC)) 
    \count[0]_i_1__0 
       (.I0(CO),
        .I1(clear_IBUF),
        .I2(rd_en_IBUF),
        .I3(update_count0),
        .O(\count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_4 
       (.I0(count_reg[3]),
        .I1(clear_IBUF),
        .O(\count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_5 
       (.I0(count_reg[2]),
        .I1(clear_IBUF),
        .O(\count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[1]),
        .I1(clear_IBUF),
        .O(\count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_7 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .I1(clear_IBUF),
        .O(\count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .I1(clear_IBUF),
        .O(\count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .I1(clear_IBUF),
        .O(\count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .I1(clear_IBUF),
        .O(\count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .I1(clear_IBUF),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .I1(clear_IBUF),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .I1(clear_IBUF),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .I1(clear_IBUF),
        .O(\count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .I1(clear_IBUF),
        .O(\count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .I1(clear_IBUF),
        .O(\count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .I1(clear_IBUF),
        .O(\count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .I1(clear_IBUF),
        .O(\count[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_3_n_0 }),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_4_n_0 ,\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\NLW_count_reg[12]_i_1_CO_UNCONNECTED [3],\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h02)) 
    done_OBUF_inst_i_1
       (.I0(CO),
        .I1(busy),
        .I2(go_IBUF),
        .O(done_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    handshake_go_i_1
       (.I0(go_IBUF),
        .I1(state_reg[1]),
        .I2(CO),
        .I3(state_reg[0]),
        .O(handshake_go_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_10
       (.I0(count_reg[10]),
        .I1(Q[10]),
        .I2(count_reg[11]),
        .I3(Q[11]),
        .O(valid_OBUF_inst_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_11
       (.I0(count_reg[8]),
        .I1(Q[8]),
        .I2(count_reg[9]),
        .I3(Q[9]),
        .O(valid_OBUF_inst_i_11_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    valid_OBUF_inst_i_12
       (.I0(count_reg[7]),
        .I1(Q[7]),
        .I2(count_reg[6]),
        .I3(Q[6]),
        .O(valid_OBUF_inst_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_13
       (.I0(count_reg[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(count_reg[5]),
        .O(valid_OBUF_inst_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_14
       (.I0(count_reg[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(count_reg[3]),
        .O(valid_OBUF_inst_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_15
       (.I0(count_reg[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(count_reg[1]),
        .O(valid_OBUF_inst_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_16
       (.I0(count_reg[6]),
        .I1(Q[6]),
        .I2(count_reg[7]),
        .I3(Q[7]),
        .O(valid_OBUF_inst_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_17
       (.I0(count_reg[4]),
        .I1(Q[4]),
        .I2(count_reg[5]),
        .I3(Q[5]),
        .O(valid_OBUF_inst_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_18
       (.I0(count_reg[2]),
        .I1(Q[2]),
        .I2(count_reg[3]),
        .I3(Q[3]),
        .O(valid_OBUF_inst_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_19
       (.I0(count_reg[0]),
        .I1(Q[0]),
        .I2(count_reg[1]),
        .I3(Q[1]),
        .O(valid_OBUF_inst_i_19_n_0));
  CARRY4 valid_OBUF_inst_i_2
       (.CI(valid_OBUF_inst_i_3_n_0),
        .CO({CO,valid_OBUF_inst_i_2_n_1,valid_OBUF_inst_i_2_n_2,valid_OBUF_inst_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({valid_OBUF_inst_i_4_n_0,valid_OBUF_inst_i_5_n_0,valid_OBUF_inst_i_6_n_0,valid_OBUF_inst_i_7_n_0}),
        .O(NLW_valid_OBUF_inst_i_2_O_UNCONNECTED[3:0]),
        .S({valid_OBUF_inst_i_8_n_0,valid_OBUF_inst_i_9_n_0,valid_OBUF_inst_i_10_n_0,valid_OBUF_inst_i_11_n_0}));
  CARRY4 valid_OBUF_inst_i_3
       (.CI(1'b0),
        .CO({valid_OBUF_inst_i_3_n_0,valid_OBUF_inst_i_3_n_1,valid_OBUF_inst_i_3_n_2,valid_OBUF_inst_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({valid_OBUF_inst_i_12_n_0,valid_OBUF_inst_i_13_n_0,valid_OBUF_inst_i_14_n_0,valid_OBUF_inst_i_15_n_0}),
        .O(NLW_valid_OBUF_inst_i_3_O_UNCONNECTED[3:0]),
        .S({valid_OBUF_inst_i_16_n_0,valid_OBUF_inst_i_17_n_0,valid_OBUF_inst_i_18_n_0,valid_OBUF_inst_i_19_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_4
       (.I0(count_reg[14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(count_reg[15]),
        .O(valid_OBUF_inst_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_5
       (.I0(count_reg[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(count_reg[13]),
        .O(valid_OBUF_inst_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_6
       (.I0(count_reg[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(count_reg[11]),
        .O(valid_OBUF_inst_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    valid_OBUF_inst_i_7
       (.I0(count_reg[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(count_reg[9]),
        .O(valid_OBUF_inst_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_8
       (.I0(count_reg[14]),
        .I1(Q[14]),
        .I2(count_reg[15]),
        .I3(Q[15]),
        .O(valid_OBUF_inst_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    valid_OBUF_inst_i_9
       (.I0(count_reg[12]),
        .I1(Q[12]),
        .I2(count_reg[13]),
        .I3(Q[13]),
        .O(valid_OBUF_inst_i_9_n_0));
endmodule

module \block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn 
   (actually_empty,
    busy,
    clear_IBUF,
    count,
    done_OBUF,
    dram_wr_pending_IBUF,
    full,
    go_IBUF,
    rst,
    user_clk,
    wr_en_IBUF,
    CO,
    E,
    Q);
  input actually_empty;
  input busy;
  input clear_IBUF;
  input count;
  output done_OBUF;
  input dram_wr_pending_IBUF;
  input full;
  input go_IBUF;
  input rst;
  input user_clk;
  input wr_en_IBUF;
  output [0:0]CO;
  output [0:0]E;
  input [15:0]Q;

  wire [0:0]CO;
  wire [0:0]E;
  wire [15:0]Q;
  wire actually_empty;
  wire busy;
  wire clear_IBUF;
  wire count;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [15:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire done_OBUF;
  wire done_OBUF_inst_i_10_n_0;
  wire done_OBUF_inst_i_11_n_0;
  wire done_OBUF_inst_i_12_n_0;
  wire done_OBUF_inst_i_13_n_0;
  wire done_OBUF_inst_i_14_n_0;
  wire done_OBUF_inst_i_15_n_0;
  wire done_OBUF_inst_i_16_n_0;
  wire done_OBUF_inst_i_17_n_0;
  wire done_OBUF_inst_i_18_n_0;
  wire done_OBUF_inst_i_19_n_0;
  wire done_OBUF_inst_i_2_n_1;
  wire done_OBUF_inst_i_2_n_2;
  wire done_OBUF_inst_i_2_n_3;
  wire done_OBUF_inst_i_3_n_0;
  wire done_OBUF_inst_i_3_n_1;
  wire done_OBUF_inst_i_3_n_2;
  wire done_OBUF_inst_i_3_n_3;
  wire done_OBUF_inst_i_4_n_0;
  wire done_OBUF_inst_i_5_n_0;
  wire done_OBUF_inst_i_6_n_0;
  wire done_OBUF_inst_i_7_n_0;
  wire done_OBUF_inst_i_8_n_0;
  wire done_OBUF_inst_i_9_n_0;
  wire dram_wr_pending_IBUF;
  wire full;
  wire go_IBUF;
  wire rst;
  wire user_clk;
  wire wr_en_IBUF;
  wire [3:3]\NLW_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_done_OBUF_inst_i_2_O_UNCONNECTED;
  wire [3:0]NLW_done_OBUF_inst_i_3_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hCDDDCCCC)) 
    \count[0]_i_1__0 
       (.I0(CO),
        .I1(clear_IBUF),
        .I2(count),
        .I3(full),
        .I4(wr_en_IBUF),
        .O(\count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_3 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_4 
       (.I0(count_reg[3]),
        .I1(clear_IBUF),
        .O(\count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_5 
       (.I0(count_reg[2]),
        .I1(clear_IBUF),
        .O(\count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[0]_i_6 
       (.I0(count_reg[1]),
        .I1(clear_IBUF),
        .O(\count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_7 
       (.I0(count_reg[0]),
        .I1(clear_IBUF),
        .O(\count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_2 
       (.I0(count_reg[15]),
        .I1(clear_IBUF),
        .O(\count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_3 
       (.I0(count_reg[14]),
        .I1(clear_IBUF),
        .O(\count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_4 
       (.I0(count_reg[13]),
        .I1(clear_IBUF),
        .O(\count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[12]_i_5 
       (.I0(count_reg[12]),
        .I1(clear_IBUF),
        .O(\count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_2 
       (.I0(count_reg[7]),
        .I1(clear_IBUF),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_3 
       (.I0(count_reg[6]),
        .I1(clear_IBUF),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_4 
       (.I0(count_reg[5]),
        .I1(clear_IBUF),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[4]_i_5 
       (.I0(count_reg[4]),
        .I1(clear_IBUF),
        .O(\count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_2 
       (.I0(count_reg[11]),
        .I1(clear_IBUF),
        .O(\count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_3 
       (.I0(count_reg[10]),
        .I1(clear_IBUF),
        .O(\count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_4 
       (.I0(count_reg[9]),
        .I1(clear_IBUF),
        .O(\count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \count[8]_i_5 
       (.I0(count_reg[8]),
        .I1(clear_IBUF),
        .O(\count[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]));
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_3_n_0 }),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_4_n_0 ,\count[0]_i_5_n_0 ,\count[0]_i_6_n_0 ,\count[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]));
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\NLW_count_reg[12]_i_1_CO_UNCONNECTED [3],\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]));
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]));
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(user_clk),
        .CE(\count[0]_i_1__0_n_0 ),
        .CLR(rst),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]));
  LUT4 #(
    .INIT(16'h1D0C)) 
    \data[31]_i_1 
       (.I0(CO),
        .I1(count),
        .I2(full),
        .I3(wr_en_IBUF),
        .O(E));
  LUT5 #(
    .INIT(32'h00000008)) 
    done_OBUF_inst_i_1
       (.I0(CO),
        .I1(actually_empty),
        .I2(busy),
        .I3(dram_wr_pending_IBUF),
        .I4(go_IBUF),
        .O(done_OBUF));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_10
       (.I0(Q[11]),
        .I1(count_reg[11]),
        .I2(Q[10]),
        .I3(count_reg[10]),
        .O(done_OBUF_inst_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_11
       (.I0(Q[9]),
        .I1(count_reg[9]),
        .I2(Q[8]),
        .I3(count_reg[8]),
        .O(done_OBUF_inst_i_11_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_12
       (.I0(count_reg[7]),
        .I1(Q[7]),
        .I2(count_reg[6]),
        .I3(Q[6]),
        .O(done_OBUF_inst_i_12_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_13
       (.I0(count_reg[5]),
        .I1(Q[5]),
        .I2(count_reg[4]),
        .I3(Q[4]),
        .O(done_OBUF_inst_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_14
       (.I0(count_reg[3]),
        .I1(Q[3]),
        .I2(count_reg[2]),
        .I3(Q[2]),
        .O(done_OBUF_inst_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_15
       (.I0(count_reg[1]),
        .I1(Q[1]),
        .I2(count_reg[0]),
        .I3(Q[0]),
        .O(done_OBUF_inst_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_16
       (.I0(Q[7]),
        .I1(count_reg[7]),
        .I2(Q[6]),
        .I3(count_reg[6]),
        .O(done_OBUF_inst_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_17
       (.I0(Q[5]),
        .I1(count_reg[5]),
        .I2(Q[4]),
        .I3(count_reg[4]),
        .O(done_OBUF_inst_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_18
       (.I0(Q[3]),
        .I1(count_reg[3]),
        .I2(Q[2]),
        .I3(count_reg[2]),
        .O(done_OBUF_inst_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_19
       (.I0(Q[1]),
        .I1(count_reg[1]),
        .I2(Q[0]),
        .I3(count_reg[0]),
        .O(done_OBUF_inst_i_19_n_0));
  CARRY4 done_OBUF_inst_i_2
       (.CI(done_OBUF_inst_i_3_n_0),
        .CO({CO,done_OBUF_inst_i_2_n_1,done_OBUF_inst_i_2_n_2,done_OBUF_inst_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({done_OBUF_inst_i_4_n_0,done_OBUF_inst_i_5_n_0,done_OBUF_inst_i_6_n_0,done_OBUF_inst_i_7_n_0}),
        .O(NLW_done_OBUF_inst_i_2_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_8_n_0,done_OBUF_inst_i_9_n_0,done_OBUF_inst_i_10_n_0,done_OBUF_inst_i_11_n_0}));
  CARRY4 done_OBUF_inst_i_3
       (.CI(1'b0),
        .CO({done_OBUF_inst_i_3_n_0,done_OBUF_inst_i_3_n_1,done_OBUF_inst_i_3_n_2,done_OBUF_inst_i_3_n_3}),
        .CYINIT(1'b1),
        .DI({done_OBUF_inst_i_12_n_0,done_OBUF_inst_i_13_n_0,done_OBUF_inst_i_14_n_0,done_OBUF_inst_i_15_n_0}),
        .O(NLW_done_OBUF_inst_i_3_O_UNCONNECTED[3:0]),
        .S({done_OBUF_inst_i_16_n_0,done_OBUF_inst_i_17_n_0,done_OBUF_inst_i_18_n_0,done_OBUF_inst_i_19_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_4
       (.I0(count_reg[15]),
        .I1(Q[15]),
        .I2(count_reg[14]),
        .I3(Q[14]),
        .O(done_OBUF_inst_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_5
       (.I0(count_reg[13]),
        .I1(Q[13]),
        .I2(count_reg[12]),
        .I3(Q[12]),
        .O(done_OBUF_inst_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_6
       (.I0(count_reg[11]),
        .I1(Q[11]),
        .I2(count_reg[10]),
        .I3(Q[10]),
        .O(done_OBUF_inst_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    done_OBUF_inst_i_7
       (.I0(count_reg[9]),
        .I1(Q[9]),
        .I2(count_reg[8]),
        .I3(Q[8]),
        .O(done_OBUF_inst_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_8
       (.I0(Q[15]),
        .I1(count_reg[15]),
        .I2(Q[14]),
        .I3(count_reg[14]),
        .O(done_OBUF_inst_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    done_OBUF_inst_i_9
       (.I0(Q[13]),
        .I1(count_reg[13]),
        .I2(Q[12]),
        .I3(count_reg[12]),
        .O(done_OBUF_inst_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "dram_model" *) 
module block_design_accelerator_0_0_dram_model
   (din,
    wr_en,
    fclk1,
    flush_s,
    dram0_rd_en,
    dram_wr_en,
    dram_wr_addr,
    rd_addr,
    wdata);
  output [31:0]din;
  output wr_en;
  input fclk1;
  input flush_s;
  input dram0_rd_en;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]rd_addr;
  input [31:0]wdata;

  wire U_RD_EN_DELAY_n_0;
  wire U_VALID_DELAY_n_0;
  wire [31:0]din;
  wire dram0_rd_en;
  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire flush_s;
  wire [14:0]rd_addr;
  wire [31:0]rd_data_s;
  wire [31:0]wdata;
  wire wr_en;

  block_design_accelerator_0_0_ram_sync_read_0 U_BRAM
       (.dram_wr_addr(dram_wr_addr),
        .dram_wr_en(dram_wr_en),
        .fclk1(fclk1),
        .rd_addr(rd_addr),
        .rdata(rd_data_s),
        .wdata(wdata));
  block_design_accelerator_0_0_xil_defaultlib_delay U_RD_DELAY
       (.\U_CYCLES_GT_0.regs_reg[8][31]_0 (U_VALID_DELAY_n_0),
        .din(din),
        .fclk1(fclk1),
        .flush_s(flush_s),
        .rdata(rd_data_s));
  block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1 U_RD_EN_DELAY
       (.\U_CYCLES_GT_0.regs_reg_c_0 (U_RD_EN_DELAY_n_0),
        .fclk1(fclk1),
        .flush_s(flush_s));
  block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1 U_VALID_DELAY
       (.\U_CYCLES_GT_0.regs_reg_c_5_0 (U_VALID_DELAY_n_0),
        .\U_CYCLES_GT_0.regs_reg_c_7 (U_RD_EN_DELAY_n_0),
        .dram0_rd_en(dram0_rd_en),
        .fclk1(fclk1),
        .flush_s(flush_s),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "dram_model" *) 
module block_design_accelerator_0_0_dram_model__parameterized0
   (dram_rd_valid,
    rdata,
    dram_rd_en,
    fclk1,
    flush_s,
    dram_wr_en,
    dram_wr_addr,
    dram_rd_addr,
    wdata);
  output dram_rd_valid;
  output [31:0]rdata;
  input dram_rd_en;
  input fclk1;
  input flush_s;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]dram_rd_addr;
  input [31:0]wdata;

  wire [14:0]dram_rd_addr;
  wire dram_rd_en;
  wire dram_rd_valid;
  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire flush_s;
  wire [31:0]rdata;
  wire [31:0]wdata;

  block_design_accelerator_0_0_ram_sync_read U_BRAM
       (.dram_rd_addr(dram_rd_addr),
        .dram_wr_addr(dram_wr_addr),
        .dram_wr_en(dram_wr_en),
        .fclk1(fclk1),
        .rdata(rdata),
        .wdata(wdata));
  block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0 U_RD_EN_DELAY
       (.dram_rd_en(dram_rd_en),
        .dram_rd_valid(dram_rd_valid),
        .fclk1(fclk1),
        .flush_s(flush_s));
endmodule

(* ORIG_REF_NAME = "dram_rd" *) 
module block_design_accelerator_0_0_dram_rd
   (clear_IBUF,
    done_OBUF,
    dram_clk_IBUF_BUFG,
    dram_rd_en_OBUF,
    dram_rd_flush_OBUF,
    dram_rd_valid,
    dram_ready_IBUF,
    go_IBUF,
    rd_en_IBUF,
    rst,
    stall_IBUF,
    user_clk,
    valid_OBUF,
    D,
    Q,
    dram_rd_addr_OBUF,
    dram_rd_data,
    \size[15] );
  input clear_IBUF;
  output done_OBUF;
  input dram_clk_IBUF_BUFG;
  output dram_rd_en_OBUF;
  output dram_rd_flush_OBUF;
  input dram_rd_valid;
  input dram_ready_IBUF;
  input go_IBUF;
  input rd_en_IBUF;
  input rst;
  input stall_IBUF;
  input user_clk;
  output valid_OBUF;
  input [14:0]D;
  output [31:0]Q;
  output [14:0]dram_rd_addr_OBUF;
  input [31:0]dram_rd_data;
  input [15:0]\size[15] ;

  wire [14:0]D;
  wire [31:0]Q;
  wire U_DONE_COUNT_n_1;
  wire U_HANDSHAKE_n_2;
  wire U_HANDSHAKE_n_5;
  wire U_HANDSHAKE_n_6;
  wire U_WIDTH_FIFO_n_1;
  wire busy;
  wire clear_IBUF;
  wire done_OBUF;
  wire done_s;
  wire [31:0]dout;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_rd_addr_OBUF;
  wire [31:0]dram_rd_data;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_rd_valid;
  wire dram_ready_IBUF;
  wire empty;
  wire go_IBUF;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire prog_full;
  wire rd_en0_in;
  wire rd_en_IBUF;
  wire rst;
  wire [15:0]\size[15] ;
  wire [15:0]size_s;
  wire stall_IBUF;
  wire [14:0]start_addr_s;
  wire \start_addr_s[14]_i_1_n_0 ;
  wire state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state_reg_n_0_;
  wire update_count0;
  wire user_clk;
  wire valid_OBUF;
  wire NLW_U_FIFO_full_UNCONNECTED;

  \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_rd_ram1.edn  U_AG_SI
       (.AR(U_WIDTH_FIFO_n_1),
        .Q(start_addr_s),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_addr_OBUF(dram_rd_addr_OBUF),
        .state(state),
        .take_it_tg_ff_reg(U_HANDSHAKE_n_2),
        .take_it_tg_ff_reg_0(U_HANDSHAKE_n_6));
  \block_design_accelerator_0_0_done_counter_lib_work_file_dram_rd_ram1.edn  U_DONE_COUNT
       (.CO(done_s),
        .Q(size_s),
        .busy(busy),
        .clear_IBUF(clear_IBUF),
        .done_OBUF(done_OBUF),
        .go_IBUF(go_IBUF),
        .handshake_go_reg(U_DONE_COUNT_n_1),
        .rd_en_IBUF(rd_en_IBUF),
        .rst(rst),
        .state_reg(state_reg_n_0_),
        .update_count0(update_count0),
        .user_clk(user_clk));
  (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
  block_design_accelerator_0_0_fifo_32_prog_full U_FIFO
       (.din(dram_rd_data),
        .dout(dout),
        .empty(empty),
        .full(NLW_U_FIFO_full_UNCONNECTED),
        .prog_full(prog_full),
        .rd_clk(user_clk),
        .rd_en(rd_en0_in),
        .rst(U_WIDTH_FIFO_n_1),
        .wr_clk(dram_clk_IBUF_BUFG),
        .wr_en(dram_rd_valid));
  \block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn  U_HANDSHAKE
       (.AR(U_WIDTH_FIFO_n_1),
        .addr_current_reg(U_HANDSHAKE_n_2),
        .busy(busy),
        .busy_reg(U_HANDSHAKE_n_5),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_en_OBUF(dram_rd_en_OBUF),
        .dram_rd_flush_OBUF(dram_rd_flush_OBUF),
        .dram_ready_IBUF(dram_ready_IBUF),
        .go_IBUF(go_IBUF),
        .got_it_tg_ff(got_it_tg_ff),
        .got_it_tg_sync(got_it_tg_sync),
        .handshake_go(handshake_go),
        .prog_full(prog_full),
        .stall_IBUF(stall_IBUF),
        .state(state),
        .state_reg(state_reg_n_0_),
        .state_reg_0(U_HANDSHAKE_n_6),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn  U_WIDTH_FIFO
       (.AR(U_WIDTH_FIFO_n_1),
        .CO(done_s),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .dout(dout),
        .empty(empty),
        .rd_en0_in(rd_en0_in),
        .rd_en_IBUF(rd_en_IBUF),
        .rst(rst),
        .update_count0(update_count0),
        .user_clk(user_clk),
        .valid_OBUF(valid_OBUF));
  FDPE #(
    .INIT(1'b1)) 
    busy_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(U_HANDSHAKE_n_5),
        .PRE(rst),
        .Q(busy));
  FDCE #(
    .INIT(1'b0)) 
    handshake_go_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_DONE_COUNT_n_1),
        .Q(handshake_go));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[0] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [0]),
        .Q(size_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[10] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [10]),
        .Q(size_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[11] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [11]),
        .Q(size_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[12] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [12]),
        .Q(size_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[13] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [13]),
        .Q(size_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[14] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [14]),
        .Q(size_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[15] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [15]),
        .Q(size_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[1] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [1]),
        .Q(size_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[2] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [2]),
        .Q(size_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[3] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [3]),
        .Q(size_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[4] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [4]),
        .Q(size_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[5] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [5]),
        .Q(size_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[6] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [6]),
        .Q(size_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[7] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [7]),
        .Q(size_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[8] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [8]),
        .Q(size_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[9] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[15] [9]),
        .Q(size_s[9]));
  LUT3 #(
    .INIT(8'h02)) 
    \start_addr_s[14]_i_1 
       (.I0(go_IBUF),
        .I1(state_reg_n_0_[0]),
        .I2(state_reg_n_0_[1]),
        .O(\start_addr_s[14]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[0] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(start_addr_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[10] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(start_addr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[11] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(start_addr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[12] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(start_addr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[13] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(start_addr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[14] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(start_addr_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[1] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(start_addr_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[2] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(start_addr_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[3] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(start_addr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[4] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(start_addr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[5] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(start_addr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[6] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(start_addr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[7] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(start_addr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[8] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(start_addr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[9] 
       (.C(user_clk),
        .CE(\start_addr_s[14]_i_1_n_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(start_addr_s[9]));
  LUT6 #(
    .INIT(64'hC3AAC3AAC3FFC300)) 
    \state[0]_i_1 
       (.I0(done_s),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(state_reg_n_0_[0]),
        .I4(go_IBUF),
        .I5(state_reg_n_0_[1]),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9F60)) 
    \state[1]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state_reg_n_0_[0]),
        .I3(state_reg_n_0_[1]),
        .O(\state[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\state[0]_i_1_n_0 ),
        .Q(state_reg_n_0_[0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\state[1]_i_1_n_0 ),
        .Q(state_reg_n_0_[1]));
endmodule

(* ORIG_REF_NAME = "dram_rd_ram0_custom" *) 
module block_design_accelerator_0_0_dram_rd_ram0_custom
   (dout,
    empty_fwft_i_reg,
    dram0_rd_flush,
    dram0_rd_en,
    rd_addr,
    \output_reg[0] ,
    fclk1,
    fclk0,
    din,
    wr_en,
    ready,
    go,
    temp_signal_go_side_reg,
    Q,
    CLK,
    \output_reg[14] );
  output [15:0]dout;
  output empty_fwft_i_reg;
  output dram0_rd_flush;
  output dram0_rd_en;
  output [14:0]rd_addr;
  input \output_reg[0] ;
  input fclk1;
  input fclk0;
  input [31:0]din;
  input wr_en;
  input ready;
  input go;
  input temp_signal_go_side_reg;
  input [16:0]Q;
  input CLK;
  input [14:0]\output_reg[14] ;

  wire CLK;
  wire [16:0]Q;
  wire U_SIZE_REG_n_0;
  wire U_SIZE_REG_n_1;
  wire U_SIZE_REG_n_10;
  wire U_SIZE_REG_n_11;
  wire U_SIZE_REG_n_12;
  wire U_SIZE_REG_n_13;
  wire U_SIZE_REG_n_14;
  wire U_SIZE_REG_n_15;
  wire U_SIZE_REG_n_16;
  wire U_SIZE_REG_n_2;
  wire U_SIZE_REG_n_3;
  wire U_SIZE_REG_n_4;
  wire U_SIZE_REG_n_5;
  wire U_SIZE_REG_n_6;
  wire U_SIZE_REG_n_7;
  wire U_SIZE_REG_n_8;
  wire U_SIZE_REG_n_9;
  wire U_START_ADDRESS_REG_n_0;
  wire U_START_ADDRESS_REG_n_1;
  wire U_START_ADDRESS_REG_n_10;
  wire U_START_ADDRESS_REG_n_11;
  wire U_START_ADDRESS_REG_n_12;
  wire U_START_ADDRESS_REG_n_13;
  wire U_START_ADDRESS_REG_n_14;
  wire U_START_ADDRESS_REG_n_2;
  wire U_START_ADDRESS_REG_n_3;
  wire U_START_ADDRESS_REG_n_4;
  wire U_START_ADDRESS_REG_n_5;
  wire U_START_ADDRESS_REG_n_6;
  wire U_START_ADDRESS_REG_n_7;
  wire U_START_ADDRESS_REG_n_8;
  wire U_START_ADDRESS_REG_n_9;
  wire [31:0]din;
  wire [15:0]dout;
  wire dram0_rd_en;
  wire dram0_rd_flush;
  wire empty_fwft_i_reg;
  wire fclk0;
  wire fclk1;
  wire fifo_prog_full_sig;
  wire go;
  wire \output_reg[0] ;
  wire [14:0]\output_reg[14] ;
  wire [14:0]rd_addr;
  wire ready;
  wire temp_signal_go_side_reg;
  wire wr_en;

  block_design_accelerator_0_0_address_gen_custom U_ADDR_GEN
       (.\FSM_sequential_state_reg[0]_0 (dram0_rd_en),
        .Q({U_SIZE_REG_n_0,U_SIZE_REG_n_1,U_SIZE_REG_n_2,U_SIZE_REG_n_3,U_SIZE_REG_n_4,U_SIZE_REG_n_5,U_SIZE_REG_n_6,U_SIZE_REG_n_7,U_SIZE_REG_n_8,U_SIZE_REG_n_9,U_SIZE_REG_n_10,U_SIZE_REG_n_11,U_SIZE_REG_n_12,U_SIZE_REG_n_13,U_SIZE_REG_n_14,U_SIZE_REG_n_15,U_SIZE_REG_n_16}),
        .\count_reg[16]_0 (\output_reg[0] ),
        .dram0_rd_flush(dram0_rd_flush),
        .fclk1(fclk1),
        .prog_full(fifo_prog_full_sig),
        .rd_addr(rd_addr),
        .\start_addr_reg_reg[14]_0 ({U_START_ADDRESS_REG_n_0,U_START_ADDRESS_REG_n_1,U_START_ADDRESS_REG_n_2,U_START_ADDRESS_REG_n_3,U_START_ADDRESS_REG_n_4,U_START_ADDRESS_REG_n_5,U_START_ADDRESS_REG_n_6,U_START_ADDRESS_REG_n_7,U_START_ADDRESS_REG_n_8,U_START_ADDRESS_REG_n_9,U_START_ADDRESS_REG_n_10,U_START_ADDRESS_REG_n_11,U_START_ADDRESS_REG_n_12,U_START_ADDRESS_REG_n_13,U_START_ADDRESS_REG_n_14}));
  block_design_accelerator_0_0_fifo_32_to_16_custom U_FIFO
       (.din(din),
        .dout(dout),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .prog_full(fifo_prog_full_sig),
        .ready(ready),
        .\syncstages_ff_reg[0] (\output_reg[0] ),
        .wr_en(wr_en));
  block_design_accelerator_0_0_handshake_custom U_HANDSHAKE
       (.dram0_rd_flush(dram0_rd_flush),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .go(go),
        .rcv_reg_0(\output_reg[0] ),
        .temp_signal_go_side_reg_0(temp_signal_go_side_reg));
  block_design_accelerator_0_0_reg_custom U_SIZE_REG
       (.CLK(CLK),
        .Q({U_SIZE_REG_n_0,U_SIZE_REG_n_1,U_SIZE_REG_n_2,U_SIZE_REG_n_3,U_SIZE_REG_n_4,U_SIZE_REG_n_5,U_SIZE_REG_n_6,U_SIZE_REG_n_7,U_SIZE_REG_n_8,U_SIZE_REG_n_9,U_SIZE_REG_n_10,U_SIZE_REG_n_11,U_SIZE_REG_n_12,U_SIZE_REG_n_13,U_SIZE_REG_n_14,U_SIZE_REG_n_15,U_SIZE_REG_n_16}),
        .\output_reg[16]_0 (Q),
        .\output_reg[16]_1 (\output_reg[0] ));
  block_design_accelerator_0_0_reg_custom__parameterized0 U_START_ADDRESS_REG
       (.CLK(CLK),
        .Q({U_START_ADDRESS_REG_n_0,U_START_ADDRESS_REG_n_1,U_START_ADDRESS_REG_n_2,U_START_ADDRESS_REG_n_3,U_START_ADDRESS_REG_n_4,U_START_ADDRESS_REG_n_5,U_START_ADDRESS_REG_n_6,U_START_ADDRESS_REG_n_7,U_START_ADDRESS_REG_n_8,U_START_ADDRESS_REG_n_9,U_START_ADDRESS_REG_n_10,U_START_ADDRESS_REG_n_11,U_START_ADDRESS_REG_n_12,U_START_ADDRESS_REG_n_13,U_START_ADDRESS_REG_n_14}),
        .\output_reg[0]_0 (\output_reg[0] ),
        .\output_reg[14]_0 (\output_reg[14] ));
endmodule

(* ORIG_REF_NAME = "dram_rd_ram1" *) 
module block_design_accelerator_0_0_dram_rd_ram1
   (clear,
    done,
    dram_clk,
    dram_rd_en,
    dram_rd_flush,
    dram_rd_valid,
    dram_ready,
    go,
    rd_en,
    rst,
    stall,
    user_clk,
    valid,
    data,
    dram_rd_addr,
    dram_rd_data,
    size,
    start_addr,
    lopt,
    lopt_1);
  input clear;
  output done;
  input dram_clk;
  output dram_rd_en;
  output dram_rd_flush;
  input dram_rd_valid;
  input dram_ready;
  input go;
  input rd_en;
  input rst;
  input stall;
  input user_clk;
  output valid;
  output [31:0]data;
  output [14:0]dram_rd_addr;
  input [31:0]dram_rd_data;
  input [15:0]size;
  input [14:0]start_addr;
  input lopt;
  input lopt_1;

  wire clear;
  wire [31:0]data_OBUF;
  wire done_OBUF;
  wire dram_clk;
  wire dram_clk_IBUF_BUFG;
  wire [14:0]dram_rd_addr_OBUF;
  wire [31:0]dram_rd_data;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_rd_valid;
  wire dram_ready;
  wire go;
  wire lopt;
  wire lopt_1;
  wire rd_en;
  wire rst;
  wire [15:0]size;
  wire stall;
  wire [14:0]start_addr;
  wire user_clk;
  wire user_clk_IBUF_BUFG;
  wire valid_OBUF;

  assign data[31:0] = data_OBUF;
  assign done = done_OBUF;
  assign dram_rd_addr[14:0] = dram_rd_addr_OBUF;
  assign dram_rd_en = dram_rd_en_OBUF;
  assign dram_rd_flush = dram_rd_flush_OBUF;
  assign valid = valid_OBUF;
  block_design_accelerator_0_0_dram_rd U_DRAM1_RD
       (.D(start_addr),
        .Q(data_OBUF),
        .clear_IBUF(clear),
        .done_OBUF(done_OBUF),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_addr_OBUF(dram_rd_addr_OBUF),
        .dram_rd_data(dram_rd_data),
        .dram_rd_en_OBUF(dram_rd_en_OBUF),
        .dram_rd_flush_OBUF(dram_rd_flush_OBUF),
        .dram_rd_valid(dram_rd_valid),
        .dram_ready_IBUF(dram_ready),
        .go_IBUF(go),
        .rd_en_IBUF(rd_en),
        .rst(rst),
        .\size[15] (size),
        .stall_IBUF(stall),
        .user_clk(user_clk_IBUF_BUFG),
        .valid_OBUF(valid_OBUF));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG dram_clk_IBUF_BUFG_inst
       (.I(lopt_1),
        .O(dram_clk_IBUF_BUFG));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG user_clk_IBUF_BUFG_inst
       (.I(lopt),
        .O(user_clk_IBUF_BUFG));
endmodule

(* ORIG_REF_NAME = "dram_wr" *) 
module block_design_accelerator_0_0_dram_wr_lib_work
   (clear_IBUF,
    done_OBUF,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    dram_wr_pending_IBUF,
    go_IBUF,
    ready_OBUF,
    rst,
    user_clk,
    wr_en_IBUF,
    D,
    dram_wr_addr_OBUF,
    dram_wr_data,
    \size[16] ,
    \start_addr[14] );
  input clear_IBUF;
  output done_OBUF;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input dram_wr_pending_IBUF;
  input go_IBUF;
  output ready_OBUF;
  input rst;
  input user_clk;
  input wr_en_IBUF;
  input [15:0]D;
  output [14:0]dram_wr_addr_OBUF;
  output [31:0]dram_wr_data;
  input [16:0]\size[16] ;
  input [14:0]\start_addr[14] ;

  wire [15:0]D;
  wire U_HANDSHAKE_n_1;
  wire U_HANDSHAKE_n_2;
  wire U_HANDSHAKE_n_3;
  wire U_HANDSHAKE_n_4;
  wire U_HANDSHAKE_n_5;
  wire U_WIDTH_FIFO_n_0;
  wire U_WIDTH_FIFO_n_1;
  wire U_WIDTH_FIFO_n_2;
  wire actually_empty;
  wire actually_empty_i_1_n_0;
  wire busy;
  wire clear_IBUF;
  wire [31:0]din;
  wire done_OBUF;
  wire done_s;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending_IBUF;
  wire empty;
  wire [2:0]empty_count;
  wire \empty_count[0]_i_1_n_0 ;
  wire \empty_count[1]_i_1_n_0 ;
  wire \empty_count[2]_i_1_n_0 ;
  wire full;
  wire go_IBUF;
  wire handshake_go;
  wire rd_en;
  wire ready_OBUF;
  wire rst;
  wire rst0_out;
  wire [16:0]\size[16] ;
  wire [16:0]size_s;
  wire \size_s[16]_i_1_n_0 ;
  wire [14:0]\start_addr[14] ;
  wire [14:0]start_addr_s;
  wire [1:0]state;
  wire state_0;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work U_AG_SO
       (.Q(start_addr_s),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .output_reg(U_HANDSHAKE_n_1),
        .\output_reg[0]_0 (U_HANDSHAKE_n_5),
        .rst0_out(rst0_out),
        .state(state_0));
  block_design_accelerator_0_0_done_counter_lib_work U_DONE_COUNT
       (.CO(done_s),
        .Q(size_s),
        .clear_IBUF(clear_IBUF),
        .\count_reg[0]_0 (U_WIDTH_FIFO_n_2),
        .rst(rst),
        .user_clk(user_clk));
  (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
  block_design_accelerator_0_0_fifo_32_lib_work U_FIFO
       (.din(din),
        .dout(dram_wr_data),
        .empty(empty),
        .full(full),
        .rd_clk(dram_clk_IBUF_BUFG),
        .rd_en(rd_en),
        .rst(rst0_out),
        .wr_clk(user_clk),
        .wr_en(wr_en2_out));
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_3
       (.I0(dram_ready_IBUF),
        .I1(empty),
        .O(rd_en));
  block_design_accelerator_0_0_handshake_lib_work U_HANDSHAKE
       (.CO(done_s),
        .actually_empty(actually_empty),
        .addr_current_reg(U_HANDSHAKE_n_1),
        .busy(busy),
        .busy_reg(U_HANDSHAKE_n_4),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .go_IBUF(go_IBUF),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_0(state_0),
        .state_reg({U_HANDSHAKE_n_3,U_HANDSHAKE_n_2}),
        .state_reg_0(U_HANDSHAKE_n_5),
        .user_clk(user_clk));
  block_design_accelerator_0_0_width_change_fifo_lib_work U_WIDTH_FIFO
       (.AR(rst0_out),
        .CO(done_s),
        .D(D),
        .Q({U_WIDTH_FIFO_n_0,U_WIDTH_FIFO_n_1}),
        .clear_IBUF(clear_IBUF),
        .count_reg(U_WIDTH_FIFO_n_2),
        .din(din),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h02)) 
    actually_empty_i_1
       (.I0(empty_count[2]),
        .I1(empty_count[1]),
        .I2(empty_count[0]),
        .O(actually_empty_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    actually_empty_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(actually_empty_i_1_n_0),
        .Q(actually_empty));
  FDPE #(
    .INIT(1'b1)) 
    busy_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(U_HANDSHAKE_n_4),
        .PRE(rst),
        .Q(busy));
  LUT5 #(
    .INIT(32'h00000008)) 
    done_OBUF_inst_i_1
       (.I0(done_s),
        .I1(actually_empty),
        .I2(busy),
        .I3(dram_wr_pending_IBUF),
        .I4(go_IBUF),
        .O(done_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h01000101)) 
    \empty_count[0]_i_1 
       (.I0(U_WIDTH_FIFO_n_1),
        .I1(U_WIDTH_FIFO_n_0),
        .I2(empty_count[0]),
        .I3(empty_count[1]),
        .I4(empty_count[2]),
        .O(\empty_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \empty_count[1]_i_1 
       (.I0(U_WIDTH_FIFO_n_1),
        .I1(U_WIDTH_FIFO_n_0),
        .I2(empty_count[0]),
        .I3(empty_count[1]),
        .O(\empty_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    \empty_count[2]_i_1 
       (.I0(U_WIDTH_FIFO_n_1),
        .I1(U_WIDTH_FIFO_n_0),
        .I2(empty_count[0]),
        .I3(empty_count[1]),
        .I4(empty_count[2]),
        .O(\empty_count[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[0]_i_1_n_0 ),
        .Q(empty_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[1]_i_1_n_0 ),
        .Q(empty_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[2]_i_1_n_0 ),
        .Q(empty_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    handshake_go_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\size_s[16]_i_1_n_0 ),
        .Q(handshake_go));
  LUT3 #(
    .INIT(8'h04)) 
    \size_s[16]_i_1 
       (.I0(state[0]),
        .I1(go_IBUF),
        .I2(state[1]),
        .O(\size_s[16]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [0]),
        .Q(size_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [10]),
        .Q(size_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [11]),
        .Q(size_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [12]),
        .Q(size_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [13]),
        .Q(size_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [14]),
        .Q(size_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[15] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [15]),
        .Q(size_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[16] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [16]),
        .Q(size_s[16]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [1]),
        .Q(size_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [2]),
        .Q(size_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [3]),
        .Q(size_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [4]),
        .Q(size_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [5]),
        .Q(size_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [6]),
        .Q(size_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [7]),
        .Q(size_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [8]),
        .Q(size_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\size[16] [9]),
        .Q(size_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [0]),
        .Q(start_addr_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [10]),
        .Q(start_addr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [11]),
        .Q(start_addr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [12]),
        .Q(start_addr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [13]),
        .Q(start_addr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [14]),
        .Q(start_addr_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [1]),
        .Q(start_addr_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [2]),
        .Q(start_addr_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [3]),
        .Q(start_addr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [4]),
        .Q(start_addr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [5]),
        .Q(start_addr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [6]),
        .Q(start_addr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [7]),
        .Q(start_addr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [8]),
        .Q(start_addr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[16]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [9]),
        .Q(start_addr_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_2),
        .Q(state[0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_3),
        .Q(state[1]));
endmodule

module \block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn 
   (clear_IBUF,
    done_OBUF,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    dram_wr_pending_IBUF,
    go_IBUF,
    ready_OBUF,
    rst,
    user_clk,
    wr_en_IBUF,
    D,
    data_IBUF,
    dram_wr_addr_OBUF,
    dram_wr_data,
    \start_addr[14] );
  input clear_IBUF;
  output done_OBUF;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input dram_wr_pending_IBUF;
  input go_IBUF;
  output ready_OBUF;
  input rst;
  input user_clk;
  input wr_en_IBUF;
  input [15:0]D;
  input [31:0]data_IBUF;
  output [14:0]dram_wr_addr_OBUF;
  output [31:0]dram_wr_data;
  input [14:0]\start_addr[14] ;

  wire [15:0]D;
  wire U_DONE_COUNT_n_0;
  wire U_HANDSHAKE_n_1;
  wire U_HANDSHAKE_n_2;
  wire U_HANDSHAKE_n_3;
  wire U_HANDSHAKE_n_4;
  wire U_HANDSHAKE_n_5;
  wire \U_SHRINK.U_SHRINK_FIFO/count ;
  wire actually_empty;
  wire actually_empty_i_1_n_0;
  wire busy;
  wire clear_IBUF;
  wire [31:0]data_IBUF;
  wire [31:0]din;
  wire done_OBUF;
  wire done_s;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending_IBUF;
  wire empty;
  wire [2:0]empty_count;
  wire \empty_count[0]_i_1_n_0 ;
  wire \empty_count[1]_i_1_n_0 ;
  wire \empty_count[2]_i_1_n_0 ;
  wire full;
  wire go_IBUF;
  wire handshake_go;
  wire rd_en;
  wire ready_OBUF;
  wire rst;
  wire rst0_out;
  wire [15:0]size_s;
  wire \size_s[15]_i_1_n_0 ;
  wire [14:0]\start_addr[14] ;
  wire [14:0]start_addr_s;
  wire [1:0]state;
  wire state_0;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  \block_design_accelerator_0_0_DRAM_ADDR_GEN_lib_work_file_dram_wr_ram0.edn  U_AG_SO
       (.Q(start_addr_s),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .output_reg(U_HANDSHAKE_n_1),
        .\output_reg[0]_0 (U_HANDSHAKE_n_5),
        .rst0_out(rst0_out),
        .state(state_0));
  \block_design_accelerator_0_0_done_counter_lib_work_file_dram_wr_ram0.edn  U_DONE_COUNT
       (.CO(done_s),
        .E(U_DONE_COUNT_n_0),
        .Q(size_s),
        .actually_empty(actually_empty),
        .busy(busy),
        .clear_IBUF(clear_IBUF),
        .count(\U_SHRINK.U_SHRINK_FIFO/count ),
        .done_OBUF(done_OBUF),
        .dram_wr_pending_IBUF(dram_wr_pending_IBUF),
        .full(full),
        .go_IBUF(go_IBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en_IBUF(wr_en_IBUF));
  (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
  \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn  U_FIFO
       (.din(din),
        .dout(dram_wr_data),
        .empty(empty),
        .full(full),
        .rd_clk(dram_clk_IBUF_BUFG),
        .rd_en(rd_en),
        .rst(rst0_out),
        .wr_clk(user_clk),
        .wr_en(wr_en2_out));
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_3
       (.I0(dram_ready_IBUF),
        .I1(empty),
        .O(rd_en));
  \block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn  U_HANDSHAKE
       (.CO(done_s),
        .actually_empty(actually_empty),
        .addr_current_reg(U_HANDSHAKE_n_1),
        .busy(busy),
        .busy_reg(U_HANDSHAKE_n_4),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .go_IBUF(go_IBUF),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_0(state_0),
        .state_reg({U_HANDSHAKE_n_3,U_HANDSHAKE_n_2}),
        .state_reg_0(U_HANDSHAKE_n_5),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn  U_WIDTH_FIFO
       (.AR(rst0_out),
        .CO(done_s),
        .E(U_DONE_COUNT_n_0),
        .Q(din),
        .clear_IBUF(clear_IBUF),
        .count(\U_SHRINK.U_SHRINK_FIFO/count ),
        .data_IBUF(data_IBUF),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h02)) 
    actually_empty_i_1
       (.I0(empty_count[2]),
        .I1(empty_count[1]),
        .I2(empty_count[0]),
        .O(actually_empty_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    actually_empty_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(actually_empty_i_1_n_0),
        .Q(actually_empty));
  FDPE #(
    .INIT(1'b1)) 
    busy_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(U_HANDSHAKE_n_4),
        .PRE(rst),
        .Q(busy));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \empty_count[0]_i_1 
       (.I0(\U_SHRINK.U_SHRINK_FIFO/count ),
        .I1(empty_count[0]),
        .I2(empty_count[1]),
        .I3(empty_count[2]),
        .O(\empty_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \empty_count[1]_i_1 
       (.I0(\U_SHRINK.U_SHRINK_FIFO/count ),
        .I1(empty_count[0]),
        .I2(empty_count[1]),
        .O(\empty_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \empty_count[2]_i_1 
       (.I0(\U_SHRINK.U_SHRINK_FIFO/count ),
        .I1(empty_count[0]),
        .I2(empty_count[1]),
        .I3(empty_count[2]),
        .O(\empty_count[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[0]_i_1_n_0 ),
        .Q(empty_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[1]_i_1_n_0 ),
        .Q(empty_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \empty_count_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\empty_count[2]_i_1_n_0 ),
        .Q(empty_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    handshake_go_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(\size_s[15]_i_1_n_0 ),
        .Q(handshake_go));
  LUT3 #(
    .INIT(8'h04)) 
    \size_s[15]_i_1 
       (.I0(state[1]),
        .I1(go_IBUF),
        .I2(state[0]),
        .O(\size_s[15]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[0]),
        .Q(size_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[10]),
        .Q(size_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[11]),
        .Q(size_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[12]),
        .Q(size_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[13]),
        .Q(size_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[14]),
        .Q(size_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[15] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[15]),
        .Q(size_s[15]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[1]),
        .Q(size_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[2]),
        .Q(size_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[3]),
        .Q(size_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[4]),
        .Q(size_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[5]),
        .Q(size_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[6]),
        .Q(size_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[7]),
        .Q(size_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[8]),
        .Q(size_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \size_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(D[9]),
        .Q(size_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[0] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [0]),
        .Q(start_addr_s[0]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[10] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [10]),
        .Q(start_addr_s[10]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[11] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [11]),
        .Q(start_addr_s[11]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[12] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [12]),
        .Q(start_addr_s[12]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[13] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [13]),
        .Q(start_addr_s[13]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[14] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [14]),
        .Q(start_addr_s[14]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[1] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [1]),
        .Q(start_addr_s[1]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[2] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [2]),
        .Q(start_addr_s[2]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[3] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [3]),
        .Q(start_addr_s[3]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[4] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [4]),
        .Q(start_addr_s[4]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[5] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [5]),
        .Q(start_addr_s[5]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[6] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [6]),
        .Q(start_addr_s[6]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[7] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [7]),
        .Q(start_addr_s[7]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[8] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [8]),
        .Q(start_addr_s[8]));
  FDCE #(
    .INIT(1'b0)) 
    \start_addr_s_reg[9] 
       (.C(user_clk),
        .CE(\size_s[15]_i_1_n_0 ),
        .CLR(rst),
        .D(\start_addr[14] [9]),
        .Q(start_addr_s[9]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_2),
        .Q(state[0]));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(U_HANDSHAKE_n_3),
        .Q(state[1]));
endmodule

(* ORIG_REF_NAME = "dram_wr_ram0" *) 
module block_design_accelerator_0_0_dram_wr_ram0
   (clear,
    done,
    dram_clk,
    dram_ready,
    dram_wr_en,
    dram_wr_pending,
    go,
    ready,
    rst,
    user_clk,
    wr_en,
    data,
    dram_wr_addr,
    dram_wr_data,
    size,
    start_addr,
    lopt,
    lopt_1);
  input clear;
  output done;
  input dram_clk;
  input dram_ready;
  output dram_wr_en;
  input dram_wr_pending;
  input go;
  output ready;
  input rst;
  input user_clk;
  input wr_en;
  input [31:0]data;
  output [14:0]dram_wr_addr;
  output [31:0]dram_wr_data;
  input [15:0]size;
  input [14:0]start_addr;
  output lopt;
  output lopt_1;

  wire clear;
  wire [31:0]data;
  wire done_OBUF;
  wire dram_clk;
  wire dram_clk_IBUF;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data_OBUF;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending;
  wire go;
  wire ready_OBUF;
  wire rst;
  wire [15:0]size;
  wire [14:0]start_addr;
  wire user_clk;
  wire user_clk_IBUF;
  wire user_clk_IBUF_BUFG;
  wire wr_en;

  assign done = done_OBUF;
  assign dram_wr_addr[14:0] = dram_wr_addr_OBUF;
  assign dram_wr_data[31:0] = dram_wr_data_OBUF;
  assign dram_wr_en = dram_wr_en_OBUF;
  assign lopt = user_clk_IBUF;
  assign lopt_1 = dram_clk_IBUF;
  assign ready = ready_OBUF;
  \block_design_accelerator_0_0_dram_wr_lib_work_file_dram_wr_ram0.edn  U_DRAM0_WR
       (.D(size),
        .clear_IBUF(clear),
        .data_IBUF(data),
        .done_OBUF(done_OBUF),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .dram_wr_data(dram_wr_data_OBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .dram_wr_pending_IBUF(dram_wr_pending),
        .go_IBUF(go),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .\start_addr[14] (start_addr),
        .user_clk(user_clk_IBUF_BUFG),
        .wr_en_IBUF(wr_en));
  BUFG dram_clk_IBUF_BUFG_inst
       (.I(dram_clk_IBUF),
        .O(dram_clk_IBUF_BUFG));
  IBUF dram_clk_IBUF_inst
       (.I(dram_clk),
        .O(dram_clk_IBUF));
  BUFG user_clk_IBUF_BUFG_inst
       (.I(user_clk_IBUF),
        .O(user_clk_IBUF_BUFG));
  IBUF user_clk_IBUF_inst
       (.I(user_clk),
        .O(user_clk_IBUF));
endmodule

(* ORIG_REF_NAME = "dram_wr_ram1" *) 
module block_design_accelerator_0_0_dram_wr_ram1
   (clear,
    done,
    dram_clk,
    dram_ready,
    dram_wr_en,
    dram_wr_pending,
    go,
    ready,
    rst,
    user_clk,
    wr_en,
    data,
    dram_wr_addr,
    dram_wr_data,
    size,
    start_addr,
    lopt,
    lopt_1);
  input clear;
  output done;
  input dram_clk;
  input dram_ready;
  output dram_wr_en;
  input dram_wr_pending;
  input go;
  output ready;
  input rst;
  input user_clk;
  input wr_en;
  input [15:0]data;
  output [14:0]dram_wr_addr;
  output [31:0]dram_wr_data;
  input [16:0]size;
  input [14:0]start_addr;
  input lopt;
  input lopt_1;

  wire clear;
  wire [15:0]data;
  wire done_OBUF;
  wire dram_clk;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready;
  wire [14:0]dram_wr_addr_OBUF;
  wire [31:0]dram_wr_data_OBUF;
  wire dram_wr_en_OBUF;
  wire dram_wr_pending;
  wire go;
  wire lopt;
  wire lopt_1;
  wire ready_OBUF;
  wire rst;
  wire [16:0]size;
  wire [14:0]start_addr;
  wire user_clk;
  wire user_clk_IBUF_BUFG;
  wire wr_en;

  assign done = done_OBUF;
  assign dram_wr_addr[14:0] = dram_wr_addr_OBUF;
  assign dram_wr_data[31:0] = dram_wr_data_OBUF;
  assign dram_wr_en = dram_wr_en_OBUF;
  assign ready = ready_OBUF;
  block_design_accelerator_0_0_dram_wr_lib_work U_DRAM1_WR
       (.D(data),
        .clear_IBUF(clear),
        .done_OBUF(done_OBUF),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready),
        .dram_wr_addr_OBUF(dram_wr_addr_OBUF),
        .dram_wr_data(dram_wr_data_OBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .dram_wr_pending_IBUF(dram_wr_pending),
        .go_IBUF(go),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .\size[16] (size),
        .\start_addr[14] (start_addr),
        .user_clk(user_clk_IBUF_BUFG),
        .wr_en_IBUF(wr_en));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG dram_clk_IBUF_BUFG_inst
       (.I(lopt_1),
        .O(dram_clk_IBUF_BUFG));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG user_clk_IBUF_BUFG_inst
       (.I(lopt),
        .O(user_clk_IBUF_BUFG));
endmodule

(* ORIG_REF_NAME = "expander_fifo" *) 
module block_design_accelerator_0_0_expander_fifo
   (clear_IBUF,
    count_reg,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    D,
    Q,
    din);
  input clear_IBUF;
  output [16:16]count_reg;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [15:0]D;
  output [1:0]Q;
  output [31:0]din;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]Q;
  wire clear_IBUF;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire [16:16]count_reg;
  wire count_v11_out;
  wire [31:0]din;
  wire full;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  LUT2 #(
    .INIT(4'hE)) 
    U_FIFO_i_1
       (.I0(clear_IBUF),
        .I1(rst),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_2
       (.I0(Q[1]),
        .I1(full),
        .O(wr_en2_out));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF104F144)) 
    \count[0]_i_1 
       (.I0(CO),
        .I1(wr_en_IBUF),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(full),
        .O(\count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDCDDDDDCCCCCCCC)) 
    \count[0]_i_1__0 
       (.I0(CO),
        .I1(clear_IBUF),
        .I2(full),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(wr_en_IBUF),
        .O(count_reg));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFEF0FE00)) 
    \count[1]_i_1 
       (.I0(CO),
        .I1(wr_en_IBUF),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(full),
        .O(\count[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\count[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\count[1]_i_1_n_0 ),
        .Q(Q[1]));
  LUT5 #(
    .INIT(32'h0004FC0C)) 
    \data[0][15]_i_1 
       (.I0(full),
        .I1(wr_en_IBUF),
        .I2(CO),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(count_v11_out));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][0] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[0]),
        .Q(din[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][10] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[10]),
        .Q(din[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][11] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[11]),
        .Q(din[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][12] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[12]),
        .Q(din[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][13] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[13]),
        .Q(din[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][14] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[14]),
        .Q(din[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][15] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[15]),
        .Q(din[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][1] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[1]),
        .Q(din[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][2] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[2]),
        .Q(din[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][3] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[3]),
        .Q(din[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][4] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[4]),
        .Q(din[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][5] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[5]),
        .Q(din[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][6] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[6]),
        .Q(din[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][7] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[7]),
        .Q(din[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][8] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[8]),
        .Q(din[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0][9] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(D[9]),
        .Q(din[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][0] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[16]),
        .Q(din[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][10] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[26]),
        .Q(din[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][11] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[27]),
        .Q(din[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][12] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[28]),
        .Q(din[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][13] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[29]),
        .Q(din[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][14] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[30]),
        .Q(din[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][15] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[31]),
        .Q(din[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][1] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[17]),
        .Q(din[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][2] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[18]),
        .Q(din[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][3] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[19]),
        .Q(din[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][4] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[20]),
        .Q(din[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][5] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[21]),
        .Q(din[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][6] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[22]),
        .Q(din[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][7] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[23]),
        .Q(din[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][8] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[24]),
        .Q(din[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1][9] 
       (.C(user_clk),
        .CE(count_v11_out),
        .CLR(AR),
        .D(din[25]),
        .Q(din[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ready_OBUF_inst_i_1
       (.I0(full),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ready_OBUF));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v12_0,{}" *) (* ORIG_REF_NAME = "fifo_32" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
module block_design_accelerator_0_0_fifo_32_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[4:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32,fifo_generator_v12_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
module \block_design_accelerator_0_0_fifo_32_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "5" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn  U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[4:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn  \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_width_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn  \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,\gc0.count_d1_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,\gic0.gc0.count_d2_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_prim_wrapper_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,\gc0.count_d1_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,\gic0.gc0.count_d2_reg[4] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_generic_cstr_lib_work_file_dram_wr_ram0.edn  \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn  inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_synth_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_top_lib_work_file_dram_wr_ram0.edn  \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work
   (ram_empty_fb_i_reg,
    ram_full_i_reg,
    rd_clk,
    wr_clk,
    D,
    Q,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gic0.gc0.count_reg[4] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    ram_full_i_reg_0);
  output ram_empty_fb_i_reg;
  output ram_full_i_reg;
  input rd_clk;
  input wr_clk;
  input [3:0]D;
  output [4:0]Q;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [3:0]\gic0.gc0.count_reg[4] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [4:0]ram_full_i_reg_0;

  wire [3:0]D;
  wire [4:0]Q;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [3:0]\gic0.gc0.count_reg[4] ;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in3_out;
  wire [4:4]p_0_out;
  wire [4:4]p_1_out;
  wire [4:0]p_2_out;
  wire [4:0]p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire rd_clk;
  wire [4:0]rd_pntr_gc;
  wire wr_clk;
  wire [4:0]wr_pntr_gc;

  block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[3] (p_0_in));
  block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .out(p_0_out),
        .\rd_pntr_bin_reg[3] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 }),
        .wr_clk(wr_clk));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(Q[0]),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3
       (.I0(\gic0.gc0.count_reg[4] [0]),
        .I1(ram_full_i_reg_0[0]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(ram_full_i_reg_0[1]),
        .I4(ram_full_i_i_5_n_0),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(ram_full_i_reg_0[2]),
        .I1(\gic0.gc0.count_reg[4] [2]),
        .I2(ram_full_i_reg_0[4]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .O(ram_full_i_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_out),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out),
        .Q(Q[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(p_0_in3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(p_0_in3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(p_0_in3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(p_0_in3_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(wr_pntr_gc[4]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn 
   (ram_empty_fb_i_reg,
    ram_full_i_reg,
    rd_clk,
    wr_clk,
    D,
    Q,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gic0.gc0.count_reg[4] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    ram_full_i_reg_0);
  output ram_empty_fb_i_reg;
  output ram_full_i_reg;
  input rd_clk;
  input wr_clk;
  input [3:0]D;
  output [4:0]Q;
  input [3:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [3:0]\gic0.gc0.count_reg[4] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [4:0]ram_full_i_reg_0;

  wire [3:0]D;
  wire [4:0]Q;
  wire [3:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [3:0]\gic0.gc0.count_reg[4] ;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in3_out;
  wire [4:4]p_0_out;
  wire [4:4]p_1_out;
  wire [4:0]p_2_out;
  wire [4:0]p_3_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire rd_clk;
  wire [4:0]rd_pntr_gc;
  wire wr_clk;
  wire [4:0]wr_pntr_gc;

  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn  \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn  \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .wr_clk(wr_clk));
  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn  \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[3] (p_0_in));
  \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn  \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .out(p_0_out),
        .\rd_pntr_bin_reg[3] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 }),
        .wr_clk(wr_clk));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_5
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[4] [2]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[4] [1]),
        .I4(\gc0.count_d1_reg[4] [0]),
        .I5(Q[0]),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3
       (.I0(\gic0.gc0.count_reg[4] [0]),
        .I1(ram_full_i_reg_0[0]),
        .I2(\gic0.gc0.count_reg[4] [1]),
        .I3(ram_full_i_reg_0[1]),
        .I4(ram_full_i_i_5_n_0),
        .O(ram_full_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(ram_full_i_reg_0[2]),
        .I1(\gic0.gc0.count_reg[4] [2]),
        .I2(ram_full_i_reg_0[4]),
        .I3(\gic0.gc0.count_reg[4] [3]),
        .O(ram_full_i_i_5_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_out),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[4] [3]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out),
        .Q(Q[4]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(p_0_in3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(p_0_in3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(p_0_in3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(p_0_in3_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in3_out[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(wr_pntr_gc[4]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire RD_RST;
  wire RST;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire [4:0]p_0_out;
  wire p_15_out;
  wire [4:0]p_1_out;
  wire [4:0]p_20_out;
  wire p_3_out;
  wire [4:0]p_9_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_6;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_plus2;

  block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .Q(p_1_out),
        .\gc0.count_d1_reg[4] ({p_20_out[4],p_20_out[2:0]}),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gic0.gc0.count_reg[4] ({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (RD_RST),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (rstblk_n_6),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .ram_full_i_reg_0(p_0_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_rd_logic_lib_work \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_20_out),
        .E(p_15_out),
        .Q({rstblk_n_2,rd_rst_i}),
        .empty(empty),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_pntr_bin_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\wr_pntr_bin_reg[4] (p_1_out));
  block_design_accelerator_0_0_fifo_32_wr_logic_lib_work \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_9_out),
        .E(p_3_out),
        .Q({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .full(full),
        .\gic0.gc0.count_reg (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (RST),
        .\rd_pntr_bin_reg[4] (p_0_out),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  block_design_accelerator_0_0_fifo_32_memory_lib_work \gntv_or_sync_fifo.mem 
       (.E(p_3_out),
        .Q(rd_rst_i),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_20_out),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gpregsm1.curr_fwft_state_reg[0] (p_15_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work rstblk
       (.Q({rstblk_n_2,RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({RST,rstblk_n_6}),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire RD_RST;
  wire RST;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire [4:0]p_0_out;
  wire p_15_out;
  wire [4:0]p_1_out;
  wire [4:0]p_20_out;
  wire p_3_out;
  wire [4:0]p_9_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire rstblk_n_6;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_plus2;

  \block_design_accelerator_0_0_fifo_32_clk_x_pntrs_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .Q(p_1_out),
        .\gc0.count_d1_reg[4] ({p_20_out[4],p_20_out[2:0]}),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gic0.gc0.count_reg[4] ({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (RD_RST),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (rstblk_n_6),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .ram_full_i_reg_0(p_0_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_20_out),
        .E(p_15_out),
        .Q({rstblk_n_2,rd_rst_i}),
        .empty(empty),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_pntr_bin_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\wr_pntr_bin_reg[4] (p_1_out));
  \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_9_out),
        .E(p_3_out),
        .Q({wr_pntr_plus2[4],wr_pntr_plus2[2:0]}),
        .full(full),
        .\gic0.gc0.count_reg (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (RST),
        .\rd_pntr_bin_reg[4] (p_0_out),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn  \gntv_or_sync_fifo.mem 
       (.E(p_3_out),
        .Q(rd_rst_i),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[4] (p_20_out),
        .\gic0.gc0.count_d2_reg[4] (p_9_out),
        .\gpregsm1.curr_fwft_state_reg[0] (p_15_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn  rstblk
       (.Q({rstblk_n_2,RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({RST,rstblk_n_6}),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  \block_design_accelerator_0_0_fifo_32_fifo_generator_ramfifo_lib_work_file_dram_wr_ram0.edn  \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) (* C_FAMILY = "zynq" *) 
(* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) (* C_HAS_ALMOST_FULL = "0" *) 
(* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) (* C_HAS_AXIS_TID = "0" *) 
(* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) (* C_HAS_AXI_ARUSER = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) (* C_HAS_AXI_WR_CHANNEL = "1" *) 
(* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) (* C_HAS_PROG_FLAGS_RACH = "0" *) 
(* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
(* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) 
(* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) (* C_HAS_SRST = "0" *) 
(* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) (* C_HAS_WR_ACK = "0" *) 
(* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) (* C_IMPLEMENTATION_TYPE = "2" *) 
(* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
(* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) (* C_OPTIMIZATION_MODE = "0" *) 
(* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
(* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
(* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_WACH = "0" *) 
(* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) (* C_RACH_TYPE = "0" *) 
(* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) (* C_RD_DEPTH = "32" *) 
(* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_WACH = "0" *) 
(* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) 
(* C_UNDERFLOW_LOW = "0" *) (* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) 
(* C_USE_DEFAULT_SETTINGS = "0" *) (* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) 
(* C_USE_ECC_AXIS = "0" *) (* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_EMBEDDED_REG = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_USE_PIPELINE_REG = "0" *) (* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) 
(* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) 
(* C_WR_DATA_COUNT_WIDTH = "5" *) (* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) 
(* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) 
(* C_WR_PNTR_WIDTH = "5" *) (* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) 
(* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WRCH = "4" *) (* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [4:0]data_count;
  input [31:0]din;
  output [31:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  output [4:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [4:0]wr_data_count;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [9:0]axis_prog_empty_thresh;
  wire [9:0]axis_prog_full_thresh;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [0:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axis_tready;
  wire [4:0]prog_empty_thresh;
  wire [4:0]prog_empty_thresh_assert;
  wire [4:0]prog_empty_thresh_negate;
  wire [4:0]prog_full_thresh;
  wire [4:0]prog_full_thresh_assert;
  wire [4:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [0:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [7:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [0:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire [0:0]s_axis_tstrb;
  wire [3:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "5" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) (* C_FAMILY = "zynq" *) 
(* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) (* C_HAS_ALMOST_FULL = "0" *) 
(* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) (* C_HAS_AXIS_TID = "0" *) 
(* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) (* C_HAS_AXI_ARUSER = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) (* C_HAS_AXI_WR_CHANNEL = "1" *) 
(* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) (* C_HAS_PROG_FLAGS_RACH = "0" *) 
(* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
(* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) 
(* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) (* C_HAS_SRST = "0" *) 
(* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) (* C_HAS_WR_ACK = "0" *) 
(* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) (* C_IMPLEMENTATION_TYPE = "2" *) 
(* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
(* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) (* C_OPTIMIZATION_MODE = "0" *) 
(* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
(* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL = "31" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
(* C_PROG_FULL_THRESH_NEGATE_VAL = "30" *) (* C_PROG_FULL_TYPE = "0" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_WACH = "0" *) 
(* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) (* C_RACH_TYPE = "0" *) 
(* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) (* C_RD_DEPTH = "32" *) 
(* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_WACH = "0" *) 
(* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) 
(* C_UNDERFLOW_LOW = "0" *) (* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) 
(* C_USE_DEFAULT_SETTINGS = "0" *) (* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) 
(* C_USE_ECC_AXIS = "0" *) (* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_EMBEDDED_REG = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_USE_PIPELINE_REG = "0" *) (* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) 
(* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) 
(* C_WR_DATA_COUNT_WIDTH = "5" *) (* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) 
(* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) 
(* C_WR_PNTR_WIDTH = "5" *) (* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) 
(* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WRCH = "4" *) (* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_lib_work_file_dram_wr_ram0.edn 
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [4:0]data_count;
  input [31:0]din;
  output [31:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  output [4:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [4:0]wr_data_count;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [9:0]axis_prog_empty_thresh;
  wire [9:0]axis_prog_full_thresh;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [0:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axis_tready;
  wire [4:0]prog_empty_thresh;
  wire [4:0]prog_empty_thresh_assert;
  wire [4:0]prog_empty_thresh_negate;
  wire [4:0]prog_full_thresh;
  wire [4:0]prog_full_thresh_assert;
  wire [4:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [0:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [7:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [0:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire [0:0]s_axis_tstrb;
  wire [3:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn  inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module \block_design_accelerator_0_0_fifo_32_fifo_generator_v12_0_synth_lib_work_file_dram_wr_ram0.edn 
   (empty,
    full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  \block_design_accelerator_0_0_fifo_32_fifo_generator_top_lib_work_file_dram_wr_ram0.edn  \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module block_design_accelerator_0_0_fifo_32_memory_lib_work
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    E,
    Q,
    din,
    dout,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  output [31:0]dout;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [31:0]dout;
  wire [31:0]doutb;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module \block_design_accelerator_0_0_fifo_32_memory_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    E,
    Q,
    din,
    dout,
    \gc0.count_d1_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[0] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  output [31:0]dout;
  input [4:0]\gc0.count_d1_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [31:0]dout;
  wire [31:0]doutb;
  wire [4:0]\gc0.count_d1_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  \block_design_accelerator_0_0_fifo_32_blk_mem_gen_v8_2_lib_work_file_dram_wr_ram0.edn  \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[4] (\gc0.count_d1_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(Q));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_32_prog_full,fifo_generator_v12_0,{}" *) (* ORIG_REF_NAME = "fifo_32_prog_full" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v12_0,Vivado 2015.2" *) 
module block_design_accelerator_0_0_fifo_32_prog_full
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output prog_full;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [5:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "50" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "49" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "6" *) 
  (* C_RD_DEPTH = "64" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "6" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(prog_full),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_width
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_prim_wrapper
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,\gc0.count_d1_reg[5] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,\gic0.gc0.count_d2_reg[5] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(Q),
        .RSTRAMB(Q),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth inst_blk_mem_gen
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_2_synth" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2_synth
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    D,
    E,
    Q,
    din,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  output [31:0]D;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.D(D),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    ram_full_fb_i_reg,
    rd_clk,
    wr_clk,
    D,
    Q,
    \gc0.count_d1_reg[5] ,
    \gc0.count_reg[4] ,
    \gic0.gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    ram_full_fb_i_reg_0);
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output ram_full_fb_i_reg;
  input rd_clk;
  input wr_clk;
  input [4:0]D;
  output [3:0]Q;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [1:0]\gc0.count_reg[4] ;
  input [5:0]\gic0.gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [5:0]ram_full_fb_i_reg_0;

  wire [4:0]D;
  wire [3:0]Q;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [1:0]\gc0.count_reg[4] ;
  wire [5:0]\gic0.gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire \gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gsync_stage[2].wr_stg_inst_n_5 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in4_out;
  wire [5:5]p_0_out;
  wire [4:2]p_1_out;
  wire [5:5]p_1_out_0;
  wire [5:0]p_2_out;
  wire [5:0]p_3_out;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [5:0]ram_full_fb_i_reg_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire rd_clk;
  wire [5:0]rd_pntr_gc;
  wire wr_clk;
  wire [5:0]wr_pntr_gc;

  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff \gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0 \gsync_stage[1].wr_stg_inst 
       (.D(p_2_out),
        .Q(rd_pntr_gc),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1 \gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_1_out_0),
        .rd_clk(rd_clk),
        .\wr_pntr_bin_reg[4] (p_0_in));
  block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2 \gsync_stage[2].wr_stg_inst 
       (.D(p_2_out),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .out(p_0_out),
        .\rd_pntr_bin_reg[4] ({\gsync_stage[2].wr_stg_inst_n_1 ,\gsync_stage[2].wr_stg_inst_n_2 ,\gsync_stage[2].wr_stg_inst_n_3 ,\gsync_stage[2].wr_stg_inst_n_4 ,\gsync_stage[2].wr_stg_inst_n_5 }),
        .wr_clk(wr_clk));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_d1_reg[5] [4]),
        .I1(p_1_out[4]),
        .I2(\gc0.count_d1_reg[5] [5]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_6_n_0),
        .I5(ram_empty_fb_i_i_7_n_0),
        .O(ram_empty_fb_i_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_5
       (.I0(p_1_out[2]),
        .I1(\gc0.count_reg[4] [0]),
        .I2(p_1_out[4]),
        .I3(\gc0.count_reg[4] [1]),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_6
       (.I0(Q[1]),
        .I1(\gc0.count_d1_reg[5] [1]),
        .I2(Q[0]),
        .I3(\gc0.count_d1_reg[5] [0]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_7
       (.I0(Q[2]),
        .I1(\gc0.count_d1_reg[5] [3]),
        .I2(p_1_out[2]),
        .I3(\gc0.count_d1_reg[5] [2]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    ram_full_i_i_4
       (.I0(\gic0.gc0.count_d1_reg[5] [4]),
        .I1(ram_full_fb_i_reg_0[4]),
        .I2(\gic0.gc0.count_d1_reg[5] [5]),
        .I3(ram_full_fb_i_reg_0[5]),
        .I4(ram_full_i_i_5_n_0),
        .I5(ram_full_i_i_6_n_0),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(ram_full_fb_i_reg_0[1]),
        .I1(\gic0.gc0.count_d1_reg[5] [1]),
        .I2(ram_full_fb_i_reg_0[0]),
        .I3(\gic0.gc0.count_d1_reg[5] [0]),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_6
       (.I0(ram_full_fb_i_reg_0[3]),
        .I1(\gic0.gc0.count_d1_reg[5] [3]),
        .I2(ram_full_fb_i_reg_0[2]),
        .I3(\gic0.gc0.count_d1_reg[5] [2]),
        .O(ram_full_i_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(ram_full_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(ram_full_fb_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(ram_full_fb_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(ram_full_fb_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_bin_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_out),
        .Q(ram_full_fb_i_reg_0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_pntr_gc_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[5] [5]),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[2]),
        .Q(p_1_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_in[4]),
        .Q(p_1_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_bin_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_1_out_0),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [0]),
        .I1(\gic0.gc0.count_d2_reg[5] [1]),
        .O(p_0_in4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [1]),
        .I1(\gic0.gc0.count_d2_reg[5] [2]),
        .O(p_0_in4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [2]),
        .I1(\gic0.gc0.count_d2_reg[5] [3]),
        .O(p_0_in4_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [3]),
        .I1(\gic0.gc0.count_d2_reg[5] [4]),
        .O(p_0_in4_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[5] [4]),
        .I1(\gic0.gc0.count_d2_reg[5] [5]),
        .O(p_0_in4_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(p_0_in4_out[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_pntr_gc_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(\gic0.gc0.count_d2_reg[5] [5]),
        .Q(wr_pntr_gc[5]));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire RD_RST;
  wire RST;
  wire WR_RST;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire [5:0]p_0_out;
  wire p_15_out;
  wire [5:0]p_1_out;
  wire [5:0]p_20_out;
  wire p_3_out;
  wire [5:0]p_8_out;
  wire [5:0]p_9_out;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire [4:2]rd_pntr_plus1;
  wire [0:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_2;
  wire tmp_ram_rd_en;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .Q({p_1_out[5],p_1_out[3],p_1_out[1:0]}),
        .\gc0.count_d1_reg[5] (p_20_out),
        .\gc0.count_reg[4] ({rd_pntr_plus1[4],rd_pntr_plus1[2]}),
        .\gic0.gc0.count_d1_reg[5] (p_8_out),
        .\gic0.gc0.count_d2_reg[5] (p_9_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (RD_RST),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] (RST),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .ram_full_fb_i_reg_0(p_0_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_20_out),
        .E(p_15_out),
        .Q({rstblk_n_2,rd_rst_i}),
        .empty(empty),
        .\gc0.count_d1_reg[4] ({rd_pntr_plus1[4],rd_pntr_plus1[2]}),
        .\gc0.count_d1_reg[4]_0 (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_pntr_bin_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\wr_pntr_bin_reg[5] ({p_1_out[5],p_1_out[3],p_1_out[1:0]}));
  block_design_accelerator_0_0_fifo_32_prog_full_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_9_out),
        .E(p_3_out),
        .Q(p_8_out),
        .full(full),
        .\gic0.gc0.count_d1_reg (\gntv_or_sync_fifo.gcx.clkx_n_6 ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (WR_RST),
        .prog_full(prog_full),
        .\rd_pntr_bin_reg[5] (p_0_out),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  block_design_accelerator_0_0_fifo_32_prog_full_memory \gntv_or_sync_fifo.mem 
       (.E(p_3_out),
        .Q(rd_rst_i),
        .din(din),
        .dout(dout),
        .\gc0.count_d1_reg[5] (p_20_out),
        .\gic0.gc0.count_d2_reg[5] (p_9_out),
        .\gpregsm1.curr_fwft_state_reg[1] (p_15_out),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo rstblk
       (.Q({rstblk_n_2,RD_RST,rd_rst_i}),
        .\gic0.gc0.count_reg[0] ({WR_RST,RST}),
        .rd_clk(rd_clk),
        .rst(rst),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "6" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_ERROR_INJECTION_TYPE = "0" *) (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
(* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) (* C_FAMILY = "zynq" *) 
(* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) (* C_HAS_ALMOST_FULL = "0" *) 
(* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) (* C_HAS_AXIS_TID = "0" *) 
(* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) (* C_HAS_AXIS_TREADY = "1" *) 
(* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) (* C_HAS_AXI_ARUSER = "0" *) 
(* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) (* C_HAS_AXI_ID = "0" *) 
(* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) (* C_HAS_AXI_WR_CHANNEL = "1" *) 
(* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) (* C_HAS_DATA_COUNT = "0" *) 
(* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
(* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) (* C_HAS_MEMINIT_FILE = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) (* C_HAS_PROG_FLAGS_RACH = "0" *) 
(* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
(* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) (* C_HAS_RD_RST = "0" *) 
(* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) (* C_HAS_SRST = "0" *) 
(* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) (* C_HAS_WR_ACK = "0" *) 
(* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) (* C_IMPLEMENTATION_TYPE = "2" *) 
(* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
(* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) (* C_MEMORY_TYPE = "1" *) 
(* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) (* C_OPTIMIZATION_MODE = "0" *) 
(* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) (* C_PRELOAD_LATENCY = "0" *) 
(* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
(* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
(* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
(* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) (* C_PROG_FULL_THRESH_ASSERT_VAL = "50" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
(* C_PROG_FULL_THRESH_NEGATE_VAL = "49" *) (* C_PROG_FULL_TYPE = "1" *) (* C_PROG_FULL_TYPE_AXIS = "0" *) 
(* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) (* C_PROG_FULL_TYPE_WACH = "0" *) 
(* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) (* C_RACH_TYPE = "0" *) 
(* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "6" *) (* C_RD_DEPTH = "64" *) 
(* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "6" *) (* C_REG_SLICE_MODE_AXIS = "0" *) 
(* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) (* C_REG_SLICE_MODE_WACH = "0" *) 
(* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) 
(* C_UNDERFLOW_LOW = "0" *) (* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) 
(* C_USE_DEFAULT_SETTINGS = "0" *) (* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) 
(* C_USE_ECC_AXIS = "0" *) (* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) 
(* C_USE_ECC_WACH = "0" *) (* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) 
(* C_USE_EMBEDDED_REG = "0" *) (* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) 
(* C_USE_PIPELINE_REG = "0" *) (* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) 
(* C_WDCH_TYPE = "0" *) (* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) 
(* C_WR_DATA_COUNT_WIDTH = "6" *) (* C_WR_DEPTH = "64" *) (* C_WR_DEPTH_AXIS = "1024" *) 
(* C_WR_DEPTH_RACH = "16" *) (* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) 
(* C_WR_DEPTH_WDCH = "1024" *) (* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) 
(* C_WR_PNTR_WIDTH = "6" *) (* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) 
(* C_WR_PNTR_WIDTH_RDCH = "10" *) (* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WRCH = "4" *) (* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v12_0" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0
   (almost_empty,
    almost_full,
    axi_ar_dbiterr,
    axi_ar_injectdbiterr,
    axi_ar_injectsbiterr,
    axi_ar_overflow,
    axi_ar_prog_empty,
    axi_ar_prog_full,
    axi_ar_sbiterr,
    axi_ar_underflow,
    axi_aw_dbiterr,
    axi_aw_injectdbiterr,
    axi_aw_injectsbiterr,
    axi_aw_overflow,
    axi_aw_prog_empty,
    axi_aw_prog_full,
    axi_aw_sbiterr,
    axi_aw_underflow,
    axi_b_dbiterr,
    axi_b_injectdbiterr,
    axi_b_injectsbiterr,
    axi_b_overflow,
    axi_b_prog_empty,
    axi_b_prog_full,
    axi_b_sbiterr,
    axi_b_underflow,
    axi_r_dbiterr,
    axi_r_injectdbiterr,
    axi_r_injectsbiterr,
    axi_r_overflow,
    axi_r_prog_empty,
    axi_r_prog_full,
    axi_r_sbiterr,
    axi_r_underflow,
    axi_w_dbiterr,
    axi_w_injectdbiterr,
    axi_w_injectsbiterr,
    axi_w_overflow,
    axi_w_prog_empty,
    axi_w_prog_full,
    axi_w_sbiterr,
    axi_w_underflow,
    axis_dbiterr,
    axis_injectdbiterr,
    axis_injectsbiterr,
    axis_overflow,
    axis_prog_empty,
    axis_prog_full,
    axis_sbiterr,
    axis_underflow,
    backup,
    backup_marker,
    clk,
    dbiterr,
    empty,
    full,
    injectdbiterr,
    injectsbiterr,
    int_clk,
    m_aclk,
    m_aclk_en,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_rlast,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_wlast,
    m_axi_wready,
    m_axi_wvalid,
    m_axis_tlast,
    m_axis_tready,
    m_axis_tvalid,
    overflow,
    prog_empty,
    prog_full,
    rd_clk,
    rd_en,
    rd_rst,
    rd_rst_busy,
    rst,
    s_aclk,
    s_aclk_en,
    s_aresetn,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bvalid,
    s_axi_rlast,
    s_axi_rready,
    s_axi_rvalid,
    s_axi_wlast,
    s_axi_wready,
    s_axi_wvalid,
    s_axis_tlast,
    s_axis_tready,
    s_axis_tvalid,
    sbiterr,
    sleep,
    srst,
    underflow,
    valid,
    wr_ack,
    wr_clk,
    wr_en,
    wr_rst,
    wr_rst_busy,
    axi_ar_data_count,
    axi_ar_prog_empty_thresh,
    axi_ar_prog_full_thresh,
    axi_ar_rd_data_count,
    axi_ar_wr_data_count,
    axi_aw_data_count,
    axi_aw_prog_empty_thresh,
    axi_aw_prog_full_thresh,
    axi_aw_rd_data_count,
    axi_aw_wr_data_count,
    axi_b_data_count,
    axi_b_prog_empty_thresh,
    axi_b_prog_full_thresh,
    axi_b_rd_data_count,
    axi_b_wr_data_count,
    axi_r_data_count,
    axi_r_prog_empty_thresh,
    axi_r_prog_full_thresh,
    axi_r_rd_data_count,
    axi_r_wr_data_count,
    axi_w_data_count,
    axi_w_prog_empty_thresh,
    axi_w_prog_full_thresh,
    axi_w_rd_data_count,
    axi_w_wr_data_count,
    axis_data_count,
    axis_prog_empty_thresh,
    axis_prog_full_thresh,
    axis_rd_data_count,
    axis_wr_data_count,
    data_count,
    din,
    dout,
    m_axi_araddr,
    m_axi_arburst,
    m_axi_arcache,
    m_axi_arid,
    m_axi_arlen,
    m_axi_arlock,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_arsize,
    m_axi_aruser,
    m_axi_awaddr,
    m_axi_awburst,
    m_axi_awcache,
    m_axi_awid,
    m_axi_awlen,
    m_axi_awlock,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awsize,
    m_axi_awuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_rdata,
    m_axi_rid,
    m_axi_rresp,
    m_axi_ruser,
    m_axi_wdata,
    m_axi_wid,
    m_axi_wstrb,
    m_axi_wuser,
    m_axis_tdata,
    m_axis_tdest,
    m_axis_tid,
    m_axis_tkeep,
    m_axis_tstrb,
    m_axis_tuser,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    rd_data_count,
    s_axi_araddr,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arid,
    s_axi_arlen,
    s_axi_arlock,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_arsize,
    s_axi_aruser,
    s_axi_awaddr,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awid,
    s_axi_awlen,
    s_axi_awlock,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awsize,
    s_axi_awuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_rdata,
    s_axi_rid,
    s_axi_rresp,
    s_axi_ruser,
    s_axi_wdata,
    s_axi_wid,
    s_axi_wstrb,
    s_axi_wuser,
    s_axis_tdata,
    s_axis_tdest,
    s_axis_tid,
    s_axis_tkeep,
    s_axis_tstrb,
    s_axis_tuser,
    wr_data_count);
  output almost_empty;
  output almost_full;
  output axi_ar_dbiterr;
  input axi_ar_injectdbiterr;
  input axi_ar_injectsbiterr;
  output axi_ar_overflow;
  output axi_ar_prog_empty;
  output axi_ar_prog_full;
  output axi_ar_sbiterr;
  output axi_ar_underflow;
  output axi_aw_dbiterr;
  input axi_aw_injectdbiterr;
  input axi_aw_injectsbiterr;
  output axi_aw_overflow;
  output axi_aw_prog_empty;
  output axi_aw_prog_full;
  output axi_aw_sbiterr;
  output axi_aw_underflow;
  output axi_b_dbiterr;
  input axi_b_injectdbiterr;
  input axi_b_injectsbiterr;
  output axi_b_overflow;
  output axi_b_prog_empty;
  output axi_b_prog_full;
  output axi_b_sbiterr;
  output axi_b_underflow;
  output axi_r_dbiterr;
  input axi_r_injectdbiterr;
  input axi_r_injectsbiterr;
  output axi_r_overflow;
  output axi_r_prog_empty;
  output axi_r_prog_full;
  output axi_r_sbiterr;
  output axi_r_underflow;
  output axi_w_dbiterr;
  input axi_w_injectdbiterr;
  input axi_w_injectsbiterr;
  output axi_w_overflow;
  output axi_w_prog_empty;
  output axi_w_prog_full;
  output axi_w_sbiterr;
  output axi_w_underflow;
  output axis_dbiterr;
  input axis_injectdbiterr;
  input axis_injectsbiterr;
  output axis_overflow;
  output axis_prog_empty;
  output axis_prog_full;
  output axis_sbiterr;
  output axis_underflow;
  input backup;
  input backup_marker;
  input clk;
  output dbiterr;
  output empty;
  output full;
  input injectdbiterr;
  input injectsbiterr;
  input int_clk;
  input m_aclk;
  input m_aclk_en;
  input m_axi_arready;
  output m_axi_arvalid;
  input m_axi_awready;
  output m_axi_awvalid;
  output m_axi_bready;
  input m_axi_bvalid;
  input m_axi_rlast;
  output m_axi_rready;
  input m_axi_rvalid;
  output m_axi_wlast;
  input m_axi_wready;
  output m_axi_wvalid;
  output m_axis_tlast;
  input m_axis_tready;
  output m_axis_tvalid;
  output overflow;
  output prog_empty;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rd_rst;
  output rd_rst_busy;
  input rst;
  input s_aclk;
  input s_aclk_en;
  input s_aresetn;
  output s_axi_arready;
  input s_axi_arvalid;
  output s_axi_awready;
  input s_axi_awvalid;
  input s_axi_bready;
  output s_axi_bvalid;
  output s_axi_rlast;
  input s_axi_rready;
  output s_axi_rvalid;
  input s_axi_wlast;
  output s_axi_wready;
  input s_axi_wvalid;
  input s_axis_tlast;
  output s_axis_tready;
  input s_axis_tvalid;
  output sbiterr;
  input sleep;
  input srst;
  output underflow;
  output valid;
  output wr_ack;
  input wr_clk;
  input wr_en;
  input wr_rst;
  output wr_rst_busy;
  output [4:0]axi_ar_data_count;
  input [3:0]axi_ar_prog_empty_thresh;
  input [3:0]axi_ar_prog_full_thresh;
  output [4:0]axi_ar_rd_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_aw_data_count;
  input [3:0]axi_aw_prog_empty_thresh;
  input [3:0]axi_aw_prog_full_thresh;
  output [4:0]axi_aw_rd_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_b_data_count;
  input [3:0]axi_b_prog_empty_thresh;
  input [3:0]axi_b_prog_full_thresh;
  output [4:0]axi_b_rd_data_count;
  output [4:0]axi_b_wr_data_count;
  output [10:0]axi_r_data_count;
  input [9:0]axi_r_prog_empty_thresh;
  input [9:0]axi_r_prog_full_thresh;
  output [10:0]axi_r_rd_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_w_data_count;
  input [9:0]axi_w_prog_empty_thresh;
  input [9:0]axi_w_prog_full_thresh;
  output [10:0]axi_w_rd_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axis_data_count;
  input [9:0]axis_prog_empty_thresh;
  input [9:0]axis_prog_full_thresh;
  output [10:0]axis_rd_data_count;
  output [10:0]axis_wr_data_count;
  output [5:0]data_count;
  input [31:0]din;
  output [31:0]dout;
  output [31:0]m_axi_araddr;
  output [1:0]m_axi_arburst;
  output [3:0]m_axi_arcache;
  output [0:0]m_axi_arid;
  output [7:0]m_axi_arlen;
  output [0:0]m_axi_arlock;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [2:0]m_axi_arsize;
  output [0:0]m_axi_aruser;
  output [31:0]m_axi_awaddr;
  output [1:0]m_axi_awburst;
  output [3:0]m_axi_awcache;
  output [0:0]m_axi_awid;
  output [7:0]m_axi_awlen;
  output [0:0]m_axi_awlock;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [2:0]m_axi_awsize;
  output [0:0]m_axi_awuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [63:0]m_axi_rdata;
  input [0:0]m_axi_rid;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  output [63:0]m_axi_wdata;
  output [0:0]m_axi_wid;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tstrb;
  output [3:0]m_axis_tuser;
  input [5:0]prog_empty_thresh;
  input [5:0]prog_empty_thresh_assert;
  input [5:0]prog_empty_thresh_negate;
  input [5:0]prog_full_thresh;
  input [5:0]prog_full_thresh_assert;
  input [5:0]prog_full_thresh_negate;
  output [5:0]rd_data_count;
  input [31:0]s_axi_araddr;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input [0:0]s_axi_arid;
  input [7:0]s_axi_arlen;
  input [0:0]s_axi_arlock;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [2:0]s_axi_arsize;
  input [0:0]s_axi_aruser;
  input [31:0]s_axi_awaddr;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input [0:0]s_axi_awid;
  input [7:0]s_axi_awlen;
  input [0:0]s_axi_awlock;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [2:0]s_axi_awsize;
  input [0:0]s_axi_awuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [63:0]s_axi_rdata;
  output [0:0]s_axi_rid;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  input [63:0]s_axi_wdata;
  input [0:0]s_axi_wid;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tstrb;
  input [3:0]s_axis_tuser;
  output [5:0]wr_data_count;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_ar_injectdbiterr;
  wire axi_ar_injectsbiterr;
  wire [3:0]axi_ar_prog_empty_thresh;
  wire [3:0]axi_ar_prog_full_thresh;
  wire axi_aw_injectdbiterr;
  wire axi_aw_injectsbiterr;
  wire [3:0]axi_aw_prog_empty_thresh;
  wire [3:0]axi_aw_prog_full_thresh;
  wire axi_b_injectdbiterr;
  wire axi_b_injectsbiterr;
  wire [3:0]axi_b_prog_empty_thresh;
  wire [3:0]axi_b_prog_full_thresh;
  wire axi_r_injectdbiterr;
  wire axi_r_injectsbiterr;
  wire [9:0]axi_r_prog_empty_thresh;
  wire [9:0]axi_r_prog_full_thresh;
  wire axi_w_injectdbiterr;
  wire axi_w_injectsbiterr;
  wire [9:0]axi_w_prog_empty_thresh;
  wire [9:0]axi_w_prog_full_thresh;
  wire axis_injectdbiterr;
  wire axis_injectsbiterr;
  wire [9:0]axis_prog_empty_thresh;
  wire [9:0]axis_prog_full_thresh;
  wire backup;
  wire backup_marker;
  wire clk;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire injectdbiterr;
  wire injectsbiterr;
  wire int_clk;
  wire m_aclk;
  wire m_aclk_en;
  wire m_axi_arready;
  wire m_axi_awready;
  wire [0:0]m_axi_bid;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_buser;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [0:0]m_axi_rid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_ruser;
  wire m_axi_rvalid;
  wire m_axi_wready;
  wire m_axis_tready;
  wire [5:0]prog_empty_thresh;
  wire [5:0]prog_empty_thresh_assert;
  wire [5:0]prog_empty_thresh_negate;
  wire prog_full;
  wire [5:0]prog_full_thresh;
  wire [5:0]prog_full_thresh_assert;
  wire [5:0]prog_full_thresh_negate;
  wire rd_clk;
  wire rd_en;
  wire rd_rst;
  wire rst;
  wire s_aclk;
  wire s_aclk_en;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [3:0]s_axi_arregion;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_aruser;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [3:0]s_axi_awregion;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awuser;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_rready;
  wire [63:0]s_axi_wdata;
  wire [0:0]s_axi_wid;
  wire s_axi_wlast;
  wire [7:0]s_axi_wstrb;
  wire [0:0]s_axi_wuser;
  wire s_axi_wvalid;
  wire [7:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [0:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire [0:0]s_axis_tstrb;
  wire [3:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire srst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v12_0_synth" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_v12_0_synth
   (empty,
    full,
    prog_full,
    rd_clk,
    rd_en,
    rst,
    wr_clk,
    wr_en,
    din,
    dout);
  output empty;
  output full;
  output prog_full;
  input rd_clk;
  input rd_en;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output [31:0]dout;

  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire full;
  wire prog_full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_memory
   (rd_clk,
    tmp_ram_rd_en,
    wr_clk,
    E,
    Q,
    din,
    dout,
    \gc0.count_d1_reg[5] ,
    \gic0.gc0.count_d2_reg[5] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  input rd_clk;
  input tmp_ram_rd_en;
  input wr_clk;
  input [0:0]E;
  input [0:0]Q;
  input [31:0]din;
  output [31:0]dout;
  input [5:0]\gc0.count_d1_reg[5] ;
  input [5:0]\gic0.gc0.count_d2_reg[5] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]din;
  wire [31:0]dout;
  wire [31:0]doutb;
  wire [5:0]\gc0.count_d1_reg[5] ;
  wire [5:0]\gic0.gc0.count_d2_reg[5] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_clk;
  wire tmp_ram_rd_en;
  wire wr_clk;

  block_design_accelerator_0_0_fifo_32_prog_full_blk_mem_gen_v8_2 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .E(E),
        .Q(Q),
        .din(din),
        .\gc0.count_d1_reg[5] (\gc0.count_d1_reg[5] ),
        .\gic0.gc0.count_d2_reg[5] (\gic0.gc0.count_d2_reg[5] ),
        .rd_clk(rd_clk),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[16]),
        .Q(dout[16]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[17]),
        .Q(dout[17]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[18]),
        .Q(dout[18]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[19]),
        .Q(dout[19]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[20]),
        .Q(dout[20]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[21]),
        .Q(dout[21]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[22]),
        .Q(dout[22]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[23]),
        .Q(dout[23]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[24]),
        .Q(dout[24]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[25]),
        .Q(dout[25]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[26]),
        .Q(dout[26]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[27]),
        .Q(dout[27]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[28]),
        .Q(dout[28]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[29]),
        .Q(dout[29]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[30]),
        .Q(dout[30]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[31]),
        .Q(dout[31]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr
   (\gc0.count_d1_reg[4]_0 ,
    \gpregsm1.curr_fwft_state_reg ,
    ram_empty_fb_i_reg,
    rd_clk,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \wr_pntr_bin_reg[3] );
  input \gc0.count_d1_reg[4]_0 ;
  input [1:1]\gpregsm1.curr_fwft_state_reg ;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input [2:2]wr_pntr_bin_reg;
  output [4:0]D;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [2:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input [2:0]\wr_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [2:0]Q;
  wire \gc0.count_d1_reg[4]_0 ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [5:0]plusOp__0;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [3:0]rd_pntr_plus1;
  wire [2:2]wr_pntr_bin_reg;
  wire [2:0]\wr_pntr_bin_reg[3] ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[0]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc0.count[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc0.count[5]_i_1 
       (.I0(Q[2]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(plusOp__0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp__0[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[4]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp__0[5]),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    ram_empty_fb_i_i_1
       (.I0(rd_pntr_plus1[0]),
        .I1(\wr_pntr_bin_reg[3] [0]),
        .I2(ram_empty_fb_i_i_2_n_0),
        .I3(\gc0.count_d1_reg[4]_0 ),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[3]),
        .I1(\wr_pntr_bin_reg[3] [2]),
        .I2(rd_pntr_plus1[1]),
        .I3(\wr_pntr_bin_reg[3] [1]),
        .I4(\gpregsm1.curr_fwft_state_reg ),
        .I5(wr_pntr_bin_reg),
        .O(ram_empty_fb_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft
   (empty,
    p_18_out,
    ram_empty_fb_i_reg,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_reg[5] ,
    \goreg_bm.dout_i_reg[31] ,
    \wr_pntr_bin_reg[5] );
  output empty;
  input p_18_out;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  output [0:0]E;
  input [1:0]Q;
  input [0:0]\gc0.count_reg[5] ;
  output [0:0]\goreg_bm.dout_i_reg[31] ;
  input [0:0]\wr_pntr_bin_reg[5] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_reg[5] ;
  wire [0:0]\goreg_bm.dout_i_reg[31] ;
  wire \gpregsm1.curr_fwft_state[1]_i_1_n_0 ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg_n_0_ ;
  wire [0:0]next_fwft_state;
  wire p_18_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  wire [0:0]\wr_pntr_bin_reg[5] ;

  LUT5 #(
    .INIT(32'hAAAAFFBF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(Q[0]),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I2(curr_fwft_state),
        .I3(rd_en),
        .I4(p_18_out),
        .O(tmp_ram_rd_en));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBA22)) 
    empty_fwft_i_i_1
       (.I0(empty_fwft_fb),
        .I1(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I2(rd_en),
        .I3(curr_fwft_state),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[5]_i_1 
       (.I0(p_18_out),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .O(\goreg_bm.dout_i_reg[31] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .O(next_fwft_state));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I3(p_18_out),
        .O(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(\gpregsm1.curr_fwft_state[1]_i_1_n_0 ),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_ ));
  LUT6 #(
    .INIT(64'h00F70000000000F7)) 
    ram_empty_fb_i_i_4
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .I3(p_18_out),
        .I4(\wr_pntr_bin_reg[5] ),
        .I5(\gc0.count_reg[5] ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_logic
   (empty,
    \gc0.count_d1_reg[4]_0 ,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \gc0.count_d1_reg[4] ,
    \wr_pntr_bin_reg[5] );
  output empty;
  input \gc0.count_d1_reg[4]_0 ;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  input [2:2]wr_pntr_bin_reg;
  output [4:0]D;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input [1:0]Q;
  output [1:0]\gc0.count_d1_reg[4] ;
  input [3:0]\wr_pntr_bin_reg[5] ;

  wire [4:0]D;
  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire empty;
  wire [1:0]\gc0.count_d1_reg[4] ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gr1.rfwft_n_1 ;
  wire \gr1.rfwft_n_2 ;
  wire p_18_out;
  wire rd_clk;
  wire rd_en;
  wire [5:5]rd_pntr_plus1;
  wire rpntr_n_3;
  wire tmp_ram_rd_en;
  wire [2:2]wr_pntr_bin_reg;
  wire [3:0]\wr_pntr_bin_reg[5] ;

  block_design_accelerator_0_0_fifo_32_prog_full_rd_fwft \gr1.rfwft 
       (.E(\gr1.rfwft_n_2 ),
        .Q(Q),
        .empty(empty),
        .\gc0.count_reg[5] (rd_pntr_plus1),
        .\goreg_bm.dout_i_reg[31] (E),
        .p_18_out(p_18_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\wr_pntr_bin_reg[5] (\wr_pntr_bin_reg[5] [3]));
  block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as \gras.rsts 
       (.Q(Q[1]),
        .\gc0.count_reg (rpntr_n_3),
        .p_18_out(p_18_out),
        .rd_clk(rd_clk));
  block_design_accelerator_0_0_fifo_32_prog_full_rd_bin_cntr rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(\gr1.rfwft_n_2 ),
        .Q({rd_pntr_plus1,\gc0.count_d1_reg[4] }),
        .\gc0.count_d1_reg[4]_0 (\gc0.count_d1_reg[4]_0 ),
        .\gpregsm1.curr_fwft_state_reg (\gr1.rfwft_n_1 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_3),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(wr_pntr_bin_reg),
        .\wr_pntr_bin_reg[3] (\wr_pntr_bin_reg[5] [2:0]));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_rd_status_flags_as
   (\gc0.count_reg ,
    p_18_out,
    rd_clk,
    Q);
  input [0:0]\gc0.count_reg ;
  output p_18_out;
  input rd_clk;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]\gc0.count_reg ;
  wire p_18_out;
  wire rd_clk;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gc0.count_reg ),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_reset_blk_ramfifo
   (rd_clk,
    rst,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    Q,
    \gic0.gc0.count_reg[0] );
  input rd_clk;
  input rst;
  output rst_full_ff_i;
  output rst_full_gen_i;
  input wr_clk;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_clk;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire rst_rd_reg1;
  wire rst_rd_reg2;
  wire rst_wr_reg1;
  wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  FDCE #(
    .INIT(1'b0)) 
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(rst_d3),
        .Q(rst_full_gen_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff
   (rd_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [5:0]D;
  input [5:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [5:0]Q;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[5:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_0
   (wr_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  input wr_clk;
  output [5:0]D;
  input [5:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [5:0]Q;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[5:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_1
   (rd_clk,
    D,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    out,
    \wr_pntr_bin_reg[4] );
  input rd_clk;
  input [5:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  output [0:0]out;
  output [4:0]\wr_pntr_bin_reg[4] ;

  wire [5:0]D;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire [4:0]\wr_pntr_bin_reg[4] ;

  assign out[0] = Q_reg[5];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[5]),
        .I4(Q_reg[3]),
        .I5(Q_reg[4]),
        .O(\wr_pntr_bin_reg[4] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[1]),
        .I2(Q_reg[2]),
        .I3(Q_reg[5]),
        .I4(Q_reg[4]),
        .O(\wr_pntr_bin_reg[4] [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[5]),
        .I3(Q_reg[4]),
        .O(\wr_pntr_bin_reg[4] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\wr_pntr_bin_reg[4] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\wr_pntr_bin_reg[4] [4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_synchronizer_ff_2
   (wr_clk,
    D,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    out,
    \rd_pntr_bin_reg[4] );
  input wr_clk;
  input [5:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [0:0]out;
  output [4:0]\rd_pntr_bin_reg[4] ;

  wire [5:0]D;
  wire [5:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire wr_clk;

  assign out[0] = Q_reg[5];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[5]),
        .I4(Q_reg[3]),
        .I5(Q_reg[4]),
        .O(\rd_pntr_bin_reg[4] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[1]),
        .I2(Q_reg[2]),
        .I3(Q_reg[5]),
        .I4(Q_reg[4]),
        .O(\rd_pntr_bin_reg[4] [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[5]),
        .I3(Q_reg[4]),
        .O(\rd_pntr_bin_reg[4] [2]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[3]),
        .I2(Q_reg[5]),
        .O(\rd_pntr_bin_reg[4] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[4]),
        .I1(Q_reg[5]),
        .O(\rd_pntr_bin_reg[4] [4]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr
   (\gic0.gc0.count_d1_reg[4]_0 ,
    p_1_out,
    ram_full_fb_i_reg,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    S,
    \gdiff.diff_pntr_pad_reg[6] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[5] );
  input \gic0.gc0.count_d1_reg[4]_0 ;
  input p_1_out;
  output ram_full_fb_i_reg;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [5:0]Q;
  output [2:0]S;
  output [2:0]\gdiff.diff_pntr_pad_reg[6] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [5:0]\rd_pntr_bin_reg[5] ;

  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire [2:0]S;
  wire [2:0]\gdiff.diff_pntr_pad_reg[6] ;
  wire \gic0.gc0.count_d1_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire p_1_out;
  wire [5:0]plusOp__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_2_n_0;
  wire ram_full_i_i_3_n_0;
  wire [5:0]\rd_pntr_bin_reg[5] ;
  wire rst_full_gen_i;
  wire wr_clk;
  wire wr_en;
  wire [5:0]wr_pntr_plus2;

  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_3 
       (.I0(Q[5]),
        .I1(\rd_pntr_bin_reg[5] [5]),
        .O(\gdiff.diff_pntr_pad_reg[6] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_4 
       (.I0(Q[4]),
        .I1(\rd_pntr_bin_reg[5] [4]),
        .O(\gdiff.diff_pntr_pad_reg[6] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_5 
       (.I0(Q[3]),
        .I1(\rd_pntr_bin_reg[5] [3]),
        .O(\gdiff.diff_pntr_pad_reg[6] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_7 
       (.I0(Q[2]),
        .I1(\rd_pntr_bin_reg[5] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_8 
       (.I0(Q[1]),
        .I1(\rd_pntr_bin_reg[5] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gdiff.diff_pntr_pad[6]_i_9 
       (.I0(Q[0]),
        .I1(\rd_pntr_bin_reg[5] [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[2]),
        .O(plusOp__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[4]),
        .I1(wr_pntr_plus2[2]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[3]),
        .O(plusOp__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[1]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(plusOp__1[5]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[4]),
        .Q(wr_pntr_plus2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__1[5]),
        .Q(wr_pntr_plus2[5]));
  LUT6 #(
    .INIT(64'h4000004055555555)) 
    ram_full_i_i_1
       (.I0(rst_full_gen_i),
        .I1(ram_full_i_i_2_n_0),
        .I2(ram_full_i_i_3_n_0),
        .I3(\rd_pntr_bin_reg[5] [0]),
        .I4(wr_pntr_plus2[0]),
        .I5(\gic0.gc0.count_d1_reg[4]_0 ),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'h0090000000000090)) 
    ram_full_i_i_2
       (.I0(wr_pntr_plus2[5]),
        .I1(\rd_pntr_bin_reg[5] [5]),
        .I2(wr_en),
        .I3(p_1_out),
        .I4(\rd_pntr_bin_reg[5] [4]),
        .I5(wr_pntr_plus2[4]),
        .O(ram_full_i_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_3
       (.I0(wr_pntr_plus2[2]),
        .I1(\rd_pntr_bin_reg[5] [2]),
        .I2(wr_pntr_plus2[3]),
        .I3(\rd_pntr_bin_reg[5] [3]),
        .I4(\rd_pntr_bin_reg[5] [1]),
        .I5(wr_pntr_plus2[1]),
        .O(ram_full_i_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_logic
   (full,
    \gic0.gc0.count_d1_reg ,
    prog_full,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[5] );
  output full;
  input [4:4]\gic0.gc0.count_d1_reg ;
  output prog_full;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [5:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [5:0]\rd_pntr_bin_reg[5] ;

  wire [5:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [5:0]Q;
  wire full;
  wire [4:4]\gic0.gc0.count_d1_reg ;
  wire \gwas.wsts_n_3 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire p_1_out;
  wire prog_full;
  wire [5:0]\rd_pntr_bin_reg[5] ;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wpntr_n_0;
  wire wpntr_n_1;
  wire wpntr_n_10;
  wire wpntr_n_11;
  wire wpntr_n_12;
  wire wpntr_n_2;
  wire wpntr_n_3;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as \gwas.gpf.wrpf 
       (.S({wpntr_n_10,wpntr_n_11,wpntr_n_12}),
        .\gic0.gc0.count_d1_reg[5] ({wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .p_1_out(p_1_out),
        .prog_full(prog_full),
        .rst_full_ff_i(rst_full_ff_i),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pad({Q[4:0],\gwas.wsts_n_3 }));
  block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .full(full),
        .\grstd1.grst_full.grst_f.RST_FULL_GEN_reg (wpntr_n_0),
        .p_1_out(p_1_out),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pad(\gwas.wsts_n_3 ));
  block_design_accelerator_0_0_fifo_32_prog_full_wr_bin_cntr wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .S({wpntr_n_10,wpntr_n_11,wpntr_n_12}),
        .\gdiff.diff_pntr_pad_reg[6] ({wpntr_n_1,wpntr_n_2,wpntr_n_3}),
        .\gic0.gc0.count_d1_reg[4]_0 (\gic0.gc0.count_d1_reg ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .p_1_out(p_1_out),
        .ram_full_fb_i_reg(wpntr_n_0),
        .\rd_pntr_bin_reg[5] (\rd_pntr_bin_reg[5] ),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_pf_as" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_pf_as
   (p_1_out,
    prog_full,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    S,
    \gic0.gc0.count_d1_reg[5] ,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    wr_pntr_plus1_pad);
  input p_1_out;
  output prog_full;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input [2:0]S;
  input [2:0]\gic0.gc0.count_d1_reg[5] ;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [5:0]wr_pntr_plus1_pad;

  wire [2:0]S;
  wire [5:4]diff_pntr;
  wire \gdiff.diff_pntr_pad_reg[6]_i_1_n_2 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_1_n_3 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_0 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_1 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_2 ;
  wire \gdiff.diff_pntr_pad_reg[6]_i_2_n_3 ;
  wire [2:0]\gic0.gc0.count_d1_reg[5] ;
  wire \gpf1.prog_full_i_i_1_n_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire p_1_out;
  wire [6:0]plusOp;
  wire prog_full;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wr_clk;
  wire [5:0]wr_pntr_plus1_pad;
  wire [3:2]\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp[5]),
        .Q(diff_pntr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gdiff.diff_pntr_pad_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp[6]),
        .Q(diff_pntr[5]));
  CARRY4 \gdiff.diff_pntr_pad_reg[6]_i_1 
       (.CI(\gdiff.diff_pntr_pad_reg[6]_i_2_n_0 ),
        .CO({\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_CO_UNCONNECTED [3:2],\gdiff.diff_pntr_pad_reg[6]_i_1_n_2 ,\gdiff.diff_pntr_pad_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wr_pntr_plus1_pad[5:4]}),
        .O({\NLW_gdiff.diff_pntr_pad_reg[6]_i_1_O_UNCONNECTED [3],plusOp[6:4]}),
        .S({1'b0,\gic0.gc0.count_d1_reg[5] }));
  CARRY4 \gdiff.diff_pntr_pad_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\gdiff.diff_pntr_pad_reg[6]_i_2_n_0 ,\gdiff.diff_pntr_pad_reg[6]_i_2_n_1 ,\gdiff.diff_pntr_pad_reg[6]_i_2_n_2 ,\gdiff.diff_pntr_pad_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pad[3:0]),
        .O(plusOp[3:0]),
        .S({S,1'b0}));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \gpf1.prog_full_i_i_1 
       (.I0(diff_pntr[4]),
        .I1(diff_pntr[5]),
        .I2(rst_full_gen_i),
        .I3(p_1_out),
        .I4(prog_full),
        .O(\gpf1.prog_full_i_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gpf1.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gpf1.prog_full_i_i_1_n_0 ),
        .PRE(rst_full_ff_i),
        .Q(prog_full));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_prog_full_wr_status_flags_as
   (full,
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg ,
    p_1_out,
    rst_full_ff_i,
    wr_clk,
    wr_en,
    E,
    wr_pntr_plus1_pad);
  output full;
  input \grstd1.grst_full.grst_f.RST_FULL_GEN_reg ;
  output p_1_out;
  input rst_full_ff_i;
  input wr_clk;
  input wr_en;
  output [0:0]E;
  output [0:0]wr_pntr_plus1_pad;

  wire [0:0]E;
  wire full;
  wire \grstd1.grst_full.grst_f.RST_FULL_GEN_reg ;
  wire p_1_out;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;
  wire [0:0]wr_pntr_plus1_pad;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(p_1_out),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \gdiff.diff_pntr_pad[6]_i_6 
       (.I0(wr_en),
        .I1(p_1_out),
        .O(wr_pntr_plus1_pad));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.RST_FULL_GEN_reg ),
        .PRE(rst_full_ff_i),
        .Q(p_1_out));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.RST_FULL_GEN_reg ),
        .PRE(rst_full_ff_i),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work
   (\gc0.count_reg[0]_0 ,
    ram_empty_fb_i_reg,
    rd_clk,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \wr_pntr_bin_reg[4] );
  input \gc0.count_reg[0]_0 ;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [0:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input [3:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [4:1]rd_pntr_plus1;
  wire [2:2]wr_pntr_bin_reg;
  wire [3:0]\wr_pntr_bin_reg[4] ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(Q),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(Q),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]));
  LUT6 #(
    .INIT(64'hFFFF800880088008)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(\gc0.count_reg[0]_0 ),
        .I2(\wr_pntr_bin_reg[4] [3]),
        .I3(rd_pntr_plus1[4]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .I5(wr_pntr_bin_reg),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[2]),
        .I1(\wr_pntr_bin_reg[4] [1]),
        .I2(\wr_pntr_bin_reg[4] [0]),
        .I3(rd_pntr_plus1[1]),
        .I4(\wr_pntr_bin_reg[4] [2]),
        .I5(rd_pntr_plus1[3]),
        .O(ram_empty_fb_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\wr_pntr_bin_reg[4] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I3(\wr_pntr_bin_reg[4] [3]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn 
   (\gc0.count_reg[0]_0 ,
    ram_empty_fb_i_reg,
    rd_clk,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \wr_pntr_bin_reg[4] );
  input \gc0.count_reg[0]_0 ;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [0:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input [3:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire [4:0]plusOp;
  wire ram_empty_fb_i_i_2_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire [4:1]rd_pntr_plus1;
  wire [2:2]wr_pntr_bin_reg;
  wire [3:0]\wr_pntr_bin_reg[4] ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(Q),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(Q),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(rd_pntr_plus1[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]));
  LUT6 #(
    .INIT(64'hFFFF800880088008)) 
    ram_empty_fb_i_i_1
       (.I0(ram_empty_fb_i_i_2_n_0),
        .I1(\gc0.count_reg[0]_0 ),
        .I2(\wr_pntr_bin_reg[4] [3]),
        .I3(rd_pntr_plus1[4]),
        .I4(ram_empty_fb_i_i_4_n_0),
        .I5(wr_pntr_bin_reg),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_2
       (.I0(rd_pntr_plus1[2]),
        .I1(\wr_pntr_bin_reg[4] [1]),
        .I2(\wr_pntr_bin_reg[4] [0]),
        .I3(rd_pntr_plus1[1]),
        .I4(\wr_pntr_bin_reg[4] [2]),
        .I5(rd_pntr_plus1[3]),
        .O(ram_empty_fb_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_fb_i_i_4
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\wr_pntr_bin_reg[4] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .I3(\wr_pntr_bin_reg[4] [3]),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_gc[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .O(D[3]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work
   (empty,
    p_18_out,
    ram_empty_fb_i_reg,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[0] ,
    \wr_pntr_bin_reg[0] );
  output empty;
  input p_18_out;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  output [0:0]E;
  input [1:0]Q;
  output [0:0]\gc0.count_d1_reg[4] ;
  input [0:0]\gc0.count_reg[0] ;
  input [0:0]\wr_pntr_bin_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg_n_0_ ;
  wire [1:0]next_fwft_state;
  wire p_18_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  wire [0:0]\wr_pntr_bin_reg[0] ;

  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(p_18_out),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I4(Q[0]),
        .O(tmp_ram_rd_en));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF540)) 
    empty_fwft_i_i_1
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(\gc0.count_d1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(curr_fwft_state),
        .I1(rd_en),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_ ));
  LUT6 #(
    .INIT(64'h0909000909090909)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_reg[0] ),
        .I1(\wr_pntr_bin_reg[0] ),
        .I2(p_18_out),
        .I3(curr_fwft_state),
        .I4(rd_en),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn 
   (empty,
    p_18_out,
    ram_empty_fb_i_reg,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    E,
    Q,
    \gc0.count_d1_reg[4] ,
    \gc0.count_reg[0] ,
    \wr_pntr_bin_reg[0] );
  output empty;
  input p_18_out;
  output ram_empty_fb_i_reg;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  output [0:0]E;
  input [1:0]Q;
  output [0:0]\gc0.count_d1_reg[4] ;
  input [0:0]\gc0.count_reg[0] ;
  input [0:0]\wr_pntr_bin_reg[0] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]curr_fwft_state;
  wire empty;
  wire empty_fwft_fb;
  wire empty_fwft_i0;
  wire [0:0]\gc0.count_d1_reg[4] ;
  wire [0:0]\gc0.count_reg[0] ;
  wire [1:1]\gpregsm1.curr_fwft_state_reg_n_0_ ;
  wire [1:0]next_fwft_state;
  wire p_18_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire tmp_ram_rd_en;
  wire [0:0]\wr_pntr_bin_reg[0] ;

  LUT5 #(
    .INIT(32'hFFFF5155)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(p_18_out),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .I3(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I4(Q[0]),
        .O(tmp_ram_rd_en));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty_fwft_fb));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF540)) 
    empty_fwft_i_i_1
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(empty_fwft_fb),
        .O(empty_fwft_i0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(Q[1]),
        .Q(empty));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc0.count_d1[4]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(\gc0.count_d1_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(curr_fwft_state),
        .I1(rd_en),
        .I2(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(curr_fwft_state),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .I1(rd_en),
        .I2(curr_fwft_state),
        .I3(p_18_out),
        .O(next_fwft_state[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state));
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(Q[1]),
        .D(next_fwft_state[1]),
        .Q(\gpregsm1.curr_fwft_state_reg_n_0_ ));
  LUT6 #(
    .INIT(64'h0909000909090909)) 
    ram_empty_fb_i_i_3
       (.I0(\gc0.count_reg[0] ),
        .I1(\wr_pntr_bin_reg[0] ),
        .I2(p_18_out),
        .I3(curr_fwft_state),
        .I4(rd_en),
        .I5(\gpregsm1.curr_fwft_state_reg_n_0_ ),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module block_design_accelerator_0_0_fifo_32_rd_logic_lib_work
   (empty,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \wr_pntr_bin_reg[4] );
  output empty;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input [1:0]Q;
  input [4:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire empty;
  wire \gr1.rfwft_n_1 ;
  wire p_14_out;
  wire p_18_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_pntr_plus1;
  wire rpntr_n_1;
  wire tmp_ram_rd_en;
  wire [2:2]wr_pntr_bin_reg;
  wire [4:0]\wr_pntr_bin_reg[4] ;

  block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .empty(empty),
        .\gc0.count_d1_reg[4] (p_14_out),
        .\gc0.count_reg[0] (rd_pntr_plus1),
        .p_18_out(p_18_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\wr_pntr_bin_reg[0] (\wr_pntr_bin_reg[4] [0]));
  block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work \gras.rsts 
       (.Q(Q[1]),
        .p_18_out(p_18_out),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(rpntr_n_1));
  block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_14_out),
        .Q(rd_pntr_plus1),
        .\gc0.count_reg[0]_0 (\gr1.rfwft_n_1 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_1),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(wr_pntr_bin_reg),
        .\wr_pntr_bin_reg[4] (\wr_pntr_bin_reg[4] [4:1]));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module \block_design_accelerator_0_0_fifo_32_rd_logic_lib_work_file_dram_wr_ram0.edn 
   (empty,
    rd_clk,
    rd_en,
    tmp_ram_rd_en,
    wr_pntr_bin_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \wr_pntr_bin_reg[4] );
  output empty;
  input rd_clk;
  input rd_en;
  output tmp_ram_rd_en;
  input [2:2]wr_pntr_bin_reg;
  output [3:0]D;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  input [1:0]Q;
  input [4:0]\wr_pntr_bin_reg[4] ;

  wire [3:0]D;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [1:0]Q;
  wire empty;
  wire \gr1.rfwft_n_1 ;
  wire p_14_out;
  wire p_18_out;
  wire rd_clk;
  wire rd_en;
  wire [0:0]rd_pntr_plus1;
  wire rpntr_n_1;
  wire tmp_ram_rd_en;
  wire [2:2]wr_pntr_bin_reg;
  wire [4:0]\wr_pntr_bin_reg[4] ;

  \block_design_accelerator_0_0_fifo_32_rd_fwft_lib_work_file_dram_wr_ram0.edn  \gr1.rfwft 
       (.E(E),
        .Q(Q),
        .empty(empty),
        .\gc0.count_d1_reg[4] (p_14_out),
        .\gc0.count_reg[0] (rd_pntr_plus1),
        .p_18_out(p_18_out),
        .ram_empty_fb_i_reg(\gr1.rfwft_n_1 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .\wr_pntr_bin_reg[0] (\wr_pntr_bin_reg[4] [0]));
  \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn  \gras.rsts 
       (.Q(Q[1]),
        .p_18_out(p_18_out),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(rpntr_n_1));
  \block_design_accelerator_0_0_fifo_32_rd_bin_cntr_lib_work_file_dram_wr_ram0.edn  rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_14_out),
        .Q(rd_pntr_plus1),
        .\gc0.count_reg[0]_0 (\gr1.rfwft_n_1 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (Q[1]),
        .ram_empty_fb_i_reg(rpntr_n_1),
        .rd_clk(rd_clk),
        .wr_pntr_bin_reg(wr_pntr_bin_reg),
        .\wr_pntr_bin_reg[4] (\wr_pntr_bin_reg[4] [4:1]));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work
   (p_18_out,
    rd_clk,
    wr_pntr_bin_reg,
    Q);
  output p_18_out;
  input rd_clk;
  input [4:4]wr_pntr_bin_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire p_18_out;
  wire rd_clk;
  wire [4:4]wr_pntr_bin_reg;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_pntr_bin_reg),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module \block_design_accelerator_0_0_fifo_32_rd_status_flags_as_lib_work_file_dram_wr_ram0.edn 
   (p_18_out,
    rd_clk,
    wr_pntr_bin_reg,
    Q);
  output p_18_out;
  input rd_clk;
  input [4:4]wr_pntr_bin_reg;
  input [0:0]Q;

  wire [0:0]Q;
  wire p_18_out;
  wire rd_clk;
  wire [4:4]wr_pntr_bin_reg;

  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_pntr_bin_reg),
        .PRE(Q),
        .Q(p_18_out));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work
   (rd_clk,
    rst,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    Q,
    \gic0.gc0.count_reg[0] );
  input rd_clk;
  input rst;
  output rst_full_ff_i;
  output rst_full_gen_i;
  input wr_clk;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_clk;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire rst_rd_reg1;
  wire rst_rd_reg2;
  wire rst_wr_reg1;
  wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  FDCE #(
    .INIT(1'b0)) 
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(rst_d3),
        .Q(rst_full_gen_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module \block_design_accelerator_0_0_fifo_32_reset_blk_ramfifo_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    rst,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    Q,
    \gic0.gc0.count_reg[0] );
  input rd_clk;
  input rst;
  output rst_full_ff_i;
  output rst_full_gen_i;
  input wr_clk;
  output [2:0]Q;
  output [1:0]\gic0.gc0.count_reg[0] ;

  wire [2:0]Q;
  wire [1:0]\gic0.gc0.count_reg[0] ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ;
  wire \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ;
  wire rd_clk;
  wire rd_rst_asreg;
  wire rd_rst_asreg_d1;
  wire rd_rst_asreg_d2;
  wire rst;
  wire rst_d1;
  wire rst_d2;
  wire rst_d3;
  wire rst_full_gen_i;
  wire rst_rd_reg1;
  wire rst_rd_reg2;
  wire rst_wr_reg1;
  wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  wire wr_rst_asreg_d1;
  wire wr_rst_asreg_d2;

  assign rst_full_ff_i = rst_d2;
  FDCE #(
    .INIT(1'b0)) 
    \grstd1.grst_full.grst_f.RST_FULL_GEN_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(rst),
        .D(rst_d3),
        .Q(rst_full_gen_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst),
        .Q(rst_d3));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg),
        .Q(rd_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rd_rst_asreg_d1),
        .Q(rd_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_asreg),
        .I1(rd_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[1]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 ),
        .Q(Q[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg),
        .Q(wr_rst_asreg_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_rst_asreg_d1),
        .Q(wr_rst_asreg_d2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d1),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 
       (.I0(wr_rst_asreg),
        .I1(wr_rst_asreg_d2),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [0]));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 ),
        .Q(\gic0.gc0.count_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work
   (rd_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work
   (wr_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  input wr_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_0_lib_work_file_dram_wr_ram0.edn 
   (wr_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] );
  input wr_clk;
  output [4:0]D;
  input [4:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;

  wire [4:0]Q;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire wr_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work
   (rd_clk,
    D,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    out,
    \wr_pntr_bin_reg[3] );
  input rd_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  output [0:0]out;
  output [3:0]\wr_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire [3:0]\wr_pntr_bin_reg[3] ;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_1_lib_work_file_dram_wr_ram0.edn 
   (rd_clk,
    D,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    out,
    \wr_pntr_bin_reg[3] );
  input rd_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  output [0:0]out;
  output [3:0]\wr_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;
  wire [3:0]\wr_pntr_bin_reg[3] ;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\wr_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\wr_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work
   (wr_clk,
    D,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    out,
    \rd_pntr_bin_reg[3] );
  input wr_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [0:0]out;
  output [3:0]\rd_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]\rd_pntr_bin_reg[3] ;
  wire wr_clk;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module \block_design_accelerator_0_0_fifo_32_synchronizer_ff_2_lib_work_file_dram_wr_ram0.edn 
   (wr_clk,
    D,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ,
    out,
    \rd_pntr_bin_reg[3] );
  input wr_clk;
  input [4:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  output [0:0]out;
  output [3:0]\rd_pntr_bin_reg[3] ;

  wire [4:0]D;
  wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ;
  wire [3:0]\rd_pntr_bin_reg[3] ;
  wire wr_clk;

  assign out[0] = Q_reg[4];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[0]),
        .I2(Q_reg[1]),
        .I3(Q_reg[4]),
        .I4(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[1]),
        .I2(Q_reg[4]),
        .I3(Q_reg[3]),
        .O(\rd_pntr_bin_reg[3] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[2]),
        .I2(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(\rd_pntr_bin_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "fifo_32_to_16" *) 
module block_design_accelerator_0_0_fifo_32_to_16
   (dout,
    prog_full,
    empty_fwft_i_reg,
    \syncstages_ff_reg[0] ,
    fclk1,
    fclk0,
    din,
    wr_en,
    ready);
  output [15:0]dout;
  output prog_full;
  output empty_fwft_i_reg;
  input \syncstages_ff_reg[0] ;
  input fclk1;
  input fclk0;
  input [31:0]din;
  input wr_en;
  input ready;

  wire [31:0]din;
  wire [15:0]dout;
  wire empty_fwft_i_reg;
  wire fclk0;
  wire fclk1;
  wire not_valid_sig;
  wire prog_full;
  wire ready;
  wire \syncstages_ff_reg[0] ;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [6:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [5:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "6" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "16" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "32" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "31" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "7" *) 
  (* C_RD_DEPTH = "128" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "7" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "6" *) 
  (* C_WR_DEPTH = "64" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "6" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  block_design_accelerator_0_0_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[5:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(not_valid_sig),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(prog_full),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(fclk0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[6:0]),
        .rd_en(empty_fwft_i_reg),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(\syncstages_ff_reg[0] ),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(fclk1),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    U0_i_1
       (.I0(ready),
        .I1(not_valid_sig),
        .O(empty_fwft_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_32_to_16_custom" *) 
module block_design_accelerator_0_0_fifo_32_to_16_custom
   (dout,
    prog_full,
    empty_fwft_i_reg,
    \syncstages_ff_reg[0] ,
    fclk1,
    fclk0,
    din,
    wr_en,
    ready);
  output [15:0]dout;
  output prog_full;
  output empty_fwft_i_reg;
  input \syncstages_ff_reg[0] ;
  input fclk1;
  input fclk0;
  input [31:0]din;
  input wr_en;
  input ready;

  wire [31:0]din;
  wire [15:0]dout;
  wire empty_fwft_i_reg;
  wire fclk0;
  wire fclk1;
  wire prog_full;
  wire ready;
  wire \syncstages_ff_reg[0] ;
  wire wr_en;

  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2021.1" *) 
  block_design_accelerator_0_0_fifo_32_to_16 U_FIFO_CUSTOM
       (.din(din),
        .dout(dout),
        .empty_fwft_i_reg(empty_fwft_i_reg),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .prog_full(prog_full),
        .ready(ready),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work
   (\gic0.gc0.count_reg[0]_0 ,
    ram_full_fb_i_reg,
    ram_full_i,
    rst_full_gen_i,
    wr_clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  input \gic0.gc0.count_reg[0]_0 ;
  input ram_full_fb_i_reg;
  output ram_full_i;
  input rst_full_gen_i;
  input wr_clk;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \gic0.gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire [4:0]p_8_out;
  wire [4:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_i;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_6_n_0;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_gen_i;
  wire wr_clk;
  wire [3:3]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(wr_pntr_plus2),
        .O(plusOp__0[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[0]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(p_8_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(p_8_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(p_8_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2),
        .Q(p_8_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(p_8_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[4]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h00000000FFFF1001)) 
    ram_full_i_i_1
       (.I0(ram_full_fb_i_reg),
        .I1(\gic0.gc0.count_reg[0]_0 ),
        .I2(wr_pntr_plus2),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_4_n_0),
        .I5(rst_full_gen_i),
        .O(ram_full_i));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_4
       (.I0(p_8_out[4]),
        .I1(\rd_pntr_bin_reg[4] [4]),
        .I2(p_8_out[3]),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_6_n_0),
        .O(ram_full_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_i_i_6
       (.I0(p_8_out[1]),
        .I1(\rd_pntr_bin_reg[4] [1]),
        .I2(p_8_out[0]),
        .I3(\rd_pntr_bin_reg[4] [0]),
        .I4(\rd_pntr_bin_reg[4] [2]),
        .I5(p_8_out[2]),
        .O(ram_full_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn 
   (\gic0.gc0.count_reg[0]_0 ,
    ram_full_fb_i_reg,
    ram_full_i,
    rst_full_gen_i,
    wr_clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  input \gic0.gc0.count_reg[0]_0 ;
  input ram_full_fb_i_reg;
  output ram_full_i;
  input rst_full_gen_i;
  input wr_clk;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \gic0.gc0.count_reg[0]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire [4:0]p_8_out;
  wire [4:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_i;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_6_n_0;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_gen_i;
  wire wr_clk;
  wire [3:3]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(wr_pntr_plus2),
        .O(plusOp__0[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[0]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(p_8_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(p_8_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(p_8_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(wr_pntr_plus2),
        .Q(p_8_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(p_8_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(p_8_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .D(plusOp__0[4]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'h00000000FFFF1001)) 
    ram_full_i_i_1
       (.I0(ram_full_fb_i_reg),
        .I1(\gic0.gc0.count_reg[0]_0 ),
        .I2(wr_pntr_plus2),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_4_n_0),
        .I5(rst_full_gen_i),
        .O(ram_full_i));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_4
       (.I0(p_8_out[4]),
        .I1(\rd_pntr_bin_reg[4] [4]),
        .I2(p_8_out[3]),
        .I3(\rd_pntr_bin_reg[4] [3]),
        .I4(ram_full_i_i_6_n_0),
        .O(ram_full_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_i_i_6
       (.I0(p_8_out[1]),
        .I1(\rd_pntr_bin_reg[4] [1]),
        .I2(p_8_out[0]),
        .I3(\rd_pntr_bin_reg[4] [0]),
        .I4(\rd_pntr_bin_reg[4] [2]),
        .I5(p_8_out[2]),
        .O(ram_full_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module block_design_accelerator_0_0_fifo_32_wr_logic_lib_work
   (full,
    \gic0.gc0.count_reg ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  output full;
  input [0:0]\gic0.gc0.count_reg ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire full;
  wire [0:0]\gic0.gc0.count_reg ;
  wire \gwas.wsts_n_2 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire ram_full_i;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wr_clk;
  wire wr_en;

  block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work \gwas.wsts 
       (.E(E),
        .full(full),
        .ram_full_i(ram_full_i),
        .ram_full_i_reg_0(\gwas.wsts_n_2 ),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .\gic0.gc0.count_reg[0]_0 (\gic0.gc0.count_reg ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .ram_full_fb_i_reg(\gwas.wsts_n_2 ),
        .ram_full_i(ram_full_i),
        .\rd_pntr_bin_reg[4] (\rd_pntr_bin_reg[4] ),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module \block_design_accelerator_0_0_fifo_32_wr_logic_lib_work_file_dram_wr_ram0.edn 
   (full,
    \gic0.gc0.count_reg ,
    rst_full_ff_i,
    rst_full_gen_i,
    wr_clk,
    wr_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ,
    \rd_pntr_bin_reg[4] );
  output full;
  input [0:0]\gic0.gc0.count_reg ;
  input rst_full_ff_i;
  input rst_full_gen_i;
  input wr_clk;
  input wr_en;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]E;
  output [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  input [4:0]\rd_pntr_bin_reg[4] ;

  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire full;
  wire [0:0]\gic0.gc0.count_reg ;
  wire \gwas.wsts_n_2 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ;
  wire ram_full_i;
  wire [4:0]\rd_pntr_bin_reg[4] ;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire wr_clk;
  wire wr_en;

  \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn  \gwas.wsts 
       (.E(E),
        .full(full),
        .ram_full_i(ram_full_i),
        .ram_full_i_reg_0(\gwas.wsts_n_2 ),
        .rst_full_ff_i(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  \block_design_accelerator_0_0_fifo_32_wr_bin_cntr_lib_work_file_dram_wr_ram0.edn  wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .Q(Q),
        .\gic0.gc0.count_reg[0]_0 (\gic0.gc0.count_reg ),
        .\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] ),
        .ram_full_fb_i_reg(\gwas.wsts_n_2 ),
        .ram_full_i(ram_full_i),
        .\rd_pntr_bin_reg[4] (\rd_pntr_bin_reg[4] ),
        .rst_full_gen_i(rst_full_gen_i),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work
   (full,
    ram_full_i,
    ram_full_i_reg_0,
    rst_full_ff_i,
    wr_clk,
    wr_en,
    E);
  output full;
  input ram_full_i;
  output ram_full_i_reg_0;
  input rst_full_ff_i;
  input wr_clk;
  input wr_en;
  output [0:0]E;

  wire [0:0]E;
  wire full;
  wire p_0_out;
  wire ram_full_i;
  wire ram_full_i_reg_0;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(p_0_out),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(p_0_out));
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_i_i_2
       (.I0(p_0_out),
        .I1(wr_en),
        .O(ram_full_i_reg_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module \block_design_accelerator_0_0_fifo_32_wr_status_flags_as_lib_work_file_dram_wr_ram0.edn 
   (full,
    ram_full_i,
    ram_full_i_reg_0,
    rst_full_ff_i,
    wr_clk,
    wr_en,
    E);
  output full;
  input ram_full_i;
  output ram_full_i_reg_0;
  input rst_full_ff_i;
  input wr_clk;
  input wr_en;
  output [0:0]E;

  wire [0:0]E;
  wire full;
  wire p_0_out;
  wire ram_full_i;
  wire ram_full_i_reg_0;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(p_0_out),
        .O(E));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(p_0_out));
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_i_i_2
       (.I0(p_0_out),
        .I1(wr_en),
        .O(ram_full_i_reg_0));
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i),
        .PRE(rst_full_ff_i),
        .Q(full));
endmodule

(* ORIG_REF_NAME = "handshake" *) 
module block_design_accelerator_0_0_handshake_lib_work
   (actually_empty,
    addr_current_reg,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    go_IBUF,
    handshake_go,
    rst0_out,
    state_0,
    state_reg,
    state_reg_0,
    user_clk,
    CO,
    state);
  input actually_empty;
  output [0:0]addr_current_reg;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input go_IBUF;
  input handshake_go;
  input rst0_out;
  input state_0;
  output [1:0]state_reg;
  output state_reg_0;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire U_GOT_IT_SYNC_n_3;
  wire U_GOT_IT_SYNC_n_5;
  wire U_TAKE_IT_SYNC_n_3;
  wire actually_empty;
  wire [0:0]addr_current_reg;
  wire busy;
  wire busy_reg;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_0;
  wire state_1;
  wire [1:0]state_reg;
  wire state_reg_0;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  block_design_accelerator_0_0_synchronizer_dual_flop_lib_work U_GOT_IT_SYNC
       (.CO(CO),
        .actually_empty(actually_empty),
        .busy(busy),
        .busy_reg(busy_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .go_IBUF(go_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_ff(got_it_tg_ff),
        .got_it_tg_sync(got_it_tg_sync),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_1(state_1),
        .\^state_reg (U_GOT_IT_SYNC_n_3),
        .state_reg(state_reg),
        .take_it_tg(take_it_tg),
        .take_it_tg_reg(U_GOT_IT_SYNC_n_5),
        .user_clk(user_clk));
  block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work U_TAKE_IT_SYNC
       (.addr_current_reg(addr_current_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .got_it_tg(got_it_tg),
        .got_it_tg_reg(U_TAKE_IT_SYNC_n_3),
        .rst0_out(rst0_out),
        .state_0(state_0),
        .state_reg(state_reg_0),
        .take_it_tg(take_it_tg),
        .take_it_tg_ff(take_it_tg_ff),
        .take_it_tg_sync(take_it_tg_sync),
        .user_clk(user_clk));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_ff_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg_sync),
        .Q(got_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_TAKE_IT_SYNC_n_3),
        .Q(got_it_tg));
  FDCE #(
    .INIT(1'b0)) 
    state_reg_RnM
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_3),
        .Q(state_1));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_ff_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg_sync),
        .Q(take_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_5),
        .Q(take_it_tg));
endmodule

module \block_design_accelerator_0_0_handshake_lib_work_file_dram_rd_ram1.edn 
   (addr_current_reg,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    dram_rd_en_OBUF,
    dram_rd_flush_OBUF,
    dram_ready_IBUF,
    go_IBUF,
    got_it_tg_ff,
    got_it_tg_sync,
    handshake_go,
    prog_full,
    stall_IBUF,
    state,
    state_reg,
    state_reg_0,
    user_clk,
    AR);
  output [0:0]addr_current_reg;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  output dram_rd_en_OBUF;
  output dram_rd_flush_OBUF;
  input dram_ready_IBUF;
  input go_IBUF;
  output got_it_tg_ff;
  output got_it_tg_sync;
  input handshake_go;
  input prog_full;
  input stall_IBUF;
  input state;
  input [1:0]state_reg;
  output state_reg_0;
  input user_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire U_GOT_IT_SYNC_n_1;
  wire U_GOT_IT_SYNC_n_3;
  wire U_TAKE_IT_SYNC_n_4;
  wire [0:0]addr_current_reg;
  wire busy;
  wire busy_reg;
  wire dram_clk_IBUF_BUFG;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_ready_IBUF;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire prog_full;
  wire stall_IBUF;
  wire state;
  wire state_0;
  wire [1:0]state_reg;
  wire state_reg_0;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn  U_GOT_IT_SYNC
       (.AR(AR),
        .busy(busy),
        .busy_reg(busy_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .go_IBUF(go_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_ff_reg(got_it_tg_sync),
        .got_it_tg_ff_reg_0(got_it_tg_ff),
        .handshake_go(handshake_go),
        .state_0(state_0),
        .\^state_reg (U_GOT_IT_SYNC_n_1),
        .state_reg(state_reg),
        .take_it_tg(take_it_tg),
        .take_it_tg_reg(U_GOT_IT_SYNC_n_3),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn  U_TAKE_IT_SYNC
       (.AR(AR),
        .addr_current_reg(addr_current_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_rd_en_OBUF(dram_rd_en_OBUF),
        .dram_rd_flush_OBUF(dram_rd_flush_OBUF),
        .dram_ready_IBUF(dram_ready_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_reg(U_TAKE_IT_SYNC_n_4),
        .prog_full(prog_full),
        .stall_IBUF(stall_IBUF),
        .state(state),
        .state_reg(state_reg_0),
        .take_it_tg(take_it_tg),
        .take_it_tg_ff(take_it_tg_ff),
        .take_it_tg_sync(take_it_tg_sync),
        .user_clk(user_clk));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_ff_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(got_it_tg_sync),
        .Q(got_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TAKE_IT_SYNC_n_4),
        .Q(got_it_tg));
  FDCE #(
    .INIT(1'b0)) 
    state_reg_RnM
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_GOT_IT_SYNC_n_1),
        .Q(state_0));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_ff_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(take_it_tg_sync),
        .Q(take_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_GOT_IT_SYNC_n_3),
        .Q(take_it_tg));
endmodule

module \block_design_accelerator_0_0_handshake_lib_work_file_dram_wr_ram0.edn 
   (actually_empty,
    addr_current_reg,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    go_IBUF,
    handshake_go,
    rst0_out,
    state_0,
    state_reg,
    state_reg_0,
    user_clk,
    CO,
    state);
  input actually_empty;
  output [0:0]addr_current_reg;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input go_IBUF;
  input handshake_go;
  input rst0_out;
  input state_0;
  output [1:0]state_reg;
  output state_reg_0;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire U_GOT_IT_SYNC_n_3;
  wire U_GOT_IT_SYNC_n_5;
  wire U_TAKE_IT_SYNC_n_3;
  wire actually_empty;
  wire [0:0]addr_current_reg;
  wire busy;
  wire busy_reg;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_0;
  wire state_1;
  wire [1:0]state_reg;
  wire state_reg_0;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn  U_GOT_IT_SYNC
       (.CO(CO),
        .actually_empty(actually_empty),
        .busy(busy),
        .busy_reg(busy_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .go_IBUF(go_IBUF),
        .got_it_tg(got_it_tg),
        .got_it_tg_ff(got_it_tg_ff),
        .got_it_tg_sync(got_it_tg_sync),
        .handshake_go(handshake_go),
        .rst0_out(rst0_out),
        .state(state),
        .state_1(state_1),
        .\^state_reg (U_GOT_IT_SYNC_n_3),
        .state_reg(state_reg),
        .take_it_tg(take_it_tg),
        .take_it_tg_reg(U_GOT_IT_SYNC_n_5),
        .user_clk(user_clk));
  \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn  U_TAKE_IT_SYNC
       (.addr_current_reg(addr_current_reg),
        .dram_clk_IBUF_BUFG(dram_clk_IBUF_BUFG),
        .dram_ready_IBUF(dram_ready_IBUF),
        .dram_wr_en_OBUF(dram_wr_en_OBUF),
        .empty(empty),
        .got_it_tg(got_it_tg),
        .got_it_tg_reg(U_TAKE_IT_SYNC_n_3),
        .rst0_out(rst0_out),
        .state_0(state_0),
        .state_reg(state_reg_0),
        .take_it_tg(take_it_tg),
        .take_it_tg_ff(take_it_tg_ff),
        .take_it_tg_sync(take_it_tg_sync),
        .user_clk(user_clk));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_ff_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg_sync),
        .Q(got_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    got_it_tg_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_TAKE_IT_SYNC_n_3),
        .Q(got_it_tg));
  FDCE #(
    .INIT(1'b0)) 
    state_reg_RnM
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_3),
        .Q(state_1));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_ff_reg
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg_sync),
        .Q(take_it_tg_ff));
  FDCE #(
    .INIT(1'b0)) 
    take_it_tg_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(U_GOT_IT_SYNC_n_5),
        .Q(take_it_tg));
endmodule

(* ORIG_REF_NAME = "handshake_custom" *) 
module block_design_accelerator_0_0_handshake_custom
   (dram0_rd_flush,
    fclk1,
    rcv_reg_0,
    fclk0,
    go,
    temp_signal_go_side_reg_0);
  output dram0_rd_flush;
  input fclk1;
  input rcv_reg_0;
  input fclk0;
  input go;
  input temp_signal_go_side_reg_0;

  wire \FSM_sequential_state_dest[0]_i_1_n_0 ;
  wire \FSM_sequential_state_dest[1]_i_1_n_0 ;
  wire \FSM_sequential_state_src[0]_i_1_n_0 ;
  wire \FSM_sequential_state_src[1]_i_1_n_0 ;
  wire ack_s_i_1_n_0;
  wire ack_s_reg_n_0;
  wire dram0_rd_flush;
  wire fclk0;
  wire fclk1;
  wire go;
  wire rcv_n_0;
  wire rcv_reg_0;
  wire send_s_i_1_n_0;
  wire send_s_reg_n_0;
  wire [1:0]state_dest;
  wire [1:0]state_src;
  wire temp_signal_ack_side;
  wire temp_signal_ack_side_i_1_n_0;
  wire temp_signal_go_side;
  wire temp_signal_go_side_i_1_n_0;
  wire temp_signal_go_side_reg_0;

  LUT3 #(
    .INIT(8'h98)) 
    \FSM_sequential_state_dest[0]_i_1 
       (.I0(state_dest[0]),
        .I1(state_dest[1]),
        .I2(send_s_reg_n_0),
        .O(\FSM_sequential_state_dest[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_state_dest[1]_i_1 
       (.I0(state_dest[0]),
        .I1(state_dest[1]),
        .I2(send_s_reg_n_0),
        .O(\FSM_sequential_state_dest[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_dest_reg[0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_dest[0]_i_1_n_0 ),
        .Q(state_dest[0]));
  (* FSM_ENCODED_STATES = "s_send_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_dest_reg[1] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_dest[1]_i_1_n_0 ),
        .Q(state_dest[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hA7A2A2A2)) 
    \FSM_sequential_state_src[0]_i_1 
       (.I0(state_src[0]),
        .I1(ack_s_reg_n_0),
        .I2(state_src[1]),
        .I3(temp_signal_go_side_reg_0),
        .I4(go),
        .O(\FSM_sequential_state_src[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \FSM_sequential_state_src[1]_i_1 
       (.I0(state_src[0]),
        .I1(ack_s_reg_n_0),
        .I2(state_src[1]),
        .O(\FSM_sequential_state_src[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_src_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_src[0]_i_1_n_0 ),
        .Q(state_src[0]));
  (* FSM_ENCODED_STATES = "s_wait_for_ack:01,s_reset_ack:10,s_ready:00,iSTATE:11" *) 
  FDCE \FSM_sequential_state_src_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(\FSM_sequential_state_src[1]_i_1_n_0 ),
        .Q(state_src[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ack_s_i_1
       (.I0(ack_s_reg_n_0),
        .I1(state_dest[0]),
        .I2(temp_signal_ack_side),
        .O(ack_s_i_1_n_0));
  FDCE ack_s_reg
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(ack_s_i_1_n_0),
        .Q(ack_s_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h02)) 
    rcv
       (.I0(send_s_reg_n_0),
        .I1(state_dest[0]),
        .I2(state_dest[1]),
        .O(rcv_n_0));
  FDCE rcv_reg
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(rcv_n_0),
        .Q(dram0_rd_flush));
  LUT4 #(
    .INIT(16'hEB28)) 
    send_s_i_1
       (.I0(temp_signal_go_side),
        .I1(state_src[0]),
        .I2(state_src[1]),
        .I3(send_s_reg_n_0),
        .O(send_s_i_1_n_0));
  FDCE send_s_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(send_s_i_1_n_0),
        .Q(send_s_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFB22)) 
    temp_signal_ack_side_i_1
       (.I0(state_dest[0]),
        .I1(state_dest[1]),
        .I2(send_s_reg_n_0),
        .I3(temp_signal_ack_side),
        .O(temp_signal_ack_side_i_1_n_0));
  FDCE temp_signal_ack_side_reg
       (.C(fclk1),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(temp_signal_ack_side_i_1_n_0),
        .Q(temp_signal_ack_side));
  LUT6 #(
    .INIT(64'hFFFF0FFF00000808)) 
    temp_signal_go_side_i_1
       (.I0(go),
        .I1(temp_signal_go_side_reg_0),
        .I2(state_src[0]),
        .I3(ack_s_reg_n_0),
        .I4(state_src[1]),
        .I5(temp_signal_go_side),
        .O(temp_signal_go_side_i_1_n_0));
  FDCE temp_signal_go_side_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(rcv_reg_0),
        .D(temp_signal_go_side_i_1_n_0),
        .Q(temp_signal_go_side));
endmodule

(* ORIG_REF_NAME = "memory_map" *) 
module block_design_accelerator_0_0_memory_map
   (go_0,
    AR,
    clear,
    go,
    wr_en,
    rd_en,
    ram1_rd_clear_reg_0,
    ram1_rd_go_reg_0,
    reg_rst_reg_0,
    \reg_size_reg[16]_0 ,
    \reg_ram1_wr_addr_reg[14]_0 ,
    \reg_ram0_rd_addr_reg[14]_0 ,
    flush_s,
    flush_s_1,
    \ram0_wr_data_reg[31]_0 ,
    \ram0_wr_addr_reg[14]_0 ,
    \ram0_wr_size_reg[15]_0 ,
    \ram1_rd_addr_reg[14]_0 ,
    \ram1_rd_size_reg[15]_0 ,
    \rd_data_reg[31]_0 ,
    fclk0,
    s00_axi_araddr,
    data,
    s00_axi_aresetn,
    s00_axi_arvalid,
    Q,
    s00_axi_wdata,
    \prev_addr_reg[15]_0 ,
    \prev_addr_reg[15]_1 ,
    s00_axi_wvalid,
    s00_axi_awvalid,
    done_0,
    dram0_rd_flush,
    dram_rd_flush);
  output go_0;
  output [0:0]AR;
  output clear;
  output go;
  output wr_en;
  output rd_en;
  output ram1_rd_clear_reg_0;
  output ram1_rd_go_reg_0;
  output reg_rst_reg_0;
  output [16:0]\reg_size_reg[16]_0 ;
  output [14:0]\reg_ram1_wr_addr_reg[14]_0 ;
  output [14:0]\reg_ram0_rd_addr_reg[14]_0 ;
  output flush_s;
  output flush_s_1;
  output [31:0]\ram0_wr_data_reg[31]_0 ;
  output [14:0]\ram0_wr_addr_reg[14]_0 ;
  output [15:0]\ram0_wr_size_reg[15]_0 ;
  output [14:0]\ram1_rd_addr_reg[14]_0 ;
  output [15:0]\ram1_rd_size_reg[15]_0 ;
  output [31:0]\rd_data_reg[31]_0 ;
  input fclk0;
  input [17:0]s00_axi_araddr;
  input [31:0]data;
  input s00_axi_aresetn;
  input s00_axi_arvalid;
  input [17:0]Q;
  input [31:0]s00_axi_wdata;
  input \prev_addr_reg[15]_0 ;
  input \prev_addr_reg[15]_1 ;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input done_0;
  input dram0_rd_flush;
  input dram_rd_flush;

  wire [0:0]AR;
  wire [17:0]Q;
  wire clear;
  wire [31:0]data;
  wire done_0;
  wire dram0_rd_flush;
  wire dram_rd_flush;
  wire fclk0;
  wire flush_s;
  wire flush_s_1;
  wire go;
  wire go_0;
  wire [15:0]p_1_in;
  wire [15:0]prev_addr;
  wire \prev_addr[15]_i_1_n_0 ;
  wire \prev_addr[15]_i_5_n_0 ;
  wire \prev_addr[15]_i_6_n_0 ;
  wire \prev_addr[15]_i_7_n_0 ;
  wire \prev_addr[15]_i_8_n_0 ;
  wire \prev_addr[15]_i_9_n_0 ;
  wire \prev_addr_reg[15]_0 ;
  wire \prev_addr_reg[15]_1 ;
  wire [14:0]\ram0_wr_addr_reg[14]_0 ;
  wire [14:0]ram0_wr_addr_s;
  wire \ram0_wr_addr_s[0]_i_1_n_0 ;
  wire \ram0_wr_addr_s[10]_i_1_n_0 ;
  wire \ram0_wr_addr_s[11]_i_1_n_0 ;
  wire \ram0_wr_addr_s[12]_i_1_n_0 ;
  wire \ram0_wr_addr_s[13]_i_1_n_0 ;
  wire \ram0_wr_addr_s[14]_i_1_n_0 ;
  wire \ram0_wr_addr_s[1]_i_1_n_0 ;
  wire \ram0_wr_addr_s[2]_i_1_n_0 ;
  wire \ram0_wr_addr_s[3]_i_1_n_0 ;
  wire \ram0_wr_addr_s[4]_i_1_n_0 ;
  wire \ram0_wr_addr_s[5]_i_1_n_0 ;
  wire \ram0_wr_addr_s[6]_i_1_n_0 ;
  wire \ram0_wr_addr_s[7]_i_1_n_0 ;
  wire \ram0_wr_addr_s[8]_i_1_n_0 ;
  wire \ram0_wr_addr_s[9]_i_1_n_0 ;
  wire ram0_wr_clear_i_1_n_0;
  wire \ram0_wr_data[0]_i_1_n_0 ;
  wire \ram0_wr_data[10]_i_1_n_0 ;
  wire \ram0_wr_data[11]_i_1_n_0 ;
  wire \ram0_wr_data[12]_i_1_n_0 ;
  wire \ram0_wr_data[13]_i_1_n_0 ;
  wire \ram0_wr_data[14]_i_1_n_0 ;
  wire \ram0_wr_data[15]_i_1_n_0 ;
  wire \ram0_wr_data[16]_i_1_n_0 ;
  wire \ram0_wr_data[17]_i_1_n_0 ;
  wire \ram0_wr_data[18]_i_1_n_0 ;
  wire \ram0_wr_data[19]_i_1_n_0 ;
  wire \ram0_wr_data[1]_i_1_n_0 ;
  wire \ram0_wr_data[20]_i_1_n_0 ;
  wire \ram0_wr_data[21]_i_1_n_0 ;
  wire \ram0_wr_data[22]_i_1_n_0 ;
  wire \ram0_wr_data[23]_i_1_n_0 ;
  wire \ram0_wr_data[24]_i_1_n_0 ;
  wire \ram0_wr_data[25]_i_1_n_0 ;
  wire \ram0_wr_data[26]_i_1_n_0 ;
  wire \ram0_wr_data[27]_i_1_n_0 ;
  wire \ram0_wr_data[28]_i_1_n_0 ;
  wire \ram0_wr_data[29]_i_1_n_0 ;
  wire \ram0_wr_data[2]_i_1_n_0 ;
  wire \ram0_wr_data[30]_i_1_n_0 ;
  wire \ram0_wr_data[31]_i_1_n_0 ;
  wire \ram0_wr_data[3]_i_1_n_0 ;
  wire \ram0_wr_data[4]_i_1_n_0 ;
  wire \ram0_wr_data[5]_i_1_n_0 ;
  wire \ram0_wr_data[6]_i_1_n_0 ;
  wire \ram0_wr_data[7]_i_1_n_0 ;
  wire \ram0_wr_data[8]_i_1_n_0 ;
  wire \ram0_wr_data[9]_i_1_n_0 ;
  wire [31:0]\ram0_wr_data_reg[31]_0 ;
  wire [15:0]\ram0_wr_size_reg[15]_0 ;
  wire [15:0]ram0_wr_size_s;
  wire \ram0_wr_size_s[0]_i_1_n_0 ;
  wire \ram0_wr_size_s[10]_i_1_n_0 ;
  wire \ram0_wr_size_s[11]_i_1_n_0 ;
  wire \ram0_wr_size_s[12]_i_1_n_0 ;
  wire \ram0_wr_size_s[13]_i_1_n_0 ;
  wire \ram0_wr_size_s[14]_i_1_n_0 ;
  wire \ram0_wr_size_s[15]_i_1_n_0 ;
  wire \ram0_wr_size_s[1]_i_1_n_0 ;
  wire \ram0_wr_size_s[2]_i_1_n_0 ;
  wire \ram0_wr_size_s[3]_i_1_n_0 ;
  wire \ram0_wr_size_s[4]_i_1_n_0 ;
  wire \ram0_wr_size_s[5]_i_1_n_0 ;
  wire \ram0_wr_size_s[6]_i_1_n_0 ;
  wire \ram0_wr_size_s[7]_i_1_n_0 ;
  wire \ram0_wr_size_s[8]_i_1_n_0 ;
  wire \ram0_wr_size_s[9]_i_1_n_0 ;
  wire ram0_wr_valid_i_1_n_0;
  wire [14:0]\ram1_rd_addr_reg[14]_0 ;
  wire [14:0]ram1_rd_addr_s;
  wire \ram1_rd_addr_s[0]_i_1_n_0 ;
  wire \ram1_rd_addr_s[10]_i_1_n_0 ;
  wire \ram1_rd_addr_s[11]_i_1_n_0 ;
  wire \ram1_rd_addr_s[12]_i_1_n_0 ;
  wire \ram1_rd_addr_s[13]_i_1_n_0 ;
  wire \ram1_rd_addr_s[14]_i_1_n_0 ;
  wire \ram1_rd_addr_s[1]_i_1_n_0 ;
  wire \ram1_rd_addr_s[2]_i_1_n_0 ;
  wire \ram1_rd_addr_s[3]_i_1_n_0 ;
  wire \ram1_rd_addr_s[4]_i_1_n_0 ;
  wire \ram1_rd_addr_s[5]_i_1_n_0 ;
  wire \ram1_rd_addr_s[6]_i_1_n_0 ;
  wire \ram1_rd_addr_s[7]_i_1_n_0 ;
  wire \ram1_rd_addr_s[8]_i_1_n_0 ;
  wire \ram1_rd_addr_s[9]_i_1_n_0 ;
  wire ram1_rd_clear_i_1_n_0;
  wire ram1_rd_clear_reg_0;
  wire ram1_rd_go_reg_0;
  wire ram1_rd_rd_en0__2;
  wire ram1_rd_rd_en1;
  wire ram1_rd_rd_en1_carry__0_i_1_n_0;
  wire ram1_rd_rd_en1_carry__0_i_2_n_0;
  wire ram1_rd_rd_en1_carry__0_n_3;
  wire ram1_rd_rd_en1_carry_i_1_n_0;
  wire ram1_rd_rd_en1_carry_i_2_n_0;
  wire ram1_rd_rd_en1_carry_i_3_n_0;
  wire ram1_rd_rd_en1_carry_i_4_n_0;
  wire ram1_rd_rd_en1_carry_n_0;
  wire ram1_rd_rd_en1_carry_n_1;
  wire ram1_rd_rd_en1_carry_n_2;
  wire ram1_rd_rd_en1_carry_n_3;
  wire ram1_rd_rd_en_i_1_n_0;
  wire [15:0]\ram1_rd_size_reg[15]_0 ;
  wire [15:0]ram1_rd_size_s;
  wire \ram1_rd_size_s[0]_i_1_n_0 ;
  wire \ram1_rd_size_s[10]_i_1_n_0 ;
  wire \ram1_rd_size_s[11]_i_1_n_0 ;
  wire \ram1_rd_size_s[12]_i_1_n_0 ;
  wire \ram1_rd_size_s[13]_i_1_n_0 ;
  wire \ram1_rd_size_s[14]_i_1_n_0 ;
  wire \ram1_rd_size_s[15]_i_1_n_0 ;
  wire \ram1_rd_size_s[1]_i_1_n_0 ;
  wire \ram1_rd_size_s[2]_i_1_n_0 ;
  wire \ram1_rd_size_s[3]_i_1_n_0 ;
  wire \ram1_rd_size_s[4]_i_1_n_0 ;
  wire \ram1_rd_size_s[5]_i_1_n_0 ;
  wire \ram1_rd_size_s[6]_i_1_n_0 ;
  wire \ram1_rd_size_s[7]_i_1_n_0 ;
  wire \ram1_rd_size_s[8]_i_1_n_0 ;
  wire \ram1_rd_size_s[9]_i_1_n_0 ;
  wire \rd_data[0]_i_1_n_0 ;
  wire \rd_data[0]_i_2_n_0 ;
  wire \rd_data[0]_i_3_n_0 ;
  wire \rd_data[10]_i_1_n_0 ;
  wire \rd_data[10]_i_2_n_0 ;
  wire \rd_data[11]_i_1_n_0 ;
  wire \rd_data[11]_i_2_n_0 ;
  wire \rd_data[12]_i_1_n_0 ;
  wire \rd_data[12]_i_2_n_0 ;
  wire \rd_data[13]_i_1_n_0 ;
  wire \rd_data[13]_i_2_n_0 ;
  wire \rd_data[14]_i_1_n_0 ;
  wire \rd_data[14]_i_2_n_0 ;
  wire \rd_data[14]_i_3_n_0 ;
  wire \rd_data[14]_i_4_n_0 ;
  wire \rd_data[15]_i_1_n_0 ;
  wire \rd_data[15]_i_2_n_0 ;
  wire \rd_data[16]_i_1_n_0 ;
  wire \rd_data[16]_i_2_n_0 ;
  wire \rd_data[17]_i_1_n_0 ;
  wire \rd_data[18]_i_1_n_0 ;
  wire \rd_data[19]_i_1_n_0 ;
  wire \rd_data[1]_i_1_n_0 ;
  wire \rd_data[1]_i_2_n_0 ;
  wire \rd_data[20]_i_1_n_0 ;
  wire \rd_data[21]_i_1_n_0 ;
  wire \rd_data[22]_i_1_n_0 ;
  wire \rd_data[23]_i_1_n_0 ;
  wire \rd_data[24]_i_1_n_0 ;
  wire \rd_data[25]_i_1_n_0 ;
  wire \rd_data[26]_i_1_n_0 ;
  wire \rd_data[27]_i_1_n_0 ;
  wire \rd_data[28]_i_1_n_0 ;
  wire \rd_data[29]_i_1_n_0 ;
  wire \rd_data[2]_i_1_n_0 ;
  wire \rd_data[2]_i_2_n_0 ;
  wire \rd_data[30]_i_1_n_0 ;
  wire \rd_data[31]_i_1_n_0 ;
  wire \rd_data[31]_i_2_n_0 ;
  wire \rd_data[31]_i_3_n_0 ;
  wire \rd_data[31]_i_4_n_0 ;
  wire \rd_data[31]_i_5_n_0 ;
  wire \rd_data[3]_i_1_n_0 ;
  wire \rd_data[3]_i_2_n_0 ;
  wire \rd_data[4]_i_1_n_0 ;
  wire \rd_data[4]_i_2_n_0 ;
  wire \rd_data[5]_i_1_n_0 ;
  wire \rd_data[5]_i_2_n_0 ;
  wire \rd_data[6]_i_1_n_0 ;
  wire \rd_data[6]_i_2_n_0 ;
  wire \rd_data[7]_i_1_n_0 ;
  wire \rd_data[7]_i_2_n_0 ;
  wire \rd_data[8]_i_1_n_0 ;
  wire \rd_data[8]_i_2_n_0 ;
  wire \rd_data[9]_i_1_n_0 ;
  wire \rd_data[9]_i_2_n_0 ;
  wire [31:0]\rd_data_reg[31]_0 ;
  wire rd_en;
  wire reg_go2_out;
  wire reg_ram0_rd_addr;
  wire [14:0]\reg_ram0_rd_addr_reg[14]_0 ;
  wire reg_ram1_wr_addr;
  wire [14:0]\reg_ram1_wr_addr_reg[14]_0 ;
  wire reg_rst0_out;
  wire reg_rst_reg_0;
  wire reg_size;
  wire [16:0]\reg_size_reg[16]_0 ;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire slv_reg_wren__0;
  wire sw_rst;
  wire wr_en;
  wire [3:0]NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED;
  wire [3:2]NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(sw_rst),
        .I1(s00_axi_aresetn),
        .O(reg_rst_reg_0));
  LUT3 #(
    .INIT(8'hFD)) 
    \U_CYCLES_GT_0.regs[0][0]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(sw_rst),
        .I2(dram_rd_flush),
        .O(flush_s_1));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \U_CYCLES_GT_0.regs_c_i_1 
       (.I0(s00_axi_aresetn),
        .I1(sw_rst),
        .I2(dram0_rd_flush),
        .O(flush_s));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[0]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[10]_i_1 
       (.I0(s00_axi_araddr[10]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[11]_i_1 
       (.I0(s00_axi_araddr[11]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[12]_i_1 
       (.I0(s00_axi_araddr[12]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[13]_i_1 
       (.I0(s00_axi_araddr[13]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[14]_i_1 
       (.I0(s00_axi_araddr[14]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \prev_addr[15]_i_1 
       (.I0(ram1_rd_rd_en0__2),
        .I1(s00_axi_arvalid),
        .I2(slv_reg_wren__0),
        .I3(\prev_addr[15]_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\prev_addr[15]_i_6_n_0 ),
        .O(\prev_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000000)) 
    \prev_addr[15]_i_2 
       (.I0(s00_axi_araddr[15]),
        .I1(s00_axi_araddr[16]),
        .I2(s00_axi_araddr[17]),
        .I3(ram1_rd_rd_en1),
        .I4(s00_axi_arvalid),
        .I5(slv_reg_wren__0),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h0100)) 
    \prev_addr[15]_i_3 
       (.I0(s00_axi_araddr[15]),
        .I1(s00_axi_araddr[16]),
        .I2(s00_axi_araddr[17]),
        .I3(ram1_rd_rd_en1),
        .O(ram1_rd_rd_en0__2));
  LUT4 #(
    .INIT(16'h8000)) 
    \prev_addr[15]_i_4 
       (.I0(\prev_addr_reg[15]_0 ),
        .I1(\prev_addr_reg[15]_1 ),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .O(slv_reg_wren__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \prev_addr[15]_i_5 
       (.I0(\prev_addr[15]_i_7_n_0 ),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(\prev_addr[15]_i_8_n_0 ),
        .I5(\prev_addr[15]_i_9_n_0 ),
        .O(\prev_addr[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \prev_addr[15]_i_6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\prev_addr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \prev_addr[15]_i_7 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[11]),
        .I3(Q[12]),
        .O(\prev_addr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \prev_addr[15]_i_8 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\prev_addr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \prev_addr[15]_i_9 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\prev_addr[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[1]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[2]_i_1 
       (.I0(s00_axi_araddr[2]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[3]_i_1 
       (.I0(s00_axi_araddr[3]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[4]_i_1 
       (.I0(s00_axi_araddr[4]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[5]_i_1 
       (.I0(s00_axi_araddr[5]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[6]_i_1 
       (.I0(s00_axi_araddr[6]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[7]_i_1 
       (.I0(s00_axi_araddr[7]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[8]_i_1 
       (.I0(s00_axi_araddr[8]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \prev_addr[9]_i_1 
       (.I0(s00_axi_araddr[9]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_arvalid),
        .I3(slv_reg_wren__0),
        .O(p_1_in[9]));
  FDPE \prev_addr_reg[0] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .PRE(AR),
        .Q(prev_addr[0]));
  FDPE \prev_addr_reg[10] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .PRE(AR),
        .Q(prev_addr[10]));
  FDPE \prev_addr_reg[11] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .PRE(AR),
        .Q(prev_addr[11]));
  FDPE \prev_addr_reg[12] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .PRE(AR),
        .Q(prev_addr[12]));
  FDPE \prev_addr_reg[13] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .PRE(AR),
        .Q(prev_addr[13]));
  FDPE \prev_addr_reg[14] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .PRE(AR),
        .Q(prev_addr[14]));
  FDPE \prev_addr_reg[15] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .PRE(AR),
        .Q(prev_addr[15]));
  FDPE \prev_addr_reg[1] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .PRE(AR),
        .Q(prev_addr[1]));
  FDPE \prev_addr_reg[2] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .PRE(AR),
        .Q(prev_addr[2]));
  FDPE \prev_addr_reg[3] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .PRE(AR),
        .Q(prev_addr[3]));
  FDPE \prev_addr_reg[4] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .PRE(AR),
        .Q(prev_addr[4]));
  FDPE \prev_addr_reg[5] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .PRE(AR),
        .Q(prev_addr[5]));
  FDPE \prev_addr_reg[6] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .PRE(AR),
        .Q(prev_addr[6]));
  FDPE \prev_addr_reg[7] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .PRE(AR),
        .Q(prev_addr[7]));
  FDPE \prev_addr_reg[8] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .PRE(AR),
        .Q(prev_addr[8]));
  FDPE \prev_addr_reg[9] 
       (.C(fclk0),
        .CE(\prev_addr[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .PRE(AR),
        .Q(prev_addr[9]));
  FDCE \ram0_wr_addr_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[0]),
        .Q(\ram0_wr_addr_reg[14]_0 [0]));
  FDCE \ram0_wr_addr_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[10]),
        .Q(\ram0_wr_addr_reg[14]_0 [10]));
  FDCE \ram0_wr_addr_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[11]),
        .Q(\ram0_wr_addr_reg[14]_0 [11]));
  FDCE \ram0_wr_addr_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[12]),
        .Q(\ram0_wr_addr_reg[14]_0 [12]));
  FDCE \ram0_wr_addr_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[13]),
        .Q(\ram0_wr_addr_reg[14]_0 [13]));
  FDCE \ram0_wr_addr_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[14]),
        .Q(\ram0_wr_addr_reg[14]_0 [14]));
  FDCE \ram0_wr_addr_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[1]),
        .Q(\ram0_wr_addr_reg[14]_0 [1]));
  FDCE \ram0_wr_addr_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[2]),
        .Q(\ram0_wr_addr_reg[14]_0 [2]));
  FDCE \ram0_wr_addr_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[3]),
        .Q(\ram0_wr_addr_reg[14]_0 [3]));
  FDCE \ram0_wr_addr_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[4]),
        .Q(\ram0_wr_addr_reg[14]_0 [4]));
  FDCE \ram0_wr_addr_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[5]),
        .Q(\ram0_wr_addr_reg[14]_0 [5]));
  FDCE \ram0_wr_addr_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[6]),
        .Q(\ram0_wr_addr_reg[14]_0 [6]));
  FDCE \ram0_wr_addr_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[7]),
        .Q(\ram0_wr_addr_reg[14]_0 [7]));
  FDCE \ram0_wr_addr_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[8]),
        .Q(\ram0_wr_addr_reg[14]_0 [8]));
  FDCE \ram0_wr_addr_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_addr_s[9]),
        .Q(\ram0_wr_addr_reg[14]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[0]),
        .O(\ram0_wr_addr_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[10]),
        .O(\ram0_wr_addr_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[11]),
        .O(\ram0_wr_addr_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[12]),
        .O(\ram0_wr_addr_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[13]),
        .O(\ram0_wr_addr_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[14]),
        .O(\ram0_wr_addr_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[1]),
        .O(\ram0_wr_addr_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[2]),
        .O(\ram0_wr_addr_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[3]),
        .O(\ram0_wr_addr_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[4]),
        .O(\ram0_wr_addr_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[5]),
        .O(\ram0_wr_addr_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[6]),
        .O(\ram0_wr_addr_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[7]),
        .O(\ram0_wr_addr_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[8]),
        .O(\ram0_wr_addr_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_addr_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[9]),
        .O(\ram0_wr_addr_s[9]_i_1_n_0 ));
  FDCE \ram0_wr_addr_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[0]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[0]));
  FDCE \ram0_wr_addr_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[10]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[10]));
  FDCE \ram0_wr_addr_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[11]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[11]));
  FDCE \ram0_wr_addr_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[12]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[12]));
  FDCE \ram0_wr_addr_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[13]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[13]));
  FDCE \ram0_wr_addr_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[14]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[14]));
  FDCE \ram0_wr_addr_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[1]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[1]));
  FDCE \ram0_wr_addr_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[2]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[2]));
  FDCE \ram0_wr_addr_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[3]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[3]));
  FDCE \ram0_wr_addr_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[4]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[4]));
  FDCE \ram0_wr_addr_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[5]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[5]));
  FDCE \ram0_wr_addr_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[6]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[6]));
  FDCE \ram0_wr_addr_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[7]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[7]));
  FDCE \ram0_wr_addr_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[8]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[8]));
  FDCE \ram0_wr_addr_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_addr_s[9]_i_1_n_0 ),
        .Q(ram0_wr_addr_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram0_wr_clear_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(ram0_wr_clear_i_1_n_0));
  FDCE ram0_wr_clear_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_clear_i_1_n_0),
        .Q(clear));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[0]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[10]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[11]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[12]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[13]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[14]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[15]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[16]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[16]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[17]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[17]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[18]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[19]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[19]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[1]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[20]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[20]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[21]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[21]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[22]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[22]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[23]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[24]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[24]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[25]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[25]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[26]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[26]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[27]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[27]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[28]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[28]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[29]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[29]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[2]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[30]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[30]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[31]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[3]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[4]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[5]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[6]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[7]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[8]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ram0_wr_data[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(s00_axi_wdata[9]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(Q[15]),
        .O(\ram0_wr_data[9]_i_1_n_0 ));
  FDCE \ram0_wr_data_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[0]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [0]));
  FDCE \ram0_wr_data_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[10]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [10]));
  FDCE \ram0_wr_data_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[11]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [11]));
  FDCE \ram0_wr_data_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[12]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [12]));
  FDCE \ram0_wr_data_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[13]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [13]));
  FDCE \ram0_wr_data_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[14]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [14]));
  FDCE \ram0_wr_data_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[15]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [15]));
  FDCE \ram0_wr_data_reg[16] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[16]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [16]));
  FDCE \ram0_wr_data_reg[17] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[17]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [17]));
  FDCE \ram0_wr_data_reg[18] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[18]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [18]));
  FDCE \ram0_wr_data_reg[19] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[19]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [19]));
  FDCE \ram0_wr_data_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[1]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [1]));
  FDCE \ram0_wr_data_reg[20] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[20]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [20]));
  FDCE \ram0_wr_data_reg[21] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[21]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [21]));
  FDCE \ram0_wr_data_reg[22] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[22]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [22]));
  FDCE \ram0_wr_data_reg[23] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[23]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [23]));
  FDCE \ram0_wr_data_reg[24] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[24]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [24]));
  FDCE \ram0_wr_data_reg[25] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[25]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [25]));
  FDCE \ram0_wr_data_reg[26] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[26]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [26]));
  FDCE \ram0_wr_data_reg[27] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[27]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [27]));
  FDCE \ram0_wr_data_reg[28] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[28]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [28]));
  FDCE \ram0_wr_data_reg[29] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[29]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [29]));
  FDCE \ram0_wr_data_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[2]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [2]));
  FDCE \ram0_wr_data_reg[30] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[30]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [30]));
  FDCE \ram0_wr_data_reg[31] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[31]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [31]));
  FDCE \ram0_wr_data_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[3]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [3]));
  FDCE \ram0_wr_data_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[4]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [4]));
  FDCE \ram0_wr_data_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[5]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [5]));
  FDCE \ram0_wr_data_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[6]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [6]));
  FDCE \ram0_wr_data_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[7]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [7]));
  FDCE \ram0_wr_data_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[8]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [8]));
  FDCE \ram0_wr_data_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_data[9]_i_1_n_0 ),
        .Q(\ram0_wr_data_reg[31]_0 [9]));
  FDCE ram0_wr_go_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(clear),
        .Q(go));
  FDCE \ram0_wr_size_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[0]),
        .Q(\ram0_wr_size_reg[15]_0 [0]));
  FDCE \ram0_wr_size_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[10]),
        .Q(\ram0_wr_size_reg[15]_0 [10]));
  FDCE \ram0_wr_size_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[11]),
        .Q(\ram0_wr_size_reg[15]_0 [11]));
  FDCE \ram0_wr_size_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[12]),
        .Q(\ram0_wr_size_reg[15]_0 [12]));
  FDCE \ram0_wr_size_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[13]),
        .Q(\ram0_wr_size_reg[15]_0 [13]));
  FDCE \ram0_wr_size_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[14]),
        .Q(\ram0_wr_size_reg[15]_0 [14]));
  FDCE \ram0_wr_size_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[15]),
        .Q(\ram0_wr_size_reg[15]_0 [15]));
  FDCE \ram0_wr_size_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[1]),
        .Q(\ram0_wr_size_reg[15]_0 [1]));
  FDCE \ram0_wr_size_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[2]),
        .Q(\ram0_wr_size_reg[15]_0 [2]));
  FDCE \ram0_wr_size_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[3]),
        .Q(\ram0_wr_size_reg[15]_0 [3]));
  FDCE \ram0_wr_size_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[4]),
        .Q(\ram0_wr_size_reg[15]_0 [4]));
  FDCE \ram0_wr_size_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[5]),
        .Q(\ram0_wr_size_reg[15]_0 [5]));
  FDCE \ram0_wr_size_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[6]),
        .Q(\ram0_wr_size_reg[15]_0 [6]));
  FDCE \ram0_wr_size_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[7]),
        .Q(\ram0_wr_size_reg[15]_0 [7]));
  FDCE \ram0_wr_size_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[8]),
        .Q(\ram0_wr_size_reg[15]_0 [8]));
  FDCE \ram0_wr_size_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_size_s[9]),
        .Q(\ram0_wr_size_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[15]),
        .O(\ram0_wr_size_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[25]),
        .O(\ram0_wr_size_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[26]),
        .O(\ram0_wr_size_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[27]),
        .O(\ram0_wr_size_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[28]),
        .O(\ram0_wr_size_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[29]),
        .O(\ram0_wr_size_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[30]),
        .O(\ram0_wr_size_s[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[16]),
        .O(\ram0_wr_size_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[17]),
        .O(\ram0_wr_size_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[18]),
        .O(\ram0_wr_size_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[19]),
        .O(\ram0_wr_size_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[20]),
        .O(\ram0_wr_size_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[21]),
        .O(\ram0_wr_size_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[22]),
        .O(\ram0_wr_size_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[23]),
        .O(\ram0_wr_size_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram0_wr_size_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s00_axi_wdata[24]),
        .O(\ram0_wr_size_s[9]_i_1_n_0 ));
  FDCE \ram0_wr_size_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[0]_i_1_n_0 ),
        .Q(ram0_wr_size_s[0]));
  FDCE \ram0_wr_size_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[10]_i_1_n_0 ),
        .Q(ram0_wr_size_s[10]));
  FDCE \ram0_wr_size_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[11]_i_1_n_0 ),
        .Q(ram0_wr_size_s[11]));
  FDCE \ram0_wr_size_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[12]_i_1_n_0 ),
        .Q(ram0_wr_size_s[12]));
  FDCE \ram0_wr_size_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[13]_i_1_n_0 ),
        .Q(ram0_wr_size_s[13]));
  FDCE \ram0_wr_size_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[14]_i_1_n_0 ),
        .Q(ram0_wr_size_s[14]));
  FDCE \ram0_wr_size_s_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[15]_i_1_n_0 ),
        .Q(ram0_wr_size_s[15]));
  FDCE \ram0_wr_size_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[1]_i_1_n_0 ),
        .Q(ram0_wr_size_s[1]));
  FDCE \ram0_wr_size_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[2]_i_1_n_0 ),
        .Q(ram0_wr_size_s[2]));
  FDCE \ram0_wr_size_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[3]_i_1_n_0 ),
        .Q(ram0_wr_size_s[3]));
  FDCE \ram0_wr_size_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[4]_i_1_n_0 ),
        .Q(ram0_wr_size_s[4]));
  FDCE \ram0_wr_size_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[5]_i_1_n_0 ),
        .Q(ram0_wr_size_s[5]));
  FDCE \ram0_wr_size_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[6]_i_1_n_0 ),
        .Q(ram0_wr_size_s[6]));
  FDCE \ram0_wr_size_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[7]_i_1_n_0 ),
        .Q(ram0_wr_size_s[7]));
  FDCE \ram0_wr_size_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[8]_i_1_n_0 ),
        .Q(ram0_wr_size_s[8]));
  FDCE \ram0_wr_size_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram0_wr_size_s[9]_i_1_n_0 ),
        .Q(ram0_wr_size_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram0_wr_valid_i_1
       (.I0(slv_reg_wren__0),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(ram0_wr_valid_i_1_n_0));
  FDCE ram0_wr_valid_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram0_wr_valid_i_1_n_0),
        .Q(wr_en));
  FDCE \ram1_rd_addr_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[0]),
        .Q(\ram1_rd_addr_reg[14]_0 [0]));
  FDCE \ram1_rd_addr_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[10]),
        .Q(\ram1_rd_addr_reg[14]_0 [10]));
  FDCE \ram1_rd_addr_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[11]),
        .Q(\ram1_rd_addr_reg[14]_0 [11]));
  FDCE \ram1_rd_addr_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[12]),
        .Q(\ram1_rd_addr_reg[14]_0 [12]));
  FDCE \ram1_rd_addr_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[13]),
        .Q(\ram1_rd_addr_reg[14]_0 [13]));
  FDCE \ram1_rd_addr_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[14]),
        .Q(\ram1_rd_addr_reg[14]_0 [14]));
  FDCE \ram1_rd_addr_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[1]),
        .Q(\ram1_rd_addr_reg[14]_0 [1]));
  FDCE \ram1_rd_addr_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[2]),
        .Q(\ram1_rd_addr_reg[14]_0 [2]));
  FDCE \ram1_rd_addr_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[3]),
        .Q(\ram1_rd_addr_reg[14]_0 [3]));
  FDCE \ram1_rd_addr_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[4]),
        .Q(\ram1_rd_addr_reg[14]_0 [4]));
  FDCE \ram1_rd_addr_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[5]),
        .Q(\ram1_rd_addr_reg[14]_0 [5]));
  FDCE \ram1_rd_addr_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[6]),
        .Q(\ram1_rd_addr_reg[14]_0 [6]));
  FDCE \ram1_rd_addr_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[7]),
        .Q(\ram1_rd_addr_reg[14]_0 [7]));
  FDCE \ram1_rd_addr_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[8]),
        .Q(\ram1_rd_addr_reg[14]_0 [8]));
  FDCE \ram1_rd_addr_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_addr_s[9]),
        .Q(\ram1_rd_addr_reg[14]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[0]),
        .O(\ram1_rd_addr_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[10]),
        .O(\ram1_rd_addr_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[11]),
        .O(\ram1_rd_addr_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[12]),
        .O(\ram1_rd_addr_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[13]),
        .O(\ram1_rd_addr_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[14]),
        .O(\ram1_rd_addr_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[1]),
        .O(\ram1_rd_addr_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[2]),
        .O(\ram1_rd_addr_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[3]),
        .O(\ram1_rd_addr_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[4]),
        .O(\ram1_rd_addr_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[5]),
        .O(\ram1_rd_addr_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[6]),
        .O(\ram1_rd_addr_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[7]),
        .O(\ram1_rd_addr_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[8]),
        .O(\ram1_rd_addr_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_addr_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[9]),
        .O(\ram1_rd_addr_s[9]_i_1_n_0 ));
  FDCE \ram1_rd_addr_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[0]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[0]));
  FDCE \ram1_rd_addr_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[10]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[10]));
  FDCE \ram1_rd_addr_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[11]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[11]));
  FDCE \ram1_rd_addr_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[12]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[12]));
  FDCE \ram1_rd_addr_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[13]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[13]));
  FDCE \ram1_rd_addr_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[14]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[14]));
  FDCE \ram1_rd_addr_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[1]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[1]));
  FDCE \ram1_rd_addr_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[2]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[2]));
  FDCE \ram1_rd_addr_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[3]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[3]));
  FDCE \ram1_rd_addr_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[4]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[4]));
  FDCE \ram1_rd_addr_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[5]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[5]));
  FDCE \ram1_rd_addr_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[6]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[6]));
  FDCE \ram1_rd_addr_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[7]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[7]));
  FDCE \ram1_rd_addr_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[8]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[8]));
  FDCE \ram1_rd_addr_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_addr_s[9]_i_1_n_0 ),
        .Q(ram1_rd_addr_s[9]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram1_rd_clear_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(ram1_rd_clear_i_1_n_0));
  FDCE ram1_rd_clear_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_clear_i_1_n_0),
        .Q(ram1_rd_clear_reg_0));
  FDCE ram1_rd_go_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_clear_reg_0),
        .Q(ram1_rd_go_reg_0));
  CARRY4 ram1_rd_rd_en1_carry
       (.CI(1'b0),
        .CO({ram1_rd_rd_en1_carry_n_0,ram1_rd_rd_en1_carry_n_1,ram1_rd_rd_en1_carry_n_2,ram1_rd_rd_en1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_ram1_rd_rd_en1_carry_O_UNCONNECTED[3:0]),
        .S({ram1_rd_rd_en1_carry_i_1_n_0,ram1_rd_rd_en1_carry_i_2_n_0,ram1_rd_rd_en1_carry_i_3_n_0,ram1_rd_rd_en1_carry_i_4_n_0}));
  CARRY4 ram1_rd_rd_en1_carry__0
       (.CI(ram1_rd_rd_en1_carry_n_0),
        .CO({NLW_ram1_rd_rd_en1_carry__0_CO_UNCONNECTED[3:2],ram1_rd_rd_en1,ram1_rd_rd_en1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_ram1_rd_rd_en1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ram1_rd_rd_en1_carry__0_i_1_n_0,ram1_rd_rd_en1_carry__0_i_2_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry__0_i_1
       (.I0(s00_axi_araddr[15]),
        .I1(prev_addr[15]),
        .I2(prev_addr[15]),
        .I3(s00_axi_araddr[17]),
        .I4(prev_addr[15]),
        .I5(s00_axi_araddr[16]),
        .O(ram1_rd_rd_en1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry__0_i_2
       (.I0(s00_axi_araddr[12]),
        .I1(prev_addr[12]),
        .I2(prev_addr[14]),
        .I3(s00_axi_araddr[14]),
        .I4(prev_addr[13]),
        .I5(s00_axi_araddr[13]),
        .O(ram1_rd_rd_en1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_1
       (.I0(s00_axi_araddr[9]),
        .I1(prev_addr[9]),
        .I2(prev_addr[11]),
        .I3(s00_axi_araddr[11]),
        .I4(prev_addr[10]),
        .I5(s00_axi_araddr[10]),
        .O(ram1_rd_rd_en1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_2
       (.I0(s00_axi_araddr[6]),
        .I1(prev_addr[6]),
        .I2(prev_addr[8]),
        .I3(s00_axi_araddr[8]),
        .I4(prev_addr[7]),
        .I5(s00_axi_araddr[7]),
        .O(ram1_rd_rd_en1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_3
       (.I0(s00_axi_araddr[3]),
        .I1(prev_addr[3]),
        .I2(prev_addr[5]),
        .I3(s00_axi_araddr[5]),
        .I4(prev_addr[4]),
        .I5(s00_axi_araddr[4]),
        .O(ram1_rd_rd_en1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram1_rd_rd_en1_carry_i_4
       (.I0(s00_axi_araddr[0]),
        .I1(prev_addr[0]),
        .I2(prev_addr[2]),
        .I3(s00_axi_araddr[2]),
        .I4(prev_addr[1]),
        .I5(s00_axi_araddr[1]),
        .O(ram1_rd_rd_en1_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram1_rd_rd_en_i_1
       (.I0(s00_axi_arvalid),
        .I1(ram1_rd_rd_en1),
        .I2(s00_axi_araddr[17]),
        .I3(s00_axi_araddr[16]),
        .I4(s00_axi_araddr[15]),
        .O(ram1_rd_rd_en_i_1_n_0));
  FDCE ram1_rd_rd_en_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_rd_en_i_1_n_0),
        .Q(rd_en));
  FDCE \ram1_rd_size_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[0]),
        .Q(\ram1_rd_size_reg[15]_0 [0]));
  FDCE \ram1_rd_size_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[10]),
        .Q(\ram1_rd_size_reg[15]_0 [10]));
  FDCE \ram1_rd_size_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[11]),
        .Q(\ram1_rd_size_reg[15]_0 [11]));
  FDCE \ram1_rd_size_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[12]),
        .Q(\ram1_rd_size_reg[15]_0 [12]));
  FDCE \ram1_rd_size_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[13]),
        .Q(\ram1_rd_size_reg[15]_0 [13]));
  FDCE \ram1_rd_size_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[14]),
        .Q(\ram1_rd_size_reg[15]_0 [14]));
  FDCE \ram1_rd_size_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[15]),
        .Q(\ram1_rd_size_reg[15]_0 [15]));
  FDCE \ram1_rd_size_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[1]),
        .Q(\ram1_rd_size_reg[15]_0 [1]));
  FDCE \ram1_rd_size_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[2]),
        .Q(\ram1_rd_size_reg[15]_0 [2]));
  FDCE \ram1_rd_size_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[3]),
        .Q(\ram1_rd_size_reg[15]_0 [3]));
  FDCE \ram1_rd_size_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[4]),
        .Q(\ram1_rd_size_reg[15]_0 [4]));
  FDCE \ram1_rd_size_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[5]),
        .Q(\ram1_rd_size_reg[15]_0 [5]));
  FDCE \ram1_rd_size_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[6]),
        .Q(\ram1_rd_size_reg[15]_0 [6]));
  FDCE \ram1_rd_size_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[7]),
        .Q(\ram1_rd_size_reg[15]_0 [7]));
  FDCE \ram1_rd_size_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[8]),
        .Q(\ram1_rd_size_reg[15]_0 [8]));
  FDCE \ram1_rd_size_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(ram1_rd_size_s[9]),
        .Q(\ram1_rd_size_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[0]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[15]),
        .O(\ram1_rd_size_s[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[10]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[25]),
        .O(\ram1_rd_size_s[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[11]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[26]),
        .O(\ram1_rd_size_s[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[12]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[27]),
        .O(\ram1_rd_size_s[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[13]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[28]),
        .O(\ram1_rd_size_s[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[29]),
        .O(\ram1_rd_size_s[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[30]),
        .O(\ram1_rd_size_s[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[1]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[16]),
        .O(\ram1_rd_size_s[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[2]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[17]),
        .O(\ram1_rd_size_s[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[3]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[18]),
        .O(\ram1_rd_size_s[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[4]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[19]),
        .O(\ram1_rd_size_s[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[5]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[20]),
        .O(\ram1_rd_size_s[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[6]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[21]),
        .O(\ram1_rd_size_s[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[22]),
        .O(\ram1_rd_size_s[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[8]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[23]),
        .O(\ram1_rd_size_s[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \ram1_rd_size_s[9]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s00_axi_wdata[24]),
        .O(\ram1_rd_size_s[9]_i_1_n_0 ));
  FDCE \ram1_rd_size_s_reg[0] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[0]_i_1_n_0 ),
        .Q(ram1_rd_size_s[0]));
  FDCE \ram1_rd_size_s_reg[10] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[10]_i_1_n_0 ),
        .Q(ram1_rd_size_s[10]));
  FDCE \ram1_rd_size_s_reg[11] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[11]_i_1_n_0 ),
        .Q(ram1_rd_size_s[11]));
  FDCE \ram1_rd_size_s_reg[12] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[12]_i_1_n_0 ),
        .Q(ram1_rd_size_s[12]));
  FDCE \ram1_rd_size_s_reg[13] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[13]_i_1_n_0 ),
        .Q(ram1_rd_size_s[13]));
  FDCE \ram1_rd_size_s_reg[14] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[14]_i_1_n_0 ),
        .Q(ram1_rd_size_s[14]));
  FDCE \ram1_rd_size_s_reg[15] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[15]_i_1_n_0 ),
        .Q(ram1_rd_size_s[15]));
  FDCE \ram1_rd_size_s_reg[1] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[1]_i_1_n_0 ),
        .Q(ram1_rd_size_s[1]));
  FDCE \ram1_rd_size_s_reg[2] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[2]_i_1_n_0 ),
        .Q(ram1_rd_size_s[2]));
  FDCE \ram1_rd_size_s_reg[3] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[3]_i_1_n_0 ),
        .Q(ram1_rd_size_s[3]));
  FDCE \ram1_rd_size_s_reg[4] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[4]_i_1_n_0 ),
        .Q(ram1_rd_size_s[4]));
  FDCE \ram1_rd_size_s_reg[5] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[5]_i_1_n_0 ),
        .Q(ram1_rd_size_s[5]));
  FDCE \ram1_rd_size_s_reg[6] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[6]_i_1_n_0 ),
        .Q(ram1_rd_size_s[6]));
  FDCE \ram1_rd_size_s_reg[7] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[7]_i_1_n_0 ),
        .Q(ram1_rd_size_s[7]));
  FDCE \ram1_rd_size_s_reg[8] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[8]_i_1_n_0 ),
        .Q(ram1_rd_size_s[8]));
  FDCE \ram1_rd_size_s_reg[9] 
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(\ram1_rd_size_s[9]_i_1_n_0 ),
        .Q(ram1_rd_size_s[9]));
  LUT6 #(
    .INIT(64'hFFFF0000B8FFB800)) 
    \rd_data[0]_i_1 
       (.I0(\rd_data[0]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(go_0),
        .I3(\rd_data[14]_i_4_n_0 ),
        .I4(\rd_data[0]_i_3_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_2 
       (.I0(done_0),
        .I1(\reg_size_reg[16]_0 [0]),
        .I2(s00_axi_araddr[1]),
        .I3(\reg_ram1_wr_addr_reg[14]_0 [0]),
        .I4(s00_axi_araddr[0]),
        .I5(\reg_ram0_rd_addr_reg[14]_0 [0]),
        .O(\rd_data[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \rd_data[0]_i_3 
       (.I0(ram1_rd_rd_en1),
        .I1(s00_axi_araddr[17]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[15]),
        .I4(data[0]),
        .O(\rd_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[10]_i_1 
       (.I0(\rd_data[10]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[10]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[10]_i_2 
       (.I0(\reg_size_reg[16]_0 [10]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [10]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [10]),
        .O(\rd_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[11]_i_1 
       (.I0(\rd_data[11]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[11]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[11]_i_2 
       (.I0(\reg_size_reg[16]_0 [11]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [11]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [11]),
        .O(\rd_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[12]_i_1 
       (.I0(\rd_data[12]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[12]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[12]_i_2 
       (.I0(\reg_size_reg[16]_0 [12]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [12]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [12]),
        .O(\rd_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[13]_i_1 
       (.I0(\rd_data[13]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[13]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[13]_i_2 
       (.I0(\reg_size_reg[16]_0 [13]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [13]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [13]),
        .O(\rd_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[14]_i_1 
       (.I0(\rd_data[14]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[14]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[14]_i_2 
       (.I0(\reg_size_reg[16]_0 [14]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [14]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [14]),
        .O(\rd_data[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rd_data[14]_i_3 
       (.I0(s00_axi_araddr[2]),
        .I1(s00_axi_araddr[1]),
        .O(\rd_data[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \rd_data[14]_i_4 
       (.I0(s00_axi_araddr[2]),
        .I1(s00_axi_araddr[1]),
        .I2(s00_axi_araddr[0]),
        .O(\rd_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000300B380)) 
    \rd_data[15]_i_1 
       (.I0(\reg_size_reg[16]_0 [15]),
        .I1(s00_axi_araddr[2]),
        .I2(s00_axi_araddr[1]),
        .I3(\rd_data[15]_i_2_n_0 ),
        .I4(s00_axi_araddr[0]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \rd_data[15]_i_2 
       (.I0(ram1_rd_rd_en1),
        .I1(s00_axi_araddr[17]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[15]),
        .I4(data[15]),
        .O(\rd_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000300B380)) 
    \rd_data[16]_i_1 
       (.I0(\reg_size_reg[16]_0 [16]),
        .I1(s00_axi_araddr[2]),
        .I2(s00_axi_araddr[1]),
        .I3(\rd_data[16]_i_2_n_0 ),
        .I4(s00_axi_araddr[0]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \rd_data[16]_i_2 
       (.I0(ram1_rd_rd_en1),
        .I1(s00_axi_araddr[17]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[15]),
        .I4(data[16]),
        .O(\rd_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[17]_i_1 
       (.I0(data[17]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[18]_i_1 
       (.I0(data[18]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[19]_i_1 
       (.I0(data[19]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[1]_i_1 
       (.I0(\rd_data[1]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[1]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[1]_i_2 
       (.I0(\reg_size_reg[16]_0 [1]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [1]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [1]),
        .O(\rd_data[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[20]_i_1 
       (.I0(data[20]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[21]_i_1 
       (.I0(data[21]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[22]_i_1 
       (.I0(data[22]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[23]_i_1 
       (.I0(data[23]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[24]_i_1 
       (.I0(data[24]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[25]_i_1 
       (.I0(data[25]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[26]_i_1 
       (.I0(data[26]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[27]_i_1 
       (.I0(data[27]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[28]_i_1 
       (.I0(data[28]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[29]_i_1 
       (.I0(data[29]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[2]_i_1 
       (.I0(\rd_data[2]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[2]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[2]_i_2 
       (.I0(\reg_size_reg[16]_0 [2]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [2]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [2]),
        .O(\rd_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[30]_i_1 
       (.I0(data[30]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800000888)) 
    \rd_data[31]_i_1 
       (.I0(data[31]),
        .I1(ram1_rd_rd_en0__2),
        .I2(s00_axi_araddr[0]),
        .I3(s00_axi_araddr[1]),
        .I4(s00_axi_araddr[2]),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \rd_data[31]_i_2 
       (.I0(\rd_data[31]_i_3_n_0 ),
        .I1(s00_axi_araddr[15]),
        .I2(s00_axi_araddr[16]),
        .I3(s00_axi_araddr[17]),
        .I4(\rd_data[31]_i_4_n_0 ),
        .I5(\rd_data[31]_i_5_n_0 ),
        .O(\rd_data[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_data[31]_i_3 
       (.I0(s00_axi_araddr[13]),
        .I1(s00_axi_araddr[14]),
        .I2(s00_axi_araddr[11]),
        .I3(s00_axi_araddr[12]),
        .O(\rd_data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_data[31]_i_4 
       (.I0(s00_axi_araddr[5]),
        .I1(s00_axi_araddr[6]),
        .I2(s00_axi_araddr[3]),
        .I3(s00_axi_araddr[4]),
        .O(\rd_data[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rd_data[31]_i_5 
       (.I0(s00_axi_araddr[9]),
        .I1(s00_axi_araddr[10]),
        .I2(s00_axi_araddr[7]),
        .I3(s00_axi_araddr[8]),
        .O(\rd_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[3]_i_1 
       (.I0(\rd_data[3]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[3]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[3]_i_2 
       (.I0(\reg_size_reg[16]_0 [3]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [3]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [3]),
        .O(\rd_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[4]_i_1 
       (.I0(\rd_data[4]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[4]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[4]_i_2 
       (.I0(\reg_size_reg[16]_0 [4]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [4]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [4]),
        .O(\rd_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[5]_i_1 
       (.I0(\rd_data[5]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[5]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[5]_i_2 
       (.I0(\reg_size_reg[16]_0 [5]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [5]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [5]),
        .O(\rd_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[6]_i_1 
       (.I0(\rd_data[6]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[6]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[6]_i_2 
       (.I0(\reg_size_reg[16]_0 [6]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [6]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [6]),
        .O(\rd_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[7]_i_1 
       (.I0(\rd_data[7]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[7]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[7]_i_2 
       (.I0(\reg_size_reg[16]_0 [7]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [7]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [7]),
        .O(\rd_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[8]_i_1 
       (.I0(\rd_data[8]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[8]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[8]_i_2 
       (.I0(\reg_size_reg[16]_0 [8]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [8]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [8]),
        .O(\rd_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF000F0008888F000)) 
    \rd_data[9]_i_1 
       (.I0(\rd_data[9]_i_2_n_0 ),
        .I1(\rd_data[14]_i_3_n_0 ),
        .I2(data[9]),
        .I3(ram1_rd_rd_en0__2),
        .I4(\rd_data[14]_i_4_n_0 ),
        .I5(\rd_data[31]_i_2_n_0 ),
        .O(\rd_data[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rd_data[9]_i_2 
       (.I0(\reg_size_reg[16]_0 [9]),
        .I1(s00_axi_araddr[1]),
        .I2(\reg_ram1_wr_addr_reg[14]_0 [9]),
        .I3(s00_axi_araddr[0]),
        .I4(\reg_ram0_rd_addr_reg[14]_0 [9]),
        .O(\rd_data[9]_i_2_n_0 ));
  FDCE \rd_data_reg[0] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[0]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [0]));
  FDCE \rd_data_reg[10] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[10]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [10]));
  FDCE \rd_data_reg[11] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[11]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [11]));
  FDCE \rd_data_reg[12] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[12]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [12]));
  FDCE \rd_data_reg[13] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[13]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [13]));
  FDCE \rd_data_reg[14] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[14]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [14]));
  FDCE \rd_data_reg[15] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[15]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [15]));
  FDCE \rd_data_reg[16] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[16]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [16]));
  FDCE \rd_data_reg[17] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[17]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [17]));
  FDCE \rd_data_reg[18] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[18]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [18]));
  FDCE \rd_data_reg[19] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[19]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [19]));
  FDCE \rd_data_reg[1] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[1]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [1]));
  FDCE \rd_data_reg[20] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[20]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [20]));
  FDCE \rd_data_reg[21] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[21]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [21]));
  FDCE \rd_data_reg[22] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[22]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [22]));
  FDCE \rd_data_reg[23] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[23]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [23]));
  FDCE \rd_data_reg[24] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[24]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [24]));
  FDCE \rd_data_reg[25] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[25]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [25]));
  FDCE \rd_data_reg[26] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[26]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [26]));
  FDCE \rd_data_reg[27] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[27]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [27]));
  FDCE \rd_data_reg[28] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[28]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [28]));
  FDCE \rd_data_reg[29] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[29]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [29]));
  FDCE \rd_data_reg[2] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[2]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [2]));
  FDCE \rd_data_reg[30] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[30]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [30]));
  FDCE \rd_data_reg[31] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[31]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [31]));
  FDCE \rd_data_reg[3] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[3]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [3]));
  FDCE \rd_data_reg[4] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[4]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [4]));
  FDCE \rd_data_reg[5] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[5]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [5]));
  FDCE \rd_data_reg[6] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[6]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [6]));
  FDCE \rd_data_reg[7] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[7]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [7]));
  FDCE \rd_data_reg[8] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[8]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [8]));
  FDCE \rd_data_reg[9] 
       (.C(fclk0),
        .CE(s00_axi_arvalid),
        .CLR(AR),
        .D(\rd_data[9]_i_1_n_0 ),
        .Q(\rd_data_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    reg_go_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(s00_axi_wdata[0]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(reg_go2_out));
  FDCE reg_go_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(reg_go2_out),
        .Q(go_0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \reg_ram0_rd_addr[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(reg_ram0_rd_addr));
  FDCE \reg_ram0_rd_addr_reg[0] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[0]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [0]));
  FDCE \reg_ram0_rd_addr_reg[10] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[10]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [10]));
  FDCE \reg_ram0_rd_addr_reg[11] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[11]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [11]));
  FDCE \reg_ram0_rd_addr_reg[12] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[12]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [12]));
  FDCE \reg_ram0_rd_addr_reg[13] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[13]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [13]));
  FDCE \reg_ram0_rd_addr_reg[14] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[14]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [14]));
  FDCE \reg_ram0_rd_addr_reg[1] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[1]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [1]));
  FDCE \reg_ram0_rd_addr_reg[2] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[2]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [2]));
  FDCE \reg_ram0_rd_addr_reg[3] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[3]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [3]));
  FDCE \reg_ram0_rd_addr_reg[4] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[4]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [4]));
  FDCE \reg_ram0_rd_addr_reg[5] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[5]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [5]));
  FDCE \reg_ram0_rd_addr_reg[6] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[6]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [6]));
  FDCE \reg_ram0_rd_addr_reg[7] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[7]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [7]));
  FDCE \reg_ram0_rd_addr_reg[8] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[8]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [8]));
  FDCE \reg_ram0_rd_addr_reg[9] 
       (.C(fclk0),
        .CE(reg_ram0_rd_addr),
        .CLR(AR),
        .D(s00_axi_wdata[9]),
        .Q(\reg_ram0_rd_addr_reg[14]_0 [9]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \reg_ram1_wr_addr[14]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(reg_ram1_wr_addr));
  FDCE \reg_ram1_wr_addr_reg[0] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[0]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [0]));
  FDCE \reg_ram1_wr_addr_reg[10] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[10]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [10]));
  FDCE \reg_ram1_wr_addr_reg[11] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[11]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [11]));
  FDCE \reg_ram1_wr_addr_reg[12] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[12]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [12]));
  FDCE \reg_ram1_wr_addr_reg[13] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[13]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [13]));
  FDCE \reg_ram1_wr_addr_reg[14] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[14]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [14]));
  FDCE \reg_ram1_wr_addr_reg[1] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[1]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [1]));
  FDCE \reg_ram1_wr_addr_reg[2] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[2]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [2]));
  FDCE \reg_ram1_wr_addr_reg[3] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[3]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [3]));
  FDCE \reg_ram1_wr_addr_reg[4] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[4]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [4]));
  FDCE \reg_ram1_wr_addr_reg[5] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[5]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [5]));
  FDCE \reg_ram1_wr_addr_reg[6] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[6]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [6]));
  FDCE \reg_ram1_wr_addr_reg[7] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[7]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [7]));
  FDCE \reg_ram1_wr_addr_reg[8] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[8]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [8]));
  FDCE \reg_ram1_wr_addr_reg[9] 
       (.C(fclk0),
        .CE(reg_ram1_wr_addr),
        .CLR(AR),
        .D(s00_axi_wdata[9]),
        .Q(\reg_ram1_wr_addr_reg[14]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    reg_rst_i_1
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(s00_axi_wdata[0]),
        .I5(Q[1]),
        .O(reg_rst0_out));
  FDCE reg_rst_reg
       (.C(fclk0),
        .CE(1'b1),
        .CLR(AR),
        .D(reg_rst0_out),
        .Q(sw_rst));
  LUT5 #(
    .INIT(32'h02000000)) 
    \reg_size[16]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\prev_addr[15]_i_5_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(reg_size));
  FDCE \reg_size_reg[0] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[0]),
        .Q(\reg_size_reg[16]_0 [0]));
  FDCE \reg_size_reg[10] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[10]),
        .Q(\reg_size_reg[16]_0 [10]));
  FDCE \reg_size_reg[11] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[11]),
        .Q(\reg_size_reg[16]_0 [11]));
  FDCE \reg_size_reg[12] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[12]),
        .Q(\reg_size_reg[16]_0 [12]));
  FDCE \reg_size_reg[13] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[13]),
        .Q(\reg_size_reg[16]_0 [13]));
  FDCE \reg_size_reg[14] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[14]),
        .Q(\reg_size_reg[16]_0 [14]));
  FDCE \reg_size_reg[15] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[15]),
        .Q(\reg_size_reg[16]_0 [15]));
  FDCE \reg_size_reg[16] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[16]),
        .Q(\reg_size_reg[16]_0 [16]));
  FDCE \reg_size_reg[1] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[1]),
        .Q(\reg_size_reg[16]_0 [1]));
  FDCE \reg_size_reg[2] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[2]),
        .Q(\reg_size_reg[16]_0 [2]));
  FDCE \reg_size_reg[3] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[3]),
        .Q(\reg_size_reg[16]_0 [3]));
  FDCE \reg_size_reg[4] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[4]),
        .Q(\reg_size_reg[16]_0 [4]));
  FDCE \reg_size_reg[5] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[5]),
        .Q(\reg_size_reg[16]_0 [5]));
  FDCE \reg_size_reg[6] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[6]),
        .Q(\reg_size_reg[16]_0 [6]));
  FDCE \reg_size_reg[7] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[7]),
        .Q(\reg_size_reg[16]_0 [7]));
  FDCE \reg_size_reg[8] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[8]),
        .Q(\reg_size_reg[16]_0 [8]));
  FDCE \reg_size_reg[9] 
       (.C(fclk0),
        .CE(reg_size),
        .CLR(AR),
        .D(s00_axi_wdata[9]),
        .Q(\reg_size_reg[16]_0 [9]));
endmodule

(* ORIG_REF_NAME = "ram_sync_read" *) 
module block_design_accelerator_0_0_ram_sync_read
   (rdata,
    fclk1,
    dram_wr_en,
    dram_wr_addr,
    dram_rd_addr,
    wdata);
  output [31:0]rdata;
  input fclk1;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]dram_rd_addr;
  input [31:0]wdata;

  wire [14:0]dram_rd_addr;
  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire [31:0]rdata;
  wire [31:0]wdata;
  wire NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_10_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_10_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_11_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_11_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_12_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_12_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_13_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_13_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_14_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_14_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_15_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_15_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_15_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_16_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_16_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_16_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_17_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_17_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_17_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_18_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_18_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_18_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_19_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_19_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_19_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_20_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_20_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_20_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_21_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_21_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_21_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_22_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_22_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_22_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_23_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_23_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_23_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_24_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_24_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_24_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_25_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_25_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_25_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_26_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_26_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_26_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_27_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_27_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_27_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_28_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_28_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_28_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_29_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_29_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_29_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_30_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_30_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_30_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_31_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_31_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_31_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_8_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_8_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_9_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_9_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_DOBDO_UNCONNECTED[31:1],rdata[0]}),
        .DOPADOP(NLW_memory_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_1
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_1_DOBDO_UNCONNECTED[31:1],rdata[1]}),
        .DOPADOP(NLW_memory_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_10
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_10_DOBDO_UNCONNECTED[31:1],rdata[10]}),
        .DOPADOP(NLW_memory_reg_0_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_10_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_11
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_11_DOBDO_UNCONNECTED[31:1],rdata[11]}),
        .DOPADOP(NLW_memory_reg_0_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_11_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_12
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_12_DOBDO_UNCONNECTED[31:1],rdata[12]}),
        .DOPADOP(NLW_memory_reg_0_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_12_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_13
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_13_DOBDO_UNCONNECTED[31:1],rdata[13]}),
        .DOPADOP(NLW_memory_reg_0_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_13_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_14
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_14_DOBDO_UNCONNECTED[31:1],rdata[14]}),
        .DOPADOP(NLW_memory_reg_0_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_14_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_15
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_15_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[15]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_15_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_15_DOBDO_UNCONNECTED[31:1],rdata[15]}),
        .DOPADOP(NLW_memory_reg_0_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_15_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_16
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_16_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_16_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_16_DOBDO_UNCONNECTED[31:1],rdata[16]}),
        .DOPADOP(NLW_memory_reg_0_16_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_16_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_17
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_17_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[17]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_17_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_17_DOBDO_UNCONNECTED[31:1],rdata[17]}),
        .DOPADOP(NLW_memory_reg_0_17_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_17_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_18
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_18_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_18_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_18_DOBDO_UNCONNECTED[31:1],rdata[18]}),
        .DOPADOP(NLW_memory_reg_0_18_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_18_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_19
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_19_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[19]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_19_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_19_DOBDO_UNCONNECTED[31:1],rdata[19]}),
        .DOPADOP(NLW_memory_reg_0_19_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_19_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_2
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_2_DOBDO_UNCONNECTED[31:1],rdata[2]}),
        .DOPADOP(NLW_memory_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_20
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_20_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_20_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_20_DOBDO_UNCONNECTED[31:1],rdata[20]}),
        .DOPADOP(NLW_memory_reg_0_20_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_20_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_21
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_21_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[21]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_21_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_21_DOBDO_UNCONNECTED[31:1],rdata[21]}),
        .DOPADOP(NLW_memory_reg_0_21_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_21_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_22
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_22_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_22_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_22_DOBDO_UNCONNECTED[31:1],rdata[22]}),
        .DOPADOP(NLW_memory_reg_0_22_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_22_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_23
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_23_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[23]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_23_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_23_DOBDO_UNCONNECTED[31:1],rdata[23]}),
        .DOPADOP(NLW_memory_reg_0_23_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_23_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_24
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_24_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_24_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_24_DOBDO_UNCONNECTED[31:1],rdata[24]}),
        .DOPADOP(NLW_memory_reg_0_24_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_24_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_25
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_25_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[25]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_25_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_25_DOBDO_UNCONNECTED[31:1],rdata[25]}),
        .DOPADOP(NLW_memory_reg_0_25_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_25_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_26
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_26_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[26]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_26_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_26_DOBDO_UNCONNECTED[31:1],rdata[26]}),
        .DOPADOP(NLW_memory_reg_0_26_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_26_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_27
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_27_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[27]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_27_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_27_DOBDO_UNCONNECTED[31:1],rdata[27]}),
        .DOPADOP(NLW_memory_reg_0_27_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_27_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_28
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_28_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_28_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_28_DOBDO_UNCONNECTED[31:1],rdata[28]}),
        .DOPADOP(NLW_memory_reg_0_28_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_28_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_29
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_29_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[29]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_29_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_29_DOBDO_UNCONNECTED[31:1],rdata[29]}),
        .DOPADOP(NLW_memory_reg_0_29_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_29_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_3
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_3_DOBDO_UNCONNECTED[31:1],rdata[3]}),
        .DOPADOP(NLW_memory_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_30
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_30_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[30]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_30_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_30_DOBDO_UNCONNECTED[31:1],rdata[30]}),
        .DOPADOP(NLW_memory_reg_0_30_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_30_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_31
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_31_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[31]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_31_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_31_DOBDO_UNCONNECTED[31:1],rdata[31]}),
        .DOPADOP(NLW_memory_reg_0_31_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_31_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_4
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_4_DOBDO_UNCONNECTED[31:1],rdata[4]}),
        .DOPADOP(NLW_memory_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_5
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_5_DOBDO_UNCONNECTED[31:1],rdata[5]}),
        .DOPADOP(NLW_memory_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_6
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_6_DOBDO_UNCONNECTED[31:1],rdata[6]}),
        .DOPADOP(NLW_memory_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_7
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_7_DOBDO_UNCONNECTED[31:1],rdata[7]}),
        .DOPADOP(NLW_memory_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_8
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_8_DOBDO_UNCONNECTED[31:1],rdata[8]}),
        .DOPADOP(NLW_memory_reg_0_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_8_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM1/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_9
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,dram_rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_9_DOBDO_UNCONNECTED[31:1],rdata[9]}),
        .DOPADOP(NLW_memory_reg_0_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_9_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "ram_sync_read" *) 
module block_design_accelerator_0_0_ram_sync_read_0
   (rdata,
    fclk1,
    dram_wr_en,
    dram_wr_addr,
    rd_addr,
    wdata);
  output [31:0]rdata;
  input fclk1;
  input dram_wr_en;
  input [14:0]dram_wr_addr;
  input [14:0]rd_addr;
  input [31:0]wdata;

  wire [14:0]dram_wr_addr;
  wire dram_wr_en;
  wire fclk1;
  wire [14:0]rd_addr;
  wire [31:0]rdata;
  wire [31:0]wdata;
  wire NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_0_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_1_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_10_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_10_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_10_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_10_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_11_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_11_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_11_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_11_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_12_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_12_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_12_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_12_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_13_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_13_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_13_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_13_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_14_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_14_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_14_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_14_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_15_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_15_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_15_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_15_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_16_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_16_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_16_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_16_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_17_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_17_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_17_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_17_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_18_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_18_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_18_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_18_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_19_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_19_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_19_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_19_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_2_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_20_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_20_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_20_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_20_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_21_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_21_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_21_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_21_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_22_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_22_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_22_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_22_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_23_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_23_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_23_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_23_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_24_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_24_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_24_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_24_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_25_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_25_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_25_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_25_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_26_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_26_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_26_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_26_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_27_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_27_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_27_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_27_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_28_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_28_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_28_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_28_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_29_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_29_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_29_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_29_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_3_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_30_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_30_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_30_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_30_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_31_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_31_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_31_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_31_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_4_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_5_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_6_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_7_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_7_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_8_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_8_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_8_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_8_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_9_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_9_SBITERR_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_9_DOADO_UNCONNECTED;
  wire [31:1]NLW_memory_reg_0_9_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_0
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_0_DOBDO_UNCONNECTED[31:1],rdata[0]}),
        .DOPADOP(NLW_memory_reg_0_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_0_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_1
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[1]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_1_DOBDO_UNCONNECTED[31:1],rdata[1]}),
        .DOPADOP(NLW_memory_reg_0_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_1_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_10
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_10_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_10_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_10_DOBDO_UNCONNECTED[31:1],rdata[10]}),
        .DOPADOP(NLW_memory_reg_0_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_10_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_11
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_11_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[11]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_11_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_11_DOBDO_UNCONNECTED[31:1],rdata[11]}),
        .DOPADOP(NLW_memory_reg_0_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_11_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_12
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_12_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_12_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_12_DOBDO_UNCONNECTED[31:1],rdata[12]}),
        .DOPADOP(NLW_memory_reg_0_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_12_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_13
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_13_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[13]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_13_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_13_DOBDO_UNCONNECTED[31:1],rdata[13]}),
        .DOPADOP(NLW_memory_reg_0_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_13_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_14
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_14_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[14]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_14_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_14_DOBDO_UNCONNECTED[31:1],rdata[14]}),
        .DOPADOP(NLW_memory_reg_0_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_14_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_15
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_15_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[15]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_15_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_15_DOBDO_UNCONNECTED[31:1],rdata[15]}),
        .DOPADOP(NLW_memory_reg_0_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_15_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_16
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_16_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_16_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_16_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[16]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_16_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_16_DOBDO_UNCONNECTED[31:1],rdata[16]}),
        .DOPADOP(NLW_memory_reg_0_16_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_16_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_16_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_16_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_16_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_16_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_16_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_17
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_17_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_17_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_17_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[17]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_17_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_17_DOBDO_UNCONNECTED[31:1],rdata[17]}),
        .DOPADOP(NLW_memory_reg_0_17_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_17_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_17_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_17_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_17_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_17_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_17_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_18
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_18_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_18_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_18_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_18_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_18_DOBDO_UNCONNECTED[31:1],rdata[18]}),
        .DOPADOP(NLW_memory_reg_0_18_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_18_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_18_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_18_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_18_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_18_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_18_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_19
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_19_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_19_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_19_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[19]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_19_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_19_DOBDO_UNCONNECTED[31:1],rdata[19]}),
        .DOPADOP(NLW_memory_reg_0_19_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_19_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_19_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_19_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_19_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_19_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_19_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_2
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_2_DOBDO_UNCONNECTED[31:1],rdata[2]}),
        .DOPADOP(NLW_memory_reg_0_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_2_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_20
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_20_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_20_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_20_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[20]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_20_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_20_DOBDO_UNCONNECTED[31:1],rdata[20]}),
        .DOPADOP(NLW_memory_reg_0_20_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_20_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_20_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_20_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_20_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_20_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_20_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_21
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_21_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_21_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_21_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[21]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_21_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_21_DOBDO_UNCONNECTED[31:1],rdata[21]}),
        .DOPADOP(NLW_memory_reg_0_21_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_21_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_21_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_21_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_21_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_21_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_21_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_22
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_22_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_22_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_22_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[22]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_22_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_22_DOBDO_UNCONNECTED[31:1],rdata[22]}),
        .DOPADOP(NLW_memory_reg_0_22_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_22_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_22_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_22_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_22_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_22_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_22_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_23
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_23_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_23_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_23_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[23]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_23_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_23_DOBDO_UNCONNECTED[31:1],rdata[23]}),
        .DOPADOP(NLW_memory_reg_0_23_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_23_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_23_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_23_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_23_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_23_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_23_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_24
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_24_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_24_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_24_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[24]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_24_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_24_DOBDO_UNCONNECTED[31:1],rdata[24]}),
        .DOPADOP(NLW_memory_reg_0_24_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_24_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_24_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_24_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_24_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_24_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_24_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_25
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_25_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_25_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_25_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[25]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_25_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_25_DOBDO_UNCONNECTED[31:1],rdata[25]}),
        .DOPADOP(NLW_memory_reg_0_25_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_25_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_25_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_25_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_25_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_25_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_25_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_26
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_26_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_26_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_26_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[26]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_26_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_26_DOBDO_UNCONNECTED[31:1],rdata[26]}),
        .DOPADOP(NLW_memory_reg_0_26_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_26_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_26_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_26_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_26_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_26_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_26_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_27
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_27_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_27_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_27_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[27]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_27_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_27_DOBDO_UNCONNECTED[31:1],rdata[27]}),
        .DOPADOP(NLW_memory_reg_0_27_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_27_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_27_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_27_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_27_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_27_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_27_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_28
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_28_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_28_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_28_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[28]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_28_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_28_DOBDO_UNCONNECTED[31:1],rdata[28]}),
        .DOPADOP(NLW_memory_reg_0_28_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_28_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_28_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_28_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_28_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_28_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_28_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_29
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_29_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_29_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_29_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[29]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_29_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_29_DOBDO_UNCONNECTED[31:1],rdata[29]}),
        .DOPADOP(NLW_memory_reg_0_29_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_29_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_29_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_29_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_29_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_29_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_29_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_3
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[3]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_3_DOBDO_UNCONNECTED[31:1],rdata[3]}),
        .DOPADOP(NLW_memory_reg_0_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_3_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_30
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_30_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_30_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_30_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[30]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_30_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_30_DOBDO_UNCONNECTED[31:1],rdata[30]}),
        .DOPADOP(NLW_memory_reg_0_30_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_30_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_30_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_30_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_30_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_30_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_30_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_31
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_31_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_31_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_31_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[31]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_31_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_31_DOBDO_UNCONNECTED[31:1],rdata[31]}),
        .DOPADOP(NLW_memory_reg_0_31_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_31_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_31_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_31_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_31_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_31_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_31_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_4
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_4_DOBDO_UNCONNECTED[31:1],rdata[4]}),
        .DOPADOP(NLW_memory_reg_0_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_4_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_5
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[5]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_5_DOBDO_UNCONNECTED[31:1],rdata[5]}),
        .DOPADOP(NLW_memory_reg_0_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_5_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_6
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_6_DOBDO_UNCONNECTED[31:1],rdata[6]}),
        .DOPADOP(NLW_memory_reg_0_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_6_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_7
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[7]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_7_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_7_DOBDO_UNCONNECTED[31:1],rdata[7]}),
        .DOPADOP(NLW_memory_reg_0_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_7_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_8
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_8_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_8_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_8_DOBDO_UNCONNECTED[31:1],rdata[8]}),
        .DOPADOP(NLW_memory_reg_0_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_8_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d1" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1048576" *) 
  (* RTL_RAM_NAME = "U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_BRAM/memory" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "32767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    memory_reg_0_9
       (.ADDRARDADDR({1'b1,dram_wr_addr}),
        .ADDRBWRADDR({1'b1,rd_addr}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_memory_reg_0_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(fclk1),
        .CLKBWRCLK(fclk1),
        .DBITERR(NLW_memory_reg_0_9_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wdata[9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_memory_reg_0_9_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_memory_reg_0_9_DOBDO_UNCONNECTED[31:1],rdata[9]}),
        .DOPADOP(NLW_memory_reg_0_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dram_wr_en),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_memory_reg_0_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_9_SBITERR_UNCONNECTED),
        .WEA({dram_wr_en,dram_wr_en,dram_wr_en,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "reg_custom" *) 
module block_design_accelerator_0_0_reg_custom
   (Q,
    \output_reg[16]_0 ,
    CLK,
    \output_reg[16]_1 );
  output [16:0]Q;
  input [16:0]\output_reg[16]_0 ;
  input CLK;
  input \output_reg[16]_1 ;

  wire CLK;
  wire [16:0]Q;
  wire [16:0]\output_reg[16]_0 ;
  wire \output_reg[16]_1 ;

  FDCE \output_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [0]),
        .Q(Q[0]));
  FDCE \output_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [10]),
        .Q(Q[10]));
  FDCE \output_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [11]),
        .Q(Q[11]));
  FDCE \output_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [12]),
        .Q(Q[12]));
  FDCE \output_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [13]),
        .Q(Q[13]));
  FDCE \output_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [14]),
        .Q(Q[14]));
  FDCE \output_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [15]),
        .Q(Q[15]));
  FDCE \output_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [16]),
        .Q(Q[16]));
  FDCE \output_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [1]),
        .Q(Q[1]));
  FDCE \output_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [2]),
        .Q(Q[2]));
  FDCE \output_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [3]),
        .Q(Q[3]));
  FDCE \output_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [4]),
        .Q(Q[4]));
  FDCE \output_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [5]),
        .Q(Q[5]));
  FDCE \output_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [6]),
        .Q(Q[6]));
  FDCE \output_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [7]),
        .Q(Q[7]));
  FDCE \output_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [8]),
        .Q(Q[8]));
  FDCE \output_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[16]_1 ),
        .D(\output_reg[16]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "reg_custom" *) 
module block_design_accelerator_0_0_reg_custom__parameterized0
   (Q,
    \output_reg[14]_0 ,
    CLK,
    \output_reg[0]_0 );
  output [14:0]Q;
  input [14:0]\output_reg[14]_0 ;
  input CLK;
  input \output_reg[0]_0 ;

  wire CLK;
  wire [14:0]Q;
  wire \output_reg[0]_0 ;
  wire [14:0]\output_reg[14]_0 ;

  FDCE \output_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [0]),
        .Q(Q[0]));
  FDCE \output_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [10]),
        .Q(Q[10]));
  FDCE \output_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [11]),
        .Q(Q[11]));
  FDCE \output_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [12]),
        .Q(Q[12]));
  FDCE \output_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [13]),
        .Q(Q[13]));
  FDCE \output_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [14]),
        .Q(Q[14]));
  FDCE \output_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [1]),
        .Q(Q[1]));
  FDCE \output_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [2]),
        .Q(Q[2]));
  FDCE \output_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [3]),
        .Q(Q[3]));
  FDCE \output_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [4]),
        .Q(Q[4]));
  FDCE \output_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [5]),
        .Q(Q[5]));
  FDCE \output_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [6]),
        .Q(Q[6]));
  FDCE \output_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [7]),
        .Q(Q[7]));
  FDCE \output_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [8]),
        .Q(Q[8]));
  FDCE \output_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\output_reg[0]_0 ),
        .D(\output_reg[14]_0 [9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "shrinker_fifo" *) 
module block_design_accelerator_0_0_shrinker_fifo_lib_work
   (clear_IBUF,
    \data_reg[0]_0 ,
    empty,
    rd_en0_in,
    rd_en_IBUF,
    rst,
    user_clk,
    valid_OBUF,
    AR,
    CO,
    Q,
    dout);
  input clear_IBUF;
  output \data_reg[0]_0 ;
  input empty;
  output rd_en0_in;
  input rd_en_IBUF;
  input rst;
  input user_clk;
  output valid_OBUF;
  output [0:0]AR;
  input [0:0]CO;
  output [31:0]Q;
  input [31:0]dout;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [31:0]Q;
  wire clear_IBUF;
  wire \data[0]_i_1_n_0 ;
  wire \data[10]_i_1_n_0 ;
  wire \data[11]_i_1_n_0 ;
  wire \data[12]_i_1_n_0 ;
  wire \data[13]_i_1_n_0 ;
  wire \data[14]_i_1_n_0 ;
  wire \data[15]_i_1_n_0 ;
  wire \data[16]_i_1_n_0 ;
  wire \data[17]_i_1_n_0 ;
  wire \data[18]_i_1_n_0 ;
  wire \data[19]_i_1_n_0 ;
  wire \data[1]_i_1_n_0 ;
  wire \data[20]_i_1_n_0 ;
  wire \data[21]_i_1_n_0 ;
  wire \data[22]_i_1_n_0 ;
  wire \data[23]_i_1_n_0 ;
  wire \data[24]_i_1_n_0 ;
  wire \data[25]_i_1_n_0 ;
  wire \data[26]_i_1_n_0 ;
  wire \data[27]_i_1_n_0 ;
  wire \data[28]_i_1_n_0 ;
  wire \data[29]_i_1_n_0 ;
  wire \data[2]_i_1_n_0 ;
  wire \data[30]_i_1_n_0 ;
  wire \data[31]_i_1_n_0 ;
  wire \data[31]_i_2_n_0 ;
  wire \data[3]_i_1_n_0 ;
  wire \data[4]_i_1_n_0 ;
  wire \data[5]_i_1_n_0 ;
  wire \data[6]_i_1_n_0 ;
  wire \data[7]_i_1_n_0 ;
  wire \data[8]_i_1_n_0 ;
  wire \data[9]_i_1_n_0 ;
  wire \data_reg[0]_0 ;
  wire [31:0]dout;
  wire empty;
  wire next_count;
  wire rd_en0_in;
  wire rd_en_IBUF;
  wire rst;
  wire user_clk;
  wire valid_OBUF;

  LUT2 #(
    .INIT(4'hE)) 
    U_FIFO_i_1
       (.I0(rst),
        .I1(clear_IBUF),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hB)) 
    U_FIFO_i_2
       (.I0(rd_en_IBUF),
        .I1(\data_reg[0]_0 ),
        .O(rd_en0_in));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h75)) 
    \count[0]_i_1 
       (.I0(empty),
        .I1(rd_en_IBUF),
        .I2(\data_reg[0]_0 ),
        .O(next_count));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_count),
        .Q(\data_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[0]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[0]),
        .O(\data[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[10]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[10]),
        .O(\data[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[11]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[11]),
        .O(\data[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[12]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[12]),
        .O(\data[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[13]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[13]),
        .O(\data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[14]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[14]),
        .O(\data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[15]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[15]),
        .O(\data[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[16]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[16]),
        .O(\data[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[17]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[17]),
        .O(\data[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[18]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[18]),
        .O(\data[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[19]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[19]),
        .O(\data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[1]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[1]),
        .O(\data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[20]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[20]),
        .O(\data[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[21]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[21]),
        .O(\data[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[22]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[22]),
        .O(\data[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[23]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[23]),
        .O(\data[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[24]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[24]),
        .O(\data[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[25]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[25]),
        .O(\data[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[26]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[26]),
        .O(\data[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[27]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[27]),
        .O(\data[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[28]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[28]),
        .O(\data[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[29]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[29]),
        .O(\data[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[2]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[2]),
        .O(\data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[30]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[30]),
        .O(\data[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \data[31]_i_1 
       (.I0(empty),
        .I1(\data_reg[0]_0 ),
        .I2(rd_en_IBUF),
        .O(\data[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[31]_i_2 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[31]),
        .O(\data[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[3]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[3]),
        .O(\data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[4]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[4]),
        .O(\data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[5]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[5]),
        .O(\data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[6]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[6]),
        .O(\data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[7]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[7]),
        .O(\data[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[8]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[8]),
        .O(\data[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0D00)) 
    \data[9]_i_1 
       (.I0(\data_reg[0]_0 ),
        .I1(rd_en_IBUF),
        .I2(empty),
        .I3(dout[9]),
        .O(\data[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[17] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[18] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[19] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[20] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[21] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[22] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[23] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[24] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[25] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[26] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[27] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[28] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[29] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[30] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[31] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[31]_i_2_n_0 ),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(user_clk),
        .CE(\data[31]_i_1_n_0 ),
        .CLR(AR),
        .D(\data[9]_i_1_n_0 ),
        .Q(Q[9]));
  LUT2 #(
    .INIT(4'h2)) 
    valid_OBUF_inst_i_1
       (.I0(\data_reg[0]_0 ),
        .I1(CO),
        .O(valid_OBUF));
endmodule

module \block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn 
   (clear_IBUF,
    \data_reg[31]_0 ,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    E,
    Q,
    data_IBUF);
  input clear_IBUF;
  output \data_reg[31]_0 ;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [0:0]E;
  output [31:0]Q;
  input [31:0]data_IBUF;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [0:0]E;
  wire [31:0]Q;
  wire clear_IBUF;
  wire \data[0]_i_1_n_0 ;
  wire \data[10]_i_1_n_0 ;
  wire \data[11]_i_1_n_0 ;
  wire \data[12]_i_1_n_0 ;
  wire \data[13]_i_1_n_0 ;
  wire \data[14]_i_1_n_0 ;
  wire \data[15]_i_1_n_0 ;
  wire \data[16]_i_1_n_0 ;
  wire \data[17]_i_1_n_0 ;
  wire \data[18]_i_1_n_0 ;
  wire \data[19]_i_1_n_0 ;
  wire \data[1]_i_1_n_0 ;
  wire \data[20]_i_1_n_0 ;
  wire \data[21]_i_1_n_0 ;
  wire \data[22]_i_1_n_0 ;
  wire \data[23]_i_1_n_0 ;
  wire \data[24]_i_1_n_0 ;
  wire \data[25]_i_1_n_0 ;
  wire \data[26]_i_1_n_0 ;
  wire \data[27]_i_1_n_0 ;
  wire \data[28]_i_1_n_0 ;
  wire \data[29]_i_1_n_0 ;
  wire \data[2]_i_1_n_0 ;
  wire \data[30]_i_1_n_0 ;
  wire \data[31]_i_2_n_0 ;
  wire \data[3]_i_1_n_0 ;
  wire \data[4]_i_1_n_0 ;
  wire \data[5]_i_1_n_0 ;
  wire \data[6]_i_1_n_0 ;
  wire \data[7]_i_1_n_0 ;
  wire \data[8]_i_1_n_0 ;
  wire \data[9]_i_1_n_0 ;
  wire [31:0]data_IBUF;
  wire \data_reg[31]_0 ;
  wire full;
  wire next_count;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  LUT2 #(
    .INIT(4'hE)) 
    U_FIFO_i_1
       (.I0(clear_IBUF),
        .I1(rst),
        .O(AR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    U_FIFO_i_2
       (.I0(\data_reg[31]_0 ),
        .I1(full),
        .O(wr_en2_out));
  LUT4 #(
    .INIT(16'h88F8)) 
    \count[0]_i_1 
       (.I0(full),
        .I1(\data_reg[31]_0 ),
        .I2(wr_en_IBUF),
        .I3(CO),
        .O(next_count));
  FDCE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_count),
        .Q(\data_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[0]_i_1 
       (.I0(data_IBUF[0]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[10]_i_1 
       (.I0(data_IBUF[10]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[11]_i_1 
       (.I0(data_IBUF[11]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[12]_i_1 
       (.I0(data_IBUF[12]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[13]_i_1 
       (.I0(data_IBUF[13]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[14]_i_1 
       (.I0(data_IBUF[14]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[15]_i_1 
       (.I0(data_IBUF[15]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[16]_i_1 
       (.I0(data_IBUF[16]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[17]_i_1 
       (.I0(data_IBUF[17]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[18]_i_1 
       (.I0(data_IBUF[18]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[19]_i_1 
       (.I0(data_IBUF[19]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[1]_i_1 
       (.I0(data_IBUF[1]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[20]_i_1 
       (.I0(data_IBUF[20]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[21]_i_1 
       (.I0(data_IBUF[21]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[22]_i_1 
       (.I0(data_IBUF[22]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[23]_i_1 
       (.I0(data_IBUF[23]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[24]_i_1 
       (.I0(data_IBUF[24]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[25]_i_1 
       (.I0(data_IBUF[25]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[26]_i_1 
       (.I0(data_IBUF[26]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[27]_i_1 
       (.I0(data_IBUF[27]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[28]_i_1 
       (.I0(data_IBUF[28]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[29]_i_1 
       (.I0(data_IBUF[29]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[2]_i_1 
       (.I0(data_IBUF[2]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[30]_i_1 
       (.I0(data_IBUF[30]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[31]_i_2 
       (.I0(data_IBUF[31]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[3]_i_1 
       (.I0(data_IBUF[3]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[4]_i_1 
       (.I0(data_IBUF[4]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[5]_i_1 
       (.I0(data_IBUF[5]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[6]_i_1 
       (.I0(data_IBUF[6]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[7]_i_1 
       (.I0(data_IBUF[7]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[8]_i_1 
       (.I0(data_IBUF[8]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \data[9]_i_1 
       (.I0(data_IBUF[9]),
        .I1(wr_en_IBUF),
        .I2(full),
        .I3(\data_reg[31]_0 ),
        .I4(CO),
        .O(\data[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[0] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[10] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[10]_i_1_n_0 ),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[11] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[11]_i_1_n_0 ),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[12] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[12]_i_1_n_0 ),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[13] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[13]_i_1_n_0 ),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[14] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[14]_i_1_n_0 ),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[15] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[15]_i_1_n_0 ),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[16] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[16]_i_1_n_0 ),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[17] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[17]_i_1_n_0 ),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[18] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[18]_i_1_n_0 ),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[19] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[19]_i_1_n_0 ),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[20] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[20]_i_1_n_0 ),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[21] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[21]_i_1_n_0 ),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[22] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[22]_i_1_n_0 ),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[23] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[23]_i_1_n_0 ),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[24] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[24]_i_1_n_0 ),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[25] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[25]_i_1_n_0 ),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[26] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[26]_i_1_n_0 ),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[27] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[27]_i_1_n_0 ),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[28] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[28]_i_1_n_0 ),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[29] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[29]_i_1_n_0 ),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[30] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[30]_i_1_n_0 ),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[31] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[31]_i_2_n_0 ),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[7]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[8]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[9] 
       (.C(user_clk),
        .CE(E),
        .CLR(AR),
        .D(\data[9]_i_1_n_0 ),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ready_OBUF_inst_i_1
       (.I0(\data_reg[31]_0 ),
        .I1(full),
        .O(ready_OBUF));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module block_design_accelerator_0_0_synchronizer_dual_flop_lib_work
   (actually_empty,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    go_IBUF,
    got_it_tg,
    got_it_tg_ff,
    got_it_tg_sync,
    handshake_go,
    rst0_out,
    state_1,
    \^state_reg ,
    state_reg,
    take_it_tg,
    take_it_tg_reg,
    user_clk,
    CO,
    state);
  input actually_empty;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input go_IBUF;
  input got_it_tg;
  input got_it_tg_ff;
  output got_it_tg_sync;
  input handshake_go;
  input rst0_out;
  input state_1;
  output \^state_reg ;
  output [1:0]state_reg;
  input take_it_tg;
  output take_it_tg_reg;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire actually_empty;
  wire busy;
  wire busy_reg;
  wire [0:0]cdc_reg_n_0_;
  wire dram_clk_IBUF_BUFG;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_1;
  wire \^state_reg ;
  wire [1:0]state_reg;
  wire [0:0]sync1_reg_n_0_;
  wire take_it_tg;
  wire take_it_tg_reg;
  wire user_clk;

  LUT6 #(
    .INIT(64'hC3FFFFAA000000AA)) 
    busy_i_1
       (.I0(go_IBUF),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(state[1]),
        .I4(state[0]),
        .I5(busy),
        .O(busy_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg),
        .Q(cdc_reg_n_0_));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1_reg_n_0_),
        .Q(got_it_tg_sync));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \state[0]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(go_IBUF),
        .I4(state[1]),
        .O(state_reg[0]));
  LUT6 #(
    .INIT(64'h909F9F9F60606060)) 
    \state[1]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(CO),
        .I4(actually_empty),
        .I5(state[1]),
        .O(state_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    state_i_1
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state_1),
        .I3(handshake_go),
        .O(\^state_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc_reg_n_0_),
        .Q(sync1_reg_n_0_));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h82FF7D00)) 
    take_it_tg_i_1
       (.I0(state_1),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(handshake_go),
        .I4(take_it_tg),
        .O(take_it_tg_reg));
endmodule

module \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_rd_ram1.edn 
   (busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    go_IBUF,
    got_it_tg,
    got_it_tg_ff_reg,
    got_it_tg_ff_reg_0,
    handshake_go,
    state_0,
    \^state_reg ,
    state_reg,
    take_it_tg,
    take_it_tg_reg,
    user_clk,
    AR);
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input go_IBUF;
  input got_it_tg;
  output got_it_tg_ff_reg;
  input got_it_tg_ff_reg_0;
  input handshake_go;
  input state_0;
  output \^state_reg ;
  input [1:0]state_reg;
  input take_it_tg;
  output take_it_tg_reg;
  input user_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire busy;
  wire busy_reg;
  wire [0:0]cdc_reg_n_0_;
  wire dram_clk_IBUF_BUFG;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff_reg;
  wire got_it_tg_ff_reg_0;
  wire handshake_go;
  wire state_0;
  wire \^state_reg ;
  wire [1:0]state_reg;
  wire [0:0]sync1_reg_n_0_;
  wire take_it_tg;
  wire take_it_tg_reg;
  wire user_clk;

  LUT6 #(
    .INIT(64'hC3FFFFAA000000AA)) 
    busy_i_1
       (.I0(go_IBUF),
        .I1(got_it_tg_ff_reg),
        .I2(got_it_tg_ff_reg_0),
        .I3(state_reg[0]),
        .I4(state_reg[1]),
        .I5(busy),
        .O(busy_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(got_it_tg),
        .Q(cdc_reg_n_0_));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_reg_n_0_),
        .Q(got_it_tg_ff_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    state_i_1
       (.I0(got_it_tg_ff_reg),
        .I1(got_it_tg_ff_reg_0),
        .I2(state_0),
        .I3(handshake_go),
        .O(\^state_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(cdc_reg_n_0_),
        .Q(sync1_reg_n_0_));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hD55D2AA2)) 
    take_it_tg_i_1
       (.I0(handshake_go),
        .I1(state_0),
        .I2(got_it_tg_ff_reg_0),
        .I3(got_it_tg_ff_reg),
        .I4(take_it_tg),
        .O(take_it_tg_reg));
endmodule

module \block_design_accelerator_0_0_synchronizer_dual_flop_lib_work_file_dram_wr_ram0.edn 
   (actually_empty,
    busy,
    busy_reg,
    dram_clk_IBUF_BUFG,
    go_IBUF,
    got_it_tg,
    got_it_tg_ff,
    got_it_tg_sync,
    handshake_go,
    rst0_out,
    state_1,
    \^state_reg ,
    state_reg,
    take_it_tg,
    take_it_tg_reg,
    user_clk,
    CO,
    state);
  input actually_empty;
  input busy;
  output busy_reg;
  input dram_clk_IBUF_BUFG;
  input go_IBUF;
  input got_it_tg;
  input got_it_tg_ff;
  output got_it_tg_sync;
  input handshake_go;
  input rst0_out;
  input state_1;
  output \^state_reg ;
  output [1:0]state_reg;
  input take_it_tg;
  output take_it_tg_reg;
  input user_clk;
  input [0:0]CO;
  input [1:0]state;

  wire [0:0]CO;
  wire actually_empty;
  wire busy;
  wire busy_reg;
  wire [0:0]cdc_reg_n_0_;
  wire dram_clk_IBUF_BUFG;
  wire go_IBUF;
  wire got_it_tg;
  wire got_it_tg_ff;
  wire got_it_tg_sync;
  wire handshake_go;
  wire rst0_out;
  wire [1:0]state;
  wire state_1;
  wire \^state_reg ;
  wire [1:0]state_reg;
  wire [0:0]sync1_reg_n_0_;
  wire take_it_tg;
  wire take_it_tg_reg;
  wire user_clk;

  LUT6 #(
    .INIT(64'hC3FFFFAA000000AA)) 
    busy_i_1
       (.I0(go_IBUF),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(state[1]),
        .I4(state[0]),
        .I5(busy),
        .O(busy_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(got_it_tg),
        .Q(cdc_reg_n_0_));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1_reg_n_0_),
        .Q(got_it_tg_sync));
  LUT5 #(
    .INIT(32'h90909F90)) 
    \state[0]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(go_IBUF),
        .I4(state[1]),
        .O(state_reg[0]));
  LUT6 #(
    .INIT(64'h909F9F9F60606060)) 
    \state[1]_i_1 
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state[0]),
        .I3(CO),
        .I4(actually_empty),
        .I5(state[1]),
        .O(state_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFF90)) 
    state_i_1
       (.I0(got_it_tg_ff),
        .I1(got_it_tg_sync),
        .I2(state_1),
        .I3(handshake_go),
        .O(\^state_reg ));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc_reg_n_0_),
        .Q(sync1_reg_n_0_));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h82FF7D00)) 
    take_it_tg_i_1
       (.I0(state_1),
        .I1(got_it_tg_ff),
        .I2(got_it_tg_sync),
        .I3(handshake_go),
        .I4(take_it_tg),
        .O(take_it_tg_reg));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work
   (addr_current_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    got_it_tg,
    got_it_tg_reg,
    rst0_out,
    state_0,
    state_reg,
    take_it_tg,
    take_it_tg_ff,
    take_it_tg_sync,
    user_clk);
  output [0:0]addr_current_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input got_it_tg;
  output got_it_tg_reg;
  input rst0_out;
  input state_0;
  output state_reg;
  input take_it_tg;
  input take_it_tg_ff;
  output take_it_tg_sync;
  input user_clk;

  wire [0:0]addr_current_reg;
  wire cdc;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire got_it_tg;
  wire got_it_tg_reg;
  wire rst0_out;
  wire state_0;
  wire state_reg;
  wire sync1;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0090FFFF)) 
    \addr_current[0]_i_1 
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(addr_current_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg),
        .Q(cdc));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00900000)) 
    dram_wr_en_OBUF_inst_i_1
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(dram_wr_en_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    got_it_tg_i_1
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .I2(got_it_tg),
        .O(got_it_tg_reg));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1),
        .Q(take_it_tg_sync));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    state_i_1__0
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(state_0),
        .O(state_reg));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc),
        .Q(sync1));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_rd_ram1.edn 
   (addr_current_reg,
    dram_clk_IBUF_BUFG,
    dram_rd_en_OBUF,
    dram_rd_flush_OBUF,
    dram_ready_IBUF,
    got_it_tg,
    got_it_tg_reg,
    prog_full,
    stall_IBUF,
    state,
    state_reg,
    take_it_tg,
    take_it_tg_ff,
    take_it_tg_sync,
    user_clk,
    AR);
  output [0:0]addr_current_reg;
  input dram_clk_IBUF_BUFG;
  output dram_rd_en_OBUF;
  output dram_rd_flush_OBUF;
  input dram_ready_IBUF;
  input got_it_tg;
  output got_it_tg_reg;
  input prog_full;
  input stall_IBUF;
  input state;
  output state_reg;
  input take_it_tg;
  input take_it_tg_ff;
  output take_it_tg_sync;
  input user_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]addr_current_reg;
  wire cdc;
  wire dram_clk_IBUF_BUFG;
  wire dram_rd_en_OBUF;
  wire dram_rd_flush_OBUF;
  wire dram_ready_IBUF;
  wire got_it_tg;
  wire got_it_tg_reg;
  wire prog_full;
  wire stall_IBUF;
  wire state;
  wire state_reg;
  wire sync1;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  LUT6 #(
    .INIT(64'h02000002FFFFFFFF)) 
    \addr_current[0]_i_1 
       (.I0(dram_ready_IBUF),
        .I1(stall_IBUF),
        .I2(prog_full),
        .I3(take_it_tg_ff),
        .I4(take_it_tg_sync),
        .I5(state),
        .O(addr_current_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(take_it_tg),
        .Q(cdc));
  LUT6 #(
    .INIT(64'h0008000000000008)) 
    dram_rd_en_OBUF_inst_i_1
       (.I0(state),
        .I1(dram_ready_IBUF),
        .I2(stall_IBUF),
        .I3(prog_full),
        .I4(take_it_tg_ff),
        .I5(take_it_tg_sync),
        .O(dram_rd_en_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    dram_rd_flush_OBUF_inst_i_1
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .O(dram_rd_flush_OBUF));
  LUT3 #(
    .INIT(8'h96)) 
    got_it_tg_i_1
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(got_it_tg),
        .O(got_it_tg_reg));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1),
        .Q(take_it_tg_sync));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    state_i_1__0
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .I2(state),
        .O(state_reg));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(AR),
        .D(cdc),
        .Q(sync1));
endmodule

(* ORIG_REF_NAME = "synchronizer_dual_flop" *) 
module \block_design_accelerator_0_0_synchronizer_dual_flop_0_lib_work_file_dram_wr_ram0.edn 
   (addr_current_reg,
    dram_clk_IBUF_BUFG,
    dram_ready_IBUF,
    dram_wr_en_OBUF,
    empty,
    got_it_tg,
    got_it_tg_reg,
    rst0_out,
    state_0,
    state_reg,
    take_it_tg,
    take_it_tg_ff,
    take_it_tg_sync,
    user_clk);
  output [0:0]addr_current_reg;
  input dram_clk_IBUF_BUFG;
  input dram_ready_IBUF;
  output dram_wr_en_OBUF;
  input empty;
  input got_it_tg;
  output got_it_tg_reg;
  input rst0_out;
  input state_0;
  output state_reg;
  input take_it_tg;
  input take_it_tg_ff;
  output take_it_tg_sync;
  input user_clk;

  wire [0:0]addr_current_reg;
  wire cdc;
  wire dram_clk_IBUF_BUFG;
  wire dram_ready_IBUF;
  wire dram_wr_en_OBUF;
  wire empty;
  wire got_it_tg;
  wire got_it_tg_reg;
  wire rst0_out;
  wire state_0;
  wire state_reg;
  wire sync1;
  wire take_it_tg;
  wire take_it_tg_ff;
  wire take_it_tg_sync;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0090FFFF)) 
    \addr_current[0]_i_1 
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(addr_current_reg));
  FDCE #(
    .INIT(1'b0)) 
    \cdc_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(take_it_tg),
        .Q(cdc));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00900000)) 
    dram_wr_en_OBUF_inst_i_1
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(dram_ready_IBUF),
        .I3(empty),
        .I4(state_0),
        .O(dram_wr_en_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    got_it_tg_i_1
       (.I0(take_it_tg_ff),
        .I1(take_it_tg_sync),
        .I2(got_it_tg),
        .O(got_it_tg_reg));
  FDCE #(
    .INIT(1'b0)) 
    \output_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(sync1),
        .Q(take_it_tg_sync));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    state_i_1__0
       (.I0(take_it_tg_sync),
        .I1(take_it_tg_ff),
        .I2(state_0),
        .O(state_reg));
  FDCE #(
    .INIT(1'b0)) 
    \sync1_reg[0] 
       (.C(dram_clk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst0_out),
        .D(cdc),
        .Q(sync1));
endmodule

(* ORIG_REF_NAME = "user_app" *) 
module block_design_accelerator_0_0_user_app
   (go_0,
    AS,
    clear,
    go,
    wr_en,
    rd_en,
    ram1_rd_clear_reg,
    ram1_rd_go_reg,
    reg_rst_reg,
    CLK,
    \FSM_onehot_state_reg[1] ,
    \reg_size_reg[16] ,
    \reg_ram1_wr_addr_reg[14] ,
    \reg_ram0_rd_addr_reg[14] ,
    ram1_wr_clear,
    flush_s,
    flush_s_1,
    \ram0_wr_data_reg[31] ,
    \ram0_wr_addr_reg[14] ,
    \ram0_wr_size_reg[15] ,
    \ram1_rd_addr_reg[14] ,
    \ram1_rd_size_reg[15] ,
    \rd_data_reg[31] ,
    fclk0,
    s00_axi_araddr,
    data,
    s00_axi_aresetn,
    s00_axi_arvalid,
    Q,
    s00_axi_wdata,
    \prev_addr_reg[15] ,
    \prev_addr_reg[15]_0 ,
    s00_axi_wvalid,
    s00_axi_awvalid,
    done,
    dram0_rd_flush,
    dram_rd_flush);
  output go_0;
  output [0:0]AS;
  output clear;
  output go;
  output wr_en;
  output rd_en;
  output ram1_rd_clear_reg;
  output ram1_rd_go_reg;
  output reg_rst_reg;
  output CLK;
  output \FSM_onehot_state_reg[1] ;
  output [16:0]\reg_size_reg[16] ;
  output [14:0]\reg_ram1_wr_addr_reg[14] ;
  output [14:0]\reg_ram0_rd_addr_reg[14] ;
  output ram1_wr_clear;
  output flush_s;
  output flush_s_1;
  output [31:0]\ram0_wr_data_reg[31] ;
  output [14:0]\ram0_wr_addr_reg[14] ;
  output [15:0]\ram0_wr_size_reg[15] ;
  output [14:0]\ram1_rd_addr_reg[14] ;
  output [15:0]\ram1_rd_size_reg[15] ;
  output [31:0]\rd_data_reg[31] ;
  input fclk0;
  input [17:0]s00_axi_araddr;
  input [31:0]data;
  input s00_axi_aresetn;
  input s00_axi_arvalid;
  input [17:0]Q;
  input [31:0]s00_axi_wdata;
  input \prev_addr_reg[15] ;
  input \prev_addr_reg[15]_0 ;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input done;
  input dram0_rd_flush;
  input dram_rd_flush;

  wire [0:0]AS;
  wire CLK;
  wire \FSM_onehot_state_reg[1] ;
  wire [17:0]Q;
  wire clear;
  wire [31:0]data;
  wire done;
  wire done_0;
  wire dram0_rd_flush;
  wire dram_rd_flush;
  wire fclk0;
  wire flush_s;
  wire flush_s_1;
  wire go;
  wire go_0;
  wire \prev_addr_reg[15] ;
  wire \prev_addr_reg[15]_0 ;
  wire [14:0]\ram0_wr_addr_reg[14] ;
  wire [31:0]\ram0_wr_data_reg[31] ;
  wire [15:0]\ram0_wr_size_reg[15] ;
  wire [14:0]\ram1_rd_addr_reg[14] ;
  wire ram1_rd_clear_reg;
  wire ram1_rd_go_reg;
  wire [15:0]\ram1_rd_size_reg[15] ;
  wire ram1_wr_clear;
  wire [31:0]\rd_data_reg[31] ;
  wire rd_en;
  wire [14:0]\reg_ram0_rd_addr_reg[14] ;
  wire [14:0]\reg_ram1_wr_addr_reg[14] ;
  wire reg_rst_reg;
  wire [16:0]\reg_size_reg[16] ;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire wr_en;

  block_design_accelerator_0_0_ctrl U_CTRL
       (.CLK(CLK),
        .\FSM_onehot_state_reg[0]_0 (ram1_wr_clear),
        .\FSM_onehot_state_reg[0]_1 (reg_rst_reg),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1] ),
        .done(done),
        .done_0(done_0),
        .fclk0(fclk0),
        .\output_reg[14] (go_0));
  block_design_accelerator_0_0_memory_map U_MMAP
       (.AR(AS),
        .Q(Q),
        .clear(clear),
        .data(data),
        .done_0(done_0),
        .dram0_rd_flush(dram0_rd_flush),
        .dram_rd_flush(dram_rd_flush),
        .fclk0(fclk0),
        .flush_s(flush_s),
        .flush_s_1(flush_s_1),
        .go(go),
        .go_0(go_0),
        .\prev_addr_reg[15]_0 (\prev_addr_reg[15] ),
        .\prev_addr_reg[15]_1 (\prev_addr_reg[15]_0 ),
        .\ram0_wr_addr_reg[14]_0 (\ram0_wr_addr_reg[14] ),
        .\ram0_wr_data_reg[31]_0 (\ram0_wr_data_reg[31] ),
        .\ram0_wr_size_reg[15]_0 (\ram0_wr_size_reg[15] ),
        .\ram1_rd_addr_reg[14]_0 (\ram1_rd_addr_reg[14] ),
        .ram1_rd_clear_reg_0(ram1_rd_clear_reg),
        .ram1_rd_go_reg_0(ram1_rd_go_reg),
        .\ram1_rd_size_reg[15]_0 (\ram1_rd_size_reg[15] ),
        .\rd_data_reg[31]_0 (\rd_data_reg[31] ),
        .rd_en(rd_en),
        .\reg_ram0_rd_addr_reg[14]_0 (\reg_ram0_rd_addr_reg[14] ),
        .\reg_ram1_wr_addr_reg[14]_0 (\reg_ram1_wr_addr_reg[14] ),
        .reg_rst_reg_0(reg_rst_reg),
        .\reg_size_reg[16]_0 (\reg_size_reg[16] ),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "width_change_fifo" *) 
module block_design_accelerator_0_0_width_change_fifo_lib_work
   (clear_IBUF,
    count_reg,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    D,
    Q,
    din);
  input clear_IBUF;
  output [16:16]count_reg;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [15:0]D;
  output [1:0]Q;
  output [31:0]din;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]Q;
  wire clear_IBUF;
  wire [16:16]count_reg;
  wire [31:0]din;
  wire full;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  block_design_accelerator_0_0_expander_fifo \U_EXPAND.U_EXPAND_FIFO 
       (.AR(AR),
        .CO(CO),
        .D(D),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .count_reg(count_reg),
        .din(din),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
endmodule

module \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_rd_ram1.edn 
   (clear_IBUF,
    empty,
    rd_en0_in,
    rd_en_IBUF,
    rst,
    update_count0,
    user_clk,
    valid_OBUF,
    AR,
    CO,
    Q,
    dout);
  input clear_IBUF;
  input empty;
  output rd_en0_in;
  input rd_en_IBUF;
  input rst;
  output update_count0;
  input user_clk;
  output valid_OBUF;
  output [0:0]AR;
  input [0:0]CO;
  output [31:0]Q;
  input [31:0]dout;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [31:0]Q;
  wire clear_IBUF;
  wire [31:0]dout;
  wire empty;
  wire rd_en0_in;
  wire rd_en_IBUF;
  wire rst;
  wire update_count0;
  wire user_clk;
  wire valid_OBUF;

  block_design_accelerator_0_0_shrinker_fifo_lib_work \U_SHRINK.U_SHRINK_FIFO 
       (.AR(AR),
        .CO(CO),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .\data_reg[0]_0 (update_count0),
        .dout(dout),
        .empty(empty),
        .rd_en0_in(rd_en0_in),
        .rd_en_IBUF(rd_en_IBUF),
        .rst(rst),
        .user_clk(user_clk),
        .valid_OBUF(valid_OBUF));
endmodule

module \block_design_accelerator_0_0_width_change_fifo_lib_work_file_dram_wr_ram0.edn 
   (clear_IBUF,
    count,
    full,
    ready_OBUF,
    rst,
    user_clk,
    wr_en2_out,
    wr_en_IBUF,
    AR,
    CO,
    E,
    Q,
    data_IBUF);
  input clear_IBUF;
  output count;
  input full;
  output ready_OBUF;
  input rst;
  input user_clk;
  output wr_en2_out;
  input wr_en_IBUF;
  output [0:0]AR;
  input [0:0]CO;
  input [0:0]E;
  output [31:0]Q;
  input [31:0]data_IBUF;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [0:0]E;
  wire [31:0]Q;
  wire clear_IBUF;
  wire count;
  wire [31:0]data_IBUF;
  wire full;
  wire ready_OBUF;
  wire rst;
  wire user_clk;
  wire wr_en2_out;
  wire wr_en_IBUF;

  \block_design_accelerator_0_0_shrinker_fifo_lib_work_file_dram_wr_ram0.edn  \U_SHRINK.U_SHRINK_FIFO 
       (.AR(AR),
        .CO(CO),
        .E(E),
        .Q(Q),
        .clear_IBUF(clear_IBUF),
        .data_IBUF(data_IBUF),
        .\data_reg[31]_0 (count),
        .full(full),
        .ready_OBUF(ready_OBUF),
        .rst(rst),
        .user_clk(user_clk),
        .wr_en2_out(wr_en2_out),
        .wr_en_IBUF(wr_en_IBUF));
endmodule

(* ORIG_REF_NAME = "wrapper" *) 
module block_design_accelerator_0_0_wrapper
   (SR,
    \rd_data_reg[31] ,
    fclk1,
    fclk0,
    s00_axi_araddr,
    s00_axi_aresetn,
    s00_axi_arvalid,
    Q,
    s00_axi_wdata,
    \prev_addr_reg[15] ,
    \prev_addr_reg[15]_0 ,
    s00_axi_wvalid,
    s00_axi_awvalid);
  output [0:0]SR;
  output [31:0]\rd_data_reg[31] ;
  input fclk1;
  input fclk0;
  input [17:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input s00_axi_arvalid;
  input [17:0]Q;
  input [31:0]s00_axi_wdata;
  input \prev_addr_reg[15] ;
  input \prev_addr_reg[15]_0 ;
  input s00_axi_wvalid;
  input s00_axi_awvalid;

  wire [17:0]Q;
  wire [0:0]SR;
  wire U_DRAM0_RD_CUST_n_16;
  wire U_USER_APP_n_10;
  wire U_USER_APP_n_8;
  wire [14:0]dram0_rd_addr;
  wire [31:0]dram0_rd_data;
  wire dram0_rd_en;
  wire dram0_rd_flush;
  wire dram0_rd_valid;
  wire [14:0]dram0_wr_addr;
  wire [31:0]dram0_wr_data;
  wire dram0_wr_en;
  wire [14:0]dram1_rd_addr;
  wire [31:0]dram1_rd_data;
  wire dram1_rd_en;
  wire dram1_rd_flush;
  wire dram1_rd_valid;
  wire [14:0]dram1_wr_addr;
  wire [31:0]dram1_wr_data;
  wire dram1_wr_en;
  wire fclk0;
  wire fclk1;
  wire flush_s;
  wire flush_s_0;
  wire go;
  wire lopt;
  wire lopt_1;
  wire \prev_addr_reg[15] ;
  wire \prev_addr_reg[15]_0 ;
  wire [15:0]ram0_rd_data;
  wire [14:0]ram0_wr_addr;
  wire ram0_wr_clear;
  wire [31:0]ram0_wr_data;
  wire ram0_wr_done;
  wire ram0_wr_go;
  wire ram0_wr_ready;
  wire [15:0]ram0_wr_size;
  wire ram0_wr_valid;
  wire [14:0]ram1_rd_addr;
  wire ram1_rd_clear;
  wire [31:0]ram1_rd_data;
  wire ram1_rd_done;
  wire ram1_rd_go;
  wire ram1_rd_rd_en;
  wire [15:0]ram1_rd_size;
  wire ram1_rd_valid;
  wire [14:0]ram1_wr_addr;
  wire ram1_wr_clear;
  wire ram1_wr_done;
  wire ram1_wr_go;
  wire ram1_wr_ready;
  wire [16:0]ram1_wr_size;
  wire [31:0]\rd_data_reg[31] ;
  wire [14:0]reg_ram0_rd_addr;
  wire [17:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;

  block_design_accelerator_0_0_dram_model U_DRAM0
       (.din({dram0_rd_data[15:0],dram0_rd_data[31:16]}),
        .dram0_rd_en(dram0_rd_en),
        .dram_wr_addr(dram0_wr_addr),
        .dram_wr_en(dram0_wr_en),
        .fclk1(fclk1),
        .flush_s(flush_s_0),
        .rd_addr(dram0_rd_addr),
        .wdata(dram0_wr_data),
        .wr_en(dram0_rd_valid));
  block_design_accelerator_0_0_dram_rd_ram0_custom U_DRAM0_RD_CUST
       (.CLK(ram1_wr_go),
        .Q(ram1_wr_size),
        .din({dram0_rd_data[15:0],dram0_rd_data[31:16]}),
        .dout(ram0_rd_data),
        .dram0_rd_en(dram0_rd_en),
        .dram0_rd_flush(dram0_rd_flush),
        .empty_fwft_i_reg(U_DRAM0_RD_CUST_n_16),
        .fclk0(fclk0),
        .fclk1(fclk1),
        .go(go),
        .\output_reg[0] (U_USER_APP_n_8),
        .\output_reg[14] (reg_ram0_rd_addr),
        .rd_addr(dram0_rd_addr),
        .ready(ram1_wr_ready),
        .temp_signal_go_side_reg(U_USER_APP_n_10),
        .wr_en(dram0_rd_valid));
  block_design_accelerator_0_0_dram_wr_ram0 U_DRAM0_WR
       (.clear(ram0_wr_clear),
        .data(ram0_wr_data),
        .done(ram0_wr_done),
        .dram_clk(fclk1),
        .dram_ready(1'b1),
        .dram_wr_addr(dram0_wr_addr),
        .dram_wr_data(dram0_wr_data),
        .dram_wr_en(dram0_wr_en),
        .dram_wr_pending(dram0_wr_en),
        .go(ram0_wr_go),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .ready(ram0_wr_ready),
        .rst(U_USER_APP_n_8),
        .size(ram0_wr_size),
        .start_addr(ram0_wr_addr),
        .user_clk(fclk0),
        .wr_en(ram0_wr_valid));
  block_design_accelerator_0_0_dram_model__parameterized0 U_DRAM1
       (.dram_rd_addr(dram1_rd_addr),
        .dram_rd_en(dram1_rd_en),
        .dram_rd_valid(dram1_rd_valid),
        .dram_wr_addr(dram1_wr_addr),
        .dram_wr_en(dram1_wr_en),
        .fclk1(fclk1),
        .flush_s(flush_s),
        .rdata(dram1_rd_data),
        .wdata(dram1_wr_data));
  block_design_accelerator_0_0_dram_rd_ram1 U_DRAM1_RD
       (.clear(ram1_rd_clear),
        .data(ram1_rd_data),
        .done(ram1_rd_done),
        .dram_clk(fclk1),
        .dram_rd_addr(dram1_rd_addr),
        .dram_rd_data(dram1_rd_data),
        .dram_rd_en(dram1_rd_en),
        .dram_rd_flush(dram1_rd_flush),
        .dram_rd_valid(dram1_rd_valid),
        .dram_ready(1'b1),
        .go(ram1_rd_go),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .rd_en(ram1_rd_rd_en),
        .rst(U_USER_APP_n_8),
        .size(ram1_rd_size),
        .stall(1'b0),
        .start_addr(ram1_rd_addr),
        .user_clk(fclk0),
        .valid(ram1_rd_valid));
  block_design_accelerator_0_0_dram_wr_ram1 U_DRAM1_WR
       (.clear(ram1_wr_clear),
        .data(ram0_rd_data),
        .done(ram1_wr_done),
        .dram_clk(fclk1),
        .dram_ready(1'b1),
        .dram_wr_addr(dram1_wr_addr),
        .dram_wr_data(dram1_wr_data),
        .dram_wr_en(dram1_wr_en),
        .dram_wr_pending(dram1_wr_en),
        .go(ram1_wr_go),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .ready(ram1_wr_ready),
        .rst(U_USER_APP_n_8),
        .size(ram1_wr_size),
        .start_addr(ram1_wr_addr),
        .user_clk(fclk0),
        .wr_en(U_DRAM0_RD_CUST_n_16));
  block_design_accelerator_0_0_user_app U_USER_APP
       (.AS(SR),
        .CLK(ram1_wr_go),
        .\FSM_onehot_state_reg[1] (U_USER_APP_n_10),
        .Q(Q),
        .clear(ram0_wr_clear),
        .data(ram1_rd_data),
        .done(ram1_wr_done),
        .dram0_rd_flush(dram0_rd_flush),
        .dram_rd_flush(dram1_rd_flush),
        .fclk0(fclk0),
        .flush_s(flush_s_0),
        .flush_s_1(flush_s),
        .go(ram0_wr_go),
        .go_0(go),
        .\prev_addr_reg[15] (\prev_addr_reg[15] ),
        .\prev_addr_reg[15]_0 (\prev_addr_reg[15]_0 ),
        .\ram0_wr_addr_reg[14] (ram0_wr_addr),
        .\ram0_wr_data_reg[31] (ram0_wr_data),
        .\ram0_wr_size_reg[15] (ram0_wr_size),
        .\ram1_rd_addr_reg[14] (ram1_rd_addr),
        .ram1_rd_clear_reg(ram1_rd_clear),
        .ram1_rd_go_reg(ram1_rd_go),
        .\ram1_rd_size_reg[15] (ram1_rd_size),
        .ram1_wr_clear(ram1_wr_clear),
        .\rd_data_reg[31] (\rd_data_reg[31] ),
        .rd_en(ram1_rd_rd_en),
        .\reg_ram0_rd_addr_reg[14] (reg_ram0_rd_addr),
        .\reg_ram1_wr_addr_reg[14] (ram1_wr_addr),
        .reg_rst_reg(U_USER_APP_n_8),
        .\reg_size_reg[16] (ram1_wr_size),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid),
        .wr_en(ram0_wr_valid));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay
   (din,
    rdata,
    fclk1,
    \U_CYCLES_GT_0.regs_reg[8][31]_0 ,
    flush_s);
  output [31:0]din;
  input [31:0]rdata;
  input fclk1;
  input \U_CYCLES_GT_0.regs_reg[8][31]_0 ;
  input flush_s;

  wire \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[8][31]_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__0_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__10_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__11_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__12_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__13_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__14_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__15_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__16_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__17_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__18_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__19_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__1_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__20_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__21_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__22_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__23_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__24_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__25_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__26_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__27_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__28_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__29_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__2_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__30_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__3_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__6_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__7_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__8_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate__9_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate_n_0 ;
  wire [31:0]din;
  wire fclk1;
  wire flush_s;
  wire [31:0]rdata;

  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[0]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[10]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[11]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[12]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[13]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[14]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[15]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[16]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[17]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[18]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[19]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[1]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[20]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[21]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[22]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[23]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[24]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[25]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[26]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[27]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[28]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[29]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[2]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[30]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[31]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[3]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[4]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[5]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[6]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[7]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[8]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_RD_DELAY/U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(rdata[9]),
        .Q(\U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  FDRE \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][0]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][10]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][11]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][12]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][13]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][14]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][15]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][16]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][17]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][18]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][19]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][1]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][20]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][21]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][22]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][23]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][24]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][25]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][26]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][27]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][28]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][29]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][2]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][30]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][31]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][3]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][4]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][5]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][6]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][7]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][8]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDRE \U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][9]_srl7_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .R(1'b0));
  FDCE \U_CYCLES_GT_0.regs_reg[8][0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__30_n_0 ),
        .Q(din[16]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][10] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__20_n_0 ),
        .Q(din[26]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][11] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__19_n_0 ),
        .Q(din[27]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][12] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__18_n_0 ),
        .Q(din[28]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][13] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__17_n_0 ),
        .Q(din[29]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][14] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__16_n_0 ),
        .Q(din[30]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][15] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__15_n_0 ),
        .Q(din[31]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][16] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__14_n_0 ),
        .Q(din[0]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][17] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__13_n_0 ),
        .Q(din[1]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][18] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__12_n_0 ),
        .Q(din[2]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][19] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__11_n_0 ),
        .Q(din[3]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][1] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__29_n_0 ),
        .Q(din[17]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][20] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__10_n_0 ),
        .Q(din[4]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][21] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__9_n_0 ),
        .Q(din[5]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][22] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__8_n_0 ),
        .Q(din[6]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][23] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__7_n_0 ),
        .Q(din[7]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][24] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__6_n_0 ),
        .Q(din[8]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][25] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__5_n_0 ),
        .Q(din[9]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][26] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__4_n_0 ),
        .Q(din[10]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][27] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__3_n_0 ),
        .Q(din[11]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][28] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__2_n_0 ),
        .Q(din[12]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][29] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__1_n_0 ),
        .Q(din[13]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][2] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__28_n_0 ),
        .Q(din[18]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][30] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__0_n_0 ),
        .Q(din[14]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][31] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate_n_0 ),
        .Q(din[15]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][3] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__27_n_0 ),
        .Q(din[19]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][4] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__26_n_0 ),
        .Q(din[20]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][5] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__25_n_0 ),
        .Q(din[21]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][6] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__24_n_0 ),
        .Q(din[22]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][7] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__23_n_0 ),
        .Q(din[23]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][8] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__22_n_0 ),
        .Q(din[24]));
  FDCE \U_CYCLES_GT_0.regs_reg[8][9] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate__21_n_0 ),
        .Q(din[25]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][31]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__0 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][30]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__1 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][29]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__10 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][20]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__11 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][19]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__12 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][18]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__13 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][17]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__14 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][16]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__15 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][15]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__16 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][14]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__17 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][13]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__18 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][12]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__19 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][11]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__2 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][28]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__20 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][10]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__21 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][9]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__22 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][8]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__23 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][7]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__24 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][6]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__25 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][5]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__26 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][4]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__27 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][3]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__28 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][2]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__29 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][1]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__3 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][27]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__30 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__4 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][26]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__5 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][25]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__6 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][24]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__7 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][23]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__8 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][22]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate__9 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][21]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg[8][31]_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate__9_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0
   (dram_rd_valid,
    dram_rd_en,
    fclk1,
    flush_s);
  output dram_rd_valid;
  input dram_rd_en;
  input fclk1;
  input flush_s;

  wire dram_rd_en;
  wire dram_rd_valid;
  wire fclk1;
  wire flush_s;

  FDCE \U_CYCLES_GT_0.regs_reg[0][0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(dram_rd_en),
        .Q(dram_rd_valid));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay__parameterized0_1
   (\U_CYCLES_GT_0.regs_reg_c_0 ,
    fclk1,
    flush_s);
  output \U_CYCLES_GT_0.regs_reg_c_0 ;
  input fclk1;
  input flush_s;

  wire \U_CYCLES_GT_0.regs_reg_c_0 ;
  wire fclk1;
  wire flush_s;

  FDCE \U_CYCLES_GT_0.regs_reg_c 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(1'b1),
        .Q(\U_CYCLES_GT_0.regs_reg_c_0 ));
endmodule

(* ORIG_REF_NAME = "xil_defaultlib_delay" *) 
module block_design_accelerator_0_0_xil_defaultlib_delay__parameterized1
   (\U_CYCLES_GT_0.regs_reg_c_5_0 ,
    wr_en,
    \U_CYCLES_GT_0.regs_reg_c_7 ,
    fclk1,
    flush_s,
    dram0_rd_en);
  output \U_CYCLES_GT_0.regs_reg_c_5_0 ;
  output wr_en;
  input \U_CYCLES_GT_0.regs_reg_c_7 ;
  input fclk1;
  input flush_s;
  input dram0_rd_en;

  wire \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_0_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_1_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_2_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_3_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_4_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_5_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_6_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_c_7 ;
  wire \U_CYCLES_GT_0.regs_reg_c_n_0 ;
  wire \U_CYCLES_GT_0.regs_reg_gate_n_0 ;
  wire dram0_rd_en;
  wire fclk1;
  wire flush_s;
  wire wr_en;

  (* srl_bus_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6] " *) 
  (* srl_name = "\U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_DRAM0/U_VALID_DELAY/U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 " *) 
  SRL16E \U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(fclk1),
        .D(dram0_rd_en),
        .Q(\U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ));
  FDRE \U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6 
       (.C(fclk1),
        .CE(1'b1),
        .D(\U_CYCLES_GT_0.regs_reg[6][0]_srl8_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_5_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0 ),
        .R(1'b0));
  FDCE \U_CYCLES_GT_0.regs_reg[8][0] 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_gate_n_0 ),
        .Q(wr_en));
  FDCE \U_CYCLES_GT_0.regs_reg_c 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_7 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_0 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_0_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_1 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_0_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_1_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_2 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_1_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_2_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_3 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_2_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_3_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_4 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_3_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_4_n_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_5 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_4_n_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_5_0 ));
  FDCE \U_CYCLES_GT_0.regs_reg_c_6 
       (.C(fclk1),
        .CE(1'b1),
        .CLR(flush_s),
        .D(\U_CYCLES_GT_0.regs_reg_c_5_0 ),
        .Q(\U_CYCLES_GT_0.regs_reg_c_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \U_CYCLES_GT_0.regs_reg_gate 
       (.I0(\U_CYCLES_GT_0.regs_reg[7][0]_U0_accelerator_v1_0_S00_AXI_inst_U_WRAPPER_U_DRAM0_U_VALID_DELAY_U_CYCLES_GT_0.regs_reg_c_6_n_0 ),
        .I1(\U_CYCLES_GT_0.regs_reg_c_6_n_0 ),
        .O(\U_CYCLES_GT_0.regs_reg_gate_n_0 ));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "6" *) (* XPM_MODULE = "TRUE" *) 
(* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module block_design_accelerator_0_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [5:0]src_in_bin;
  input dest_clk;
  output [5:0]dest_out_bin;

  wire [5:0]async_path;
  wire [4:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [5:0]\dest_graysync_ff[1] ;
  wire [5:0]dest_out_bin;
  wire [4:0]gray_enc;
  wire src_clk;
  wire [5:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(\dest_graysync_ff[1] [4]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .I5(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [4]),
        .I4(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[5]),
        .Q(async_path[5]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "7" *) (* XPM_MODULE = "TRUE" *) 
(* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module block_design_accelerator_0_0_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [6:0]src_in_bin;
  input dest_clk;
  output [6:0]dest_out_bin;

  wire [6:0]async_path;
  wire [5:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [6:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [6:0]\dest_graysync_ff[1] ;
  wire [6:0]dest_out_bin;
  wire [5:0]gray_enc;
  wire src_clk;
  wire [6:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(binval[1]),
        .O(binval[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(\dest_graysync_ff[1] [3]),
        .I2(\dest_graysync_ff[1] [5]),
        .I3(\dest_graysync_ff[1] [6]),
        .I4(\dest_graysync_ff[1] [4]),
        .I5(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(\dest_graysync_ff[1] [4]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [5]),
        .I4(\dest_graysync_ff[1] [3]),
        .O(binval[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [6]),
        .I3(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[6]),
        .Q(async_path[6]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SINGLE" *) 
module block_design_accelerator_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SINGLE" *) 
module block_design_accelerator_0_0_xpm_cdc_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module block_design_accelerator_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module block_design_accelerator_0_0_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2021.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
sbNGmomEbP78s1hfxgX3P1Jo01EKJk0i0C7iGpF+Yibr9EK0s4mcIifHDN/ag4jpPwW3bPllMHvn
U8AEY3mO8hCXVVoilrcRuCaEna/98GycCzy4G7FnYMfowsJb5k9ifRdE2jnurzeTLFbupUSpDF0H
Rl3Ci3DTGeExAZZ9UQE=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
zZZZoIprBFYfDWmCCcduELBM7HU98/+rvP9g8+y1mYyD3r3HEDm4ZwehwZvPoYWqoGXYoFqWZh3h
utt0abIfUW9/oF2vJ9hXn7nArtcm/Eui18rPYqp3aj/AItPNVXojk9zp7uFZLPTqcyig5v3Jtenl
qPnLi1Z84ZCW7NIRw6Y0bgmw6z26E8VPbYrZHs+0YW8Sztjo6CdIrQeEL5WBDolA0aHoKHWRZyFs
l5eRDmBAolj2uF07t/3eY3J7cYJmEDaoZ0TR1qcz25VFNu0OlcrEJ19IT+QdAxTah4jqJtknGZrT
6lUMwDZ7dBQwF1EuaE6p90gGNERhGAsbHLdvaw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
KUbz0Iu2faeWqD6HFeuGLtSOAlqZmpKCCJfzym8tkcWUUNgNMn2mYvx6PTM7j4tyig8JdUG3uZYs
NfPgAsNXQtTI7b19u9CkMks9jR+oEzX1rW7QtTvSj/nHZLg2smoFwuB5Ieb7/B8IIs1NTUrIz6Rc
itLQVG+L+GMziamsrx4=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G7XYdRx9VGclyxTEtwMG+rjJHV8bfBxEGdkcN82UL3koN3Dt0M5AWkzEvHcskt1W0hTOjyYgmvYj
/p70w1nz96tlg226+e4UubpRmBH9QXBBX6UmqIwSiHj9H+XI1yNfTIdlwBKGQvfzwCAMwBwrrrGL
/804k5Ux3RhWRvwezZB4+sj9DFm4akREVXmNpfeqjI2X02LU/MxWMUbKxvjJnD9YxikAAO6ccTd6
8DKv76V76MEFVyXc7E2FeQDToW3lqkRTa6MTpIXbYSekRihQC+qPVuhPUneA4kepvQDfgFYE8/Ir
gu5gK+s/qNfuXhJUAqyLjslrUcY4+XD9ckpSvQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YXkYRXpUPv/tETnwnThdQ46UaPmI23lN9vrxHQjIOhq3WNJCuz7TYZK9hyzSdo6k0U6QE9ihQy2L
rYZg68RGbrK8bzlcnQ41r18LZb4GYlAn9PH7IrF1B+aHm3578doOZHf8wzUE2s+d1aHQIn6VIZjL
14pCTAjErJfMO13fgX6h8sgxb4GFC3eIORmkrq2J/fB9HALyh/qdGiLi7DejMfmdsssbOcPQTZUh
6Belf7fHTkIEr9B44rFZgMyrMVx4N9p0XpXD3JPe7Xeg6a3jxdqxHATaMuLdIa4s+ZiAz1TRx0EO
FFihCnLLb7weBBITQyTIncRL817BrF/ZXZD8Yw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
g7FbNw1ywd4TBNHq8OmK/4zoKI/t7vKmyT8R8SeiyUtKywhn0/7DZ/lV0Lf4IhY8X5MYsKtOQ5l6
DIl3fxtOhxpi8NHn9Nw3Nfb8NnS38Zuy6DSpwOL0f/GSmUSf2/YdB5Ben6xibQT0Oy//oBl5/1kR
pV5fWjj8WRgI6cnmfyj3g1MxepxPu1A/UHxlm1/i9yUHHi114N/hEQ0iujjrn6GxfZSiJUVF+r6c
rnxD//eOAl/YaxhdU/KhUkfsMn+MxtA5m6hTYYE0bnze8rpmEU5UGYKyY0p8KUs+MgsdTe+m/7gV
HSf6puBqQmEa1qksRfl742aL9B9y169or7Jp9Q==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kd1A2zIphLxXB0RyfHIqLkHXfWl0n38vROERuDghYrhK0ItcWGEP0XBrri6k1VZCSPYwiSu//pM6
83BfcPKbk09/A+ksvDIa3xS8Tg7DJK2AS+0pdnzBSjVWh+QD+glA3Hjk6LG9OMbjXyqD3hnMKacA
VRMwxKktV+KT5NXj5a7fMxXjo9exc0xM+woUJiSYs8onoUSwfBeH5/xhUy+iu+w0/OOydQE2LXZ0
1y+RObiz5C22dD4GGCfuvUCGAthYpUf633ZxRYN45mmAn5PxPsH4o+l2GhH/50Gu/VPVoAWDhgXQ
e93oPri++HinkK2uvDhDl4PI9HtRkq11Ky3uXQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
gDrrFgXHVyBo+Cn0bYn+SOSOCXPg7besukY6l0JmA/nu4gap105Wxbg11c7TJZ9ctHVLc5DXAxr+
EIvFpAIepoZBREtMjTlaIdNJ8k1nUpwAv2jaQeseq1TudTjugV1jtOYYk0RKd88z/6SJ8t9urDW0
yKqsfEWU3PwGcUGHOWtTn2hfAceNznmEIFWLmFmzSQJ1hQNdsIQn3jHnfMVYu8cAz5xvPVQWYyJW
pMHXhNYk6GyAjIshh991slb1g01K1ilR2tKD1EmxH5WGrX9BEUqBjHQo6uluC/d3mvcEQ5nJ1v+P
hIlj4qzUQT1wXjpk6d/BvNx7LyWmj5iq35dzNm+cdhfGwaFGG//vgmB6D/dFfs2BYSjHsa6VlpVM
7e2OgoFenuG9p1SVPI6gAs2MuFtnDKfxW7jS3RGhvsquS3tg1iFCDH/OU7E5aWfY7twF3yyN6G10
l72RZw62DfNoCdyUMG9sA8nc4qf6dEhyrr5S6XxpJhoBDJvkeq0TCUQZ

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
XR7vRF1m+9DS2Pv4r/O4uHwmvtXkChnKbsJCYczn1dvkZbcZSbBm/2UH78dXUaNorOh9XAuCvSjb
ER73y7e0anAfaIf1tJ9Y9pIb8EuNxGS/Pqdvg36cWarwGac9tsscdv/HWfb5Z+qWEk0/uFcLI7pH
CZO7fF2/ONQjA0NtUFBjW4idlx8WrySIuJgDs4jyGkMhbHR3U/ghF1YhMhwgwsbbcptfC1XLrIqQ
OecZnZu8E2hyc5eK/ccYdKcHnXoL55z1p5amI6Fuvz0wKTz2QQ/mwXodfGjEC1ZRWwTn7zCFM91M
qrA1Is49i6pSa7/VICjgn8ULMT1oKGfJLPm7hg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 114976)
`pragma protect data_block
WR2Dwi8zcmAmS/8iBUMk70y/b/yH2eG049zNZuqlHOxEWpNyfb/YL1OPATdyegqVTP4176hwiQqG
H1hegVF7mDFVDNV9MX14kd8KkaB3fw1GHKId7fMPEgVRMlXT0X11ugH6xbYYxx5EOvkmEyWUrWJc
q6DyqXoA0JofFkR66NR3qpPoKaWsGGy3kD/8Q9RhcjTQinPfebsTOud+Pnw005cK8z1o4MVc1U4a
ZLkn3y9qGo+8p43X2hph4m1sqijEO6ezZVcmr6PcyrDW9Nwxym1nYw11RmqGt96pa5yBXcLoM8U0
F9Vl+lhEI8os5SZPtSQJOaf7/UWi+KNfsxb7UT6SRgaDilaQ74LvWDe3m4eWd4h8UUDtQkhZB9CW
cVe4x6JcAIZGrqGi5HANpa5WpXBndRsCcLjxVGVwUFp08EhJiYPWBLu2zxAlPOKdgQTJc4BVJ0gM
/UiWDrLe/zJKVrd5OPSGc5EfAUUFgQqG829qWAS+bLBoXKTf/waLgXNtT9e+0PQN65xu3vjy6GWi
0ETwA0TjHJnhJovViGNRv+MgttNAqetQdtiC+ovQJNtT/t+DpGdtxvq/a9IOncZloHsK+1JWzo+C
Wth/CW3t2shbl8nFdjeQtTPKSVLzJNBArzFK2frzuvLhZDTOmltGVzHC5if43DFAM4Sr/P5C7lcL
cSK8FpqS6y70lXW69G/DHjOwv9MklFnzQXfbGcNJrtQL+olId33orx1ctXnOS+zfRuENgtjMqpgD
+Ie0Mvhw7YZkz9L9qvUZBVbd8tDfoy7sWryMNP8Gtc0hX45tqWETZJuVZ0cPllWIePJ9uOweYszo
sVcOAycylVjR8FHVjzF/iMwN1dO7C0sIdmgb1lIUxCS0nRo0m2rTcoyYWZlRQ4VKZ9YiKe3xRlO+
tS/PrNU7NKlngkY9g0qKXNB0q8Mon0ZbDiwmvX4Xm2kTF18urJ7nfKoGeaMcOqGV63uIS9VEgLVg
YUpuEQvHJircukwOyO5Bd6VovGDj1XZrJliNzid0Ii5VyxBaXerBaWjjzwU12mGiHb/czlWpPwwT
IpHWiC+4RWh0U5Xxn7YmK1H7Vq+BaE9Aoyb3pYr+ravVx6Ve0tBAkxdPl9nDLCLJ+rIs77n3L76k
cZgcbNtvWVKLEnDnxPhJ2lvr+nhfYnOugYfXMx0/iVLDyqijQ21sc94hc8PM44qK2MAWSrukdTGs
GhKfNLvFn4EN2EUsgsBg5TiY2crBh+M84nLSGsoEP+WCsA3k3xTnU4xgbGtkpk6JAe0Wh4NCNks0
zzkFM9WImNrYX+qcuHaLrJupOm1qukZ1yvR0keibz61NPTfuhUbK6dVPLTzMOvwiplGyUm5ysRsc
keJpsv4KB0rVmjd8oxiDiRDuV4t++gs1G0CEQpiY+nPRXJbaVqwwnYt3G8B20ZgJ62dAD3YrJNj1
OO9S1KQlJWJQYGdDMEv+bhgXRgpved7TYmyFvo+80CBOoDi3jE9Ro4C5fMwmKEywf6clyxASXDjF
P850CSYizn5n+QYp/ze6Ba2kN+C04kwx0E04o+nwlkpW7Htbj40ngiLyAjITgY7uZVrvju4Agns/
NNOtq3+AUpd+Va5LDE7BnJoZ204SEgAWkHPhYaRjQ3zHo6ajByC3znyzBiwqBTXCRmCFijtNKaf1
wlmcDTNillSgWiifJo+tpKchvbr/NTH2Acl5blh1UY51Zd/qqiPBE0RZ1xkox+DtiiJjj0tDazIr
5iL4W0S/YnvVCOc4KnaHvoWiLbEcH5am89Soq3oWi4R8xEFxWLlBTV8oKVWFK07/9kI7OVdC6YWe
z4RRsh1xinNdPFbOXdRmD3MyAt2STYC2Efrr8kpo6KD+YCoGojUcA6KXP/sT1LZLH29BM1ypBAmm
gqdB7K5ckRDRh9wIlyntksVJCijfMj/dpxINWG8kJxOuk41eDhpuK7hhC1nq1EQBQiOJbrAVcWD0
KnmJwzH55E1flFkBViDSAGs6R9bG1LU51X7vv+t3mhXUUWqyvAyo7o9Dj8/Z53GoJug9nTbRNAoe
0Mvs6z/wkAUhJEYwRg65MmY0v25nZv3/3bVifsIS/yIQLq9uVdTcBGNKF/X6EirsoyhyI78hh6AD
tq69s+HgqxQ4OwKquDASxTFvJsEWIw9+1H1Np9Z7WbKZ/u52lyB1ieHu+IrpF71bsfvjUsPI5d3H
9Rty95GJIhIXEUeKiW+JQ0ClEuho5PSTeSAHqkRRwjFYABSRnRWq4lf9dIof6gi7qQS/MU2ggX6x
mxLy26VzBioYh3Vtmpzewx9TX4taPJFcXaZGeYaXcMTB1GKgnHi/+R3xM0nodUcWAxDGxwdGS85m
5bWZO4hfUEJqo1rxJx2FBrpkODIH2m7F1PiZWlk2LnSMxevi+7uhKtIRyTk9a6WY9YtZcslmyUse
d/qRq8TokbGh8SZRsUWNv2gwaBIqyQztsTWpqTmMFQodLl2D1q6dN8laJOGwqwiQfJJnLqzGE3lS
qDf+kyT8TVhXsMtFDAgNk5s43Qk0HDU2FMmcmPzs7et9SRtA10TlMue/YTELA7/cCm2VJge2xE3u
TvMHMwRCtAmHb/UTApdOOec5woQssghExnrtnMk5uWP13jYcZxsfTJN5YuWOWUhnmusx2HsiQ2Ze
cxiLdQW+SnkpJVmwIVDaFUT3K7Nr6Wd3idUmQ7xlhz2RuAZCl6lo1U4zayOe+sAwjdoQYn0Z98UI
jRFeMyiFEGnRdpHh3Onf3iFRWrKWCE9mTP6q9s5duSAGDNPAtEXeGTNtfJSH3YDHru9fIHLjruOr
+42EogZce6JnoHgpT0regeop9iX096dm3BIuMkXe/Gq/5ZekYAt+oLwpcmlHz/2YoUd4VvE4plI6
uEFhVproisFbbl1XQymqz5syR97SsPdXrVB5oN+vc6Sraw6LMes4BD2YTiUget+J9oNLtlxmo1kF
x0/MLADwszvI8+5k9FcHVPG5e4sZWZZoZ7gku/HPikCnwYNja39ZNQFcp0vSdl3Ixu4mOUmon+WW
IEntCdfCG2wouWFToGRFi4Dac3HiF1hEq4nwDNorycTVyemkwYp9F6pduWS+VlC9yLbt5HgkvZlG
mHvKQit/92Gp38jLnhRICU1UGxk9Kvpjn1x8t60kNSiHWrmasRQWqYehbZyFlbnsB7PjFLm4zoat
C0CFarsR3NARH2TcWKmQUrXLVCEKM0LFEkg9yNXosV8wLjnYHRCIAatkOoN/amHroVCqosGeJEXW
YvNsDyd0RZXRbb4nPB8kn3x1Nn4XJdRlBAawx9WJiqWt7ItRQvAmkTa5xlxCAyLyfiIlGFiHldTD
I+Ia+BBMFm+wJprwyx7XXozbRaGxpP9RZ3i8gMJ3pLOLFNEhBnFVCBXIUbVetyXSTDQCUhTbHE+R
hBvs94jm18jWfeil3adQHTRE6MTCdoGZyOwsWIjKWvKwoTT+XKmUVLDEp6aD++5jnd9D90143HT2
A2pC7bHAN4SA21jB1BC7CkQD4R+fr3MTu1PY1GwecywvGHD4RY4hjVzAChf4PTDlL1+Md/Dw7d4t
H2uSV4QDIHzvqIdQHIiCh4VMt07Q9pDSOMW1BSShyn0pQJSjirdk4knOxrTAD40hEWOkzNLgyzBs
6j55LXvCOraiv16jK8Ar5TpDnU8B18sh9UL1Tv+l1qD/tp8WSYsf8OOoO2zNcluFwrFMuT/4JAty
LVIibUDCiBHlnDfkDCz4WcjMsyknphcKkMddtvT4RTv6FjF7YCskJfypG8ypvS9tzrUEkB8/Dy9g
OFL7+5xViFtmWkO2fRTmZY+5rWAh7Fi+HZAGronzV58FP3Cmx/q/i74jsB4XVpa84xy+FL4WMS7n
imGmpOtI2qQAVPa2cPDnq1nCD5SuX5bnNpjDsoektFNsBND5BTiZ3UeMYCwROj5BiGHUKaojbz98
grieA3F+3WtF8bRH6IIQVRNfK0d5M8fjp0zRBnpRWPqNJvoyZ+7I3LVvbR8tweItnNelhDtH/ss3
+e3eVPBuAmAFecZO5FLTsOmQxGBL1qsLobOPHYRC97iZ+647ZojKNN/9b4Q+1ZS13PwZT9FjoMH2
ncHcJxosud/7r3nGGmkLs6pYBvCDatScOSDd6rAPFbYtRu15JuGqrki7UMKfasxoRFJZRmLyWb/8
gfi9Ose1jfMXCyVnleAsbM98t/+9FOShyaL39Iuan0gG52HibeYC+C0s0k0MyH8OgWyJocoHI058
yCJJQmYE5e+pWAdPCprAHCEC9yO/UUWyYNHZWpb5EGPdKYP9d1R1C4HYhW0TeRSDNsPXTieAH2KA
D+VPPEYsacHNuAuCugg1eE5mPqsC67dE8RgNX3RJy46az5OGYVmUfvqiajETqxmjKuE42ArBGfBp
7MkVWnNNwrj5yzjyP7Ft7YN8n5kNccUVAf5rcVpZKfc/I8sAmt8oMngFwa2gkL2QZAhV/wPCq+mk
UwZlyeiIq7HrAav2wiztPpKvuOPNsyehICHK/YrUc5ohRmhTZUoRrYlqFV5vdoRmVqyTJmpUPsch
/xsyPrlGugqH4uysLRYvpWktF9p5tvecOBRwDFi6tD3THu48fTIQvdeNxow3zxtKycGc9F82m4ly
igypalrsgXNtBLNXVJCzpP1QANRSO9ZNe906JKAH3vxCNL5Zi2pfu0QYiWXXkc3lrlSTriZ/Zg5o
a7n3rGDjrFNBlZxV0bCyDTurz10i3332QrxyjFLojhydEWXAZW24al1S6UWFblYouerf/85AhXFs
nUMLC0BYvdM442u6hE0mofmdFJik/DOVSWQ/If0yAfPc/t5jdFB94yMMp710rgIe5BZrSP6bCJXD
IHovcpyuwlZyZ6Im1Qg1OKQP/en4Q/tIAcOt+eOsv+WCDoCiIOeOFwvxZ1rqlBSfyhkJAPfwdibm
6k7Cla8tdWt+vfvbkW0YxwN5o/xm/BI3ywLA3cdaMtBcfJ6S4qBbdtaZMp4janb3P3rr5peTsvRT
vbeO3yexLwbnl1GT4k3m9QVYF4jRRM3K47HlRY0nq8M1cwFpY6dhRQn+99yTc/Trho+KV6q5Zfz9
2KHwHhy0ThFASKlzVAq8OA5l8tWsvWKixoQw0XSN7fxWy4M/Jf4QtTFu6g2Z31sA5KaNyZCYpMjF
St6JLmf2TCvR2dwBFdXu9hX0/UMEsgCHL49Vtc856unw41MKM9mbZzp6jj2gk+z2IXtycoyFoMMs
RyDzFFzrPK6JObmpJpRu1//bLQ1Ha0OGeoYLvtB8A50lG+IEKNPVyh2wnvP/FSLjG20lqwQi9muh
1PnqJuPZzyw1ja9fmH5aZVkN2CVF5j6FEXxtJt0r9NBVSFnkDnL0FdjoQE+MpEQz2nznivyz5sC5
u36SdPFZ8Se1GlcxU1CdTRH4eVvIqY97ShtDVf8ebEhQ7zOc+e89DQt0vqUl5tdORWGgRkb7rfi4
m+/zt50QMvVeYq0wAWTltjijlc1MBJ2AlNuCtRRUupuCAVFq1jAMXHJMxo9MzEquSNpgpO1glSKM
i7vA+EV21G8gGeEFEyxGE7EO+ChzgpAoZZXQNQu+MxIH7gBdDwyIs0pPoaGVhu87x6KSlLRnihw1
O6y+zKMd+0U9Oln4nqyQoS6SRTU5ySUhdkNmBMN6E7qG6NLoS5yQgMAAfuaB4cFb6JRLKvp5rh+j
nOgoZmFY75uYkT9WbngoE7AS9/V4U+qm4ZQhovy1Pi30Ok8J+kamDo2kXMeqBclbz6DY5U/WZDUd
14mKKtLbWbV0q3Kpt4l0vV8ujaNapY8lEtkMk111h+tV4nJp3gYAaJIzHyiIBUfuWG/VimRU+qr9
fw7E9YtYILFwLsfLTiUnxz362z0FIRjJWDPwVBVkjDcxXjuGpjGbJ9BS4mGsSOQLq6dCacymEeE+
cYXUmE17526sHLQclFG7r3+w5nHqX713OFN1iFEf8+LyKbTwdTnSoY76qcgJVC5ev9VMOl49rA5Q
WGUx6sab/HbV5to10+S3z7htDxvAo2pjVR35+B59lRZW+p0jf/x/wxnOvZHAecd6v480RHnvBKeQ
V84o4B0JjlhKSx/R7OhDYt1vw2Dr6Sfx8t71+ytIXIzYbA6t7IJhCe5t1w710HBUVzYWlXQRRjbi
9TvAdYFLgbwerRRhHYDlLoPj5O+JtsafVx+FJDLpUM4qLP+LvegiFMtUchN54TOm8mbc2ZQITeb9
/FJMeLOL7zmnkh/zwv41nwP6FcIPsuMiSwTZ2tC0QeDVcfULx2VkII4uLdZtzAzCa2yxB1lKxjDO
QPdMqdgFaVKhgyxnCFivNDqhXpMW4m8IOk3x/LmhAkvIH1rEy2T3S2SnshbOsPoPXGyipYVOEils
erK3KzS7qnWjzkCdw9PLVm/5h1NkzIQDXs/+a2HcLV5P3XvoznOAaM9qZDlfyhie7yPVMpZRw1H8
emkG/zNXkrimrbZHCGoe/EvwEfIJgpzanwY3pxbzoN9MAA3TWuMBD3P8KcsehZREacSgVr9iWlCx
W/YeBSUuMC6UaDefvu5uxfk2AHKHZqsExL4u/R9rxjCGq/ygmZt4VXT6kx+6WiAOLRyqmwEARspr
2OqEPtS3SWvrVRyl0YoAQ1324yjRZvEmPxudceOo1OUzWkRxuQ9J63JzYwYHHgc+eMJRVMGhCdAb
/ZyfLpLIS4eHiGVcucyXbnW2mVQNnfPhBWtXM3j9phjax4hrvKE0GSD+uTjN5Q7jgtQciFj/OHBs
ock37d4fQ2fpCDlh2GRKc+A3KXtqQUWKqxwzftaDa2tqxdxLMmD7Vceo5SczAhDrZD1QeeBxpv1K
GMsO5OZE6qWNCGK1aqtzvXTjEOJwlfuJBYwwCWQ7EG0FUWdBixVVEOLlhtexE6JXPEEf26cxMASl
b9cTTNguEsc/jJUNJXzzb0kAYpUkZ39tfrZue7WatMdQ8aHre42+Kwv3n94Qs02jiRFg5yiOOxr9
XU58D1ix3lnN2YDOAxq6s+EbdE8NwHzCHEMhYylEmbzVqYJfQjmmikPGIsQLb6lWRJq+p1+nHylw
N5XeMZrGl3k2Je1KyWx/OE0nBs4mG/CwGatmV+vbtL79kcT2XJpiNx08SeifHVrEsr2teQB1+O4Q
Kx9p8Tn62KlrUEGKSQXQOhZG177Bn7oVNWJYjx7cCAIDBGMXghgn1D9tg6tGAogKhjZuFBTX1TmE
aS6EZwEKYO2QSmgydG0/TaD0uDb24silzlTTbILX7IttCx1FkDSozQUrd2heC/k1wZM9qj0hptV9
fI2kWvqQmAM8LKZH8xUUXH175VoVpTBfUbZ89nMOaVsES5oBsKJ5AthfBK5YLmrY1KlLNm6t/U6y
LqxUrxYp/jluzQ/5Po8OK+iPGihTv2q779Jys9PJHL2zn/FM52Ik45YyvYeDxZWE5iBqDg8bjrIw
qqYTNUuZH0xYtMiaAxcbb4i02hi5yuEWGknf6Vb8QPjvHWHCFhZslGM0dwHR6cyhQLb/wVLnm5CK
NFoAXg0MwP0zFlCyB9hGlaFqBRgWWlUtFRmW6mCFNsFOXXTVjhl9d2OfY/Ybqq4/Pe+o31tzSy7J
CcISmf6MGljXe79F1Eupnu6c69Kk/Gg5W/RY8giF4tVxK0f9xcFUes8BcVFfz0nHI8nik86dpOxm
KkmhQYyecNmyiSzlFTtldICPU8egW/LPlcUAhxrgJpSOhj9YV7Z1Hl6xVI2SgkGoj5igYBLxKEVF
bHzDv4OoW8V7+BUG4PHCdwX7SJo/GNp4HlSI2MeWpW9Ctxhfnh9VU4/Q/h0sXd3G0IJZPGMYgvV/
5gpagob/vIPuurckunmamSXPiPKKlXjSmrLT4VwVwyy+dGaSmeIpgX9gx02UKEcMjHxQMJsJ9sGR
VOhqTaNIVl7y5O1VAJMlaiulRIDdVoFRrU04MM0+yUHCSVhk+nB/EdtWxMY1++5GHCVpGKGqyxcB
v0QeF7OZgHwXyKFaiP+EfZfax90Y6Lw/i81eq+KBXiFjsIHN24lHp7sKj19BitFCGSGr9KUjpGFS
l2p1PT3HBwNreMhEJo0fogd6Zdt3LMOuIW2ObPQTlh/+78JvKFfu+pqygOWvcg1Wep2ClX63mMgu
S/tMfI65QJqp0Cd8+HbG8dpE9ftKzClnbPou+DavgJp5PRBnursINDsOP/gjMEKTSj0WL2kBie99
j3GN2nWNqZZm4DKW/i6tbq1gViALJzP/r1dh5S/vf2+qbSzDLI+b/Zb4e9aQkQEHfTpoB2l53BME
ahnQdDwx1kEJ4kyn7MDNJQIWrrMSJnfTSKYPRK6djtoCh7o7g1PyqyhW+mCZMuSwGVvWMPpuOONJ
tp6nsP0Sk0euQzeSlDVNTlYer4eNfEzOlyMnuD53NY1CWPTaobkfovJ9q9bob3nzpibsXk48WqUN
AYa1AL6huoWRbC7DGODR7XW+Pz0OklqWGOnIKO2T0uWQEMPjkppxFG8Z1+OmTpOFChgZadutSECY
g/d3IJQgZxI85RP901p/zwqLIP4EKBfz8NAVupXJIFzKEsvPmxxn89Nh1mdQKakTCKKSb4jekuAv
3hTWjyyAkFcLL1aNp44vvzVV50lmaWgmd4XIzM4uhCz7DdKl8/Af2ufYVTj7Yakq9Pzx3OqdRDTQ
dBV1kXmCCbC/fl8e5I9Q0Zutd/OkFpztX13LLz+8fcMk/JlztqyHAzWGU4brQ/rpF1Dgg0LVKqbM
8OEjoSf/71LSznoXPouXs9MMSNqKBbMfka/2nYk3n5Rs5+3125JJG6hCrYCQcVpKD11nJ9fEqPVt
Txjh6fNgYJuRl2xAkFukDcy64lwtsR2p7/YkCo1o84N+8lxH+TDr6C59/NwrEzPu1V6TsGuFSiqq
NOmg4pMxA5VJJy67BzY2S/cNqBN4PejnUUq5meQAZ0V13zbsV/G5M4r7W0NB27BOEqITEHGZ++jw
CcsR1DTfWmwrJfIzfxZCHVRQgMD+0VqVCsTUNJggemKj2TCiu/+VRWZw9stsb33b3wmrW06aD2W6
cEQD6AWoskDUt8lNgG54AtY1O1HNhxSx4CjOUyg3d3LSZgHqgE+8UVdyir9whXAN2nfaUDhxr7nF
QBnBBx3SZF3JSmEEN+dx/wGqVIN8xdOugDuB/L6MLLILPXeSD/U7Ty+s715kT/DTUlHe5JjwcQPt
AMzxbbCzI/Y0mntoaqJhUlvGzuQ4dHXOpdmULI46LX1rBwCWXGHfB3BjURfl7MqbEZeH++QUbd8j
eHZfK+HLlzwIx3yxrLNqZtW1iqXzED6mjpeLY21pXQ19zV4gw3/xdpYGOnzrJnyH85gYfOIHITfc
o0+5yTYpE3hHEPZA5czjvOKtNch71YGYLkCipM7KlyvxB4Cio4vba5vPcCFviU8YPxZUvtnq9JrO
KTN7hNQYFpHSEK9v/7ghpSMesZaZmSBlidBZ4fZdw4yPkUzOhWx5yd7mHyzMKKH1DAtzC9Rzddb5
FRMFLubst9Sy3SxvEm2MvrFGEidR4JmnloIqVclX4n2nzjlm1n/2fG5TpcpAwkjRQJPabkzsUJmp
dYj7mfoHoEOCS2FhGqq6OFWIKyL7C2r3plLgPXo1Ix1evlJ3QOMvqEnOB0MKQiQHYRkxhBaQkh8J
OSFWWCQBL7b85FDNV4FPcB9XJczbgaHmQ7qrLcxo2GmftICZ96Ov1p283Dwp/XHuWUOSHnPIwOSk
ypZfCgYj7MVBYEu6srQfOLMi+l0JxEfb4NzwN2/sDv40sfw5TQY7QQJLWkzWSGUMCYCUPyGMXwcO
yBxB+LtgYIZ4cabYd0Mb2iqsl0AFfWLz5HTehpkZAstVaMUVzYTTrEatIwbgRlTDvF/5TO6r98Kd
9s2D43vDFwneoPd+SOwXNToceu2AfmWOll5XThxMQQtINUIB+RrZrTuBCDXC3APBnBlX4XuAukBE
bnmAjmY7rvI+gYE5bkGZG1Y0XDzfOXRx+A9dxV18SyysjtS25Na/qUhCtk5YJQYqAV91IIlEg+w2
wWCnv6AQkRggUtRsw/jdNAVutafcYHWefnBkupLJNp7x42jx3KFDZNacOjdd1APj0ZNurM7EwhX8
7e2tGbxUs86kZxT7H7Clm3MwCpBnIKfnFhD3NFnqTFgLGEIMFR+pVaD8scDatEvMmglkfuPWeUCA
OryIafdI0TlAA2ARLLAEuYedSxkf6gTvCdfS4ILGldW07zbgFULVZZ1InVjyzvwVG17nauFRMNac
Q1JQETqm7sDbLspoqRrWlOj4+CRek/ZUfdfx9CBaXypS+ZJktCyT4Vm6jLheulVK+BgT9MbeSgE6
OQHwU5vaWtVx7HlgWpdK2FVzRUQX0Ihe9p3ev8tJ1TlxqUAB1AHxMpOI2CDo4eJ7pF3R8ohZ7sIt
TILVBfZm8iPMWK1J1SIi9Lzq1WVBFQVq0Yw63R4oDKmoZeYPGPLjYNutM1rPylubkYVNUpxSqn+T
N5Iskv+VxPgjzjV/SqGiDhU90vpjENAeIz9J7Xiu6HDtiLIhDsW5xyPo15bSlrFMrytcbwRyx/3J
9gLthlhWyFScWzpaGst60PFTJl1j9B/Q0Zpvrmkiy8YYc0yOnSIaUEJ5enEfr0uDW98QcWCZZpkf
ZSsXkycgULNkQZqmuNol52cfanBJOXo9wooGkhwfRN6J12YE6qL6BXJaTgOueVJF94fWFQwid24L
tfcnmS3XzYvEtrKX2UaQJpUyLtnifKAYNes6GcNq8gFQJjMYVNKfeajWuq16PNyS73TChO7ognEH
D5KUdupPeohhF3jATvCmaijsUEXAWnW3kpGWoLIwSCBHa9aaPnnQ5bCTRqt4vtuIemA0Qwo4vGaq
psc1+WgP1PKY+MZ5p08/BSRIuoJlpzhjHdEuO0AdqgDkld8KG/osuEaspfqk3TnkH1T1cuFoeyYv
yZBOG31hnDOPDRA4Mdt5+6a0m9Q0mYCG7LBzc2cdX58sIYDMKllG9A6u5j4bz4UXtwbLOcuV88cA
nTg793u1aoqXZ/k1LzQHb8uppBIoPC8M2zeXQyyzqZa+XUSChAbt+P+0SW6LXS2qPsEboFQk26HO
McPi+isptf/zfsxXg0g6iLEKOCpPjT8ynD7/3BnCJP/APGt2XgoneERiBciW3jsjGrXWu8WrIl7X
tu4PdXUfy2ECjk35RnLkF1GWNfZNu+Prn8LJnyL1d/C8xoyr8eWOE8mbEMwhISleuL+RE336Robo
Jxm40I7qVhgceXzyczNkt6TK1DzalDmxb/PnxghUsVgRP+GRtcxOjT5Vn3sUcMbAhKk5cCNoRXqY
ZN9LPQ092d3dYqjx7SN5O91VdYvXoqI46La0+YJuKm6ziIZwHQVy60luK6zBuC6E5OTgYtnasxlj
tCzR25QWvHPxwgNB7C0KZoNEV3t7T4By+nqzJqNxX8k02GVBcCNQhYc2W6/j4locGocZvRhIo6/b
wJu7s+hQIVk1eewVxeav+iFEOkhTWM5Jg96g1go6pgLZWEwgKy6Unvd/fdZvjzdEuQDr2/3pGKmM
yHXzjNs3S3NfV5F4jyRbTBE6j48eZ2836DNBSCrn31C2znk7eFTuvzXoa49lLYqpJlWxnaALVYH7
32QMZ5RUTizEe7giBC+Jkgm/zn7Xn4kGva09mlPzUHbrz8RhUa/JCWL2V9+9NqEr2mO0JkI+S786
BIju+x4yO7ZQiDAC1PJlY3Bi3kz5bZT590eFFukWsPqY1YJ5Hl43mPLUpjjxfdHHkoG6jOM5cSSG
k/yokH3zBBZVVjBHTm+tdS6kHN5V2SxRnyW6CkMq2M7tpUhvgdekcP8axseT2J8DWPTaPBEOEa5U
aZjGAbu+UTbhwbxlypu5soiECWpVIOZsGTg+mzqehmmSM9ePez4POiBYSrAcG5KRZBmq0YdtmFMX
rHphe1jNssG87AXk+P7FGpse2wx77+dz7za96uzJCkIo7yx+WaqquQ0dmpi7aCVpl4fGJlvlgKU9
lDvLgQSGKjBeYaAcowGb9ZgMTuySl8gZ2XkISfF1l/Q3eekzIYAU5pQUEZRTS9Lbtf3K5X3XEliH
A3WKiQEHSlrxD+QfC709VG5fEWf38BNlCpnMU+npT9RTIqNsz2XxdPbTk9KCVmuJ1gyOEOusEso7
STVUkAsFoB6ZFq/Mz0iaOPfUUtq7dLo/7rBatbYSxuCMvQracHL4nEXT84l0gN+nbcjc0b+EFyrP
0ErAuEwgAG3SJgtW4v5hzagIug8sLvX+of8+I9DMUc2/FrJ5L2bkMQotv/tGgNIXjXCtRK1ysRdw
ARm1vQrFOK1GXlyYwAlWjvgIk74DG0fIrkV9tAQ7OfLZ+LbbTVbwD+LbPiyabi86fgweA0OVXiC4
9pZV0bRukdCnIVWdky9m1kiuxcKwr2dJcMyvhSelTWXKUIb7DI9vc6Ym/amsm0hPK8MjDsmCKj7O
WHDpG6jlvDeLx5TjIDjg8l5ZTbQfY4P5zhsSNagYT42h1KFgh02w+hEZqvSMqP5aXwg63yqA6Nbe
1WNnxwCacpkjQdiV2/IY62XxjI5xUAZ3l/mQBNb/l6zrgy9BJxI9L/vz7CpW6b1C2fjwzbtpMvF2
FHieSjijBVOipkBGJpqykXfEApAiImL5IOdIeQUKXu3JLQg9INKJVbRLvQNI0jNRypr6HKWvE+yI
YdCcdAZ0Lf5TP+Pd7b4vuh3aS0qxuWvIznRz6ECrap4TXBO/hQlOcTpE1/wNKX/O/1KY1oUyrMqR
fp+qP8f/VyigyfqQAZS9R4i3Nzmjvu+wtY8/4JtmDJSLOO1R6CXmmIFx4GiCW7hO6jwImGuJlttS
Qk9pZIXHNYoWQhv95B9gwjotezI/e42/9Lih7jhWlCZE5X5EV8CZE9QbMlo1CWCqg9MCfubVR8LC
m3SPw49QeyHMkehnN1RJ9MNPDxUSKYWklcIImDcnvN6vHM7up2zQVuOm8GcQLP2d4UiqRdtTz3Kw
GG1sS4H623HcDVziMBxyegwR8EBCB2TR7AAAQmsOIMXIVAFzNoVLstfa6DqLxVjBvjw0EJ8WUMSr
WNw6RqoWR0zmlgP0l6/oUXzJ2FGLIdj0HC8VbyR4kdvvLjsN16f+9oM4dITEuI1pNFs/tdupgWPn
YHgLY6TDKoM9r7U/FtMLy9W6P7gcs5ItC0KlAzlgIvDsVywErtT/WERET3KGmANH7Uh0T/xfyMRr
IETnYyR3SodufE4dgD5aZtxTcNnB2j9i8yZd5xLNffurQW2Z9NQ0EznLJBVkB4mjXKjJpIpdx25l
BRgmLwLZSK34CyqFnuraXV1BgW9R7wLP0KCzazduLXE8WJ1K68Ay5ATcLUypQjfRI+ToWNV2n3ot
pXgQi+U7tze0DvNTsEXW6SfGwwhfHDpL8o3G9WqK4BK7uJ4SrrK/G2QBl1iXErZYfqGL/j4pg0w8
YQO3RzuEGB44H50sDVnQYOqXQ086X3wQhf6Bipugb+6AskkSG4tJrcTc98NWu9NjgCUPMd5EeDop
8MGfmAVPWY6Dm4TtO+8oxb5znY4wbcamYZdWYeTIEsF58qx7ylEjJB6WZc+J9Q8wBRRmnuGi8Dcr
hock8fk8Gz3ifN3VZ6jjM8LYauVgcUMdWQNstv2VTshtW/eRUsG0ZExk9VU3MgaXDmg2xB/mYoJc
ilin6JHj2s0iYR+Ioa6H2RzcXrYbrMbUQfnYGE+OdHHrfPZ3l93pEivep/yFu3peBtm5ln+xxVkD
GXUMdUJAg2HHOkQjTNQ9DdlpmKvwuwW7t4jWC1YCyxPFdaYue/0BJXV11AV7A6D7vKX958DntSN3
TfOu+1nvz+YJDloeCLMv4lSOUMSVDvJjzeX6Bw9NfLSW7tVZ30skJIV5IfZPoZ5sDLHfy1A3XZUh
bsOesQX/dlHHwF3bXXnRV4rZxskoszdEaSrky84+u8jWBumQhXSSvfKvgEZNLH60zlHuUoVkc6Xx
QByu1YYpz9lCMrRfTeCtWJ+hgnLeILq7kTEHKO7E7gOBIMQNmFlUkbwru177AJk266WKFq3StDh+
9hln3HfLZaxhUrX3nobokGpwRBrIfKLadKqpOazGf/liH7zEeIano84byPIPsOaUA0wFBntuXtOh
N42w36Pywf3rMej0LXF1zfj4Rn41+1XsJH6OcaeRsecoV0qFA3efswgKo0IP+AorQO8CDREY38gg
LyZkG7oxcNR2RJTPbJajCLgGPGPxJI3bZOcdlgD6ADz36H6KKGN4Em7AKXDKOhu7EJQnDSi0j0WH
CqsWOlPPLXziU0Hk3GIgPRTY9jHHQd3eInFG7mvL84ilec/dGzqDjkreHJTQ/sqqC15RyKR9npqW
gOrnptVi4ToDeUa4cUSwMSrkdjXF41L4c2O26fVLZEusd4M8Kpo3Zc9e+h2yyBuEVkwWkAy1qqTs
zlO+up4GWlsn8r0X9Wj3E9ZkIbVPbHxkZuUhUpOJs+CM1wC0PNEbQrb69lT+GWexvlQmqlfhztUT
dv5UkvpiUxyOswt2Sq2rJb/qOy0axpCABw3LlyYYvsf+0u34OH9cVSPqxC9upk8NZllosfuKZMFQ
moxAd9fkKdAMjwGnAlSBbdWOWE308gGBkpETgYMIfKZL0uxnMwCNm/mXYYY3G48CZHapaS1OHZwL
gamFtfHBsZ37B1EWYDD1FJe7B3JlDNdilhOsBsUCrt6Rzro0g+q1WrALRssZBH7oq9p+UmJrwtHZ
w7/RvVCmXDQiOdf6XJzK4seKc5wF6it0L/nJO605uDBGpWhycA29v9DZnJ5FeVbUF6TkAdxuemea
Dy+LbZLqWyXPLwquJPBFzVx9PbbmHRDNB5AiP9QlfNWH+0XuGdUGKjjKRuHfVfHUdSI0uApcGYH/
cRvCQuOQpSm3w6u4Y8k2amyjmVt1LUk5kbSLpVMUZ8atIzgugfQ+YQ1v4EdYUqVy3l2sMMR3B3S6
vh2MCQrI1lVW5OAuBwm19ZdE4ZLalb8yu0Pz8KIVEEU1gGdz0AgvdNqZNZ8FXFdDi2QqsC9Bu8qf
BWdfsew4mDkKs4DCM9RUjxbMB5H9QHWecIJ85oVaKEkONKIPH/m8NLouZIUhG8VJw+v6wWuaIyP3
vL3HO0MUmLeWlWtGLn8Z0mEpnNR/czSJenUUZcy0ZuIs6LqT0sogdVH+zip2aNRJlhJwg30xYmiJ
ovxYs/jlwFr+ZDqqzoqnMNN83FYg0coq4rcJvQAtl0RYTkcqeo/pyy8TO2j4MU8IMSMMydU2cWmx
1EgwV+VFeKwjk8GfnJZgHSYl33dyWL7CrjqMLdqmWj7nVM2gGBABYPtzUExdZ0v+1PksLrDvm4AB
gucCL0VsAoRcKhuc67Gyn2VnuMloP+6nsBErDy0wZHazygNy5/TxRNRhYwz+zqUdpckO/LRpBuC/
0nEamlPfCnH7kSOFInxtbO44DqqiCIIibVk1jOLeUoGBJ0GKeYGvgwTxIHOe1D6QYdFYiTv1ktQu
FIcFUmER/Hgj4nfXmCuYH4dC/cYMATTU2paHybtENO7P+NfcQD0E1v3CLDd++I8s+cKqePB/KY9q
YPXX38r8nahsf96w2G9PYm8ZUP8HMgVNGYiOIC2O3mTdKqiAfFH1OBWzEjZqhSruxv+X8ji7VIQW
lyHgapeobfrpgovucyTOnnvbHDcwBGw2Ec1qceUckbjkMB444YIaffggS9VM3XcQjeINVi6eGg0T
9mrBrF+DRfX49bUD5QnNunYSQtCDVNP/Rhyk9w/sWWbJWYwbXjgFp9g6YWaakVQNcIk8gni4akFp
eXZtSfGZvICKiHnVy7yVpFJ/qeZPIXexCYMcyzl6OVEAlTgFgiahdbxbiSqH/KueJ9XkNZJSFly+
WfoJSySoSkyH9BUiLYv6c3TPREv8d27euu+fRn7AwPMZFyl8FfIODnN4vISffiLe9VkuCnG1tkCb
eebRDrtvR4shY66bOzFLor9gDbQiTj2gRPwqEjCmhoA74SsYmWRdFcTUdeMUNnTtb9RtSm608L2K
orKNfm4JbvHE+D3v8Chc6cUXaXAGQen8V78kwSa/SjqxZXWo1X7jKH1NYot2dLKzvDb9QyomGP+L
cxP1PT4h2++cS1wrS/WiJbepmjzqPZGif6wNNOxFVwXPZcidn1D38bP8dDgKZF3ATEsaWxXscttG
BIatrEIxsNSVpVMsZVNsf9m492vsa3+8foRBun6nHqY4EF8Rd5ldBUhSo+qh8qqqLRiluO8jTF7E
7N3zFkSGQgQMbNyJAH07KLZtk9quu7xF68Sb1EOdJH6vonAx4QKha+S8h2b7tqGiEr2Np/Oubvjp
sIosJTcepuc3YSZa3TckvDOoHQUpZY9O+6EHccGymxURPlwC+50j1chQKRDAMYt+D9o91k0T59Qi
epRnW25Dv2JjbG3Qhqdm3JBxffVq7e5d0ZpboLshqAITeAxn0YJy83x+lVLotaamVEj/f5oKN0Ms
dDX9cf19dR8r+gYucSS6cO1ozH2BznRrZBy4WmzLbnBDRxd+wW+KiAdeNrAR8lxPGrRVmqmVGl10
+DKYWD/NfR8l9rzBIVVn1Rlv5kaiakeIdRAZkkHkjnKJ78AGrM+j9V1CLdXzkC96pox6tFPaUup9
tBKkzyecA+QOwWpBwYbnVFtDMfJdBOe+CPAuUvVEFYEkhztLQsaqE2FkAHBRzS0/vw2hVFsb9Yom
K/0lJqiBQ/jsLykDOHtwDssDTbq80GOraI9Tw2XR376sHrEJ7FnGJlAPsJNO3TORv3SLJ//uzVFl
sAlBJjvls6ixX17JP55NPRnSsbozgk8PfcmP0vC/yaCnbMcXS11vrvyznDTMhVh0MkK/B8dgMtWm
Wji8V6tXP0WLbVzE1B+D6HCmCm5+kNbOPSNQtusNbq4B3ZjSwNePyWCatFNMcRrTWfzSsPaydIRf
QDU4nAZoZpf/ztoUcjMAs7ocR5bZuvmTvDP5uP7hRo1CikvQzMgX6fjfLIo6E1Mxc9KQhjfCLDmH
9hi9C6VLArD+GGmhO465VkJO5Qpj1h9XVVk3Y9lvRbB4P8536/WSikW85IUbKRZCQJ25HvVca5bw
IORjZj2nf5FRNXMRnLt4Z3uMuadaqzwzrruGRVrIEozzHtx9D9/R4wK2DSytAkVf4RZTN+3mEspd
svRnfUxY2xWJjB9DB9ilJGDqTnsaKPBWfh2s68C+oWgunfBmGrlyRrFl/Raap+71TqZLiY3Uf4VJ
d7FTfl2yU23OWXdUxgPhamLmk0k8yCrA1Cnn+fnRlInPPI3MRq0jx+2Hto7Gw1ZNBireE54zrbCj
Nlm3j/TOtAPbe4JzpzCpZHhv2K4oOmcqawnByEl4A35T6ZfoqFiqT/e+Pg7kTB9dsVNMI91IbH7K
0TorHMmkwI2QK0h3Ri3cRIUz2zX/sLsgaPawBSsuvCyDh8EJOIjFxxpxbBb6Nin5aaKSyuYVdtX/
sYZhO/I4wAFbGqXo14jk+j7NmZUvVzDcbVXBme/U3KSJy+qh8ksn3WG4q3TW53bErGQOwCH+A6OP
Vlv3IJ85BhP0zkx9UBFX8djfEHhSjCRbK/Oy3L0BvQ1Mm/lUODpajZ4tTl75IXe9A9pn7Dkoc6RJ
DYm3pi4sU1iNHRWxFXN/2f84h56e2AUxY7mDVEgIX9aMbjOQOt1KnnekXWE3Cq7cmrrrzRDWE8M8
0chvI6eiusnk+UPpV+RGJhqZme/vvxq4ylRRRsKJEUHWNe9amTtPZMlGnp5+NtBYpCo6HrB/Ef7O
WG9LLSOm61jm5nKbnaAOJ1iQ8VJHoiRXsevfWpbmTBr4udJ+Ct8Ua34avvMJRp/1yMjQv/Q1XcCm
ut0J+3WiM/3a8T/Iyx4E0Oz0NEMGDqttLdZB96WGDRO6i+b05dYbNYMUntOSQUMuCz64NrWq9SSq
At6V4+5JPyKewLiNQzrg4IDZ0Bx4Bx2+37OkRTPit3dgvFeTtC1p1SCPNY0ja7iDjXbQmLoCAFsC
No0ltgkjl4pqRVTwuqfBvLUWyCEk+a+ruWXukWtFIJDZafPRVZ6C5pjrzosmh2TNQtx3ALG5lEVO
KHw1f/Szk29HgvOOz1sNUzOv1lF6AuF7bK2bAEaOhD6v5RWfOqmmEvKJkwpxlyZ4nIxBfrkZC26I
jKY/8TcYVijEJyTLoabijmKoEI+OPIb6CyMO97Yd3iQN7T4hiKRdM1E0UK+mwr6WBZJWfgQGhWse
7TTCtKjHIrSuHnv6JT5lvEbqHSdz/uCCkwfmATLwkzw7QbUrKJxm8nNLGR7S5MLiSus8rWNk1RLh
Kw+IvgmIMNRn6UoRlA6MThgtPgl2/RwSPjfGKkUbI4MUQbZve7LyjUYUpzGT+Kyc/QXUs9hUdhVF
52csqJPCVt6m14FXiv5zy74fN+b6KbYwZMTkfeHtlmjyaH14rXRM/ZV3E9KewVZfR7/vczdIVmHH
4IkBn3cf+BHBuUtFm3qWEMH6Z/cKoqnRQb9VK5ZfhCoZLZCJnNZHWlWkK/Gj6myBODTQqeWo0uHh
wbU2FteN8b3PuYW/j3xFXoSYSmNdEheYM2HC3YICfDBLHADMXMFl1DqDc0v93Ngxq4X/WR4NHSJj
01u9JfGudQvVhBmft0Rj36anqqFu9PoF7xfSNHWsPUCIYqx90d+ffSC9VdT8YmknhwjIB8HINxd0
r7S0Q5k7Fq028v7tpWrN1JSzfUyg7ZJlIAESMfv0cs6fKD5r9MYIH8E0HEBUbBPJcuxGHhx3Wf8m
xoDyqn9AF0v085JKJETEvYb/J42G2HhcuR4ViNfIvLKz6gTbVgj1rSlHLewvBhND3DPG090T/+7B
iBHRlCRpOz30gUAmzDDs99UTxmzjZvZG1dGTWCW7z4/K/w6Oaw0aZBbClbrZJCMkU3j8jFGC2i6Z
JzIIB6tqOwtbomKP55s6DkKA5RPjeQVhSQnw2ukN7CODfds2basfqljTQ+ZFztQRdcl24uU0/UAW
OyV8uxdf42lcHEYa+u0bobAXGwCRjS5YSs2zahSPfysXwYu9uGpUBPP+9wAdYj9wVuB5swIE6vSO
uVprBt7p1pGmL0ys2QCBG1xRzcvlKJDHGrtsakyh96u1VtS4BfSOq1Q0fJJq5M5OCB4CQCyavBEQ
DaYBRM6xO4ut+KUaHZwJm3IXZkjR4N0yptSpWBuBqikudt+ncPd2Vbuom6BRmeKcqk8Eg6j/Zt9p
TU1lgODWevkvl61O19st0olZSVgf6YsWDnf6gyIZaxTiAJ115o3Ycv9FXYZcSmHMn9xdxMxxrRJY
F5spS0N4hHpSnOAfyAss2/guiTRAoB7mOgtTHopf8eXRrbE+Aby8NqH9ylkeYMrQLilO0fJFX0Tv
7ScQ/OJVs0lCemLGb4vN+2E4VQehmPhOG9a7JMyyf5ZpUQy86ahK/5G0B8Vyvgim1NHLLqkegNMd
i26A+7c046ISCe3GNa8IxHGg8GnpmMYGeUBFEA+TMM1GpgWhakbl79ofaY7kI0K4DPGHK/6rtKKK
MbBIjuZ03Bghef/JnmifjoKUrUk8P3ZQhtD9QCEQU3gY2dUH786ORR7JJutqJyqZXD5gCSzrgPc1
HQiK3XFVL3Wckv5WLxO7Q5UeEP1eBloZJ6motWcJIYlbSsfXj7TMm22Km3/qEuRUjOGct8daLhTX
EGEKOO8wyEKp/kfmo3kTkHCqZylBzERMQTyn7sKJFUpFrA9/JsRvk/rlbHR4NFOFqBXdM+TGu+aE
ay3d4ASS+nsF3zP2AYrRIsI4wl/qlHdJnCuitTuVESm3DHzfwoKWAxW0sUPhsSwIQhrcQU2ZqSKR
1u+/dX/6RlnrfOKl6VgARTBNiWR3UQjLs+4wPSb7jwLy1IcmOGD5pOWiOikO86M+1KpDIzij97bX
Vm87wnnTNbCRvOqLhBdO+MR6FMqS5wDK+b+ZUzIwzI4tO9RvxZU8OYkF0ggF/fvdQTG3vgIPvFlx
5ErQWc93eKhJRzqWSyrwbmOVn0CbEJGZ53v9Yxw5hsx5oEhxcte/in+sTr6W+pBQKCL3LSRXibXK
p9DkTqdIHaZDx/4lI5MlW/7bhsOZff5XVXCuxjaSBqjufYBnrfVkmD+SaALFNSyyIStgilhocqw5
h7f7S8OJ+x9xpey71hBdGuXH2JPlag0inj/wNVuybaQXuZdAetqIzqJP7TTTSiKk1mF5+oydDV6p
4yoobi5Bc7qCSduLjffHoW+0H37AIVOqN1t7HlFRDfl4LfmYZm7WXia590Q6pO6MXR/ZLCZR4WXs
jwhDzUmjyzy6in4W0xAsWRdNykinxicEqoXbxLhV6ZD0/TK65lsvSvb/Eh3o8s0DGV9Lu3wnAEi4
5LyJZrmL87qWL/eJI94WDabm+OE75tZ+KZV50kSPw/fxEqMbps7b1y1oQ0FkNoGcZ0vwiXrAjyVM
1xZgpu90U6vJK3t98PGIwJDjXZ00pMC3Pjg7W1AU+kuHGTAhdklwKNgEcpbFmyZlenqF+VL53DtQ
WMh6XTl48zaquL2hROUnBXU9vF2oCfRSwZhrtBuW0leNEgq1vVDmkGwHdRHmVBHQcfzzW8UNLTiY
nxXbLQnF5wAIICwAnUctZNsJpeCfQZNCoN1Timfuff30ebRY75pbwL6tQim7HqI60g3H+LScCiHh
Xwhhse3qKC2Q9z7szwh6zkm/957TKCJSZjqr08ffjW6kcPsBnFjeJ85LEru0g87h8X1yjLCxO4aC
0/m/ms5J/ZzRUVwMCH9V+XNaUrhfSWC8migy2l6N8fW+w0uYxoJD+fP1lZhgESGNrdxZl3GKm9xO
n203FpopcoQuilcoBimJuOv/qHUKCjAeMUeKjFGgEE3XATof4yUcdyeXAMcvsjEITzJfSFLGRocx
YXEI2ZG6wOFIFNGDOTMaaS6pWSlOp6VlyOAiOFsgbcjOq9mOInMyib7M4wrbDkvipztE/3rhr086
uoX6ycHOIaOYvE8jvZ8jlsvvV411W9iBFAWMhaqFpB4DPm0EGBW+nRpaVFQaKmQfmTTkBSZ7iTff
pmxVyp5AA02v4qAlO2vHSAvAp+P7ipo0PPrg6Gy8rHzfHKTLwUR4i9cJdDv3kuwKFmX+MAmvcukS
PoItizQXiRGSe9RF9vzaiXq09i3u4wOl7G5omg29mGp13xCaoMaLlq0O3xHGf5+pgMk4yR1GNjUS
E6b/m674KKmOG3LuyIijORnHfsFFl99KgvQ3uF/49duBU7YBpoeNw3pX34CVD3MroHc2Q23QFo2x
8lH/ruLoRV5GAKy8cv64uWS2W0Ej/nXOrv2oT+mIRDzRotpmeEgzvMCoBzp9vsJWIMGpTbTnnPt/
xmXW3BdykXJlTRFKwrl0xBJ6WxR1K3YZs31+w1Z/KWaz+WPEz2aN+xUifojg4TenAO0BPUIpg8Mm
6a1+ZXaYZNkY8xfpELZBmhHVmpqyGOnYoGGgPnNSUO86Zu3+yF8ymp/2Lo9BE1emByquR05Go8xp
g5Y8+Bj39hkI28uweEFDxl1xgevRZAa+1FQITdgxGgB+IX3SHMFrU+SdG8oL13qBvq3Fa/Zor7Si
n4yhEQwRM6aBemPZzi5Vibiuuj8Haa4PQBAz+HQ2vkh5PEQ9thID23C1BS7+6Jmj2hmCxj+ejP05
nUw71iiIfBq5G6+EFcJN2zcRaEiRA+ajqeCNnBDTUJiCVfxsTJYSTkw7GenY/2ZZFtVAFoKz8xAt
R4EGePK+zcm6rLISDrwUjqbmEqEAhy7XWowGqDKH+BKDZVUT3Bp4jYd8VNXwZqdteQCp/APgzK7e
MWDgBanXXbuFGlpVC8ydalbt84kX8YPiw86N0wG9uFANOCzY9+JmHe8ItiMwucLkAge8091b0rs2
in1J7C/2fVP9I7MUuXvnK5N7ZdxKM/6hx2msbFpBkaSbkDQZVsbmfLQ4z6kI9ecAU0HHrgvLiFRe
WCqsx7/9LHqqhihHan6MVBFFAyqUQj85ZL4QPs7aXBdOl+omrvlUJdueQH/ZelCiDKZoJSAqQFWw
5UqGVsytJSZuWlK8Qhi+ZptPVtX2iFrKwyMSVrgd71rz05fGmgbYMQDesEUvtDZygWlD04PVdL34
tCcogKFV77DHtXehILyTnr8wdVIXJczTs8zU74mLPcTUqcTYztUAx0fsk8lOuoihl5TTwtJCMAtz
y//jF/qwcRC1tWAq5lWhNZ1HhdEJyzpHwcJGEyw3p7vjLtbzsvHpBZjal4JUAjFNdMMPwqfZD4mh
JItVNrpjMbvTfJMV+66hob3HqwqQw8hNswCalm+GQInOHi6UoIhKGrpcW61SMXVgAhDscoRkUK+A
jRNIaIo2VQEO1SLHqBxr9/CFI3nvA24Rr3+L/TWgH1zjzq5PRxoASyHqVJVzD2kM/nG/DT4dKjKi
43zPCZA33qNJYbHp91HG/x8Ss3P54OsFZFOfWTUBbH5kpKvBIdNY7GdmmWnRIEw/B9bBh+/smwOn
8MyZtQL7i/S3VlYs5DU+jgWsQHn8qmq29h2i3B8kpcqKWrbxJd2pStJrTZCXVfysckbk95MupDLs
15KQ43dbpQUTH+hOBjAP1VcPe1YgECJxgRZX+72OmaP38R82gKzY3Vp1ve3fEMssali9hlKEzE66
p1RvIGgrMbSF1HDPv4PCWd0Fzh4Bp6TImTUddMJ/ET7K25lrWtxDea5bCWTmvrdTudcuPVak2wxb
KI7ry214HAUhOcTw/5PFcFn9nsL10gdCVhpa7ECIdw3CQ1AsYcwmQHYWSq65wZbFW3J7xPqQ5dbb
AgJ+AGQtD31r7swFW7xe+i64EkPsAwVxfrPfvCyvfcXy1F3Fc50hd6RwK+XbpP1/iRY2kPV3IDIA
ns0UahGe1SDNdiGvOJtGNtyJawO5O4E1Q5zciP+nuszTCT+BwsO4sNMMzl0wcYGkGjY5ItoP6dd7
08/YQQqNMERI1TSsa8F5oR7PuvAFEq9FC8lVaGXd4t8G7WoFmUmg5DLANIF8Y/0Qzkb0Lgn4QN8D
nP5721yum6JKS8XsXfKRb6YnBZPPZB06r1w0q5bH0N8sUuSXks2Xbkw3K2OvgTVS+4A2DMS5VLpC
wi3lyMJ26TWyVB10PHkZeezwY4fcktuwP2yCkLOIZRokVrm22bXKVAfytCI86Xe4CvWzNJdC3plF
ZusZY5Kr4gE3JK7rIkKM0FY70VksFKyrrCRJ4AEeOyl52d6w6fwn/goJxD0m7d5ahOmNb7RhQ1jS
v8FxscukSbqkITzKl64Ag9y8t1dj3YorrGf8s5ltVEnOu4DOyivYtt+DnLwyUcQ5vhAJWgPboCCE
RxR2AjrG7bz+eHVxX/2P1Zh1sm+gCAHPXmekxvAYxwBn00H4tqHr6b9krUVT04q9RDFc+eN0G5fa
zd/L5/YoJ+Hh+DCHs5GNrP1CK3E/9gQYGR/FNQAJvfA31XCu414osRZeSebfEBiu502qj7cet+fJ
lvKKQ3ny2oHFotkeWidxRB8PxoqNNP+XVAghWgihL2CKtzWgJWUeh/MMP4vW4QAWTXhU7hyIW1F9
rZT75IGueH3td9gco9FlO0451hD8i3gZFbV9lYVJUnpl/K/axpCw0nR/koycKe8PC2WawIjW1Y4U
Iv5Xi4jULqHNXjZuKA+6Vn5PjU4Rk2RocTcKiAxf7bFVW7sJhRYO0DYLSivc/ddb6BrKV1XAl972
MZgkpgrIA/IiiERmDPB8wEBPr6pSCywNPBKW4VZqo43XIDxBeVMy8YqvbPVBJY0kONnGRID2E6x5
aQHGRuAZ5D8Igpx1I+kIiwy6JF9r6RMj3YNfpI+/NUoo6qMMm1WsdD9dgBzSak4qb1LtYA5vE01Q
8RVHfUejDb96+u73KWSR4EtCb1mS56s+Zt0XR6DvRboDvXSuKm+ysWAVUdPKhcdehneATGbY31R9
p4y5q232H9txz2qVitOykk9FBjHSWiasEQYKudEUbZIaWhST/9a/FqABirLsbwSScPyfvULalsSm
/W4LiqidD8YMVGzAmT5kNoYAbC1CWnOBkcPGCzyClzaOg97dQpOdcThzJ9zvBrOLvduvuqRfgg53
4MNrhqaH7kshJrrmjFrUuCPixDYBCZk3yn+dVrNSvLFzCbsctcINhZvM+H4ZztiLSPY+Ny1ItFER
go1E31Of0blzbPm/8y+X+LbFMiYc+qvc7gqPsdccUDxTxf0N9FjV8ycuNPQ0cIR3hesUECFltBoS
Zru45NZVKiq6NdDbRRcE+vUsabxFGuu4f0rM3BzCLUA/j93gVo2lfpunstfTX5J4/cBKpIB2UYUP
juc3Wz7mM1MqH5eoagWd6upvMoMCNbdSIoFk0aFZd0NaZWtbI1kbF9zyjYxIOIiy7CCNsThM/hmC
DXNE4GW9mPNu07L7NUpFwJB9A1q4/lAJQddzf0f61POAdWPrtFujwTNsiP66KyzKS47Tw9Xqw+Xp
SbQc92FSuAlnaOeWvpPkpVWUaITrax4Ilku5ez04jjCtgmvM8kJ5vCck6ruXK+c9wUfAuP+FMFu3
pyNAyAh+dXyihAL1J7OIxwMYm3GqTbMU8yTLGSyxLqCj3N0fInKyxeskVkmLfyY3VoAXl3eijeTl
KXtfDvDYU4uFqvojZQ3XyJLJ+TH1t0IDuSMyKinlplTbV1CHmHIaRC7lvHPZptI9/O9MKuAeZLmE
+UvgFKCztH1p3p5lacy8KK5z0lCyxprEEnMftrJ24DXa3dATyyddIIMkZxPrjFmqhs5kwb63EUwa
vwuosDJd3DTNb8aNFbYuDZfg6nG+152m+klzBMmRiAvD1/mw5hMAjpq6maNJ0trEhG6tuqWMmfdX
qmlyuUNFysvqgUkmLk95eRwfs6jRk65+0uTMCjDE3W9hCfpCZgoo1hdPZStD5FuJf+gY0PJd+pSc
EInlYvbvHPtfyhDbe6jM0u+6j/8Y11U7h60ZV1QJJDwEJFOtErs//nu8dAYntqggd4trwyg2DTsJ
dL+XJemOs6PR8eSculVSZYW2CLoQ9WiJHrQ3UaMqjKoK68KI//U/+F1XzON86kXtKnFpiHqJDGYe
MHhx7IIcNeUk4U+oLb4Tfw5WSiH6DHxYnKiHvT3ocGDLCPWxwp1I50AHQLM7Xi/Tuuq9M3CaCh/u
DG19YMCHdD03KhPriUpMSrz/k2iYFvoiD+TUknexQGSKyenIsEGOVLdiyJHVDUyr0dqfbZRBbSs/
Rrm9q6KjDAW85EffJdw52e2BT92V7zCfOWz/N2ghdhgvQoCNfI/hbe5TDzka1HOXGy3TnCb8WM7F
CL34Im8DH/VeJydAFOoXFM7yvCo7N1ircBilsY6H9g1a9SJH14uLKtxDKpQC5LPkZkiMWADQZVzn
G9KkCtWggTctnbAcWsKAZtNk+wlgyDgiUXJ1BO0F1FFrA1UM0kelm8HMOG1ookK8qSHCwlF+D9GK
ODHbYcGp/p6HrItvSXL3LXgw5KEkvUFjt3lDAN3rK0tQajXwXZZTl9PXDdIklZTW1t3smYGKLuto
E71062y/SGMQmae2pQ4wydMmD76hePZG7JWNgEAFEZdSNYAPg+ZaQTDMA7xwm8B/0VCXzz7B1ZNL
z38p0oufAaTO5JbfZWRvwq8N/nmDwaH7x4mQXmOGMcIhOC1T5Vsen8jxzaieINtCsxwc43NUMoIh
G6jcZY/u6WtMfCVB8WDkdILATggQVQ2y1yOCyvxYH21C2E3wNevGRb6dB9spwCCYc9Hjc//qVyoH
uqWGKDXUxmHSuJJIRicK1CwzJKHg6eWlt27f8qi/yEgMUaf59ZiBP+sgP7meaAHWylqTz+Ku+6up
L63M3Cva831Btdqd5SANmcZI2zqhpYWcRQlho67cYCx3VereNuvlHcxCc9g9A0+eHZ3ygBGIZBhS
MugKnVNgQDPYEEkA7ucAJlRL08wtU5Q/sz31Vks/EUDWthiXQnFwAUZIyoj4O7iNTvR+tf7/5o7a
Lb6ramyP5iC7W4wubNsHQ10DJQlLljsyd9z4Z+m3BkzHCD1ozwcShnrzXRU75eJWmh8WSkkaGMOC
oNg3u2qa3x17wc848uZlzcS2vPT2eVlAsRT0HpBJh68KP7ESDWXbcuSus2/Wb/USbvyZmHmEjtub
1VPzdPpqB5Xue6xNPJYFn47FOw2hYBrvZpYgo8UIWR7SCkxOqWuH8tDcCpezvQJxyluie/WdjaR1
acSIeWBTZOy7ycP8y1tHcjF9OccSSJuN1TKGubxQWOiwKhSOYYHgC+u7y9sLCk2Md8ict1cO/aYn
QdR9P30CyMksXtC1GdMdB8ETsUId9Q2MKYdLxhqT+GgOWTN2jrJwI8KVVUaXqXHK2jchmmh6Wi+/
VINlY81Y5w+w6xXErN44XxTbnRfLA6S/U7bugyVzF7SesKTMtVFw3I4GEetMtOCTmaRdpnhvenKd
tqQPFewEmKDiZLn4BQFPVncvVTkMMQiCVcgoB6f8UEQomFu5gESlKpTonH47afQvU2MzS42QR34r
PPCEiBpLes/SZ/bobk/RpFAfhWondWHCKfiArFdmVwCU7AALbQ1kMmJniuNG/q0/iJWvHCFuQfL3
NRvcWRqFy3x4rKGOaY7s1y8zEjObU4fT+tydz2MLIu6pne406XXU4Pv8Oz3oML+H7LUQuLhyQMHN
mOZ776k/s26igXEiHarafG0Cp38CaQee5p+eFlbFpMjcNMAMsJeqTPkbMuaNkVDr2MN/7JKHNhmA
9xB23HuS5rg5HBktGAAePDQjLDR4zfW52YSiMVS4YFAhM9s3qdHaq/tLghDy+4capXhDVVDYRfvJ
bIh0NquRE5YeBNHySGurjArLgV3sd+RA2TFjlNi7n+wQZulyPQGC3qQuOrAC1Ajfzm0VFl9bFqY8
8ldI9UpQ8O4Fy3FUr8FZuhVZL67EAq0TezRqwDrFiqLxpJitvmt+8e1hk9e/J9t27kk4uBgzhbhB
e7NEIyhPPPHw5ZI6w0vpPJtzLq1f3bU+SweSxZJexnQbguczU87UIJelgr/6fSbGhrpc8FnI7vub
BT0hAaPz+TzQf0xYKRBiiENST00U/gvEY/g72HuR9rVLKtK9mD4mvrq8mzGehXwWp4eFB4ZQ5lmM
x9HAlv+jwpLdgtJVSBRBlnFSwP1VLJ7KIAwOvaq0kdoP0uoWtdg+dcIKv7PwcuAkEhxqNcqkxROj
URatG3KkxMUo1POt/+KqBmmLM15aJfan0VA7/+qIh4advZJOEhqjTjs0UGqvqxwmeUOmSe5AH/cm
/jpB+idDFoCGTxQ72qjOlN8jZQuLMopWLdM1ey0pQulDCRCWO/S2wVVuFcXw6AYttIdyLleOXr5O
lyIi6Xh4DQIzDNh8S6GwiHmET5fgP4WvUznNa5I2pJTGThF6a4HfhQwSqILflP7OUCPq51kYks8a
jbwfJkuSSxzO2HWfZZe67okU7MxkiAxlvaEsBf8llUijV/Ou3qLr71odAR9F7QLA8B2pHLaJ7kqM
bykOizTmB91tp/HSaWzDgPKHI4wZXEQgq0MEUaAKg/oh6pOHWxCiK/Mo3bSu2Fb4J/o8nuwQX38J
94ZAy/hF8zzb04Fr8MxTKet3OOoeKwMyiGJpYgsVw7hV0AcNgcArh7KZz0Fs1RDKBH5v8cH03JEC
LbTUn8MpOTGTSkPOaPFJJnZp33n3NwYJQHKtYtvXYagOfEBBJQXcSvCfp19Ovm4c42gmrzD/GiY4
CEJ8YBUw7WlSvK84Qv9mFW/a/JnfU5S+KIkSLZCmUUJBRgEe2Jf/+/DqMAN7kEL23b/XhxOmRDgX
9RC38Wl40xWXF2Z2h+Ck3TsVpO4Gl9wmU6wuKRXBvAII04EwA09qyUXiJl6YSKSf8aTae6UUEsfE
kudvPoGb1n8L2n0Sr3/MnGwqnfEraBxTOF66GnmojbaJVUiNr3tSctC3sa4s0d+pHVTJUXo/zRQt
/oQDpTMF5LweX1TP5KYmxbOPqISl3KARt8l8NfdTeu68bY4PY6cloliuJ25mo9aC/ICqS0GBUcuu
YtdwN6Dk5727KqM9Mkwrzuka9RrGeu1V2jdhjX/EPHEOOQImwrXxmy+aSHmcx32XsYouaPkibXh9
+ZbffhBToMwo68xA9jUrUWD9T7DBacZD3arK0VSoRqwq5N8QhhAstoG6dGTznVWrIGBUxjfEWCz0
2z1qOdx407IZVGDk+SfRqQyqHgd8gy0l9I1GPS4qlFpp6jBkGzCopbBNncG5FQBF0UK8hIG1a1GH
fVKEPsJNG+J0S4WIeVtxvj2IacgVijwLkHVHDuMUy7Z39mlwjyrNnJaRosTGdpRgzY8+dRgoCN2P
Xs0E4WZB+4bjHIRQaus+Ps2FihQ8r7syHBOlmoaZI716XhORrZlzJjc8C2FlpsDlR683h/zMfJgD
UTtXENqMciKbaKj07mxNRn5OzylfFFkGHmncYMC/t2PE0X7tLAAguVEVJl9uv4t8GFSzPPYOpyDT
uMRWdIKLlwD/mf+Jb1KLyTVR4mdQ1yozIsdiU8i5tIOcBJMu+w0EmI33WneZTvC8Pv+n0zah1Ht3
KWFgJUSduxRT68fdWAC1eJgSBmseXKzIT6bUslFZIQduSnM2urmk9eN9SVcmj6b/rSiIDKVgM7L1
+rRuC/1yKNgIz1gwT2KbW0EHwf7gPg1zmtS5sWgLPYu04vV8aIORRHOrsukmgZbaECednpq4ZKts
Sa7SBoDl2tbRqlsBjf78Qn5ZzhDDTtrbb3x5yT+Kz5h9714RhDnLP6AAc6/DqqgELAOhDnjg/h3h
bVlZuJI7CGue68mnnvPhaLsdh9l5YLV2CgyrDVicL3xaK64XT5iuvo5n6YVWoHSSZEy1JnfxbOnr
e8PkWcLwMLkFtFqIngvewWXVVfBNKFzS0hdVrc4WXAn5/76Az7HMge5DjdBaFSEWmokmCbFcpfrM
mUz9uzuZ5HSqm7Cq7sq0aMg8Sz9eqhjBmsthIkczlq7xvgAzVGCzAjh/l0ixjNGNTx5Hw7TrqF0r
hnQuz7jMB9zTzSS19SXWDzIlFl8TcSAxOa49v8dRGNXC1X3yi2yutLriwnh2z3pnPXSfNwOJo079
HejLJm7WFpXqCauUuyZlqDKbJGY1dgLEKC9vsdZ3SfTwzed9QEWnbZyx/gM20/hAeUIoUarr+NKg
qHy/zHmPV3camEpHz7Cwc+wojm5pUF6lnpaNZQIUcnny4R+Qk3rprN3Fjj6jlYAVu9uv2l99HMSY
AQIoJTk+ZlIR889v9AuGV3ubPrDTMEJ12tE6tpjx1YwZ+VmRH8YemgVHnkucL231LC5KrfCiuhUq
EFHpEKX7g6pQGQgyxu0UgbV3GkyhWpnIsKWkxhkfCNXUL8XNt1XeptZriqE/+QS5gGihUCWQ+6Ej
kPkfUWW6nZHCjTGpAb4DAsARWaP+RR2t83RYCDBAecONDVUGclLdZ/oGj5n0IKSlmD2oUBhQkPOC
ZbdExhEH26b2OuDcRWYaWW2PXsWf1N2z/6fDBzD0k9sRdYOuKx37bQMm30Da14zSQUl6as0/B+0p
Gogyz/1rY8u0S/rn3vn7npJwlfTY3SUm9EKJ0kVaIt2J8LhfGFzyBQvZoNJnWA8v9iW50m0PljVs
x1/gWZnRsDzzm1ASvgecfpQBkyGDd02lPY4Pd3jpVxunrfnkk7Q4QoDYp/2Wthqpl3mZ5biRNkJn
Ft7xGRAOO31HcwWU3glsFkKQsMJ7CKERRgQCs2po2WQfr7OdGvSR3M4NOA9Mjm0AD7cXyxPcfYq0
rrhhgcEzxmdCq7AJuWd8/MlWStsfX7GLZYckvCUtkz7IOWCbdZTS4LxYaq8crFT8QNLvvRgY0gOg
fm87JmH4PliGDrOd2jikDhvY6BDSqBAKNW0xq6Y8K8owEFKVOpJH2DvQ3t1fLTMCVetuuAr+Bz2E
z3Tw8KGFsTGbdiOcXTy44i3TtEQE/KN6VxnVhq5P1SqTL56+lueI2gjlMeon1ByVVXLsgNYyoGeN
sgJLOTrEXY/qUZB++k+EnEWolr7cNTXNRo1XqRAa9SakacctbSHfag39xFMDhcWbJy8Ozv6+mP4z
k5EVH6l7cXQgjGdoU7q+vxqxnKWFi8phmyVS47fiVnTvLc/+ZXra1nLXZU94qccLwrsZiS/X+XHK
9x4U9tYU/GAHGac1PgvsLRTc3TAMszdvmh1zrZ8h/7gbcF3nXq4624rkzqXIarCyvQc0pvhNA201
f9LAaf8stC/GUWg+++tvcxzW0shuRIKCQjarTnGPyrJuHRCgOlkISDN2+EX1L8qxvzSjw9Hf7fcH
MpEnS3T5vricDDGjzqYAzPA+mD4rVAmwco+1dMmuiMwQTCHL4rMalxjtef4yI0wde9kFWYZqCTYD
ZMuef5fxpRK68KkkAK7+/gQGlJqV3yTpGLQSIyjRgg4NYRc1cF/1/6qGFlR+BUGMJjtSVcbT2EU9
rmy4UvA1Dl66a1Wy9nk7ZgumbJRz1W0YL7qlNCQhShGB+lHsj00ruvJoZ9lfLCaGg25EC5E257ON
5O7ZbOyok99LfwZzWEl3S5lAGOLl9YoCGxsL1zZqpMzMdy5ELRURGMMKTczVpCJcciuGoTG5jXcE
hD/CCOokLNPrzXiQtscxj+uc61rYyNy6kJ0o6Y1U2NTZYJzkkJspH6QRHV3nGI5jCow3mSEBtXfI
TwUpOUtjPPncoZ0amylUoEJAZ7G1SbnWhE8VEbDrj4Jk3R5vfJ3otcOZpMnfaiDf8AU9WBFZWdbF
7Ihnw64ZfwAqpYscWEFGBPAEL1huM0m6jnUAFZMgPbE7l3a0HFMZGV+3BGEsQVXihHpAetLFKm3u
isGZUBK4DD2wWxIe3is5J0wateA4ntlEp7jeslyfz2AY8FFl3N7An4WlhkRYKxDptuI4tAfF61TC
sqmMwe0N1QOlyEdmBIB5Kcg31YGlCss7pBffomY9qyEjqilG3/vY6fBqFKeSGyl1NryHzIIOZBG3
ImerIldtAQNye3Db5TIBvRWXeLaiBrVtwUob31GeAqWKNkal1SobwuJ0xSvEDFtCjUXOdRHvwvRP
XDoaml9/HH7wdqZWD6BpQ3c8gS+8kYf2YSia7oVdUJO7AyKxtpfF2b0fr3B+ywoSiJmyqFqKCxUM
xEf9Unr/pqFhhTjrDk6mHQSa7JArmbcBORy+Nt84+JaITTOlIrFixVwMTMZ+vrfE6YYt9Cbs+Iip
iAVxjJMnLBvZOcl4zcW/vqwklf/q1+QbIDbrwTRmXChs/B/dAqcI7g0EGNUg6cDpR2RDP3nFGKHB
LzHp2z2VJ+tww48fKIABKvR4rFO984WZ+L2unB5XOwo9h3jSu+b+83p6HhrOhKSmpMr+CdqlaqBD
8G/HH5kETnfQIPnr2JyAiCNyTmlE5GgUDRqHecxx1EJ/CShW8KotsVHcSvojFeBwjfrQUPb9LIQ1
z9GndRj6e6dkJsuU5wFcZwMoIzYPCEcbYIFg8FnQyb+toXSVl23fqo5wU4t8+6tuXBqzLPOf0FHX
aDNYtSfzDHHt/sxvHUI1jBtxS4Mej2eeIyivlabaf5eASS0qQbOy0pmNQEf4D2SvDdd8riJdvWVT
ejKhNv28ci8ocJGC0gpHkMJME1xIilHlczXUbg2Jt/XOSi+cWWYZiQppOhWoCaciqtzw08EHes+l
N8rAyvPGEi3udKI0mvrkgC6VeOSacwyS+M1jdwWyEqhqdBQnSrMzq9SMR/qoTjAAC7dqxrepriG5
VP629MAFJuAxjJewRKq4VTnbHalwDSJoXULTyw87bY/5FL7LKGe/R58XXjDuSwTzbcX7vBrvKWMr
BGt5xF6T+RPeHrbSUc3obEWVGeaj6awdt3dDqC0Sn6DZiMODpEq/eDcOu6QHzEkf01p8pLIuYkzK
NO5RN22RTIpBVUmtj7A2X59mbzzTrLY+pwjXcR85UxNvdCHMegkyIU2B5pm9xrsEPCDw3Z0MG/xz
5SN/qOxwaLrfHlMOM/ToQNoJhhFK1keSSHVJgEK4+E3+N8Dr3SczzuYwjVRmRQQ0MuYLOVB7yQDS
oEUMBUfFC7kWEERtzlYlGRVh8qdeT/yN7Fyn0xakVq/TN+7nyH7uh6MeuNQnEnQIhV66fCLZhYO/
irY9ZjNg8LWO+Gm4LHYyW0UVC0g1dStgKTvL1CLRksV89pyclbyCGjDpNLYig+Tj+xR3hjBFmpD+
z5nNCd/gpT3Yp790pwspMp+pqkhloE8JuTxoSDQ724Dh1lzGX/0XrBnSoHxmquM+3Mlf0Zt4yLQ9
XFjwrMZcKfsZchwFza2QaB04URxRvrDzg9Gf3g2Lo5hFfyAe0U1sYWwCQOt+sYj7kniqzvOZA0Gt
wLFtrI7Q/4tkrvOzDwmabJ4Ge1XTOMVENU2YFxrIS57nJjffZId/PqYGpV3VCg+3Rxxw/3rk30xG
js/+x7uRn1WbvlKu4BxMzTl3T5thoVBY9aPpyrAAECUScqYUaUopAcbh5VHd0UptSRs2xIaoBrbZ
f6lMbgwM4IE5mMiRLECPbNrpIWtgdraiCOTyw7tgOy3W0J7uI1gbYSCJy/QoysBAD84Pkgyn9s0E
C5KXuPF2sXaaKJs8uxDirZU5GbPD0wWs+NXXNfr2r/1azjb1EaJ6mpNWYF1bvwoMwRb4RDbDBeS/
qGupLqiC8nqXlOZSr9K5qeE1ZE2mc3FcDia5e/LUkWRjQJ/CcfS/g8AM0TprCULkr0vwV/9B6fvm
juswaxGuBLfV8CNcWgVB4Nsmul/nXYy872gGAfRLFhlKpNLMXhsAuFkK97Va03UFVFInY9JJOIqW
BzMeCOX9NikaykwqW63pJTT64s/fCOToJRRNCdNT55S+3Ews3aZ9sfWuo5kOdIdf55IdaiT1mx3W
kVS4qjPfhSY3yxFR0dBiRaB/UKRIXiheyGMuDBSvVLh2EHmxnqU+h8omsLGAEay0qR6PhrJQtSKm
LeS/m5jESkFR0FEYkN4pyr8QtvZaGLUJJjoYw8c6n0leUgmp0ZDz+6gpMIZeqFU5/HBFwP+4vdYR
WyyLEh0Wnv0TAW5n1Z2qoOzD8c1XMn8VhBKxPUFNXvzaJOxxl1+LVM/DtWIlwn9eyj2dd4//sVE6
vDfpDdQiEl46ntLfmIH5TWxoL7RwJwkiBsq0jGaqXWsZgN4V0QnxDuK2EutDkYOM11UknMZ0O/VS
s89QMu3nLKDiv+uolA3ytVJpD53XOlDTx2El5vInTitCNVIMkI5mQKPwgC+kCdL/lAh1avnXZ7uF
ZpqDIJoFeW+1tjOkv5K7iJ/JTErnJMIvnxhBNe3Qn2aLZVLbgpMpBQB83JLEy/Fd1vvnOcdWPYrx
hXs4LYFuURqM+Qe51ct9o79rzS5fuQ+1PyXbjDzwMQ9OwtCurIq3PBpGsAl3FEcmGLZmQUeE3cSJ
0BNZP490Sq9VEzCq2Qprij3dTpMd7ZmCS0Y+0T60znSoXmL2vSSrtjSv4FeeEZHsAsjOCfOcv8Oy
1j50xwOQMeioUqlWY8caqq48Upvhad6p8qrPDNElrLXOG6GvSu7GvaL7VQQ7F2+IMjzYY7ZUhqUQ
z5KZ574ZiB6qb5je/8fZMZI1qb/+/jDdLnfJKPGZ1wlZRnOk3gD4ywkNUzIj9eAoQOLVXgMjMELz
ZHFM9DfgUP/tUQGEijzM+/L6VQrYTcpBJ7/arvQf2eb//sZuTVJ0PfZ4ce0wgj5d/VIBtRPgPQXo
XK6/Ihu0gAaepih5rMbVle+psRTpahRfgRBbKt40fioSwDoNa9WUrNXeGUeBivpIFq3rf0C9enHI
Y26O69DImkcv9ljIu7ZLGDQsVCkGrCvwnVb59e+gdMBQacFzr3A/XAhWzV6k7j8R2a8ttOmNqAar
ao81XoANFHKLpjSPxxUsUEC4vBPqUuwZl5G3crRyqC+9ud/inlY3lV4ZEgVy4bpHfmwJG2hJ9Fmc
U002zysUOsQ7brB44h+fY5ZshAr/TBU81Bj0TWXkYgX9fHTWtJbwHrzcMo48uJSTCpY630rATK+v
TdRkY6X+Hy0pFz0Oc6TLP+l8R+dC7N0QP9EV9P2jxxYq4Epts1T09KAy2sTkglsp+/oDkXXAXleV
q3sYjIK0PvmfqXoUfe4NMYoqWDU+qRnClz3+UZXRZ23zXemwsk5lkRmualwYhKWpQvVquNRD9mV3
VWIScaIcQlsvuGrVMdvAyC/5WZ13v+xAvMFdRNXKwiN4XHXCBWxOaDQi3co8pQcXi6mTk2sMLB4c
9Dhnvh3lfJsTFm61tuEA/4cIzIYhT3g/WqTAz1ugEZOAglEdSjVY7745lcd7V9gcEUTq2JrFoqBb
Xp4fKkrMbzuK3Dw+f9I3JHMpgJlyD9rYVFy/jAukEJ+16CCSqJqT8tQAnu2xrpDVhRfUELQCMJ9P
sH2CakhctTgyJc/bE1V62SltTTXutIu36RnQt0NHbRtjf6h6ahQOMj0wjaLCCenw3c+4QvxROlng
743oSvJbNND038iOZKZ1kq1wrNUmgRmncNts35Ck5sJufBCRlT8C6DSqt+i3WbIzmV8W1/17KYgk
tzPUnZgKCFFMRLFyJcQfnjS6K878uiXDaTIakvUOb95H7SV5sIVEMIVq7JyZTe/PCmJvf24QBagj
08TnY/eMT+zqLZIpOeLiK9vusWP7PgAWENC/U/0d0vuTD3zl4qSlq4nGa13WwvljS7mcHo/j4irw
mWj2GjEjoRghlhABuRbsG1oTwpGdcEmXNdOCld0xhM1PFtoCbo/8rweJlBx4zW9wjGhF8uiSInTI
KG4wNhLHBJMVcPWY1BFcNf9NHaK63MUgd4dEKopGXyNisZSqqjKv7DaeQIsBWd57NwvhN3ZcaU4S
J30mMmdVlUEL1PzIuulrZW3OR5utb0YF9wEveKGl9VBZQfwGogDWeb4dqQ2IN8ojg7wW75YWVi6Q
dWEn0cd0aUZHlRocCXepD7k09sa+N4sdQp/sYllQKqnsiYB6V0QTshQRK2fJG6nhBDNyhg4L0Sz1
HIV4/b834QRSWzczWz8fOrIbOzImnrd18R7XdpDxoowOFtROn58c3GHSKOLvLCQeDSqxHfxiXRpU
XfwMaZsB6apidNXmzPgcixF87iYC8lf3BlZ1DkGU3UBmVIkjtqPNIOKTQVkMi0BfyEFrHCCQBVxF
6OazcNpcWXDoDun6fq7ecUxIbv1FNRjHk4EEIDHhIkQjMWmUJn/k8iHyhMnW0rEs8HtAvJUeMhOR
kRZbwI9dnofCJHKB0XdYDorTVA2uvkdYSfIfXM8JkHKrF4XgUElPsXR2KHQbSzK/1ZEpSC56EBLa
pNbYs3cHneZ6hypce7jMEDPUEpWh4kTyukN5iIuuQUIRqnZghoPwneTAQlGEnDko+yncjLcgKwH4
+hjItd/w/40PeNZmFp7dhKpRbuDmy4q1YYKmgoCdqrLYP/ZvthB3FjUGs4aw69hT4S4UZFuCLbgQ
tyT6ZwxIWe1boJTFvml56RhwTRskpAKUpwoyvg0RB7qUq1NIVtyB6lq84AB4f+X5wa8iZM34un5+
m1JCZUYpYJK4FmCOrkMHmnH0IklnrfQ7NtFJqCmotU6VKLrdahh5g7K847UUizsVnbA5GMpV6Oin
F1IRdAwJ4P2dsc+MD5Gqm9FvAOiQ5lOpnx7AHKFbxcUTep7VcAl8Y9a5ix/gNc+cb+0DeKl/9AY/
OH+mrPqa9cj4TNSHC6O5ZskrykpEeshg+06YTnNnD/SC9mOkRHBQvGNC/2x1h3mgPI3smPFTj09J
68vIOaBOBPHpnNfEGkji6jLATBZk/5UBcIde3qMG9FkMAQSOhPaHzMRwRnjwTxZMqxTSVQPSC+CA
S7YS1paYlQXixedk7fF3df5zAhQEC2LFIexRsplC3GofaWFHglvb8fbAYuIwVbhDXSqyHUKgqedg
OiYyPiKxn1SlopsddKgwV3859zVgooSi3o8Rw7PeZxrVuSKOcAdY4m5y9NevUKk+W4SdK4zCcaby
AfIXIZqUeRdHDlK3hrbWZ1NDMX+tHfxaWmWJXLx5Ovhm3AMDjlEtYIUenFsYPKmWC4lwKttYKalu
WSCcdPBlFjX7l/4D62f62rTYgrU8kuYfCMS9nwCQRgqDGNh279K4HoYQhKGsFV2FoIjxtB5p5aJp
CS7803FRfQS77yeXwfBBxjocOdv7nwE8UdTcpPGdrR6T1l2rsdJbZy+z7/C/PIPiXsTRaxVSEth5
cnJHXX0gUHtCdUoye6CxhDr+obEph6zeDCYW1yZq9C0Q0SiIYSEbfH/cEyoEwHadW0+5PRb6iabK
vGfN45rLcdVxCAHG/7My9RndbvSaSanzY5NEy79UnZ9u94RN57bc6oKsfoUarbVLCmPUhDc/0H+x
aGS6bX0eba1WSY9Og+FslD6aQKK7ecGNxnwnj6HLkDYlzaO5TDENEAu4tNAsKOWIrDK/zC8JHENt
e2MHJZtX6XCaMdL7AEBRTmn5BPIPnaZWajaDmgiFNnX9iGZ+rAaIzgkHRteoC6cOZN2M0+aaQ5pE
NlFhTWSwdyeTJENOIZQtWDrCPwqJPZbfIiAlEd919I9176DOl/cENtqp0qG+fhaYxpUEyK8UKHpQ
p6emyxX5ig+lkPrgoQ5B9laWojDSVGxxSrtqahqILg3rlZu/Wj+KKfk98F+07fnEcM+van2UAiX1
KAx6oZBHXd0PWf0qD25qS8K0CkQ3npkT2ZJe/XX6iYyzhGjM389hMXPUcRCZkwHKNogcZ40CarPr
q68GOQ78sWBfDl9uFC/OqEZqhBsIFc6DV7P1+j9vunFaQ/K1ZFpPQWzPDW4Z5FPauwMqxrI5siSC
RqXgRTaH3db1SXqI+Azt1J+ogAMM08IJJSKKgptvxdYCgRNE22C29D/i3qIergKlzUUqBPm9ZLqJ
vGaDMoSMbQlv4s/gT4eq0VB6/rR9CRAgqxQG5qHnmAFGnvMjaUAg1Nj5MUGWuQPk7C3cE0hUOeWt
I/hxJncK9BsfDkZC+Jx02mk7zGulx7ecldBr3InWpQrYfwyCddvxF/IQdHkuShZWscj7DMu/h1jo
zJLcbnNxdlkxzq9RiloaM5YPicyzY9EqfGxaGviNPZ5pqc5k2OleFny1Tk/+iqeYMLEvZUvIFbAT
vJwkzxzithsVfJfdgsufISx7XyuZTh48EjYA2FZ7xUfy/u+uLuOvBmzP8A7lQEh4jt+vD/3LEUF+
VfZ+DuTgvsRGWhNKiK0inYn0iwmR/qBh8RgkrwchcqMrrYyP7Ts5sGNb38w5Y/9mdRsRnKzSxWJt
CgKKe0RrlsXlt23MQAt1ztegOsZb4F/ePhI3QfTUYi3COtHZzCDf1KTYfikCA5tE41FjbccIUgjO
kzSaPhOGUonipA2AtxEJweinm2rk1gCMTLPJdBm3UI0AF3sbGEc+3effG8Ws759UaJ3G6lTila5a
oLw832ZNSPlcm00YNbGbYXQSGl/xwIev7O62KQ3DXp7UAjEwFVKZjXhuF8qGxaAycwsfAFJWIf56
caLwwA4D+Afnd5X+6p3TAh8F5q0myrKElmjx05HdLy6TubUgVg/qIz64at+LlQ2hgF+/G7qzy/KV
csxeVxhptso+l6ohnh1b8VBWQT/6/VEvHt0Aop8Lnj/kWrYuaSHAOzeYJfbQP3YtYuO8mYSMzBT8
Cy7i0ZnLymv52pnfD8By6tbhUYNCHNikcBSCLAGBSe0u2PW9hgbEYu08QgqHk0kNqvLblLaf4hOd
80NcdT7BPPGQojHDaNwvNwms88vGSnHwKUaTMsw0E5ZayN4xAS+vWAfph7PjdCuj66HKu5yfa/ZD
EM7Y3Zh/h2iqT8zsdRl3ojLf67EPTu4CMVkBl1JnMps+09mV8fCsfqJ5cOneG/IASLIBdJSvilq+
/81fMcH7ZiLiggukp/tUe4rLXhT4jGOcMWUhZzPPlJgWhJky2F4oiLkXH2bWh8Rq3JrAqYoF0TgQ
pYr490AHQLn3IS8WgukbzGoNTwXIKOkx8mDihK7A3pKL80zpWT8/3Pk6vvJMEFtBvgzryftV8xnm
VXwDXUDSJKz6pjZxmiqhCqBY0wJz2ytayr2I5k+o2qTDvuN0sR0bJXZgNLcaUWYeM6GHSmqE4kKT
+804jr841beJ85lXKLQ3XGlETazEPPzI4VNO3hc5SKV+hSIvNC7TB28cle66H1eOrygGcpGIq4ym
Df9E4yozzFUxg3oisaxFexiB37Z5+HHr/5fNToV/hpS2Dy7tu36puCMKq/fngIzwPgLQY03OyFeE
XEcS//mPpJm/w+a5BnFZwkHL83QX94g29CaRRn8xla67QKjgN/emctnLp99xfR+6GlpgM1I8gT14
V2imYiEkolYzoQw0pV7/74UUN2zb1IFaB8CCAWvcXt8XTJ+hOISEEJBIKdA5tMB9KLHGRjsenhg5
NoDoRbyYOgtA2WzqtKO7H6XtTGJk2aQhAJL/ZyZhB+DTuCDp1F1eb61N4FJKHnhHNePaTV8ZyFBw
U8I58FWsAdxvxxgxTLzFHLqnH29WjwROs8HfFXPv60/U3ignLWUZ1Uk0jwdxJRSG7pma4wpYxdXo
7pCzAm1v7jxofdYQPKqzHdQPqH3d6hF+m1fBmyuB7kFb3/4rVXRevjmUG6FwCFNu7y9cNfDZ1wSV
yXLz7+iFNiHZszB6j8KY5lx0T5uU/1xQnpq3+M19UcM6RXMUxIgwfYJ1zxxf7R6sUGqF9po8zVJB
BO07ZMdsvXUObp3Dv12UiprtFUlugsJndGq1r1Y3tDYhQcAqID8F/wKAxkHaiLrXSosWjQh9eRA1
xpPZMLR33qTqIXXDjmo9Nbe1jGWz8aZDGzydghqXFoHC6R7apnBQrkZ+Aw6gPS1/DRLE7tAWtNPP
IfX1TtqKvo6Qhx7ZYUB1g0zOyk21fGS55EaGDBTlYOiO7JnaRx4CucPsFQrCw88DV0Zc4oKMGHaN
MvE/zYKshdZSAkZIL7c52OfV8Vnc8onEYnI6Y1wxFLMlNFbtShqYnteXJWlSkqeWZ+6ZmexJ7fgU
Ta0Es+goElwS+XB6/r5RYCLMeuPgAfl7h1Cg3Fca5VjOqvte3kR84N0ZOq7ymvkOElNh2qbHa/F6
tb+qv98ff1pb3QQB7lkdlXQBSLxDJEH5Ok2odam6W/5o4kqNfLoGcwuZxDqPg97PJ6E6tV1AkWMc
FC6Dx27IkFlSRKYs003GYkJZu+A4Tl3SN17Nbz0N16f2jSNN6EvfC+lXXh0h5j6nexZCW+4i6w7u
njN2F9qxj25laieMVCXKkYvjagWA+V2AiICEWhosHpK3ZlIesJeB0MVN389DZEO1m1seQOWM02uP
m0NaGPvvpMoT0uX13C7k3RZPGsgeAFXMQb3aVy+vRFOi6+NGbPrnUn848jw+ttZ5McObpZYnuS35
Jxf843CqYA1XZfV1VzdJ/FPzBDchNsIBH9PcWx/w0krr7kyoEZlUy/FmnCr3C9h8+aW/aFg+Ais/
6cZVsM5OHA2UmD/dMrDCkZ9xX86qtVmkZYskmILnMS16pimho1g2Y21RfwXaeiiUAUyAJ+LuT53D
HFQgB1tl2HRJaaUHnnfTUTYtxlovSVTDAxbJKw9H7G0Zm4/ZaJKsoc2Z2V32b2IeFbgYlcTym4fY
OQER91XIZoSF16NlsxgVcxnmXCEqamNhkQ9fKSoyZkrqKxPk7QTLM6pTz5uOfdStf/yZPb6PD4xC
q1HZbE34xLtJA16g4RofJqXZkeEj278lpfyNOInPltMyk2TnQUBUbZ1zBqVEcLXS554Rgxh1+n5/
tKzEdnMSX9xpWwQ+iZkl3iS0KEVEhzWte/RUuctjaHmcST5kICqBz2rn3lQmlX/T7f9eakolmtwc
0kQ5LdTDA65cxo0e+q7htBFQ2kpD4l9TvCRkFVz7xhXA7gK9t4U4V+XriTnI8yVgUkdOI7l9qD5Q
Ic/uZ+itSx5tx5BnCM9inJB9kIwxm/oZrEHzuiZ7KXniUvm0i9c5J6YSt5eUGP9NI/lbdk1BKAbK
3/RGrjQCA2h6vp067SWkOFFpqOkg5K4nerjvjXt0S30yFwO7PFFFvfn9COMAyBAtnGg5pzAD590l
8KLQ3WYWKgcsylT/uJowZC4Fl38tvNpaMptPhK5p45CJi96E35QQFocx16ziXq+mqpXVQ8utB+oI
0bAxgKKARJCPZ39qgaCxDcLqOoQAb8WKq9n7/du3yPbSiPu3+dpZdcN+b1drVGlLg+DbKtkAiOhG
zygWQrR21Dx/XH9OzwRvmjny8TK7aruyahmqMq3Vq44rHUdbadOGufrQaOQWhNtJcoQk3PGce3m/
J+262Yzkyzb0m0wHiDF+EMRVVeT5Iiq8PseQZuqjMbPxxB8RroU2ImFvJNCC/9nu2JmmdS12W0Tq
B/xO3YY0rjQbbQCOFuYQOtUn3RxUdhSRwaV30N/Xe2hVs3AeTob3uarZiwdNzDTn1InET5AC2eSe
dY8Zye2uus8JdggnyLmxvxGhfxPNeaQ7lHxC+cSmebyU/4W6Wv2afiMzpKkGguxt1KvEAE1FkJpo
6jiOehq0xfvoFF4fDbDrBCV1VWeIXzrjM+nRRtKgUJKn1meMQ5YRzC1patAI0rbEDNvVh/gFm2Z+
/dG0l4TXlmNSuCs7YVenjwWfQmWJ7/MSrb5S5ESxGlAouQSJpFUBRSx/6d5pYwdXPhQbJetR8QtB
6nyhBKSZE1RZk8IxbvxT9T67HpvYvnVqmI/KmmjTM6c6ZJECS45eyFh1H3TwKCqkdBJ1C6cMWKQ4
d9KR2npzlzuM1+yXxjv9Z0dHx1iZxJjKyLtC38yXFJO9VdSus9NS8uASctlWY2dVphcsoDOU0iWw
KRB318I5qrxoqM9b5YCkQze4PDE5r3aa3T8IN5q/3XvbhK6OPzIJ41U9XrtFb9ldhZcs/FOSeBTc
XvxSexRuUrQobofPdkQOu5g3NC5rlfsBsRSeDTKGzll5CvSQPF1yB9GP27WhZBcA2E+nJgKJqO4p
kWugfVV+cf0v/F9XMsFlh1INyofSBquxph0F23PN7poskod0A7gqepKizBqESQCU/xnJZBD6nk8f
8jKsK8I4qBrGc1TepuzGxHwn6kimja3EFVy54WhvVXi3PER+h+2xr0Q0R+7mefyZh9RLjsetUAfo
Jhpd1NoUF3l15Pa5tiYSHhuiDnOQISgyBgb/QonUrBYJzbZjithWLTh6G3NREYtgQHCgeGu3JRDr
iKtDA8VuIhM0HYpKz2k41Ze7OPooYutRAnRaSJNdJV5OETS6NcUZ5MjrysKZkgPtYLqzw5/vSGpD
tGAI9eMW+LNibVEyXNPaUKPuPEY3CXJ7b1ceuxvapf364ojW01SqiBl7FTuHsredtqyUIf6x+xkh
NF21IOp0QiJp53rG9LN3UzTB6BAlpBy5S20G8qu6zKv9UbPbS4FjMfSrBSJnSzfXxdgAT2BXzGRh
lABx9LSYUkPuhx/5X+8KweLvbvcVcjkBAL3A+cJM6JNxedUXPlpQy0FUTc+HChGvEE9btTTt4rQA
1LDQaF6sst4lXWHrKxriw3WR7/8Wl9Bc0yRRko/t2AdkyA3X3qzcdK43g71NUIFUgc+oICiDjNZX
ZP9jo+TLNQ7UAAHAtfzgLYpbtVciScYUuj7nrm20jiX4EyT9SDoVQyhlJSWhj2pJQkWswjPhc3VU
5wunqVCLLa9WEl9m5/KdpLylEuu0CUM9BsLy0N9Y0xLzwfGZKr5LgQlEGxFsFFu2ThZDeQJHpdKe
rwLEqN2A2JrSD+FvtbB05MXjDOGn7HdnqJ02kcv1ZcOnNx+rHIwp9wMxmjRJtdtu4Xql5VNUTHR1
KgxooztNYa64LAOl15IcyvtCn3Ji8PmCo5fqfPTLuL9HRn8HGA10CScmKB2uYjIUmjH1abViHdfU
M7dLrR4HS1YesjGbEwXkyOqYwr8hDcaiPpEt4zilGKBbYKbKzkelx3yC2r/l5UmSMtWPg2O6AiyF
u43qa/oQ5afUFrBaIF1NvGhpCzgwkRFHr3OYkfNuShFalqiOJBtEeuTmFQbVAValePczTSb36WNh
DlKi9LCP3y7Oa1D2vEQNJEMcrSwZMRkkLwZv1YLuMT0iBn5fXEtsIZBt/zk0LINYR+GiI9TnsJYk
EwwWCssgHlQlkCHRNf1O9pxGal2/LbwtN/U98koQS1cyj0XYSFGmSgfqFywi1rPWnkChavNaEGGA
10Cr1YKnDDQhex+LdxcuwTVBwt/gx9HHtzWS+4X+QSmWMZS/mCLq0p1GndNtRQCpDki6HRyK1fea
d7361zYiNd3djBR6NHHxza19JRhq4y3Zt8w6C5TW7ZhWQ7ltxQEkxFd+6jLXhKtKmYTJeox67cFk
cngR4HZhhlUdfYYgnmuolPZ/QO/dmWT32NoU+HySqv4nxUu901thgu6rjsMaO0M7Rl1RTBGBNq8O
ljtnE2/xFVDs4la5TrhTu6rNoUr8axMFKUI2MKhBXjoUde41gWtciO0tZFk/o6IjXfkr38Ctf3pC
sKOVY3CMI/TMSZ9ecGkfriB91KAdqRlZIIdNYyzKEXI6kcHi1h/vKIH+2yc/BVy5AyJ80VfSRWbO
zwLkhThsxgl1DQrR/mcJXKgFHPjRXK80n2JzmziX3jkuQeiFszN5CMJzlrwdvqrISLi6SWUWCdZj
Po5bmeeRIRkYlQLd6Kgsq3yT9ZTo8tKN7gGj/uwEnqsQhqG03p5UPKyK5xtcDU2aBE6lwzVAyWiw
bpJ3Kz3pRCqyITet3hTiSr6LBuPrUyM5B4C5dL73JBW+jj1fJQluvAVVSYowFV5LqTssvpt2QKSg
pciUOzJfFhcTvSZLOoa2Q7gYH/lWCg0HsjTyaP6ohglDberBcd7sCBHeReVqVJHLrlcS9qPjxKP1
u1hjsE9XEx956YnXWKHgtRc+UDnAG6GhGEeexN1DFpKUlBjpFMbP40lbtvM3/d0aCl9bLBoeapyE
6xV0tsZYaW5SceIXR8N18+UZ5NlMAgqVC1+VMMws+0j/Ui1arEBDDo3MOZYFdceqjhHV7RIGQouQ
vXuR9qT0NB2gKm4NXYk+vyRFjUDXvkBfRys+IeFDaFQ+KytI2DQu566UpruJvNUXHHsRSuy5qGJl
v1dXEUi4fGGzso1MTBsH+5w8mIqdw/ATDhKZoTzWYwtEmpKabjGK1ZQdruAzJ4jAmAwB+FwNSW+N
4F3X4mmIJ6/8QeMHXSh+Dtcer9kABtVgsaLE2kFd72BjNoFaOJHfv8CSB1pGe5CsLnMO7wjLtepE
YV8G+bQKObYmwfhIXV0yAbWL66upj24iIh1P+hqa2HIIi2teuECXeNRGfozskQ3dlr1M4Uyp82hJ
0qfQPHrAvFF1fuYI80x4MtOnhcfAFhKPZTh4T9egn9mbm73G9EYTrOqDaF3t2LloPjNHY/IUttP7
qKwLeOwxMtPx3zLVN3kI3+McMrpAd7dI0AUAPU7saCh16OsXKesvmVGm6A27FBfErF+kj2pFF/o7
oF7w5tocSjisS8sTYZ3RCZTCf4syeqt99zr943sjhORCYtbYbR2osqoT6Ee5IzMgDIorTRZT5V1l
RJIqChcaz9bzkkunBn+zS4egoxSJfnahaxryF6RcBOrOq2JFett9fLv5wKCwl3NqbStLUOY/stVx
r7wIdOQyCJ710asv+8/AMB3ZDY8G4Y8dd8MqAEoWJfnlliT2QIAmB4E52YR8mDmer2MyOlWZ4nm2
9O16dfktX5E47Inf2vM0TyQrj9hPhj2kKVyO+e7wUPeEFhgZDhljSLcVGaZ627fcCa77i52OXlfq
7h1b/rgGj16nkYQMZV9jVhU4NsZEEy3TMbZM4IFcKetFHb1GM1LxaJhniEUuVYUI8+S+p0JNUSuk
Sr+WuvvoR/KPn9zdOAcCVU/0FXPMFTwB30WgdADcZ2noTcb8wNPhdcVD0uTkCkalVNgWVtab8h4e
lCvDLdnAyHZfVBajjkz2XtBKldd2v8E5JZWYo1oh3kewmhPK0hrVMbycXEpDdhmZmrtxAGUR9fz6
erMoYm/rSgW/ni1J7OOiUN2qkfS7Y0ouS0x28hH4gaRNsaSOl1Ln7Ux3W+kI7DAmysPXE+HWq9wB
2VsCpps74LvU4NoaHyUVxMgRzCfy2tMpa5NLHJG3TiD82faGF9PBWy8lVzeix24iMFvVLNPmu/Jb
Zg3mrdpdVv2RScuv2Y1xIGYKoo1CMF1cQm6dNh2kjazKxN1fw1oRCt2NhW4BxEp7ZMnt63eeHsqQ
J1BfjD/oxc8mEtN2uzh4xnIrqLUqsOAj+AQQxhLWzWCf2f5mgDes2tn8PmlgxMkRuOkesUbTVRXM
7BSpMbzlDzNs7XTBZWS5sSoHgTrIHFneDxVb3JVm9nLbVkHunBouWsjSuC5PMpYn2F3Z4+PvYizQ
JUELmby619cnZ+JqGR1qVhCygr7dnnMaiNgZxAV265A7pkeP+WLU/qC4KXlyg2oYCCcGIjyOaZWk
t0xNudHTsM8GbFar6o2YhN5KofV57hefmUwKXN3Ruig7QMVUpGdk9+HHiXUWm1gXpIJjQyDr0q1K
9G6viNA0+n3UHaVYVvHmfLbhUfab5apfNtK1Sbi52LGeKOwxBkyxVRkwqSKAnNsaTLXVZZUTuadR
GHgHCAQQ4UpxdqV12vrWZ8pzFoi/67Jzb3sKzjsMkuw+gCBO7iJVgO5xfDNKwcoc89u4Img8nSCb
eETI4DOo483LPRG6AZ9yNmAmQOTImmLktyKTsyzure+CngtvkgfiQKXCZdnoh9E1MqxlCwo+v1nK
JXZzUGJfhaV5jBttMw21sRidpc2zRQnSR2AE/be9N20mL+ftIUaxltgnJe/WMX4IM5AkicBd+Ww/
XZ2gSdpH+wzd2zPCK8+pQIbb/7AVMAhSYHcDpCg1UBN0/QZYAiWXtvYgg3JlMnQtCwFA4RBY+jF4
ZYaJ/GxtE4O8QX0WiTgn23zNar4RAmOHuaynRl9qDG5bJEFTHvfTPj+hW67bnDWQxCAw712ziomq
4Au0/fBy8Yukky2LBG7Asthf+JjEXMpz3TTwiDDyRijoUUPQUm/2oUsL7bi85nlJEMK4B1LGF4Nm
2Tcb32PRBLCXADsEqLuoE3PXKqhIXzy68g+oNfcnvbrefiWhYDv03fsHmgT4Ep1FDJzF0RGtwwxT
AJ9OohIzMOoNwScnn31obXZ3vgFvm+ybrdweykRvTGm6jfduLPvNKkAmBdol1ScvGuS8SOplva6L
riX3qodcVMVZuDgbuDQQYGX76U68p/wIBDEx7zAB4sO0MJwNpnsk2r4sAFKJJaFDNf8ls78GWlhy
7qWuMukBCeaAi8qshgtsRLHC11+1YiuxlUrSn8pJHqlrRjg49yrwO6XSmn8OXMOLBlteM0j69NEy
I2x+xbSOOH/4CjOxerVcfKL5+qwTLxWWRWS+PvtbeH2bBxSP0QhCjjiCi2IPxfS0/9wXZOKEcUJE
EfXfFgbxZfzm36JvvESDIdy29V0QY89C6CFd2h0OnVbsKwEb5UYRLFtxL5w8/eSU1sjz0qqynAI8
fuvVzFFaVeZgxZYmxBuwGSZ75Ihb8/7MH1ZRZfCa+khN81tXeqV83AaqkMYuvqIWGHmeDnSeCHrT
lyvg/xz5pcBF++LFkzS1MwFeMJypcfNoJmwhlPct3Y44ljz4fhdJiaP+7utx7VLBs+e5VGNHLYID
Tihee6cTSREvhYtwYKfXCpn72UQcLJe9Ali/LElaTqSOaBcc+2hOIXnk9SNY4dND3cvurpxvwHxU
aJm/kFsJu6P3U/1HsnD3mHCeAE2O2eCHDwQ7GgAenABA7E0YSLuch5EcFQKblQsiRrQWlaPVRkXe
plSSHXTNFS/D6vzze4ObGaIv/nybEgh/JK9hwFTDGRVj9LZsGffT+jUgJC4dxz+Taf2HFTtIWcKU
+1YZuDEF4IXX8Cav6Gelng1nCOJO0IVVQsq8ATWxmZJgbHh9FdYj1wJmInxn1o8iTcVWNLgHM8EY
wjJJNS7mrt3QW7eddRjKs2dX/c5/HqUcws81AjMaamzDWppltCiJpBYaKua2RAZHvT87/bTrI8C2
NxygiK2D2Ksi8nSdAMj8Co/0jbplwBzZYiZycRCYBoYSb7OH445Q8J6/I2BGgIlpPqsQACMCzATC
n1LeYUAe36/DjD404VTO95rAxG818nZyPj1ZEcRlWGQVdEwN5fukEup0Fun4rUHellJ+nk/9wb0G
SaULiMJrTL5DI8C14Ezouavhbb4YnGnD/E+hdn6Ft6TFnI6IaR0p6sFR0D7CbiFrGRrhgolKwSjQ
9h17et14MG5NeFM9HdV75zek2Ssg6Sc825AYsD/rzY7L5KHEgfZir+L1l0GRyd0JzBE7pjE7jFEq
HtspvwPQYUKsIe+TXSlxpSIv9xH6umyBUw3K+9N22+rnKoJVi+WTVyRfilNotJBoPrEJNGb+Li3b
2iAD9KMPAVNwcC+cZoTf4BthwKy1PPBgXhIVOWADfeMv0gLtMobk0xmf8yroEUtzgrLB5fubCuMh
0pQ1bQDnWBGX/JC1rLg/f/gnh6lYAbL1csONwLHYBr3BxFa3HOoipTDP8AELGOB603Hpvl3cbtMF
RMKdqTcGeZuEHJWhtaCX3GOOVmaKJjTBS3VNMC4cNy7EV+XdWJEW4Gj0PL0+bkglcYR1r95nsa+D
rQcS8Kp0fiB+LWkE4NNwB8SpNWWVuXkmBSx8bpR84d392vV5Ub9jHUvHBlSOTRRqeBr4BjPIn248
C/HBnIqvmk+bEPSWvMf6lLn29s+5ci+8faMVUmktSBC1KIsgXO7adP9tEUWAA8trSbfKknuV84Je
xhvn/a8qJRh/45UtFz1A69NoTAGXhtYopiO2+v4dIN/5HJ8ijL6xfmWvgeszzXnw3MLMkBJSd6d1
KUCdMHqK+gvTaRa6SRpvVOemrNctNqz2CLTbcjZiW3qpfLMA3BIT17PUqVLpU75jrSXPcUnsvx08
Qk17JLzJA8NxEE2xyYi2RJebxruijZckITtPZWrcPg/f2O0u+qwGE6gvSs/NCwLklzL9RxZ2CvwV
3rIMycL0uehvHgqt7WTmeCizJ45j/A/CwVd99owa2q8SQC+0j+ji7Am8bLAJ4nsUVVFkHHtV2Ev3
5dXNJyjZpAa89MIxZKxafc/8Jpx4i7LhDwQornoBdQYNIWgYFpksbXpJDtGjEWsfdd7Zz6nhHeaa
D46gsZ7mRZsYMOCokJfCzB6RjnZx2trMt1gHDv8dF64x3mvQM75dnDwv4sDADgN0JlfYrvQ92gDA
dbIr/vm9P3Te5fukF6y1/RiLKcL7jowRfGrAQS+/E2dPpEMxusETXaY0OxfmTaBxyL04G6jsvROs
vhzrxiKL6fWqUanowKA7oh6azjF5qUnzEszC8noZ49DSUXa0rSbfqE01Rl9He/v9mwTXWj3BxjNV
T10unGf5mkPOCSc5CqehSF/dF8DLzuxU+WA7o5+66Nvr+nYCl5Ra9rHqwh5segDAnYLHjI9De9GL
8qpy0cXJt7zIq8r+K4PLDTjkTxdvhMsEHPyOqxokMdzqxIa5eLrVG/o6POoswFGKQysJjM2+YEWS
aNKanxSGj+sd1YLr+hszyh+1gscTI5NP5TrJtNAFC3ZncT7QeWHUeMwAEE5UKIhBwx6JV7yc20Iu
WRRsIDwDRfUs0o4O9jWnLHlZNmQkWeT4E79dfrLed4GyfFnYdl6qi4rSzh/6xIXMGXeiA/mZeq9t
hrH3oMcdVLEna29WdLp/fOwMxRsSM0BAxEJxqDf9m/qKuSkZgMoVECi1j24UK8Hu3PAoqGuUh6RR
rsphTqxcJc8YW0x45SI3u3HFeAZ8fFshHaWl3rQS3eNsDYtTzNAI5CrXpRDF887hDzVpragEEgLq
BIfZ7muH59SLcMxyVDsKvgiAqh0d/YSGViz5SIa0Xhy8a2hPUFiJWOe0CDDba9uDDfd2p1skupef
R6uO63Jyw/LntpZ6Ulmccngh/a+qZPIm4+JmGjByVHh06CA1mQqWmoYPL2zKkDl5Zt8NBxxY6O9g
rUio7wY2lEGWP1rKPNnb5qfN7wa3RIfLBRvjyrlBPWAvWO7ywHh4Mr8ctf+qsEWTxHraLz6MIDCu
cSFoJPwKWdtSyhkfSAwDxPa6gK8F39hpM1Rm09zjrcQaZP6aHE5399cONCtcxEF4uDbHORem6u1t
U+EaQTrR68XztylAgvWM3YKjD3mcB3/PYWoE6GYW4UEv28NsHu9OrCJ8B3sSLGu56tX+va2YaJw+
Iecp5tGgh+aoE0LUSQyv6yNaAMweNMVRYclI7tjeqleCrO7/XyLgt/3kCxfzwwbFswPtdqh78riD
yg18c3AzNNIa4ekoiA6r5uDDvalGEOl58i2oEo/FrF3KQITX6TNHt0CUbX0rc7Tg85qXWr5ktbL/
8eQNmFqCzXc6UW7AOIYT/HzQDZ0sb+UT6/cBQ80V/B3T8BNKg8hsanbV1yIwlQw87+NKTQx5jfxp
So9fbaA9M+uCjUh49SvHPrEwHB/9ACS0616HxONiypArzyvzsuZToL7QyJt50F7kO263oMEuYQMi
SNz7kGSe9dGX+OPzLoCBRoR3KNunr97/dbbDzX3igBPh2rq0imgmz4ziBzZZBhQBJXL3688UIXJG
1GsvNhTXY4cX78eTjfqvHvNu5n96dLiqdz1vy+W9XwK6K8rWLwjE1TpqGTxo0OTM3e7DLFpfYIza
UmNWOcRBUNZLKCnTN70w8u2fMkKE1TYKOS4LCPhqk4IeDjDjAtZgIBEagkOhoogseeQUY0cLgKoN
7NIODoT60FWaJYy6hI+11nexc/6Tuhcx9fWypoeftVwPFISq0ykkI1+CG+x8yVf0be1uknimcCBX
JmqF4oyk60iHMPCFRMrOId4QeA1vQsKqxx702YCC2u/It89IYVvRwZDpZwVPAvMamdaWp2yP1To0
KKJQK8zfAAoWB6rzmPGi+cy2TWA0qXqcrLQ5cQYnC+Ot8z1PfUHV5CRGshgsZWdydH2DXFKPnK39
iumb80swCYjJYKxQJNevpKy9pz8vCN6YW7sxoD+8sGD1Ks7jCPL/bBJlhUm+PwJmi+IfHqFWAiMj
tnMfJ1xFkDZGVUR0X9aIjxX0ZmMwpVytqn3luWKNYXMlEc8HqQtexzyxsiEPlr0jVmbd9VUkgiO+
3HQAuYsU8ln+8sTGT/A7QBjxGHgmDHXHfSk/ya/k6CDT0XA6wA+subQt/SEubTfe6rTgLkGzkKnH
aIm8wlXAxyyt3rzVam5ApPkaQu6LCvckLHRrpKISVmDBHWQZR5wS2DMsrl3bliJf+cs8tn5FbQQ9
rtt58XVq2vIypQLxZ4FtROcZagsaqTjt1IjjYhqi9jBd2IltyxQNCnShkjKuO8ecALJDdjbLEZdH
yDIC+XSD3UM2o3PN9V458fDbSoU90S2ZfUch8fJRFbqvuEQxu4niZwOKHB8v0exLxuUuyJUxwKXy
lwLd35zUfFb/4Txx8rSFrRGi8JLwHxkwtuQ7xYkCWY+kHUqfZ4B/EpRLmj5SlynLFqekblkmrGG4
QwSFO1MzYkhzd80B/4iOJdUG6u40hVkrDrGNJzFPqj/c7b71FdVLj6R8IA47EiuD68xJAx6fNvRN
vZUbhqbxenUBjtKpat43mIGHxzEomLcy4mqx1PbqtXF7VWu/2NQ4P6KEL4YefqqznJQEeW9C10hJ
YgFgISJNLNzxX8UNtQgcjizKBAuAW4eJlMmqedVkDXcF1Xxm41v7T8rOgq+NAryx778wKJ2+88/3
cUpv5oGfJBiSyWloi8ul0FL128K5MHqaYnSe+bUYlFbCuB0EqJSihxvIu9i5XeYl5Pv7u5ngzbmc
yghfVRkbWkD3XE6tgaKPUrMcMeYQs68WPtv14O8Yg6rXoWc6GaJMm7p0LD9V62XXb1ZIC6T/zhBR
up4JFkdsu66/5qCRK1e5npG+qgzlWxb+gj3YjB/18t++hvuHop7d3n9qKgXLlOixGwNut4/QRxOq
sI9vlZm89ZnRgFwbLJLCeTllD+dvmRjZuwkjU3aOhtTWW7kc9YSkrBF3sEvcD8YJeSFyMrGABjtp
FsPvlOktS6is8q3INV0/IxkLzOyhJM4EzYUDHnczI8I2xyvO2AVeiTMIv+5MpCOWR6HeqzR6LDrz
iR32jwzVBYZ/iwyUUhaeurEOv+tA/0H5GvTrym9Kzt2E9r457VFHZ0zmQWL7qwJpAgPvRlITFImI
eHcPdQbbyWH8B8/9BTQCoRVM8Hb0O81dANKb1pKAl6NODj//lwEeYECvfHXODeteq7vrzVE3hQDR
usJYW4KJFPf3+Ho4n/nhjS0I2PupDLmPvbdr17ze2jViLS4FqLFYAxUyKFAYEAmBN2BhbkRBZOUG
4srIJuMQGk4vE0WNf21aOY4SwsFg0WAlIfRKH+2ncOSXOl4Uh8c1guhn+viYknrkSIacgh8Sxt6n
W+Er0i2W2AGwEE7ZwAwDgqmQCyK+JvTsE2jZa6WMgvA3IV5Pb+q5kAqw1lqK676CDEn4VmOe3VUh
hbF2aV7OinjnlXxaomPPOy0Z/aAJ7qxma5wK6ZHER0DNCIzX9mLPXeWmwNULhag9Oksk2bE2MW+e
TZpdoitUv/jFtntoOiv+3tpM0PU01vXYM8ty+oCUuu9zr5zkU4B3myCU9v1uK+ErQdJJ7nAQ80Zx
cOEzm3fovpFgK2kDvl6q333qkGsVVvUr6yx6qHYqLCHshI+ez7L4+gYCMeznGYkkQQ1NXesos/dJ
fLcNdWcheEqjmtTZbOIAM7BwKoHE8hrZBWVtuNcgittNrt0vF+i3YPpJt1BwFtjC+XpzAF4y1WEG
IYCvFn1S3NnkVKYquyMNor9RygAwD86zjikeC3qt8HIHlcsCPGbF49ty71OkX3q0hxhjs/T5R51S
Ou5eG/LTfePPMRHK9arv5T3ngK2zpmYEq3gp4mfrqJyFE6X/E/kAM5WIydPPhTWhLI3yCBUneItD
XA5B6RiVJnO8rPUiYJZXqKkOJWAAg3zonADcxuzq2W3FdqTqUXhlEP9MRoGRyWCrLpZBCIgotPb4
uQpeHBQlStFXjaPJA/JsdMrIYa+LUzlYkh1XHwxrTiwGXjWfzfa4sLVNH+zyeB4fHLyop1FXHYyh
8hKwj0NfdQCFjtiP9L+2E7ZK3wz37jUR9PsVQYpirNCNytGvDOPZTLecD2TWXnYh3FYWOQ7Ghwot
O6k4RRizz/03STzyOGuRaATQq9SCTJz5diXuA5SJfneK3SLtuwI9ydvm5tnllE7JPvsedXWfX2JB
mC6W72Hh6H21Ay8HbPc4PVSZFy1/M8vJHzjAWmYk6SlqKKysc06fPLqOmqRootwP2L0CtLXc2vOd
r5p6/+iNd8a2xxVbhQYJBtZHmY7cUNkcq2dcR2IVy1HmGa5nVYavbglnp2nPSN8Bv0GaCgaeuO3a
9DutlLzBnxz+Bh1tGdzycrUnGqjf7aIAEzUiviQVi9U3mjRw7mlk4len/lTKirXaLI6ThwKPUAFp
G+hRiY9svTOv0UOTfBP7gag7g1d3jP/Sb6gQvMrEo18RlVcrRjOszQFaJB2R+8GojaWzO2LwnT7N
yfVokhspaPgUQbeqVjRKWsaKHQOElIgdW4OESTSK5vvDsWkS9E/1IlWXjtVJeEqOxkL8uyBZ41gV
lDxmBYq/JJqCLcZ9mvfMhcTsKo1ygRq0HSC89SAkbkom+oeqGKZrvkCHBsBitlOA9k2BcvVqp8e7
c00C8l6Wyp8Ir/wU3l3UeptCTw/LMPWllMvp9e543zVZJYEeOWyvJTzkyqCmcKaOg1Phc5xnz459
3obzEAEQf1u+X9NXkOMkYkvVj/xEq57X9l50lQoeYJJdtyzDSNtmIcL9jJfCXosX3JPy81k6468R
jqdVPo4yWTixTBOUoPIMMp43cXRplPQvLe1MTep7M8ohMDMfP6In5Nfq/3nKa8/2x7r8SmTDT0+e
8hGHYv8Vvey2ZNNgy9egihdY0tuGZZsPG9aP9ssRQir/m1LWjzIG2PwJZG/8Bl+di4gLMZQZSQsA
Nw2gfgPLgmuwcjdOFWn9QsTB7yGIUxxVquVsZwJOxwzOaokwoVDnCs7aa7MMJGZn5fKd1vxjDBFO
OZPaVnuMya9KPmXyv6aos32WY74ZGwNSEyQvDfm9Hqm0XpfQJ+pjepmjBytR7kuZdtMUIAQ4a3Ye
UjZecW3Slz2iaxjE84uPJ9CEZMPwVH7ErZUZwYQ2AMMqg/Pj4BYM1oEl8IiI7JC68UBHfrzMSThy
/dYV+AXko4rUH3x87IUJRfP8nCBLLkhVzrkLSUmPnr0Yz19bqtXw/YGX48D5FQEuFfBBL+u4CcVI
gK4V8xCbwld6ZPKW4+8PxPb33hivzgQbg37WHzHxwiIRe5XkQyZXg9Phr1eA+P6MtQuNyPV7LhL9
PRm/HMUZ446k84dy1rZdYW4W/tUvk8Nn7Z0RpS9gKvEmFPcwDA8Vdo2jd/CUytKjR65VedfNUV/d
1bKmAo5QEq5VMu0YqFUKFyCcdPboesKQYrOwvX3PSTIGglf2/g0ZSgl7/xv69sA8qoIbo8TZOMBS
o9XGP8QqC9uEZXrlckUtG5rdywtBNRnxYpbTl6yaBznsrM3dL9PA3xJklMwTGoVC8shr0GDLOR8d
43dax5VAYh8S30aER6F+rmVwNbw2Y0PF/Yf3N4aVzwCTYKlSbOI9eqiKa8KmYWrRIvKJDsFJF5aI
QW2WZBcz+GB8HRAug7/NhlDbnmZhZ2ynNMy3e9JH0E0V+cISdi6czWXxs6C7enBJBT/2tt7PYmPb
+gcX5/7zr+mplDOlZC33Z0PFWL4iNGAaCIMIesG4FOMsdpSV0BqFowR7Uuu5lD9wQOeCtijImFeg
iM7QroKy3Ad58ppvHm8fRK2rZVOmWHUOwzkFrqkuxLhJptUkW5hrEGAD/BCUFEP6italgBcL3QMy
1NmM7q2OlQvKNd3f8HglYqSWBsrXYALRAvaNET5SdicdbZUBMvKHx8xjNBRuJOkQev8m2jbLuUPd
AsQmtqIEb8MOzZqBoAbYoUc+e2woGLTTrdxUN9J0bXRWT26g57lHk3CHmXeNrubDQCD2bfkOG5jE
tr0sK1OotCxzCGYeEdkjq5L2mzEvvLW3bdoHGCwfdtT0L7kJl530gMnPQJZt2D2hR4gWhrGff3RX
dPk9HnRZTUAi5oq/ADsPJy3OmZh9bKnXW4trtuG+r/GqGUPqoSPEAN7EnOhcNsc+b1PsxzbHqONN
m71E+IYJSMumvDaFEGQu9On3oR3TID0jKVljWhfdgX3MkJw8bql/sp6DWwOLVMIMR4bZC2mq/T71
/Shb8X47V08JaHNY7uHhVUva+TRMyYY91ZSjM/AjsWnLqq08T1IalNy83gIFvxkro95JjdNT7O3A
K1kQWBcdVhwHlQymkB8s20aZ4sKv0y2Kzrh4dkzO2vOy7MXIfCeAv/3tlskiZv3cZaffpiXrMrpU
S2U8C8hiBaDAV6BXzYwAQH+6gf0bh5LTDI61oLBeuA1I7OJG3dPrxN5O2Y3IUjRBRqBdc3aXgLel
Htsbkpu4JpsatWgwuD+XFSESyhfskDd1MnwKkNk0YbodpS3FlYDhS8+mEzGKXJ5ytnIkiZLOYcoH
zHxTNK+y5CAj8//DotitxPMsqyXS2OhJYCLQwZosCjtt7+63GEcNGyN0l70Ap5tivKE0jaNKjPUO
Lp9X6AUYBg7fJvw/SdO9SBO9o7cKaI8A9ccz4f9tO38IoRLUWLp6Q/s1GasDdMnhs46DBLVGcytp
drnxuWc5kA/dumFUy8+IinBfvy0sSyqTPgNfKv0yxL8POMA9KzJSz+BoLGGCHSzjurmYl2T4PnV5
eg9BRWZs7M52iPLNfsNgkMCrwcEJkesMCAOlGlK64dJpZgNUhMDhR3C7PJIvX45TUtDVAVxj6GuJ
Zh92huZy59+Aw5vDJ7l+crhIBpU3ducwYxRfoMfvpGiQJ84Da6PYRIwXnIS10h1ZEnKDr9hHfJaR
/7TWkgnO/BppwuFdkwrqcyk/+0IOhhAHSwoSgC2r7SKBwx4yXAnCdtmbruzbJMqUwPOvo56jVaks
4ueE+c1JlgOb8QJzZbyN6F1ky5xY3UMraVm89bNVQPto+Q+2uystZYCHb2O4IOYPYsidxV/o7dg8
egzXOZ6ImVqvjUdKoKkSkhdn4DIxUcEE3WW7RK5rmEhxiMdGq7ZuQMRcujV2Dg+89kSCljw+KYda
NUeqgARQ4KBDOpXYwB0YXrStgCd1QjOwKOKHzr6nDq1lNsf4k24U6X1DmoDz9cF+EX0hDHUJoACr
uHKX42DJ2oDw833uBPu92H74YpyX1gkqw/mqErZkjVjOGv7ZrWfChZkJnrexbgFuQuepAjMTIp1I
oDfI0+NJ/x1KJYLZWnC4wQ8jg7nRlmdXV/SgDp+51PlZqFMZWKWbawxnQCUIVfg01IDDC0wcFkJU
WMThRbyyByhOVeLwaAs4QxMh+bZjVWD9Ymn/t+Bhopn3h1zmJKnDkWJ7+srSm5wZ2CL08eJ/U+46
ihU0cxnsKzqc3dj5E/bzTRv9WWqH3hMleHFQrRNuduKExTKWf9EToW3qlU77R5PyNcaQxcZWXXvU
a0DpnnaMbEbYkqRwcQpZVmqYNCEgtAQQ5hnITBRuPVwggHiPCWebDCZSiAuIjALObmvCDTmQkRye
7NlksfuEzRq20lQaHYPeURe9e7vF6AfZIypAoBY+qVROVtgp+jO6qTIj7qKRfxbOZSJTOED5oIdG
ALlNrZG6wcvaSfxHtEWh/nVRun/qEd4/X/eDbmQHd0Zgh/lNbwft8vKIwxgXj5JSRzNQsZlXCZJe
Qz+fbBLUE7wYFmo9/6HIhpyZLZl30/E0Yw2PdEAg/n9E90wm0+T5XKDM/ka1e59UJ7ubnmsBoROx
7lgHmtgztI5QkK+FH+sIQl1D+T+mz4412y/+ohZ+Mp9c5UFscsA8x2jdnow1IoJIq9rlRaIoD3ML
/6kNY3362PB0XfZaY4SkivsJjAVCzcP5ucJ71ZFXPqqyJq7LSYgKlflxeXs93vL+LyRDs43OMCm8
TGQIJkyiGsqYXq4mmM/4HFhA8QQnJFzGAo1S9hPvB0uFNC+1aRDScg7Lc3CDwhc8gDJb3s+ycj1N
VMQGkajvfdf8bqu7uWSREtCLrb0BPYwCVCFUdMq0LV5ZYpzzpBWmMQM1nxsIVDFraxk/br3R7Y/S
LhjGrJ62DpAIXuDi3OkqGoWPgPa8H4igxRJEfjZeKx/1IQotoOf5zKta9rKs5CyTjfPMYavWG3LA
5mWImvpO7gSt+l2GMa2uoA5a83j8DKkgyAFsPCXOyyMzxMwhOP1UCLlV3+ql5bLAD2bJrkJAHRZ4
MlQ7N6/rZDdyIDuG7JvCStyVO9UVraFV7vvsM+DUj0++E22bmy6VwuihEdpcaGIeGQwl5x5kObf9
sa7DDiPFjF+I75rZ8aZCOdtUfV4Y+It0LCIixkOFO9gp3WJlFC0w0lxF4bxcA82FgbbTOCUkl3QW
qm4NJJHU57l3VWsT2QdXpo7aGbYovN6jH9/JFQTJbBo5ao1qAAw9YwAxMlLfa6izrI+HTymUot8Q
3cLQ+PORZcPoTIBJZAz1/aGlscEOW9cCvSD2gjiptX6PXL1C16mRXwcsNh2XUYCs7oUP8K0eneqM
lgp1GMIuWxj+WPn7n7Lmt3Uh89mD06sjSTeOuxwMSj7vxoUPTCUxjjxd+6NS9/ea9Jbnua+cygrT
plohI8B3CyKDvKkCJfqOBF8O85gset8RX+UH9z1G7f9cWVTLqae0bR+q82Qf6W2A7aoX3WtBUDbe
AV5QfArkGH4BVrqlTzEXPO09Zj9jWtc+dkAXgoXRZfVbHMGfFdXt5gRyg0Xu5muaKdNdds+QoMZU
iKUJslcjxvaSqSyjsUloLbCY87eR7zsfeX/ZnAj5Dp98YPTKMGPvmEd0tcNXKW8QVmiJmW/Ca+rj
rMSnj6zk1KstE+HQTw0OlT7S09CHT6bDRceFrvlf9wIboERMbMFPgnyH0/L80Yv8vGT9whD3exGy
sK9guQV8Q2HZr/uaVPYSVB2jA4dgSMUR4wbugd1uF3hSrr93vf37AxD1zE4+h6a0aR7ySI8B3eFZ
b6KKXhQ1wZNG9iRY6NVWdYT3vEEqYnQQenx/WxEqiRfSvOf2kX5+fVkU9uL73+kgW223fri5XITD
NpKFOAceEDVTXDuXqTvv1TS+YnVRIQvVA8HWhTsY0N4RuYrZ9JHurQsH3TCe5BxY967g5o6zeuJE
px1jecJiaI94eZ5istl1juJ7SkmajlRTozrS52qPac4ylkLS78b1pjUU7Meqw5KHGc8mpRPDR0mY
l7tkeT9Ln0Y3kQEXJvYnJIuo/m/X2oKCIJhN2ARB272XCekcPpaKfbt1vt+FWLWSVP045THH7nOR
w0x5Bk/Y5dZfcI4/oU3JDO44rz/1Fo7ER1IMXgkrKMSF46kS82F3vNf80oMqElSZsmIC99EkzE4d
nhVflLWAjUMxYW/o9aGI/SIYuoCqAL3AZY1VnnXNPqIsRC9LOJOI5dqT4lsLoE3x8OzcVTkOb4s1
XPAFTRqmF/USQEswKAsl1NDxxQOR9J0eeDuWt4hyPctnZULWwNuJjr05A63Gnx89hg2eN3h4hb6c
8SW2YNk4OjY+5PCUFR7O8EOuMqDmK5LsEgfi9uE6sVzMeODFKaZ5h7bb/IuTkl+ZghhTDqtoPIkU
pTDSM2Poo6DnT/FD0nwtRmtfW2GA3oI4DyzJGwCVHZty4jcbqwaUfy0LDOL+d7i0oqLy4ejv2Ttz
D0UNo8XTt/VjhOG2Tho7QNaDZeBTMACrmceEVSND8DSSrUt0bkgfp1jWY1612iVPT/VPHvx/vW/i
PmPbDEb7u4foNi/+HoLTJCjFWp12TUNug6plBtsFgjXUIIV1zJlkn+ETFC3bqfgS3YpzgUqBpxKp
OvkEKJ4hNPYzDsQ2ttjEmzol8oygHk4758U8ZP2wIsf7EGZu8zd+30gxW+UYl43nHvNYFSkwTHX1
LdkrXRcZcXgCJFSajYRI3uJ7WCF603ShtCK2kxiU2veKtZrVdOqDbOakRUX1/UOgiomosi3m/SQ8
JBxlMrha58l9FAsGxZ0KsKaUzen2RmIUHvTjILErAdQiSvqpgBRq5f8zYzOVqztgrsfgJtkkd7dS
Exn5SWoVdDCKNlAY8h9q19yQFQGZMyWca6MGtmLR+Ds8CK9K0bZjopYaQfNpKgG4rMYiYDv0B/z+
maK7ujV88OavyY4enbWgVvCGdiuQOtLpQHa9O8+oxh1PU7j7xRvaontKjkYIha8a+GndfObi8RlZ
nzB4Af3NzK+XtXYOjDMN57lLdWT+370YfAhrj+rb0xOfdEr63LsIFtD+hHKPc2VF1+aztWFHmBvH
I23RrUCubwIJdCnc2pyLcXfGQ6S7zXzPnHepUPUg7CGNa46fX63n7rQb0x2M5GDYp54Ew5jlCJfF
UjxPeAO8Gn/BGqddS44OCgBm6BkQeQ/hA5mERkj4utPXlCvE9tE9J/xUkDLIAhs7m2mRX/xXYUvr
pbf/d5ac2/PCQ23kaTgikoLztJBL4UdJtSvLMgeLIf56UwVPnsmiEpVmZaUH+aq1u/boejwx6/E7
kGFTHjDUF6L1RxpUUz6PVuRvQLQeaxb4D+7s73EtgmHWbOecaQCg3KY5/WiPFHMpfVbkyXCruNFx
K1D4Ilh/IDy4gPv++N2/UaKaj/+J+Nwh4H8BoBVc0RozTw5W7JrhXjD74Dy1B6kFMNXSM4HokAvz
NwZPfLRtoqIrL1uAw8b8uvCgiWXabUNJNjp2AxvMQewrGRg1AaAqV4xHoqzsFExFXeSi+FupeAfB
URFgqUJ5saCg3n+LLDMfw3i5OGdHiY0E9016N3d3uR+7qQL0BRsh+igk+rHBSXgWcl63JECoZa4N
/W61TILRYZoW/kjcHxGelS5orog/sUAKAXGUWOan1IOI83k09cqPfqHHHOQml0RevqpTdRw129x8
qo97jfVVow5jUd3JMpt7zzKPVG9U5btDjKpfbXUJOkhKkg3OFwE/W3hwZpzhMjZYuZCff95605NW
nNLT5fAaZYop3LgElAOmmla37GciM3ywMhwJaeOfcz3nGSmG3c6Gdv5pSWDW9R2+kxLMSODUNZHO
Lm2SFBXTotRl4HJB0zVdgE4r0LuZcYk0HU1Vhtkrrmxt3TqPKfzbuqSAQCc7STeLFfkEdw/SakrS
L5FhuFSYr3BCXOtHNPcGzzxt8g2rVbkOTGFBDsbsnNLZUgTcSMqa+BVHmyULIP4dQ0XyKuJONjVP
GGHDtbMTbUgwY43jdT6a/vTfGJLQi7V2SHXdOtqy8bAHyvPtzDt8C8I2CiFe3aDJ3fh0V6KseTBG
yRDhpenCVg2ENrh+ikEju1q4TpZEiHJsT3veo0BcEByFw5T7mDiTPRjZPu+aCtH+fPAP2PmXrzMJ
CXM0nfsrrorcXZkvy5Ha/ZAulCCvjbuPuuPF4qwhdJn+qvIqYsY1lTCIU+sfghhu0PTiLz56eGF1
//8A97LK80hUwF/cU5QDQf5CAI/fqphEoWhf6k71UPVtPj0KY0w5VCoVtnDNm45ipdDTzlAms7rz
xX1InoaF1KaPdS3aYtoc3H8p1AMAE9/9kkaDiz1ArlAkZjHPi0Db+xJbSVfvNfqyPFjT82p2Jbro
EQe2tYugzTCNaVNgOKGQdUipqi9RtG74KX1jVJS19fSUjujunbwaA9eSfSd5qajw0mZpO+50/Boi
U0uAcQ6oeHqIBaKEGFsJ0DfcABcWKtlmv6EUnlnbtvW2i5R5A0S8sqD3XVehkkFaW7U/EauZp9Zm
XF35FlcGuJDhg1/soq8Q7EFMiuqfTh32wQqvvqYEx2i9VsO5MW3MPmMmE+vugzEke0dbVL1w9pEZ
pGKtUeojPfOhysmrYLQAuzAPPRNQWzjleK9VCpuFzpDH9AL6vm+AM52nVFka/g1Xc6jPUBkt5I8N
n6eJzwgynf/6BppLeyhjdip623W9niM84A/iBDJ/qoUWIRiHlxFFH4Zh5+IzGck/rFJQsZo4dA06
npxsEQ3TPQ6fem1upcrFUtMZ1JYQ0LgXK/n+67W/ASxzyIF2N8RTjAkKLTgex+J6hb7ZxjhVuj2e
wlP3lQo+QcFOlHc2AZFdHaRNDMMYpUG9w077B5ynF+Jxn/sulhywNfQ0XAsIUp/afcMU7YlT0Jfc
GsgwCy3Fs6jGuQS+IOd51T7SWRdQ8loG1WEkyGPMFko65QDTbb3a8yh1sTR7E9AWTMGvTy4kv5+N
G6P9mWWJLakObcVDfLzM0BhmNxyWrBR9a4o54Su86Ss3VV6yk/Ut8plMj215whj3iWoED7t2jb3E
yVMrgDGDJBODLMMOKntBQFaLOY4LFiPJS8pupe35YUL/tyCLtgL+nhXx6BzdOllBYKgngBRTMAc8
K3FEdl48qXhqgLhYxbTimmgyjASLj/7F/mf7rxka9htNTJYPTrHkTDCZihmjS1sUPEvOfW0Df4u4
CQBRxS+Y/te6/jkfSOH+g6q7O/mRG3UgiyeFVuPVvu88heSqqtlQSRNa5ymUtS5O235B4Acjcd7H
C5iN3+VTBFu3jeun5RPNjklrwb1m4BkQwOAAvKqGSwue+2Q3XAj5qLYWywMJXiVwIf7GJKe4lYRg
AQwVD1gZtbJEiDbr83nZmzhaOwo/suu42qTUA2Qj4I4OgyPR+76wOt8c538+C4F8+bNu80V4bI9J
rTk2Sj54ZKR8zx3Zl+mWVUJuAEvcbKQgyNqZ5Ol7gN0RFHosG+Bj/MB6ZX8T249rnMzlPguksaUk
gn9bKpsEF5XkTLD53NMkDW/26skRb/bzuXE/IMZAf2qWibPq3lGYSedT05lH2UY6weQWUAgowLyk
/XHa5DHPsGTXs2YSgh4/vbu9DdddiGYuNekbE4Afj0gL4/C1TYGrmCzBzQl/LqNnTP4QmMRHdJwy
rX3ugFZgrZaKy0NmjRmhywYwNXzwdUslu2wQO3V+66kSwDMgSUf6YFXBogRr5YK7Tg3iCILd3I5f
xZARB+6Lf1ii/zC0tN4TQGfJ7JCjkJ4BGLJoRkug64yZgD6T9+Z+dxzIfyFPDUebM2Y7CmnF0JWx
uxWEfjYHpAMk8erBJnd37BnWWxlIoTlq86+ldxocYfj1XS9L7jUtZkgOhSxltRYcsjFg0587Xc2x
rhLERVffuOkueLnnhkYQI98kl9/A2FaTNtwPIk+aTavVQacRnFnOl9CXy0tsYjx9q1lnPAC1PmD/
Eo4Yuy2MgNN4v8spvxo5KoESN0nlcIVH/+dEFwki271qSaneulD5S7hzAxtxo9a4HTy2I1lyoLzz
apdEQVhF1RIjFhY+yPhQY4tI6TyWz6qMbrh0B0BCUopCot6udZhRIXWRlx3yHvhh9MKhpSOoKNwT
5TWUKWzvJ1VYNR5M0cHq+ZiYD0MYtDL9gI8cv9IFmAgUzLLdtQSS2j1vyZG8MnZVz64hiFRKFeHV
TEofzyj/VbS+yCylJ5juJe+cybQ7sF6qItqbVdgBKG/ZPXKEZBzfAGhcyGQinH1ioiStAA/ucl2J
g73aSSp600hkheu/Iyc3VZS/4xBwNJeBWe7TAf12PKEGQr5KIMBpUE/cTH9He/ELzdOxqsv87a5O
nGysKR6pOvlVxKlfroK9/CQ5T1+4hpmcTU79w/XZ53XDk3MRahfwaxMDWnyjety9Y4nLd2r+rL+d
+KCJ+8YeqQZnHvf8s2FVJtRdNyeqxt5wtCVfr40N8R2fB09aHwAVPM2QNXuWxbQt0jZsma/F9F7o
Ji8e+CzXLwcIlwDSoVie+VirnphA1BE9UIyYEtb3SyEHxi+iIKG1Ze9inekzfhDmmwk1rQfOmULP
KmPn4kLG8moU7jUOzB4m8gEEBux3ZQeeiNI/zZjgHLDPTt4Pi0m9b+lSgbnMYgDY/Lk88hY8vSKC
Yfu6es80vPiIEQ/ORJpx1+pF7D/GOfrkvIHsyVxroNRyA+fVoCIjuSzHgzXpELnwKtZcUobuVXyX
anolpU6vMlRjUt3GxqNoiJ5EmlAwa+ACexHX6R+eu9H/SheikNGDp6LmmBCyB9qWMBrrkxfvzY3k
RxneumsQG9Uz2kxIt0sCCV98/Yq/v3MD5nMq9frOVO8r81+lJV/ZxEJUYkYZhdE4KhKI1YsY46E2
9rwI6Hz9XZaAl95JtFHIHA6hGgGa5LiqPUkTtlI7nTck1EhRm+jN3q8/xIc23hnFeqq6XSvAvhWQ
iyDk9vp4j+NSynceP0YJ9slIjeE1myePbTZFGTNC1cCUzJ0Q/YoTdudetWknVlQU1N+tFQd60Zqc
Um2rWQLCFuxw1vFlQRPSfr+f+TxzhdO2Z295EyKZ73+Zka09gz7rT0ZpKleH7kApS9y9aX9hwY+z
mxWAnw5tiDSd26TRDubIW7YPOQPG2JRKbCouwuTUsq+Bg8WsP8YBF4fYb2fq4j0uJd1mHs7gdfSC
PIUL0So2GoOFB0jQ+NUUEPR6h4DRmhoCzBE9vtR4DdpesRBOLn3B+lMFezWM8y+66NMO+U4WI0eY
d0eNIR5UicRl+kRP5NfR0nIdyFKFU+tBSrp5ea8a6mEu7fugNjvjvT3pZive5pU4Q3Tcp75/7KNp
kaZ7CPoZNeqQwKwrOoy9hjX30nq+c36OezF0y6776hxKYPu/g0bprKfiOXOw4YPi16hPvYnzY7Qg
28+qNE4DU1+dhvRPV/MOGOVSy6RyW0w8+x1HRxklEeqANMK4d9zHpYtH6SofUJj/XoFuZI6KZ6St
fUVAl1adE6TmTd4umZ8rx5u672GMaEXHavEhc6pCnaGe8UUccfuozSh3/d76xFSu7+hsfB6VVQfu
Pnyg6WqHZGNrV0RKd5jBAwFGnk56sR5Z5hA4yyKBmkzWV6IZFMuDHCwWt7xHY6qSSsk4XWo1ATnL
UzvZfPv/nFef2UyQOdCaJVRa77GMc86+6AbJ/4/ISOih6Cfo+H6mRAqS3+LlO5VtZBO0A+FV/Z4k
LAwuLZigAvzJhDHWYwrSnKvE058LfPLHAtAu6tfMLXGALV2JnMSJaqsnQkeOiaQF8E25WJgug8kO
/coCtouvi2s2pw95Bkv37/L/H7cZ0LnrM0nCcZnO73CsO6o5Zo+fTyfNeKTNHdDMFHgjJpKPuUVk
RkeEiT4cRiUcn79LSXBR5+e4T9QZHNQC8PU04dUt1QwYN8J4825xeaRYtxpZY9yKlrhyQecPeul6
Qx3IxGMyRflmq/DhHOlmXclE+kiJ+4ofv8wjomFPNDPSf0g+L+ndXBJboZqh50yrfR4gniyEhS6+
OX0pWNFz2tBjp6ZfwoEr6WZI2NXnbqbeL1xaSndqXPOxdi8Z96Td3Wf+rGQK4M416p6rVr365UBC
zSrPzLFJDAsXJGh0v0kFiz6KLpHiScu9piIr0TlCtVZDiJpKXHO6IjE+xVQRAUtvMqHW4O1DQzro
Cfa6lr2z6VoZCW3/GjqVJI1a+NvIn8A5wyLJKBT5HjCq1W6P79l0LW06ac4k8FqorUmm5Vgk92Za
B/4kzDSL7Nh6pwCcx7Mr6UHGPwuPV8af+1Dwrqg2IsML9zgS76ay5WRBGzoN4U9IZFI1vA1uvGVP
d0lDpJ7mORr3AsIWOK5kB/IdxDpTC8/Dqw+DR0sUz7Y39zmd1oDIokzOJVAsne1h1RsC0JmnJmNK
9uWvdakYClR6fn8S4I9gKO4pikUMowzv17nqh7TiDtWJ26RWtU1JGb9NcP0J3xVlpJVyY2ZiHY/8
p+xBji7PRhiV+BezcyfvCWtckZC8UfOaxFrcnJP6v+Rgk8UoxDmPsx9WB4IraAU6uN4s+iCuUX7Y
mtB7HjppRtABciEoCe/R+E7WlfCIEW5SszFhtEqJM2kB1hZb33xUdFVLdlXYzi7PH2d0vcY4sbib
Z0MNDs9ZX48E7kTD5j5Ffgs3AOpo1GJDikwZQHomLdSFIamdR9wx/8bTvhgNnc1QVpMuSZwrrNYN
LzqtoYpMB33KmVd9x6vxTttWZkMSddQa3D4OwyYXe7o3d4zzhhHf+TF4UZ0tHaHiXUe1oh/AkNQG
rx/+ALA47VEhEMJwWSGPceg5Wqdj9UJ9457oRBOq5Yzhe3SnU7DnLTziUCIYalJZq19BHBvaC93B
DrVn/bCsOQ3a4Mzkmvn4PSSdAFWHc96xrW9FxjYojSFrY4FwKt1JVnFIGaKq1Z7IJ0dRgGnuC5MW
MjeIRT+lo+4/HNEXjAxmPbLF/np8G4ASgu/m9saUXG/Ebn2baHyuMCaOCmX5nt2cC1bmv7GS5ZwM
NdMeQnrJGfJfap5N1cKzymUTnDuf5u8xzYson9VIK89el0C1eCdz8eOkTFhV5g5bTHPJTwiRgrTj
OXoAKHaAiykdmvxqxJCyY+c+jZ0v/d4cxXFBg3ZZfHFuyogJCNYCUbgZ93i/cOmIWc8onooSvW2o
JQ+lWgPLpNm+eXuU3xMgHYEfMfKe6xa22IbznMFyzkd7SqWlkAMgHzNKlljS1omCP8HtXD58pM3b
P3EzoN6VwU9YrUVWWhlXJASX2dIPREs1+So3uFaAe0r5Zn/KSX+HGynApM+Pm932SLbfXAeVyQlI
Hz+yzv4ZCMO5bGp3Du8/bqOBEx0v6v/JOEECSSoTraF++WIN8Mrx2R8PjOUcoyWku5U+c0x2qg4p
C7FqtT+Ffa9pzp2JDOv6y3ZzReU1OEXKE21XCRVuLgNrczPsZOSwLOc84M24bj/bTm52P43VahTT
zn97+yOxWvP3jjz+/kzZ9ErTXt4LBzn/M+JKcaHJIIvqbBvf1YQMoH+hoUAkfX1fJVjpVnNH2RFm
0y4/y/J7KPlbj21vLcXbZ5guwPQNyy/EDWKvNs++TesvNU/+BETilVw0ypnr0KGRo+F9aIDhVvqq
WB0hE4dh3PC2z4e6g2Wc+bVZccGa3UzHDD2NVfAa9uC6had1OCDLmzJB3H/MTIt815dAtfbTRK7r
n9ul9OTEGL7Z++ci3z5Stk961I7czfoL0S7sAaaBte4HMlUP9Rx8QGYQuldIohjodTYQb5a0Lc9t
IvrG469Zn4bISL1vxwzCzq8qwpbRdxGFpQq4uMUwv4jrjdLKs5A7oBqZ30+hbyfWeCrjjhe4JLwp
yTLnDuYNovIcfgSXKlWUWWSzANRrB42LMEVJ3qQQrb32UBRQKR67hVUV2UOHxPO1RMWtfEeNb/Uj
ypgeCdx6vFCEPnHqiLbC32Mm3YXAo7nVEeBI2tzDFcPWuCEG8141JEikGPaPR/y0FlQzIQfXNxnA
1LqlckRmCO637oEhfAKnOt7MwfuYKA/bZ0Ix4C5co5gb3V6U78+i761Zskioo0a6SReZy1qkrbvc
QUQUH736ddbCcUYYj5Qszz4KFWG98Nbad3YgJrk+IWQAL6bfLsvnEmiC6y33dQqRCYSuJQ3nmtp8
uvS9iqy3GL9Abf3f4/C4aoapSxaxutCcXLlMQOdSSbN2j4aHfzVNhpy1DRa3/xMSZ4/8+khSm9NG
HjEaE7ISDfYZBJN0eGvpWJyNaQD4v9lGC7qeHz0tW+PRGzObFjEsHOhNvnxy3cavjF81hEf0gH9/
I9ZRMMZ0hIKNtK2w/bC97mAGXGZR52hgWrEKpudQgu1701/2XI8SQvDOADkoR/xfE2NrpQ+JcDuB
Z64VBufRFQKLhvRN5Jt+2XwOgYHUjOJKDxMMtZ557jhsT77qX9PA+fmPJqEV2tR6ngySC7lymOmZ
U7zdUCwelKJzTcW/IxJoDrrg53WBR1CWz1eC6L2VHYxL0cUgTijbQeInEyYeT3l2OiGDuocmiYx8
vAEUtW3HhrKcv+dd+77C7JWl2uAJPqdrvD9SXD08y+xoodJ9WT/1InaaeAN0p3GI+IgL9UzUyXoX
ZCxW1Yzq/nG999enq4EqD4kf9BHOT55XKT9A65yirsLiCkR9O2oUGRLNgUMDDHybMsYFKMozBtpo
+xT7bQFIpDNDGLMqbBxD6OKtFLNAZqGp0wEZg3cdXz6esuWH1lgL9p1OMS2jM8lrL8GdLjjPbYFv
Mka885y65z6TwvjxSBhZLuCLAhN+kfHvLKlGxIzcOFMi0nJhN48SO0P9qnUym8zXcNQ7BhQuonMn
9t1QBoVVOQG6+o7a1IQpLv1ojtxqU6vD+t3hEuAF3sN2L2GmCInA0kRw8I2RBjSylNap+SjAJ6EV
0J4MK5p8vuR9vEVLKgjRfOl/1C90c0GHrue2CUEOwv5CEajp4VwPOMrRxnRKNY7S+X8cwLImAnxM
xQa6DFm7+s873obu1je0Wfkr6muw9fXiZBR2bzyZdJgsRQDUskbdbGji3sW4iOlA25TWuMJY+0qa
aCW+dWpZM3mjqY8TVcUfGeMAB/RR7ADinzOGRPfjitgHVK81iJE0odj1wwTufE90DSTNi/Vb9Hcg
7ax54KvCkMEpR1a5Nu/XCKwJ2qK06vGM8wvIrLQjVWbeWy+t9mMulk6ALsMLb9ip+/lNCPpkdWJE
XYKv5Hdo5/5XYwrzFTp2mZSsFJ1x493gc29GXX695Flpw8belL31FXkajX8UnqZV6JCiwz+DL2JY
Cdcd+JVfI9ZG2hSRhcSdMC8MeDvlgnL5FWY9Hm3LFJOYrz0GoggUJd5XHSC2aoIvxVULZvv9jS/g
a/dtjyv6yjyRh6NWMeoOzpNRSIZgqHA/lY9AtaxJl2SnZ6HFULVpTbxeGwK6x7Ko2by1b+U5lHnb
gWjK7fIgbRlSE/qu0HyNd42r2fb30wVHNGYRmNn4jvBHKgcXKFISiFIIvzh4zvdyFZhTm83y1wT2
YR7mS1/6bm9t0D2A+UwFE29iiQf6AtxoOy5AUUzf0OcQIbrbYyTOZo16+cZDIvWlQEKeSdCnO9LW
TZh4eSDUkMpmd5W3nfPYBgTHaJQEXbHPp7R+hKP6a/b8OxdxLA8o6HY+61bE6wu873NI1ExFT1kw
9k50QuEBfG5EOfSHQCl0yzr4EfU52SFObjO1qGDZXj80GKC3UJtuNE+eTmc0N8Vifml07X2G9Ilt
i2l3wnXbKBAIYbKnpy1vatb2DWuQNM8cz/m7TJPnaKGHT17kKsqkL3oOXwkStpLTzwV5tzenLMme
EdLr3oSp65F+ILh3QG5FrOC6YtqENJSy18ab0omoNPV4cN8ASlIzcRbgxOFlGEdTMOj+Po8avaSP
iAebn+5j/StCAnsJPF5npZfnZwH3Evx57X3coAKoMym0RKVbFS+Os7J621XVE4xMFk54VTYjxbxB
uKjlvaFocFDUgvZEDskDjiEs+2HWKI1RH1QbUYBHvCzInsqOQCYnuUeaz84NQF/IaseVI5gMC18f
HNkgeKQ0GcW79S1vqMwm/QD1hsZi56HKLiYsa+LE1nx/kw22Da72ph61XBAY9M7I/cuTEJZjGD2N
TVKZN9CsxfUe4pkz6+12wArG0PUtM5ZitrxduYGpP6d7g/JUtCAkrUVJ7vhKyJbKiBfCvg3eVN6v
47Oys56h2zbPIt9OZJpgEUJURwFuPdprOC+vUtXSMhdt5sIifW0zEdVV5mEkbKgY7ehn0gTzRUi/
05xv+J4Jjhv1+DQAWW9ZmP4OlrJcko1kZCoX2CiNIyfq4PUkryAy3W21+m9supn+MUn8FrnTE+e7
iABtttEvIeBGA026bF01VL3JYMphjdLXZcR2Ko02cgziKTc4ZY+zs84SJyUVKT/xXjbKsTGYoLoJ
37RxctRah/hviVOpw8WLdWPH+/asYsplcWNMtSOpOwWLjgMoxzCrHAQ1Pe0WGDdIamkrD0+DLxQo
XyEPyimTue66Z57esL45UKog+jcaiqfGOPq6T1DvXSfKVmfUqcrZYR75sKGNfI6Lpu/6vqv17wes
YtIzOMD1y+Qqsoew1jd2BYAxavqjf4Sz+GJbevPH0V7/1F51BjvXhdTklZ1piCilt9CiJX/tPLqt
nP42g0EPhRYizTtHpFPqL9oBrkTRI4etXhXM21A8L63lCdez2qnzfuAtMXOJOTIw3BawUGrsvFuu
lax0Q+LCUPQyflOrrWWbtTnZnGcFuuMzKoS1BpTzvfviILeWNHmurzFmjjLXyMkCwcsmdK2BAU0K
3IUrzyHY8qUqjq7CTqZYxRAkWrxteDvnaZXuoOoWlGFIQCL4e9zhCK3tn/nwdrojl8+G87AcRphB
eGXFV/V+MZrkw8lP1TuMR+6flLwkB17UXK3dHlnBdZVEDsE/gqXMQc5CY4S0Cnf01cXo3oYcE052
t6RCtYh3hDLeR3tgw4R3CNZTpZX3ObNx8f2JUN6uP9XbHswYerxCNDAcyRqQ+jUgaBIu/nBrprvF
SkB4rw30UyIaMW8DUOvYFHXwQuDYtIzU72lFlvqbEgI0PlvzRWInPnllQVLAOj5e/w/dkqWTanFl
ql9LhKJPmb1lp42A3+RQSy5qbflS88SSmtHTbUBXzxgBX6MnI7yH8wzfVXPeW3kVigcjUrGGy8kT
JrsoUlPQBHzUqk0oMfXtMMxJiUucuOehNrgo1fEDh4EHKD89Vy0vscV16dI5vFkxOhRUDZpRCL8d
MVUJzCcuAzRKtoDaYU2+KCWNrYufDlF4/Qfl+RCZtnpuRVGPfyNODGggxybPGHR1fuzZWA5Tvb0v
5ZkgPwuBhD5BO4BuIH04eltstM0w3OhWJIbKcG5YF57WClwaPZ0+6RlFLnOCX0kECT/3Hp9LBzr9
i2nRgUJKdMByQltw0/SKKFDCF2sNm+tLPF2pZ28I47IRqwcHhm6gBHCZKE+FWY1mj3myZVXISsLY
IDC8pVvjo2Bov4YTiB8PXhiTeYHD/F7Qf+fc9WANRVqizM/Fy2X3+DhWXmz3vQtYp/Uz84rtVV4f
Ryw7IWum1GMiVHTpccMnbgPlkDerBwqP+bQlNO1RBqassFHgSD8ZpWHt6hYpJA4T0pVJwEUFBoAd
rgByDQ+vvxeEefx7G+V+a0jIuAXoIs7ZETjIeqx4fSQjf8MFS31E6+IZ0FYazHlTVvhCZt6t2r9V
n9TIuEKAhG8OnMBU/fFj/xetJDcC+O+WhWPUDjvHwv2AUQ57CZ7ZJBO04bRjHPzDWzbE8A4B0bIQ
ytgK1g1rO5wC0VZTJJdBz4uq9ZyL8inpTKAXHt2iUTzHoGaFh9Z9aUjwgUwvqgmg5WqZZHYtvWjl
UdgQ7aX8dxsxbJb6ZLklZfDxfs3WRutumBMlXjAGndkg9Nn3BXrVtU8UIsvTB8dHpNb1wMaBeHEp
cHvs4ULu/QtDYLwQFkx88GoqJ6ty1MW76uxW1A8oCft5yNBgKgk/WB/mB0KvmhFZPECszQr3odyx
Pf2gHmShKzenrpl6KCrePj2pQVMFUU9e++JjB8BiBaU6wyPF0x2jkAhmkR+j+6gKClmN7IjqZgCi
gwr1Oa0Qrth8KA29y+1mWeJD/OYrbp/1zAGBbqptFVHQqBZtQV2zQQAOimeDAHdg6413M5bm1TN3
dJkAfSSQ/mJgAKCNMjpLjREbaleHcg82r7Ix32Gb4RPe+taw2vbZxtceapl5FIz/PASVLVbbvizT
u3k+PzwySSPHLvGyb6sbkWBbOW7KBsZz5yQ56pqUplzoRFtFqf7dgfag7G47YxyrF4G1QYrZueWG
GJ2CX5NP8DVcCXtSUEk5SI7zHF55YdIOL5cd9NblfHbnPdGdOf0l8+1qQQ/X3Nt+IJaiTlxhaDQe
82D1GOrCBryWHn7fhoJHBXUhR4xTGbQLXcqrMio0I9Gv2aHEitvEXn0BIiJZTl1fuT4gTgmAsb+f
6xmxj+MmABsboFANY83VX2jfuXswo1ainyVcZSTRM+gAX4tmP7aVmAEIIt0PeWn9ujAWVVsunPXI
bS/QkxYsU7E87pGBgcY4a6cTcfG0Id1IPTOSiudZFSOPZHdLaoGWQvp9ZxdfNHI35uvpeBbcL08E
d710mOHxQSUnnRHkPJ4w+hvE1odXfhsX8gYmSpb7p+j3RuM7obmOtu/VkVIbEL94zJKz7WIMhmWF
ASDdTvc0sHzSfwzTDXV/+DKEFUqYZBXEFFdeU7fUJde0nN+kW2ugMLzQFNJpsEEa262iuu0p9E/C
x6Wmoq5jkBnQlcLJ1aJkwzmAxJ/TL27sm8y22kim3nx1Q7p6VaQ0tNw6tc3cv8gLzgQIhjV1HixB
2Sasbs16vBeu/VozRkgOexhn2dDWB8HShWxbKRiAGRcf0BNByPbmVC8LFf+cRyMCzMZsM5sVL+PJ
i2jWQrZBAXlKjO6jT+mzCVL0VW9yePXunMt8t9OLaD864nq2dnRNW+JTitJK56+XGU+Gf4fl2jZ+
3UsIOXX/8YIqEFf3JZgUxANLdTW4uyPDFOxr1D6otn6YA8LfYliRqU7ppV9UMoVt3QYw86at9p/F
gKTr8DSI797/dnXjzYr+rwq40uX7QtNo0VCMoLNVPsiZP66EUoT6qVlhqD9EqqjhD1YKus2vm7hf
uoQdC4q/IoUQcyxQ8mpvPNMFdSPQ8w2Ic2F8k5IaVcZWbyhQrPR4yEm40kpop/wMHQzaXTawhs/N
uXLSupaiOeBwo1VOCSuZUSy3OsNNbKvorxfJDyOtYg/CHNEV5dkVgVdZLmx3rENRNvzA/0HRY/y/
AfsNp7Y65Jz6zgW92sXVnrpYSKvwol/qHfTRg4ivNdj7ZEDgDonJ9LoC1qIC8nuYhSvNx0DLY6uY
MZ4muUEgUuMpnBtwawp4iIIg6EUAHPNGKJkWFldzGpgcDlPAKW74GNLOPbCAHbmt0fBRM/eBsbks
0murN/8YYQ1mSN+YnRTKqTMuUYe70VIKOznUQM3zvoUgCt/R8rNTLr0AdRlNjiUsN1H8U9mqj6LC
f3r/P4PBgWJBDRGsqaZFPVezicX5LBVYtkJNDaoTZWw1M/BAG1Zrf3Ti0t04YKd5tpIwFT3/RzMk
V0Y48YVTE2VMv60MNAtyZ/acVnVUx8lmgh1S30/1qK2BRTRdE596YVruWIJhXlAivMSYdrz0xE2P
ntQ4ORyi2tEqbUEmeEb9EyCxQR1VsPZrekxXrOQxPsmxnGM9F5V5u+7zpihnDICIHS3NMf6vCsYl
zdcA6/kR2iQHGMuuPwdGdlfxemmIHfqPQ33Bq19R5vgsofQ8+fwJkPp765QhRDewKgtD5PNd8uON
UIDNvMS0q3/rJSJPPLXQyhFiXJ3KYZDKQmBwhRY9jtPph1g+DwPA0eiIJ+82gvmP+xWk15vGogKA
aY3TFddZqx1O9D/F9wXdH9IHA+7M2Yu7dCAXeoREh+vrqlfubF37hAEi4yB7OhQRk27W21ZvgLE1
vaZRcD8TGUG7mgTvYjxnfyIg+YoBVpiLBfJwaIVMWB53MHd1Cxw1NZqpS7zmd5iZaw4dYS18bEzu
gFDmJGJFBgKnJYKEpNfvYky+Wk9jYemmUHBQDjsYX3xgn0/LIE/V7/2spryCyZb11IIXt68lcMDD
1XgLQJPyHOhHiLyHl9cYdoLBoUj2UI3TUbGUyIqSgpccmGdq8gXqcCo/gYWseCptcidpqXB/woCO
FCQrObRYhiVnBqUr6nfUM2WN/yfsS0lh3K0Z2mIUOcFDDleVo4vaf/BVuDlx6b/4TGHfE5y736uE
1vqCJa6H2LYFbZc/+ZxffApMblj7cIGXf4OhE0vRj1WcuVuhSHr4E2s4W4yjrkliWQAWM720wBlO
d6QOQoyoKRH8vHvIV/w2wJpXAnhYkCkAQpJcqJYXTW1B7o7yJQ5fa58v+KTCncKWz9FWoz8IqLxP
SQnlZFZDuSbh9k+nvQDd54cCSX6j6tLUrqHv2DntBu4iXNs39Yka1K/mKOH4HXUPu/GedqguM0kX
gqPDXCWXJAz5WJabO48WyIwM4eVndnpUd7r9zuWhIHzIoZnarxjmXojTOikHsGUJcNWSV9xNwPbk
fOCKoStZyAmKf3vHvOwtaNZwzuzKlkNqsdTHtRCAuXEZC6eAPQ8M/LEzCqkE8JmvmTnCqbidWQ4c
FA+7Z3G4yoX6T7T9WJ/DEtuHttj0wkhhN8gozmTL9e9WItNrkvU76huPnTeElaCBVBhHBUr0nfel
5JJQVPuNqItAmAq2OtYT1VI38LScTaR6Vuw2h9slSVlz6pxjzm9aaAIoARpgZIIgpezkCnoYc4ms
mhHdXI64V4N4sDaYaFapXS4BES6p8LCwjGeOwkT9BmwH8MviRIlUPSxpcefNdgBRVREogYW+bBKf
RJufRGxkeiJuKwPJ0+qI1gTk7ZVhVs28ZocGtHoBSmpwE4WWtpE/pvnwahA/ulI7v+4w+oNpxkyw
/+DP37lhUx3x0TbjBdZnq414yLsHtnSMp4sEv9kbtaCZvLqctr3vvvquEPMXiGh2QIuezt47FZ4r
AmWWB3itfk/vcj6BCTDV/PuX248T/ewHpypjJ2RlGUHuEAcMtB+JhZYetLRXVmhyizXizQsP2BhX
BsL5SumEFQgzMiAfGhykxcllHoAPYhhmNlnIRw9cNKY1g85XtFg6QEP3sTlPL2abIUyl8Qt192aq
ifJS/rLY8QSNdJwcWWS4H22Voqx7TcR43MRc0jsDliNE266x2Kdx3QBSQUlTfNGpC3CpPtMOlh/b
Xme17ZJgC7ww2SmeinukpPzHWWColKtWTjzfmgKs/AuzTmtZgvV43QQRBgtt8KORaGgvAAicu4Hk
Sm3zzyzNsehvgZXEICFKibpml/g4NtL06G8CWbg+02PVIX9uiHdlteSC656RgYwvlw5xMsqxSTrJ
bvozNnFsjSrciRammJ6dfD9Xw0Vu2FZ7Rfd6D4QmJT42is/btJIPTBpSP4lagNZuNS2iFSro+d6N
Ux7o9q8im/ZXfnFgDZY2mjWYs71RLwV+iGgBUjatvpv5NcuMc6UMRxSIGxWzFJTJd0XGVX8haoZ3
CqzhsNeYd3l2Gm5z1JGujSZm2KQ83CbU6wvcSNjO0rIv/XHohNYQF4si9KtRvvTmSKxD213awLsB
t2h+USWVjsAIYMxMy+Z/PS/CVcBsltQ5lNK9wHfJdJfNbP+PQNU/Jtb61Bds6ZaIqMNzwHiNcCx+
Cp/Lv9A8zjZCDRlJX/N9EOr3Fk4Kk+kWWOgW7RrtREeOzDjFEv9xeDATdlfUtMQ7hZXnwoffZTEj
pSaD5VfSw756Cv6HHJB0J07Ux/v9qNOMgHMdtJjJBeahc1Ol8oMT0dfdHdcsS5aExgv1eWcOYBUE
M/veU2pB8rAX5ZZWU3q0pSYOeTgQLSXumd0hpFDlF2JU5YnxZPBnO1/yhxOUatSYDuALp8NfkdFs
Fel3cNDaXU812GgMhHRwrl+SZ8ViOFSGIfDs4mZw87LxabwWs1XfUCCcn4Qr5vkWhF1NxAVhejwn
HmrTIiOJ8FHOD8LSsrrw3kfrftb3PiGhpVnh/wUr/KzUFenDWyNWQeE/aetueF105oaZ1bg+mEfy
K1rlOv/B2r1Pl7aIv8EiJktYNCZ8i43dygJBowEj1dZwz8uik9dzZC1rKNfWOiyQc6cPm8NH+Bqd
+4cicfX4iLMW4M3fg+UNNiYEApezet4ip6NkBncZjRqFxHYrm055+PSS/kyUYm2/p32J5H9r41f/
YVusaNaHi/2OZgeRZ2zBNgyiXHAS0FP8TKl/0ELi347IohDs6//Zggq71NFK3/LH52K3gEo5hCw9
tzqbI6i3MjOmc+e+rmCmCOdf0dQL5DCocROwb7rfHdm2SWvvA0AC7SqQIXkDI33WNRvA3Av7ZkuQ
a7Gcp0lUuB3ZmSCyPQdsNS0n4BFfhU8FMK/oexY/WAnWzcXpdTMH+OLNMtIFIj1V7oP7WQ5kkjba
PD/0Lrvov3b6wIXcDscDB57FdiBmBmZFexGKrwahBtivOifMAIBRCufgRncHCPYGgde2yb2vGZSq
a9H/furNv1N5iH12OjLTvN1aEwf+t8jt6QyyuwGQ39KsHFDIebOfi4Pj8qvJHckMF6Kc8wem3axI
ePoQAPXqU90r03jAGUeZlPLw+E5q5QDdnXIzqoy+JxWQCbPZXJTh4E0I4NLT930kUHbN7eDvoeXv
hEd98R2H5RPSxvcCPAZaOmj7f7KNye/BW8O1FlBG8uDalY9DYkf5TGPAXtU1wziyyaOcRi28m+RC
BkjLz1Vt8wGnvhySiZTMVxVPUPJgeZhkMK4UWuSQGmMItgbVUeEe0Cjzb5qUn7TeAXeK0yq1v4eS
gppMnKRGBgY/DKvuDaun5ZPt21g2dSC+dF1PwW4uXF5WfetqG2ryqANlx16on+QhzopTBWFltcMD
JqErXtgKcKRv2sSSYVLStlzyzQaLS2LOGdte4uEGv4mCMBFjmB0sjzGx1ogJTFaXl2RlFlMmyBE6
JcWF3ENlfKjsLYzpjo3AypSIRocj3PftiLHM/XNBGz6Slp99SyL1VYrytKYaUxSQDGu8orOS5g8y
WAYMNUvGNnzlxEgOSx+S7cSjvlomlZJOwZ4hcaBbxd+DlneJev/Ix9eKJWhZQnhPxELiTQx7p5kr
wM46cHR5rIrSHTBmnVPeEV9/kmY7dlYbphgq6slsK5sZ/xOTOHjtcFDYRWZ6OlfBIa7K4baYfmDr
eV3aipDX8pyVw+7F1M7VsQztWI8SN2gofRmOBR47df9nLXCuk7Kst6BQI7K9qPlgegiGXBoQQCiQ
PM8lFKnOETxK+ZY7UxhiSWI5clexl4J1rs1F86HXShpYH/YSsGx4E9FJPO3w1eUn+59B8dIylNte
t1oWmZm80FPTdkmoceKqN2s2cQr66Zaniel4ypMArCGjOefhrajU/OcHmUu1q5V0s1A9NYZ/+k7w
UHVgM/G/pWIMcUQq9QvvFCJ89eJ173Lx5Ug2JTR0/AQ/IPegLomzn2FmgJctcp1azriFkLWNxbMw
VpkWewyOVWfkqCvSCu6R5SBwsELnmiLBM8GK+rXzmbT7DHtXJQBFYdCnKGxikMihA8Hj3Ny20cj8
T1WAsV6PSYuOw2O5iPLn861zAgJLhFzMjZ8j/39xMwhVfcbqN/zPqVYCakEqwqlrcsrkFEZ0BI+7
czeynJB2qJcfiUaSbP8atg8g1WjhFgZO4TyYDlecJck2BsEJ7SC6EZYNZ+76j51NDMaJaZpyj8AL
Cq2N0ZRpilwAYM2NwUu5Un1NTn9YpWFvaLGrI6O2+pJo1IfTFaATVXAzO1p0ST62C59liN/zxdHh
T1KQj734of7PRCNHqvWh2FTlvdJUyR403uPWFvPDwULbq/V4PEGkAL8ljoZgsRNBPZN55Xl7o1uf
exOT7MtHRhgUyHI5/LjY7Vpt1yk4M8k4Husks8l75tbdaqOHRdXCcSn2zfe7QiVUNS00tCPxlT5j
YOgaRUDh2v2ciufwkRRMW3Mbr/aHOBixia4mhuNNNiF8k3vcgOB/5bjJkdtZ0zUzyiFhoitP50SA
xD/uKwFlcHOY1nnC4bZeRp4xemfh6cztB7vZuq3DbWpSWk2lBei61t/qFnnKU45jIw9lMGI/wCTv
pWcrE30kX0BbzG0woxm1QDjkGq8pAVI5bmrkqkSz7cxvUv//cCJaaZeI7RhZVjFntjDV1pGe0Pb3
R/9AdqPTHTwez7LvvsJk2NN49naKw5vuiIOrMjenToAsUsS8PCFLlvud5Uw2InwxuDCnhx5VinjF
t9R1nrljAFDqZYWhEXBXRyyXdo/AYfCiV1hqctBEKADhOqqe7KbCuBYKFc5J444sEaUADwez2wNO
nd+d+K+a2qK0hlpA0p+ezr/dYMAx1tt2GYRws5imwY08hBMDJ9NVSSilQVh93cUua0KpZcTWpO1y
UoqQBEUb01w47U7HzcKxGCiytl9OO+vsjSSNPsAKv8dupN4mRGZQsTY1n3JRwwWf5RIgEH5uGXu4
Mvs4qqd/F4fgOvFY0l56cGbbrhE85S+zoAYbM9tg0X/rUaS2odmAYjzhKVOU3VKv1VPsh+5vmWOR
OPgLhLBqgLyHc4VVIMmGVOgscdxcyvuKfYQyBXRpPYSvM+DRNlkU9UwjxHNCm8i0/pQ5x99zKBSI
UE+U04EorbBNPC9aTSaczd9njXLs3+3tcKFreuNknQh2sp9smSunsx0a105NE9c61L6719YQT7O5
UkxBOdtGcffqf00HGfWoJ288wlP90ORZ7/Cjh3vH/J2QVMaT1qs6jgM6wb0IRzAM2v4YL6+8mTz4
6wN0Lkb/WvAlciG1OardyHrybRd0JMVRqNnY/VK0EJpdv3Ekn8A+trwmnIfb2TEfenyahEPa6CB7
xMgSGN90EUKC/eTduJXKtFPO4NQyuL6xxo5vgWeAgTyoilDkykjOGlI46VOE6Ja4iMkP8tljYL2k
FBJWMCDjKsocmDYPVMlGqYdbEU0B0LkW0MYjxyOBL77GD7E1ATHn49fJi75dNWR40AwOVn6VqkfV
iXXL9piawjFkP5IIQ97kbOcv9bmQhHVGT681hAYcxgFDCJeu6jQl/DOEmYuZh2FNThrngeEpP29C
tQ49iBwrXeA94nuGvkXt1crOnPEgaGyQdvts6rrusZw44PRy7YbZa6eUK8UuIy/vmKH2ot92Ii9J
vmhL6gF24htJ+vq6drl2lxJQD0BlLRzWJHcdipuso6wnIKpFPADyhlrj7aybAd6ySkoMQ8vgOd8w
xJJ7hQQ2Coe4vxNoXQjkWBQJzCVW54sxGXbCLG3h1NRY2KYS+282sIHSbVqG2NQtjqhcPJa84ekt
awjR934/ODgp/nXF08MZ+0WQ8E6znc3j7UEuvuO++ew4sNQaHj9SwclGgEDcPGOluz2Iw5iDh+cy
dGQBuyjWdP0R+HWWzRWe4IELM+2LI4iTsOYM7tA9T9wTaMgAZO8SyccVFGf/4XJMz4sCY73irqsK
c2haQ2OhsAdhk+Xvf7hwGL11aSGvDqH+0TWZfHV1YRkXhAPiOltBwgCKK8lmcLPWPjgvUIwV1TRP
XcX2VSjP1Imfrn1zia0a3J715dpQqdKRSEkpGnRbA3pc0guanlzBcdisfnaUetjDfXVrybFsJ7Qn
CtLQYcvmMsp4pBePBQ4J88bcddUjgGfrer8WMhIGGyyTE2TPp9AKSgEiTjNIBkyNB45L++X8WIJM
QnFTUcGYFWmBeLRBv5s4Z8F5bBhOTDMOWQP7F0bc34geumsCUgEo/LDLGWIVd1Z2NJyTc4K3OWwh
NupVQitOVbOboWk6G/yUXoKgj16GuOs294ijwf+g5oMQSA+ka0M/GipfZsgukI/5vEx+rt/8fJ6u
wukzO9SFrq57bF4peYIDU0ME7Lh+uCV1D7g2JdtbgBxHrAHgYllboEHTPGtD5BMsRgNxTlPv4T52
Md9pB5d4QDgUj5lNBfkHAI3l2Nwq06r2JzxbrcWyuaPFhY+X29FBZgAfZZRflexWwAEuYV7Iiuvn
7XTLmAwzkM4CS9w/XFlk107VzhTssw0wjOPI8iS8o4lElAtRkZmbtk7yvQF6fWg/jJLjRo7+jSUz
186x6nxfdJkqAbLyrJVCoggQjffkhW1x7bwSxu/MK6BMe499YRmbUQn9b/JGqOPmwa8oVmdjZOI8
sRQTS5t4dvdlw9MYf1rDOCOm43HFlUJKDCHwS8ztrXhNF+h46COn8cesTHFYIhnfzKVZnzqK49nE
R03QIiuAv8pW0IHWp8VsjUCtRhhvc07UK8DcyEwvL4PjTXjitaKyN3El6/i3dhmdrC2i/IUb6G+W
lyaKGjh+AYWa0+bQU8j6OZwF5z8k9CyGPz0ZstLP9Q/yoDetue38ozzChMlbzqcFd4vZuFTdBjA5
HgEyK9ouA4ySPwQPMlTEE/wBM2hiEt3beTlWVmCZB4Er4g5Asv0/UDSmpPnxRo3p0bspFRrKaRms
4ByUxAw8/ajRw35Eo0mj7oCy2nshQ/KukHUrmWvw85BSxbI5kBzsjDrRfd3AfsdhIauRKLK/181s
z0xd9rXw67odjZRdrCz/sQWnrqZ9zz/pjNvstWKFVh+xBD+vnvSnTdkvXkF+8PhAWBw4rVEgr3DD
tmu98eS6KuPDjXt6rER4bEXVcz3IMizmS2enFatLtBApzQ6flKL/cFeUTYYDXmOGC9SxLdHT2R4A
70zXuZ7jV/M2Av4H5A4hqN2Ac+8MHi/vcLL9su1EnAjWJ9tjCDVFbTX0+EL5jWDUH0hiK1LlKht+
PA1AfNtrFWcDfH59bnx8lQkMe5Ol61GkF6tSMEZrc9AGMcNUpfjNOcXuqumZeM8khL8svvIdNz6r
m/cc6VUmCY+R4T7YcLJCRF0UwZ/qwvyVOU5BGnLEPJKzb0tNRsSk0NeYbZepDMDaMRJQ4C5UWBY/
WaN075wA5G04yjgljeTEpPiJfYJ/beqitB5WrAqkvE6+9gSHD4zWWVQ6rWi4uFusgkcY8yYtDTD/
qpX3M3DEf9j+khduBw+ak5iuVb+RzmNrtFjhP2F0XtMwrYrRD68hM75QepsO+dU9lMefwhQzdlZ/
ESVOOJqhZAimPPKko0o5pml/eeYro+QE2AdEdnRhl2mNi2ttU0RdYiRUrTR63X7/LcJq3TVhNpDv
+l6VdJKTEE5quEyHRUV5m1UddiSi1DjUCC3ZFC3HW1NzRUsyEk9SamzexAHardY+PhFIHyGImq9s
BnO+V5c4wHw0TiVvvOQ7AWlt7MSbjZ0AXong1dURhpZJTznEezZArI55uw3stXTlJPQ1AmP2moQT
MxUG4FDkCh2RZ/cfXytsHKqznSJTfHC2d/4jATjzEEk3RauzEOayhJA7gWXgj8KvD2Q5Cu1mCbcw
AQXXgqJfX74o/H017vGBtjk/pcD1B2tUezZcklWyrY8DQK3qR/SLNpwpOhBMrv97RC9sY7Pn8MI0
HFNn2F17sa5CXDcFKWLdxEMi+QMzM+jblhPqb1keKejX8FugRIQth2pC1KgyhQdmuWtoIZS6HDDO
6B13ubbU7A+wzYWe8eamG4hVsT5FBC1eLZUJOgAqrjp2rKZe7aluSv16k76yJkmOAqx4Cqt4Uchi
R+8dgzVPRv2pb4bI/Pcj3lzvs3GZ5XfHb8fXWu8Npa4SxLIfstCykap8962ayOZByDVwAVdLhqYF
lMKw/LxSKW2sCg1FoH9Dvnu4x4NYL5ck7E3UyRPGSAS/KqzGRCbrUtQ9A10eQb/p6h3hyBNGd2+N
mLrx66/LlucQ8bQ4XRvVRpcckMR207/zioLz6kZYhDoMpESmMB9omWZ6/VcvSbNnQpARcmlea0RG
HTZ0dzRB7sovwFRgEWlSvJOgfEqGyjjZa1QG/kGvVj+BOaSlzJOU+Y8/yVQmo2bWM5NyYWwf2KiD
0ZaGecrGRQ5uggdKkZA9zQC2/rFE89ZdFBacykjyGo8z2XtLjswF+uqmKSNa9lL72MgS3pCc5NLh
3bjCq89IwnvRalHlfkrU+qQDFNRdksd67/+kViTL5zY0rar0LKG5uz6UWnZ7hXnjY4x0b3IzmPpC
/CuYqODhZTieeHv5sUacqSYf7lUwfFd3qVm2H/XqZZod5frxFehDG53bL7BpdXgptX4NNk6FeRHP
kS1gvS1Bx/Aadf1DiXCwLlEEh2mbFBLkiQ+9OElqx/2rD5XIq1OQsL0nD2ip7pkLouD/mKwHLzlv
H/Sp5qG0INl/Vqzk/bc9+vXRHdseNMgXYbE55ogk26q+ybFfDP4dfHp5JCQYrrqp21qFQOJHDkEH
19EeE/cuOaso+Nvo8oeU5obqeBTVBod3BQCr4y/ZqjPpGqQxyX2cLuaVg5w6nNGQey3OzPDyUR8H
EcD75Np0izTtemhawiPxRgvWIamxCQd83ISXmeqESaZtVhwWHNZAhKRb0udOXYBkqwve1RLWb5cm
RuQrAMdygBPIM9mpu4MIi7HXGsma2pehxBrUURQ3MDO2fsfXsKGzsBVnZgGAH6F+UFQKP9V7i83s
UotsHB2GgHybH1HsmQMWdu+pWvM6IkiUT3nDq6Ny8XNew+xAZytyvDpPbKkr8boqhBU942ExFYIJ
hXdky9y9B8H8/Ck4UwGVxf8Hb2+f4CJFnDWtb08/rL2qkKXx1Oiei3v+1jpBCi2NJ+rXx82wPmgO
mIDno0hpzlX2ZEZZhaGBIRjTujBbJdzuvswyS0RU3af26WnGAhyVLhit0JCjuzBNynlruDyBu8D/
v0W+vOAbShoHQVeuPwOaJEIn7bmBor+3yJWGL+GPq506xhIHPhJSQp5WAfQjfqxtx0gpUGQfXrcI
6y3K/hDxg7GLQIvUl31pwLlMEv9qHuzuO7K1j4stt8rO2RZAPMPpPvEj5wotSupiZHAb79UCMvn3
fE8PDhRHAi5Ph0YED3zZ0/H0x4GULWrpNEOdIZK6O7SeNWUnfvrqRZ20eBAFFnU6VdQU5Vy2d7NB
QSF1pv+kFcEA9VohM1vVgYIO5aTre94EMCzPK7vTZuse6Q4aZxJVcuFcFZppBhTonrSUsuGrMzqq
K7AMCRjCrYG4G8X0LlYKX2Lj2941QzdAQjaKbxv/tzzeMMhp/nv3k8Eh7KgerdCH+gahXx/hjHkG
pMXUt+F5HZU7nUADuP7ZMKtuOJUhotl17H5T7ufstRtAET14/DmfI+tZ4I3LTBBB+J9p5OKXrE+9
+/DaK3e2rp5gQt8x06Tgjq4fk4r131Hu+1zFWgNun0tLrIWAKEYZppa8fTiAr/bIdvqKAby15hjY
fdGkFyRoROjPD7F3hULvSF12Wg0XlWn07NWothhfZoQW8+s9/3p8DfQSrn+9XD9dvfaNf+bNNCMh
Lae5vRq2snSTqKv9q/tCl/B1oC36rdp4DuLQH2JKeo/FmDBB7iSCVzltC8Yv3uns9cMsOD1pS3nJ
NpLZdStRZhJkm56Bimn8VttDGCcNabDZnm7rRkQ9cmEUDE4Yt7RpO1ajV4K9eFNh2Xxn1eXcjUJg
fkBAiqCcOiklGoGMH8EccEYfyZTD6OhkoPPihPr/y/1FCfpscOUJ0cO0jdCUMfTpCCNnIWsoxbpL
tkDpSzvQ0JNiiWMkTf9ykcr9aMLZuVncsYNj66dcdOKiL47UhNbqfrFuFWusi1mgCsIBEf/EdHbR
j4HclpaYhCgAxhKK/RrW9Zq6qMzNo/ULIr8Nm8zQg7yOaNnqRwb6Yjg5rSZZ6uBLvswIbqQQT+BF
DnnCRCIz2B48KjsHq8+oU8KMYkDTWRQnyLZIMRcbeluLIgPhLF62FLFJj26UoGbMJ94IViAHBOBg
4GME2NeuF8sW8yyNRll+xfWsvCWhMOm2gLhekzfzaInkINLI+aFxIW6cXOAAW5+Dzl5oX1/TmQ+g
cRXWwIBIkPIhiG0HnVhY7DhYYGmSbPBhl5U6jfPhcDhZp/nNHS/Nll4tCzn6geJBqcICDO+gOz2W
Zq0C49xHuWH6sp5Alw+m0JnPO7Xp8SZmTDBsK7i3vCzaDdOxo//NI+JQfio2P377L8DhvHMwZiRq
C2R+IW/nUA+S6bThlZO5gxUymGC/BPSl1H5Sxx6QtvzFVZpWVdoxNwD0Bl6BdE6aysoX/Ol4kc5s
4GNpx0WpAUggKuS10Ggvz+LlprVa6FhrdDwTlfhIF9RiDbzz09gbJyqo+FdZ1AOWcA2odnarMoPI
7v4Ewz+UHORMqZifyJstkks9FuM/gdS78JuwF4V0+uTQrorEL4kNt+2cELM321w6jzLDJ1TT5eaB
7x2XzTIGAbSuYkWik6gIluRuxvq4YD1ab3ZRCguroL/SQ/BQ5aFIJQ2OoJPkeP2XFb77j5hehV5v
XL3Tr+865aGcZddptfN4JV6nJfEa0wkUM/S/EIaMfuq8vQt36Sih52pCoM6j8B4ZIvYW0SOTWqC6
6SwBq+qjqO+dJ/7cHW1j9o0U4TnJzU3WP/N+aO98kT/8ifvnOTs+juig/jUI4SCTrUI0f10ArnKi
eCHtVhEn+GmBt5pcNdgIxpSjq0So++S6oRoutZhsu5fLyQpMD/r6WSZOTWQVeHBt2S/KvYyNGnHq
egy5mpUTViye9lVFb4rSQFVxJt8W/yme9enC5KO8Xp7nm2XTGI0H3DLIPPEzSTPhk6G97rHqc68G
7yOqo5EhA7+CmMc2joU1vZCmdnLk4AtBaXSTfEWdQ6U9kfOeoSR9Skp2N8Dr2Z1otZhq8xlKh/Xd
JOncE1Tau+JlYgkJzYc4B7YmUfIcAjblEhqLDue0pBJ+HgBmT+CEGBj4he1CxqdsJzZn7BjEP563
7j5VgBjc7U+YahKGRzHS06RDRBX5G/RU28Jlo1nbrNbgsohPICRjti10vwNjPtZ2g1O5g8qWlYvG
DyjINq+WAzCP/kfpXH7qsmKcCBFOX1+vfvWSB9rcpSEC6INpqAkjR55Bpb+wn5hvoqTrqRgPmiH7
2FM+tdTQSAMEMgoERtnWeX9em/jXVFSBvQO1p60iHhYEttPD1dAcy+00viR1CX6gQIHKVPqUxOiT
pCSvbgCuCCwIw8TZtVgfNNh7wBq7fnfZeIfxrIirZJ8EKkFkKxHVkM2tDjhSUj23QM/Nk7beAfb/
2hzFhHtNkeqUGdUWzFKJGDMpMr/bu0um2vZ9RntEEaJvQXiGYek+LFxM89D2mDiG+pt9UUdSNyrs
kvv2Sb2yPQt2INGbVJimv9oxcgo5EcgL+FKYoApKzOFvT3+TXSQKLOitsvSyd9xf0f7E7FlRBKyP
KpJ7GcOxb2PaEW4sGHX8F5V5GX9kvQa7U/TapJqPjU07VlHkW7IRcpAadsrPT2zsaJMB0nuMOj9f
TzBM6c7NWdYfd+JGYkVd339zs/6sDdSiNRlprP2mbNkq/Gm6Aw25m6PTOUw6oyhxP95a729/2BDe
FmKGh4TpQwmsMB5XKgPyrhotvSyYMqmloXH7CUb3BAOWMNcONMOwMg8oo8smsiHFIDw8sKwYQitB
xY/Qpjnor/1U7V68JuEJ+pfVjiTCKmD0m5aykXqaHD+EQ044mkgNcOmbCB7JY/7Q4VxX1NTQ56hD
PjPqhmBGXJV7oKCIGYToOXYwhj1EyJIW46etX+URAlPcdAHqi9hBquh2VMv1x4EPu5q+asFYNFVJ
CfVSTkR6+WOOBnxB/uPiXnVwpzCaSuFQTLFcZO3QigU+EODYu/aBtxf9/bxtRxK9fu4wpUEhGnrM
Jxe0kzShPIeZcq2neUFTS9JmH8fUjwkhehD9Zl5X2subAad0GAjqJdtZPzDHJCMBWJQ0hbF3slVc
K4/hWOsiIkDIgcTEZn9zCOuFl1YMXUO3HtbYMj9XuAWD74OOjgJrAcCqyVpC5NSQAaT8VeLkZkuK
Rbmay1QXQI43n4CGU3bXsjBKhfRyzbHYJoEL2VwQcW4ynfA69XCUZE1qjUH80S1aDeNbUF+nAb+Z
o06ID79YKFJNSMQGzqI0WnXR7KXX1hzbWxMSWlloDgb7nHIWOqF6Fz9Igx0wYJGRIs1WSAgoGkxn
a8MFrstjNzHFwkhwSLTlsUE+gEHuMduwxGqOF/4opNo78PMiQaKddc+U1GkR1PuT6Y4Y0zpw6nsK
g9sTXe6FZz17IKdYypTmkMHundkyBIK1eh+UtXXlswCZ6aITaqP7IVIgs1e/BpcC3Ui4U+haXgWu
UFa37uBLMJZuLLMV8512LCZNdEUJobrXDqjLHKQGaPlruYj+xfahfgAJiG9faMWQtLeERLD1ggF+
9UwijvKZcn6d9q+Ar1TLqOhB1LEbAIwCAhA86LvCNieacCpEsSb34TknE0VgxnkcLmKweShMtWC0
qBaM6+aILBgiZ5lBlWjhXH2/WS1zV7b0MLAExnMQrvL2Yhep7OoT+hbBVInHtFgueYhzCuMkV1rO
sRVVKznMS0+4wWdHBWCkNwy8bw5YbM9xuHGf1idsT4G7ppzMuAQtWVGahHEVP8w67x+CrZItFfy1
N3+UQNJFBb6g2nOhxQk2nNf4T8qCRqZDZbPR+Nz/UasD4deZQS91O0t9SSY7c4v6sBX9g03mtp/w
ZlFNk4T7pNHoFnTUDw4YgTVwc7Yu6HAoA9dFX/j4w89/5T10330sdDww1Th0TDFZtE02P1baZ15Z
TA5XhLy4SWe4JLWGCb5SJtHOXutlNTkgH6nsXyR/5yESbzBXLK8Y3c/49P46uzL0pclVulu29khk
rq0Z70rxRu7jGF/AnCDIGnDEWyw14vx850qsYVtxsaAIERrdhQwVmQMKa4CmGUb7xppktgdvmbf8
xWSHJTOoDQgH77PC4gA2e5bvDLz3m1sGw/+IDgS9d1NkGogCBum6JEk4dGsikItt5B9vH13bK7ud
LEouL3l8fmP7Mw/bH0QELW6/Do2L+KaJpOI1NwDvstIx2e+aaV615V1JNKpsMRnH4UgI3kZGF4y7
NJ1+7ly156mqj1j2sfrpTNGIHvJ2wSKu90V1iqxzyl6q+6c7gi+MvItxcmBacVyVl0bqPEM2kUob
B3S3uVC84vvrS1WQr6O9P3H9YYzk5LSRWUdkP45WFLncQxftZA/IHfHw4yxqrtsHYTUKqzfOGjg9
cr8uzmqwsJlJl9FIfPcFrJRHsT5mqqY1KHXm7NR+qMjBcAph0fspN8gUSm2HztVX4wN47ENyMAND
Xf9uUTprHVjOPMjbjhMfzCqOgf7yIycN9S7uK8WJ0ZLgSkCzYxc81X4oKcfjAqj3Ij2pTMq/ApCQ
L36fc7UMpoEvSQfK5U+B8yUXe53b52RXl4W6+azzd1DA8sBOkGC3TlO73wuxNESOeWXneswR4Rnl
dN1UqpGw2+7ilohYOdKggzIUcXrJ3/IaneGx1IyjVrbuS9wnNRX1l4kpGJc4Iruy+XI/mH4TJTSg
UmjzxgZFJVP1VBQscNL8/7bIh0fwpYL4VhJusjBCkOehBoAftNEMJVqGBwjp6o4Yi+pIyCRujuP0
2IB1hRpKLW6Lmp6oQqOBpBtM95CsZO5/gN7ql5n5I1pVLJzg1t/TpnfucLfM2tBmw38XVGVPoUBF
MLlbUil/lr7UW7SLOqVHUjCHPj0d3kKaoq0nqbkbSn2MWB1rl3ySehfMaIBDM+FRebc7yITXE6cj
Ugy38YltmpwWeUt6hRWkGpB91WC/asM48C0bbofrwIA47YrfvnBy0NOWubcrceS2xGIV69CsezmH
UAE6BjTRyMwlNI+Fb1Y5loVLqOR23GtIabn8Bke/1fYhUbrt6SMVPuYyTkGEe3N4ov52NBR+cj5t
lZiZshTonT0eaWkwnnSktqondb+AAZBcqpDX6+BrdC4yJDb7xtqkzclt3Xg6QN2YvlKkotF9hWrR
KcAjZA4I8uSdEkWULoq3XwG8e1Nsl7xdIZqFaTlVL0HfEpV+9QlQDXpXx2OxiZ4jl+yDXtnLb5Lm
91D0PCqwv6PMybtg5hT6DevW5O1tt/b6pUVXynRqjTTyMm67fFJwFr7KSEqecIe6kqYe3vNcNU6L
rYpYI6HrlpxmvlmnR79gWthyUpHXFYVFurgb9zMJAsCIkEzN9jkwoHHj1q/l7bfnaiGv1i+1IecX
vdsnxH/ASknIriKUNA2iY5sIibADt2fvFs5WIGJy/UffODX779xfggRaA9bq0jJUcDXrf42dUcKF
UX54mW2+JBmkkYVZhyQfslksgrvHU0S1YIgGdp24Gys+e8jFMYBE1PemZuJzSjcV52z1WBJY7ULK
yubHkSKJgjebln73RH9WYJKCm9JCXcB+WqH3MTGfRdFqLbGcFak1h6E4nB3hhylW/awDS8GwThPq
HIMgVbK6NXdosB0fGTAzdc/ImyfQi/0G5N6eCv0DnyYCSZtfTybpQ/fjknd/eE/fhShgltK5Gzuc
hgiMyXvCr0d2f27+YWxFc9nkJ5koWHEBIxDrncglyk1BSkDUjkYcxOxG6HdPWye44AfJG0KRmOme
o9+VH5iGsI+QivxghpRLShBVZ/abaa3VIvCw2lO2COCI24dmWMYpzoQtUJ7ZN10FPyG3/KU6RKjA
Uc7Esbg8q1cIIyRivjyiFspQB55fWea/LUQsScaNVU2lZCr+fBgQSaZcxJrUvyjKv6Xzwx6rxU/+
C4a866EmVdBfacbvIvq5K5Kf0VOqf7JiCY7HntP1+BF/22fjsN5h1qkyeTI+3f7GqQEWwTY37P0g
QYCyn3TMQPu3yikA/RAWpoqG/DggQ5M3hIbvcpKkWcs4gAt7mDBk9qz3+hNHM5UpQYA6WKAXXZfJ
f5Bb23/g9WNH0AufSmEcDBgxsEvg2LzZuE+UBMg4h5GRADhObwfqmpXhrj2F9Mn3h2RpaqHWMFjH
6KzgSyG4bU1YLgR1mynVkscoQKcMAM0lpbD5LunfPie+xWlnatnlm0Xx+YSQ7KJaXAT9HG8s6WRJ
g197u6oDrjNmHJ6GiKErBS+mR8RwJIqwHGxFoQ7ytmRaeonIV8iGXKr9mjkaRr6NLJdU5dAOYoGN
BuN++A/X3HMUFy7rfohBgfaudP6/jRf+cYyKuV6cf4i1ok1uPMEJn4ScgQ5KmeH0yCfTLhv4IeQA
uxZmwRVV9S6WyuVDIfWMfDKK3xmvliMoYZZH7npmK9ESrt4RziYubNj8ULKiXwUmQadEi3fjTB7o
BT2tq4m29f5VbzIMaDAlr7gZs5GXcO/o1ro/wGApPUpsXZNfbw+wSbM7qUwWL7mYTKuBeGbehpgu
zvl1PlM/n7UaDc2Kc8e6MZdP8R/RGcToSYg0C80nafJIKQYmiu5P0gvpyI6e9biTEvqY5g8+qsqh
Mg0Cys/hWWf0MBZiwZp2+dQVWbQFHEifVkCRybl0S36YFwdYzZMEOt3zMJb0nrhUkTRDzlrLaTcd
3yM32mj8j1mi+ycjmPHPyNViUEDb7axlVoxT9ap+L88jRKwZkjLMU872ZvJm6o1Uc+qln8SkeS9H
ltH7cJ3UcbSaly2juDKn4vpVTf+2vbjYsWWK/dS7q4MmCAPJsPr353MjydwmEiQH4kBCb34+zO5w
a3VLY8lWaoHwuTDYf0LUQG7lYRTa9T+Dia/NUkG3NETR2vUrZ4B/t9dF7ICG238+6/BTWZQ4Ivy4
uc8znoVoj87EmVSSR3a5uHFJD79hpv8oGARz6yOOaQ6og0hRPPV9QXoM1VyxzhZMSGC44YzwoUZ1
CAKGc/+J5YdIgTEtXKB02iz03SdUIXR+v6xc3CVijWNY1HWndY04FJZFe/NTg9KL66o1F7tQYyP4
z1vv5udiR9MsV9VVuY9/h82mtBb/jCpo9caJ9ThtTiwbMPen/qwebSN72J07BWDAX/KtxCjNuswk
FsAuIlYbMVBhtCg391IIhEjF2dwbqdXn2bxBhbpiHx/mOSiqL4DWfg9Qcz6G5UjxRF9mVbSksGhy
W6bw+dac5sb/+Vd9FYL+FI9r+UPMBewEvc0GmmIBR/HzbKKdAGUjXD/7z69k55V5gJljRvCTPDSO
M4rpwtGMF3fuWUhXAUoP+T8851NTcgZcrekZK60relUnLHrXIa8kyqkmr6KmmwW3zYxPcbpqP2PN
MBAf6XHnidnMIoFVW1Isnp1xWxAibsdCIbm77X68qdiWNG2UqM19C0lOxwqWP9zWQ+UYv4ssxdLK
FZ1zX3S779rxw4dOCXZWMuWqaQ55Rm7DsNZZZa2Yvp2UpE8vgoRH1QOe3UeD8teJMQhLQ+WnmhiZ
Nq675QdTafFDg+fwsHi8gplVg61GbM704+Rez8GS4lnU5/aQS4vAswypn26y0EncuKhkq0zZdr2L
6cbHj5KGc6NUUJsywp2hvJ0IKNomOFqKJuhHtXciYQLpP9RxbxxKB+TYoGvVHtwvzLUm/ouPN70i
+NIn+1kHSDaN/ZTMbjW1+1PJP6hfx7D05H+8ouLfGQvstgrCLV+tVv694YhEzsc1MBHl5eQbptW4
kt5U6yFDXrapvHUwn6RYlaPtS8MsDsSB6VgObdsNCx4vj2qOViMOzKOpZ/fZdH7W+COVhivGtOch
0nv3zfAk+nXhuKSnmiF+ugKuEOMlUyVj3j37dPP1MPnzieE7fXSEIvff30+M3Y4cuNd738dxp0v/
RPQvhF5w+EtwwXRhxBVHvy3Mxn2uNWtKTJ33msSoriNvUASbhnyG70Tl+/xhR05GTbkICYUQdgNY
Htzui5B/c0VDTvm6FjsluaAHgIUbgcgPowfa3yEvJItGTfeJyJlbbrVLcB8iSPpzi8y3hEnB5Jrk
t7kH+Y7daRUX93OXCfhip27quw/V2X+G8TdPItJW+XYjIAz1lqblZwo12RDWRL/e9+iHIqWFg4xj
4nQUL2bpvfH+p9rmT17VuTlc3qYJHsf22ZRtc0PimBYDBdoc2xFHEFjiJrET6RUmSCESwo1J/XH/
KLeRD24rHOrEdUKMQSpbMvlOh4+bji5SIB8704p0O34m9qzKhm8oWb4qGvB7n0WlunHh40Yu7K7I
kJsIZUGtST01OJSg2XMpecm1cO9rP0bgMXYrepLtRsaQmV+PrCSr2vjEZVkuYy7djS+izkwbgin0
4SEUqXIINCIxGnhk0htyQGSWEptU4djPkb/03LqZotADYuWeG00z2FsCsPkHtlYZ6tTJrJRrGLGk
v5JIOUmVmuLgQUWPuCpidvnF8QkB8fNIH59cdOK69iFzFgBrUAjplRyzhqsjo8E4/pm9y+0lkkqk
XwXtRElPNM05FEe1eb7harfxRcEoKsPOTszzXAwgemMz9zwdMGrHtPDVqJxJYGQ4aC0LBgjh9YBM
g29AlZkZ1FXGXl5pZAs629PzHSLTz0g0IA2RU9EjUAWuJ5KsPnq+w6M2VirD0PZB466YfbwVTIGc
ld3etcRIjyAYIQhoHqmop1n+7SzCLPKN5D6Vu0DQUtsEx+PkPakAcm5CR0/a3t3GTjPaoXxIbP7R
oVZMqvCu9Ts7CUXtqXb3E7z1KWKvNsSE94y82UpjHkDqKdlc2jhuW+nKi1XmZXxhJic4GiKXZdSM
lCEJD9mwr9cWw60XOmxonCu8fiPynLmN/1WP4cX1XAaTCglmNkCeYt3ugIqmX6jpEz9MEaov0b++
XSYpcZkCTvaHJSVzv6yMBj4rjdPaqTTDEhqkes9+BIdVO0zNdyFQoeL5pt3bw/AgAyLkhfCxCxOA
ZKYtY0isTAuDr21f55ros/DFvFzDOXtA9JoR3oLSI6AS2zsqmTpVfMRWSQPMdvuBhEitYMleMlrz
lHc/OiJH6uAEGek/80dithhCrsS9wbESC43nuDh7Jnb9miX+DAIvApH/WlXFnmWDTeHRMt5AmlCN
IcE5eEQoOtrtZYZ8U0WR0Uc2YGgzL/U/0ciBnmzqJKNGoKQyDwme/lQ2grkrjet09w6OdyEiCO73
p9MJ+JPrjln/FcIC/QOxVy/m8t77VAstKxVBoMs4apOvzg7XwsxemQVbEspe1c5Q41o4ZMZKLeHX
CkeGfzEMrOBYP4I/C049dJkaGdQkkIgdxug9aEdqlWTO9BsFviAvGKpU8ed9L1A4GdctS6kWoFor
rcrDu/4vSu2bkA+5yTrV7ZLLoeoOBWqbqW35AqUduLAOkG+i4Pk8TQjWdxBk5HpPgkFrAlxtFWy0
wlS+6+VBnedsxYKt5XmKryAPhMxgqvhAEND8eHv2Sy6CIa/DB/BeJiDOqP+qAXaUfuOvMR8m2HNl
Tn9I7qmydh8OGezRbqh6w//NxMckp+3e9W2m9B9KSvMYmlpCpcegUdvrOg8j844eAMDrQDxKBLx8
xGy4IBKTwh63+KQgNpimjeAmWJdY0cYgZZ0w9Q9E7MFIZxjIqxwCiQsOz3ST9TFOrB2Kd2uQ3ZDb
oFv93UL0R0D9zPfQu8/yxOe3+HduAm+Fh7hgD1ZclYp6lMcf/fdzhWb61gGAG/Dl6sjSloEq8WDD
xHrqFZtUB5o06LFSe0a54RpdyhoRBC2j581q34d/vmA4Glhz654BbWOXUQx23r6ZXN/koEBKX65d
+KF5gLBLTO6RedPcolBQoOREMcqX0aAcOrPRNDKfAFDG4TprdwFlC5lcNM+V5qohv/Xy1cxaVcKr
JhkTvHdsIYrzBWKaeKd/+zs7EFH7tq6IdiszK3jWjqM783yYSfNMhALdRR+5mU0IyfhiI5PU6MWJ
UGFmSRgelSrHCU471rMp9aPbPVBgW8S3ljyijhaV06Wl/75xGoGDu5RPcNw7pyVTzeX6oBG7HiiD
SC/pHjPGdstCIfKpjD+KddrdiHsWHkn1ynctj8/zoatqyIVA0O4c/Tp8OgOLg9ne5OuWn7fWYXyO
e9ilvPKDRF1aZs6OJlDSY2Ntf8hlXnsLHdi29GdSKEL3RbxITjqRmwzI+a+RspWBh0p5QbZTw8NF
jIkU1zFLnUXxXuVu9sfQYFbA6VC/P2SbGi4eGnhJGHWOurb4THKr8wFE1h6LFIH3LEhoBR07hvvh
1vb2XoQZux4Et8nkD82Eb//5ulrGj3hKKxshZrnNYhbVcspd2qHmH45jPL9o1mCRzQkFGgMI/kt6
sZ/zvbI80Yb6v1a7LtJpjOpr7muTxLdAdsezot5iED18LmgmKgbxN1erXg/+rYnDIQr4q1+9V7J6
y0DaNen/qBIaKAmqxMGA9xQ1kfkViyhdEcEGdeuq2k4OrHpGcXfcYaRvNBjye4I/1SUnZ9sbXPV6
QYmk5aSOuEyZPTtlYAInZyb2Tqqmu72YSmPiUZ1XRKnw13Yp+FGUchj+t0u94Lmko6fTVnE1GQOi
uSnLljG4If2yZHryZ1JWfYxzC8RWKeodbpXEYRdwR33ss95AoSqLs0JPXu49LzCkrr2GRsobKydP
hvK00Cnfk5TI2s2T0atWmhyWKKICHusNTrbVajCsJsbzpEfegyumESS156ncp1Wp4kaBNWRrX+Ce
M/PSyfJJE6Q8p4eo/PSyRKltsu0sKnLsSj1P5WIcE99Y2fe9sjHbiJwlsZLK08kVqo0DEFv4k7W5
vWSqnzlkWyA4CxJ0PRWrlJFL0CVzzOV0BNOHGU+XZ/LE1jOkWZygrxS6B29xmBOtiqr6ulPUNA6d
AuTzjHyO2ryG1LIm/EdU8oEExLT0xfL854Jpz7jqYAc2s9TjmfUVzoMx9aLN83Qlw8uL0qXb95F5
xEXiwNlKFsTmhhxP1m6KyJz4vK1MPdATnLop6fNVKs8tswgPVoVXozEM7I3LtSuelbkgbgj2Y3EX
mJJzAvvFlF0wG8s0pf2dYTHwjSGq05qe4uQaCeCoDfQXVJPpsYXOB5kn2DuEfmYw90TBHke6qnqC
bIyUwBW9Rib3zhjRyY5WmtXzBZeJdNYLkAqmpHwg0ZsNrD0E055j9bGBSHXKhjmJWj/7UGdodC/W
0/9cXjNtxT3DbH1zSifxu1qVWx6hFcJNq7D6eKX4NZSnr5DR08jRpOJEGxUKS0uS6Eag6UfdddQa
9D5j/h5i3PRpaFlE2T2fdkASTHj4D9yerc/eDETIc4UVqogiTkzKYY+T0Ls85xXImgjF8bSeW8Yl
8AcphdJVrtpESiYYr44OyAvOdL3+P1ApDymhE3YHYV/qZ6YLwvTCHbj5oWxMz93K4SKg3W+tM75z
zd+VbgbKiMxPnMHdOC/cl6GWp6pB7IYjUE44MvlYR/AAa8/daIV2k78PhKG7gsHKNlkZBCr/yn78
xwLYq2plk0zF6PQ7015gZZPJlo5uoqoVnZ09VINSnBA+JhhcrFon9GrP6UVDbWcS9IWIlX300Jxf
YqlADh6BWEbtf7qUQT6SLbCgPZbqtiGsQZ5pLRs/0YsjDcYPybLwH8v0dtDV54L1RpSe6QQKPY+r
1cEc7zd1TI3n/wLa+7mO20HrS06J2xRJiT+oCag1CYCvNqiRZcOdgnrd8MMm2Wme0WsZHXlCjRLE
+38tt4p+Kyfjn/2/HplPu2HE49fyzoO8HzzJadc+MbgMOMcevJNR7J6uNuiL1S0adYq6xEWjcoWW
guaewydFJhvIFDnqOF9tSNv05dk25iKqvwO1v7p/t5OAYzOCV/wzAuoD8CNZ5ePtSAfzGYjeTMqp
B693N9wVqNFlvC8zz68gnE8VOJeIwaL+eJMHUgo/IMS79fBPUHoVvckUYGWmgDnSE6H1eNS7KE4e
9RNJW58qbSmt2hFe55B59KitCEnP35DUs2mG6x6FKxUZAjDyp0UxT5ZUTgE6XArF6OJMUBx6MRWq
jXO3BULBu8o3H+UkV8U6OlAcia1qqNBLEO6Qcz5WsG9nk4e49BLrPq0/zd+e3WlbjrREswF6uTQt
RL6RbSVG5Cx0CnFG13kc4UPpPU+RsCJtTeLWTyZ3J4ySVvrWA3A00y+G8dIPsQR7Ehh90gVYubl8
58YoG7SoMhRssyOBnNg4G0RtJZXJiWbDplq7hyXZb6PeKp2d1+Y2DVQ6s8k9f7UYnjjML/SBbOf6
bfIp8oyH4nlWrlgtasesRmDdyFo92rhgR+5cpvj5Ql+yw4S0mWgHlFQfvcOdRDP7Y/HRD0DSs+Fy
6XE9oOyG6n+eoEiX+LA7SJQLGcHdsGtt/vnNkmjNQjaeUG8Vv3ch2FTE4TLKvyCyNrkfw21J3wS4
c83hJuphZeVuuMTZTZJNhfnnX4MMlPWEwWtzAOqKGAujb1oCKA2p162L9W6pQUDHIiJyW/DP5SGU
IWhsgDydwU7GE7Jesucfxz53Zqh7ednaItCtD0SF6w2wBC2cYH5EaxdHQ2hoUpOBtDjZjptDXykq
JLGYMdu91d3qlmm78D2BPyHbPYoHQVf53TklZmBUBHUlqL17yh7MWLZOhDVXGdtLQzllFAeufIl6
cRG3DY0+aoJleJeTU2MzGEqCypQcWH9tEPJeQuab5DTJezAyH3jhBq11yiAICXwlXf2VwIWbqLDO
b6lHt58G+oeBru/zkWF7WLzhuwIdjr42H77/3WaR0EBPEEMxnJPtniaBuJ6VOW9z1qV0O/gn1pGd
tRsO7UE95j5268lRQKcWFYg9Z2vpIJz3oyTvCF8+fwO0DRfibPkCMsNzApgzboMcOHAtTDLV8GnV
w81EiKs60SHah7xhFCGmJkHCX4jxC3idZfycDYann62fxO4+q/dXtvbX0bLiMVYMJX7gJNEPAmA6
N4OTHEdnniRDGMepNch3oHRn3ClcrGp+s8IgBZ4gYcwZPoHVvklWHo3us+M9AxbfW/X/8KPSsFKv
IbAsl04+d6jDWIzdv8F0rz8W1SMiAOIbVFTM4icBMBQzsgqVeYghh71jCx78NpB7KMz7Wi73Ob+q
lHxkLqkGbsIlfaiagHUXNr/2muQwFzNNyqJ9PCPlEl7pj4xJhR6BG2xgbuoz2FGGOl0G+CIVe7el
a0v921Of0jQIygMaUxG1lslhrE1O0JbQZYaFF7RHWt72Fm8QkdVP6Co//5bT7xUU8KDElhyHm1bA
WEjT56x1R0i15eV/Q4k+xWKXaSrCQzPBaFZz0+qhrGZxNFt1vpAyOmoDdH8FexR0opsuWGqwJ8JW
TywZIO8EGG6nVWAjPtwzlWQV2dK1u7m+salPUf38hbaxcrenel+bRYnhP0bd+C1D4iDMM2dROdbu
qf6VdS706zjiqJxlLx3JyTtDJxVgOieXT8HxzV5uYNs20OV6fGaCVhaGN5bjj5o6xBZSFfeCZRXR
BKgvdqzaAkOASk6QbQgDR7NX5AbIy5N2p2vfsCZFqkHDgk6RhsJcILxCu3txdBt+EBsegSYTDFvD
bG0qVhKHXt974KioWoTmPk6wVC6oqSneTatFJgM2EKI3yU3GKCiTJLcoXYQlBvtH51iRNGno4xI1
qAVinlqHT6loVrqCvGoXQPxk5TFcwy+s8i6r9/K23UnShRr5tl2Ji8FZ2q2HnDA6O/8fCVB52p7k
GGJLmZxOAb5Ts9P7L1GVIvLtqVhRr3OAR/AHZ20Q5HCDKlE9B/00ToKyRpAeUWiN615W4wScQnJ+
Kxu8iq00kHCEIdJOt/sW62qS7CU08PESnFxWHbIdj9USKFMWPovYBsfnSHVehhWNCOjZpdHMSdv0
TeSOPbYTnjO6dmb7EiT/aBV4P4tUPFcuxj6PfQW0DX4LEcd7hydvoZ3ejL5lNxg7CaMV6fBij0yI
EkYRdNeGl56JRb7ZwO7c2Rh1JNnUvCF1kd6g1dihtb0Uma2CU9Y84Ld8gR29iGN9Hom/eK/OKFng
PIUlsVnDkdLAEqWNSULUrBh4OCiTmOE+Pf0Ytva7nVLw/uDBGZAJp4yhE6OtVmcek4E/qMoapjpT
hDy1Q+JnjiB/TmUI8dcSGpVt8AJ9azKWBaEI0EP03kzKApFTdg2ppMlOx28zJwHgZvwJA5qchHcb
oEm0z3BYlMYcc8EEiiUelpEHZ2Og5lmqVI2SWJIxc6JjmL7LkpuBZMCy8T0Zg2xDKpfZ0dvr+Rxr
br0Dv6KNo4MLPsRx8d1sh4JgwvcrgKaZlh+I68v8/ZQnX1ZXVM5AM/909UVzGwXit8LdUWrd2L3Z
Q9o7+9Z+VLEeMz8Hu0tUbAs9XGrvYOaXd8WsxNH49sF+ikI0DsedXmnJCLbDdO4UQLMk3WjnspuA
zvN4iA/Qnp+1mry0dyS7TBNVzFql7VJ13nvUFdc7y2Np5jc4qZyxSQ2apRbReeObVxiwp3YvxATE
4DsBv9FP+nRP+JXrmwmWcm8y8vdCcS4wATHNfQoQKGcA7MF84FPkHgodnkBNJbjUr7tEdXmIs5UH
jaJWQngd5WVeaMkttLIsGqO/RKp1qJpnS7UQ+kBoy2vpVyIY2fg0ZzCeI9EriRE9Wg3hPV3vDFWz
T+p0rW5sBGk6ZKRO9AWFOyZuK6589StqCPBjPt9XZfteugQblUF84eqjlmddHL5zrzGQhCHrzkU0
r30NkUFMUU4Oh9y1UDDEdi8xNG+jWVX/xCVPLxHfGq+CsV25qpqZ9zxOg5xqn7IJZJdDJZm8O0FV
pAm7Z4hnGGS2amq4GC+nLLvAKsMVQ+g5Bs/oXzKLCHiyY7Rm6ax1lC+nn8DxEyzA4YFVjZwz9+s/
yTN0wWRZnqbP2XBgCvmt1w5BNjVDbOUpk5au7U6ubhTfbn+mkSNo5KdxO/Hu74ixeqLt3cbywZq0
DJKuJHIaNOV5/AxsFN1DBa1uQ1p/BJcxWOGqup46q4XDm+E3CuiDVwQ9OmTaSyVzbtu84ZjK6nUk
/YGT7EGxXR6q+wz74zyGuNv0B0tFsWtGjzCPHEzgsI/W96oZUQBRmQrA957Q2z3L3Wb4VeEboCqd
LbmBnCJBflG39sBWZXElE8qNBJDSVayzYrrTymmJ2Wu0pf3TCNLlwr/HcmcwRdZRAos/QvBmHITe
CUsb6MsDDeoc2V/fPEhouvLucVuXvgVoW9q8bzzdq8Ek5VnQkexQvtcRtySQO5/uZKujfEQZmzya
smbdVz9pVfHymGdlP2R/6sxVaK4zB+Q6lIrtjodLiu+ZSMxJAhHDRtftTVd1ZmJra/oPVdCIBU5j
MbVZe0rZ2bftBTaXvFjgv7bVxUxiTPDDvxp23SSDzCxI7hi7g9GSRb3FTUlJgx7ByzFUvuWEMBc9
czIjEr8CpSyGlfqajhRLEGcm3r+bf7mDfms6wd7Skc3QTn9naani2drbR0aX65n8kUkAuyErP69N
J9B1yStStoBGPUUKZnfNuoSwrmhBAJBxzc6AnGj9leeRV5z4hBD35vvOivtjzf7hSFPgPfSrao0a
CDSwb9Gul7SYP9nDzCko6pjm1vD6bOS43lMDdWEDDl2/iEWBXdvMt3c3VNoAh+JrvqlqslALMapB
nL1jhfV3s2B1+hQtjkO5YXJMxOylyfcbQXi6BWKiwY82AOVn5ATkseg6Drktzl/mWJiTzrRidjBI
CCulP+Y7bxRBiP+Yd0x3OGV2Cs1u4mG/yxRl28kj6QuO7UchRi71Ecm7DqjsDB7tjy2FidAZ3A0h
avL6AX3gn3bSlB2dVh3P1u7DzioderXO+OuBnRPZdbr68EQBCGb6kDf+/WmILqJHI+SmqVGupQH6
YGXXTHIDjLt59nQu0XDe9lpgJa4QykQNVSRE1lhQ0I/CUXpSF/4FMdQmKdrdxjQb7qVkYGbHwx2/
3xtMPCjd3YOPk8NpuTlT3DjVkfULcFUMdh18L7U8mDhDF/mSeeS2bH2glqGaxUII6yCh82cX5aBi
TduKXwdEqS9wgvjEys7tY1eQYAECoBOBQ51yYSOEa5ftFsIqmkbhyiaOXGNUtN5D2sgajBvKW0Vx
THwz1Kif1HIdYvVoiRDWJoav3MBmJK8Xo5r4Yc2TuxR77kCprBIprqwAi8KJN+d5qRET/VPrfKqo
G7MVzUDgIs0CxhH5eIMGCdH3Ic17g19OHVYrBOqttFXkqDxEbo8ebOlDcnDwjfQwrhUKj+7sAEIT
8cPGma9p+6ITnpODQTFDIuGp3TFLu51o9UU8nsx2RPW5Tp7JlbdBth45RJfCGrwqloDxjfRl9nOF
AqONMBm7J7nMBY2jklDVpdKtC//bEbQehNPv4u6P/gbeUyu9+AKBqo/ilb+WDtjpIgl4JIdN/cFJ
X5+AKUKHwAqMpbo8liMeSmBSgzfJN/csWUU6vBItfrn4n4CMTucyovMt0H62rEssACPoIR51Vre+
WiBKBXT3vTJ5Z1WjyludwR3LhxrVEjKlxTw9knwhgq83eG5CFxpc3s9tDkhfPriOd4tdaXdJfIaI
XXwtw2qA3NOyb8lJ9l0ePxLLcAwTkfwM7iXA+b7L1E2sif7FiEePVhNe4gjZtmQwMyGvlLLrfocS
8/r0HNKuuMbL2ChXzzr77rSi89yhJSXiTEERqePLPQIvd/e0gryS9n9daMbarv7Su74IKmggYLmY
QIzBqA6u53XLf1B3Qzjua+OEYiDdoaHWlMcNvrrmhYh7km9S+U8lJEKMq/T9DCAkHsgPc9bxy6x1
BmoOCG6LeoW8d8wre79rXtSpopRQXg/N/ainWHFVzVMguZvN4lkxjMkBR6WUnd1mBrp+GdrVqdMA
qKZHzB+F9RadsHV7zSYpy3cLaZB2OOl95ozwZcW5acz4uhx9lvOlOUGIwcOoebmdPEEuiwl5AP5W
k67q3qN550JLBTu7jxjVAIlh72tSZQBpG2q2/50eOEx7popR51Ja4cYDu9mv43Api7yM/2dp6UXi
dvVP86irYExHFzOOHQwEIpjSzYQDmoS074K69ziBpPR7Uu8OC4HoFIFMhdKmwvVAum6UpWeqWi4a
fRhJ8LAgTODQxYuw0kKQABDQcI1f43WPZIZ/h8cBaF5zFWrxMt78Hxty4iMMOzzXDwpwgLSvwUtc
JlOTF317Br0srxAdLwTLOKn6pNYIucB2flji18o1OG7ODAlaTD3ZGis1tkCSnucQ7yxc/HofaEoL
czWwAidRcYCGYnyZzlkv75JaED4SkUNfFw5Y/itpqFWiYD1CaVrXJfDVxKdCZH8cF6jeIzZ9m3Mp
AzoYnGNosCXXnB2T+44Jy8m6LUbuYQcBuElGuubwCedVQUJ6IRiyXI+R9G05uEj4nXR0TmsWGDSl
8bg83R6s6By9Vx8wCwt9VJCXuR6O/58kNbJPeGR+SITGeNPN6lMuIO6sil3Ey8opiPfLiTrZyK/K
2OicKbyNyzwfyv8dyxaRmv/Ha/7GwfZlDLnQj+FJjoU5LbyxryVrIJvC1jk58sRYDmmrp4WniE0H
dgsC1MxW9w8j2fQwz0FcueL2anCIx/yeNKSvJc/dPmJn9D3bXuI1lXCRg9m4g8PRbkioQA9SFaHC
zeFYYfYarc7ombugM6Ge/1scOci7vbbHmD6fHxXyZO/NxTMbLWCBn9Yi8PV+U7I7sL+3bXu7mjlL
r4X8khoosgR7/4FAhtYOj2HAbgG4DRLaMZbVFNVFgmOEz3MgV75qUaYfoP9EUqDyEyrh3JqQYpkv
GyAYGZa4BS7e/ONyfkM/mSmsSAiQZsMkR33itosEdhH/gNa86fHvdy+LZVGXA66FmdEqeJK1PzMC
IHUtfHi9xwN5W+BijJoNzOzWJ0iF4MydXlZpc3sxhCVl2RTvP3dGlezaRmTjxui1vkdtVO8CASkR
yuYP3zgaPoZZHtmk78z+d0viMDLyJEHQkHbjANfu188WW9n7R/fxyzTZdZ43+7ZoRChT7J44DDN0
7z36gDcvMNgxAt1IprgLBstZZmFF1GndJkkimGmN4LpklJAgfaEUrinPAN9RUYYtGM6eStGAC2eA
9W89OKafEtKzyR9WVv75Xgc8IyrhH6SmhDbJouLYkn7lvRUgyoG4IuWEkMtPhZieZSAiCUYOI3r6
VcuoQv3eDPaGo3fDp+AcgtCsk0ucbjDT0w5+zYIxXptYFSCeJZW6gUZIZ1nKDtA/CiB+1PUFiB5y
t342lXJPkclduOVO9tALbD6L1iCOCHw+jfKxg53qBx+HnYVU9JtVw2h0ngMrPWiGvWqf512yAX66
If3Ug7orA1lGCBWoHoo65txtVYfGqi64/Jnr0sj+dBci2q+XocOPdGR+fnmOmC8dMqXChoQxQtoS
2dEnuGZmnQ2WWsKF/RNQfITl2JDvvAJlBjuhuYV1R1xvI7itXh3uNYUB4FNmBUlVDhQDTGZfOqWJ
v2iehVUdOS8yQtDjQWZ3w//mlRL1HPu/VOSmwjS7w+9FwDu7NitvvPw5SDOYCEyGVBRVkWn9b15r
Cij/vpZrVRnbwR+i/FVewPTo4/nJsqDyiPR1PNjxFM/2+ejkO5t6X4WVpUSW9lR64VXUhIbI8vrM
VN5QctSKgNZSKuNM19Vw0WYhsWrHbN0ANTbko0q19aZ85s7curHXMN/CK91kjUTPKUzjCNNqKGc6
I8CvPWBbKcWpuBSOs2mtdjOhKF2BTB06w3Q4HnbWvi+T9yzdQBfQ2pwRDAgNZLc4mRJVQpgzI5Et
PPsLHqjAY/7VYeefca4PbI6zzvUyYPWX96qMrmLrrY3FH/+9ZumwQRMvB0/VRd2e9Yzbst7tKSuT
gQKTi0nlgIZW42CVT8hojbcBEKjUD+8e9hSW4e6nvlG5dobheGcA4UeVHt1m5IQkDUFcwkzQ0vzG
zjJE+n5a3/ZWT3RKqoKLjP99wzEtYndsnqyDUFVPwSAvuMyZWo6LCyUmh7jUEggBxwqvWPPH0dyp
gqo8nn5LerGY/e4tcl/jhQyKIPbXC1SluU1LT/PZM3U0UOAQv+wvFEemJssqI75pe5zoyqS1YhLK
vj0iSm6GNXIbw0umaHX/iqjXaA3IT8EhVG2MtAe60F6mSnAz2O9lVgYc930kUnu7B+BuYWeirQGy
4IzSMBXmM8/c7M5Aiyj3AGQ8OiuUdE10HyTPyJxWgmxn8dkpQAqOY7ACVgBMDEiMvN+UYS48c57S
shKXBh8WeP97RijapEoywESE06HeiLXemDjKufUd/e5plaEh4rubAhbfDYsTkO5NehjeQ4iPC5iG
hw3XMIXv2EvDotuUzqDpFsMEU+3eVm1Yo9uEJHxZ4FB1Mb4YKfvg2Da3IsBJ0Mu4bKgqpaQIClU8
WJL3PckvcE1xQBcTh1jQdtvxqX836xQVtfALNFxNBiq72sxjvotPxPzO/8lGlh1sEStngkZLKJBX
RVegKu6hBxtdlMHo5DkTWZff/ZT04CkAXnCC64KJ2vE80bO8vTRginyDoMjdbiOqHo4TLYJM0eSa
hz2trHACLII/HJSuFf8oz4YChOdNRdTF9P6amR1zdzB4p1ahcGz9AidHyrLdMy9aXNHnXEZbQ/ln
6lMcZ4yKXMP54jCdROMhPHAq2cKvc1bneGOTKahbh3wR2rI25L7iG8kvF7ljjIZYd7WAnfoktC4s
09tJFXbhxi/mtTw9aG173qA9+U2l9nQf0sVapX/bcjh1mQUpUMaO1hoZ+Prh3lQACcHEcz2b351o
cuNrMgbl46zOf70r8I7xLPiwrtKPZUhDnfnQupFAqoD0EXoFMpuN6m5rEtS/MpJkHdtu6+dsdD79
OzIbu8coyPqSimlNLhBj+k70ONoCSarObNpZFBhaWgnzU9KC5ctgFm4+3lMcBYFIxAQaFZOgYJgc
aP3Rz+WqqxpFkMOdV4RwMLQxQho2UCo0dGNzc/AGpZVVWNyP3pPrWITBfNMNijMw/Vv+Kt4ppnig
rQBbdFv1NZz1MOGOkC0kD7DCeCPCLM0z3Vcc8Oz7ws/WF0uCkiubDF3KpezEOxNa2wWs96tVDXsE
YrDHmcQeqs3gmnmHYPCHok8RbdZfgCdmH/Oh3iidT6qU1KHg5q0E9efroa0+SNG21PYJUdxuj7gj
xQOHOWSgsSMWKjTAOgpkWf5sh++tSNETYR8NRJqzTYpRt1lbkX9A26c+3iq0EbcbpHDs//RulZye
O87UFKpadcp+kWq189DaddHrPR2oFuhQAPRI66n/mGrU+5VvBZ3Wx1NVkjYd8WGRP31yML4OHudP
7iTFsPYT9abGcyo+YlQkX6KX7IqeqCt+zdoycKRI6OMPgg3j67H+djmjYnrsziTYrwcXIFFxRPL/
xFxHAXQA006/CUUBbBcKKgk4/XwlRko16PoFOk/QYaaglAH2Y7I4l7g6YaswPPznB0AvdVdK6S8w
ekJVkwcBDqQX153JlZYKxVnMlA08lh4qZ4OcuJDQJOUb3bPbo6DABauOwaLHt7CUug3GLuXJk8RU
PzjcGEm9KD0dMazHVd/Lb6OmbhulxU6JX/r3i3TBnE++5iJAdP97R4QBif4MqeVXMm924KYrsk7e
mTLV+ppytvP8ckRy67rtFEKZuwEiTlD1tZ+E6+ikpnzaaU3PGskYm612rkvJ/xFlyhz0iFZkjPTg
PnKCsJofGQ7/VgkBbOvJgj/jJ+p3SsnbVcGFxGwDibRa/r30p49f2skscNRAWk66HP1SXSOl4Og5
YzPsgFTG+GRJrSrU1x+kB3pDfj8meAqBwHAinorD0qwDcah6OgJBRRVq3KZaWIraj6MHgMVmxvW7
mrH9enQzJqGwwEzbxhGSz59t2NJtUtKJ/aPHLlrKgsorF40n5qYsUvypypDTlyv1CfJESsG8DD9J
SPVbprSo+1rGaABWk2JKsXJUKcT9QOrCZ8JHc0awNjDG9+ghRfCGNNZf3EBRxNWv2OdYVom2B4ah
uIxbKlkY02lcl+zJ8BiVyGa5TqIwrJMscPMgbMgHMNV6HBfX8dPeHuZCgafE/G7hdlehT5vIOCu+
3MrjrUUEwaA1QJ3SnEVYYyzFDqhqoTDDZySDkIUdX4nnmbPyzNCgnT9POTU6d0KWAeXVR7w50BjG
vTwuTWEAoRcJvuRQwACm1BBtwQgDJy8kaMcpVnuiRKF43GeYpTOI6XRef82uaAR0QpULlEALH2fq
GLf9byRvZ0uQUuK7bbtoH/wbYb7NAJlaR3wzSo4aKG6shPghmrTSre3eb0kBWv7TqcwpaEPI3Vei
8DN2LcrDAnfU5rZQ5tfCY86RnzGIli5V8iJLIqfgyMj6AdNNpsILA3oa9srKF1wBPfAcY1HdYAvg
5qBmP6BxEf4NZpkvARZjJh9xudTsEi8A+HER3W3EUzAnx0uImuwL3p9zOzgfbUwYDZkODlDN4H03
NQfH5g2NlebJ9EOI8LoWifs2BdX0QAqi64wpqICkrwkiF6yNeZ7UlnqTjBRL8OAxcfxO2gPIQRqz
nIQGWl1+1pwb98gTwnM8QIl+WXmSKVRB87V3HMzLMGaSomLaFHinldNrIOnlb0l1oy4zMP+xlhlZ
UhOZ46jqrk3b8j9sB5FR0MYBIOa+vyXhFyjiEJQJDwkywdtAP9HylK64TuCmS9MqogzUvonXRMtZ
/H0dIwMGf5U9FRKmS+HnGsH2qGDuU24OhIP29P5J9U5oQpbii7M/p/5OW0mh66NyAfEZOFiQerU0
TgFMVcnxCxjr1XtFFKsfhP1lIKpioJ55sxyArA2t0HzJa+HqIdbOPrjWHdQtU3/MJbFbwRw3Je8s
tzhqonTe/A0rMnyNlh8aRBBnLY4o4BjAYH5GNQzu9SnihUa2aRQpYtY9EEAQ4BJiL77cTKVy9vPD
lDWRl5ZDqYuWi3MV3fCNrxv5F+KhS3LvMIiwqf4dIiuFBPOFfaXgzEUqOyCj64XOI2YRr6fIG/TI
oF7ZYwIONcV+WOJoyi2sWXeTtfWGDAYQr9z9UDNdKfU7kX5tk18UCTQUseHCyqeKaJjMCxOk74UO
gTHzlmjHwUoz4sxVEV3Aqx8GBsKfApLiS+mWIrp1OEm1M/lL/gVYrhyv+VRXq/4QJKnPJsSiRmab
ZIadrYEB4UtllZbQEJAnNlfdZH2RSQZwp1LINh4nCtkVLd6VDpPfydUBv9QGgfnRlisscNANXgBu
3fjEEOt61BHNHj9y3p2MdqBZYopc70wduoBngvUNstfnyRLZoqHdPfgxNI2FLO5o72HuRiQPSot4
oLhJWgeDBrI4uzwu8G8PjB4pXTmpMoOi9a3DSuumTvHDoaIcokJkv2xdrJuPxvLrUOPDCN7yiLwb
IKoS9hQZUEuMekN0hP/mM190Kg/dEAl1Y/2SARKf+mBOwbk5OhGhAuOrlDM5Hto+ocQ2wyeYD8Ff
5C7dLwKR06erZORaLPNepT6ELGO4SgiDraVmUrVT4nzJIeuy3uxfQwAmVjEQ7YIKvvOtBnT/ZhV/
QH/kqYgyZvQxxYOR7h+88c5ExCw8rzZZDjHYiGDN3NZwsu+rCP89jYgT/917tOgykLXmpqqGwYK2
U7xI2uwL/XQhRu18ms6kNVBxjkHsmXqYPu8tnL8RhHRxKlvUzxelSpvO6+bodValuHs/QJ/CxnN1
YAZW+tMXZ7PaNi+GmfkGInDcutMp6KKijnYDpJb6yY5xKdsJ5ETU9NLRBywHVOylibmue2obozL8
hlqkDC9K3iaqRvDUjzpTC4uz15zT3dcfp9XQHVYcB9D0KZEg+JRdsAoKeHz2K7dMZu35fCBKPtUC
K3PT0jkNsqXaqXbmvcL7D7bnfcQ+okxXHvkOKf/DJlravc+UIxfk+hiwa5KCmGX6bbxvFVQbKOGt
uut2YglFNrKrtEzUZ6Z///1XErjID2XLNpxD+6obvbrcwYO0Ue7pIFPkAzTFx+IKHh4SyMmJYsnC
ECkT8yX+UfNmzAT9w/gtB5OaEPD27SjEEyj9Sc36Fj8mvej3gLMYESqd3XZ/dC1CfoTuvH3hK0Xy
o7KX/brPfYbFVzyJoE09ORMm4ktqb6Q1KWdOJ+A5KdN98r2DgT04WXdu5Ia6u/yaxOFJM6Km/us0
S/QIJydzTxalweMoHbJLeA0AW+DLP2NsBrIwlqgjgIHoJxpTyt2SmtDhwz9gCIraHjXFT7OhdICL
BqEHSz3PtkFcpZEZ7GJsnt2azgfDufoOPDugF0+tkNntzg+KSTn1ANy7BRUYIHpKQGLhhaSyrhxW
VsU5CUa+U0c3HozKhJrihFkcJURBoLlGOU7ZB2MSSpMNMWO/+asFKdtJzH/wEZIIfAEsHqulsofU
xBbEnFXTZ8+OPoC2x8rgqRkxP7zcI4MFhC8lCXE5TX2yJ1O6UamJf1FoKn6dw7b77SNJk8RfmiI/
0Bj1ZyNqFvj169XcuoiAfbHQwmSPx719zyaOcwG8Naq+55aKJYfNDMNx6lxOAEEQbEt59KvQ+41Z
19oWU4C7GN9J5SR6+eAbOfx7aRoXS9qw0oW/74Ui84/Gu2yX1o00hTrTx5aak/utBlmaUpFqwxL6
t8cWZQj5OVeiILjUwx4EncJ7PFUhXA9viZBQFl3oU8lHSNFQQ2CejJp/KN0kjlkwjdxOClra1SfE
s0SvHpNbHIteyJeSlslyo1gItJ+gf3n0/SdKiEH97uTTRn/Jr4LFoTZEPLQE1041OyL5aJ59zSSZ
TvkJDntJ4Fh/1j28CaujG42nQbqz7/ojOjZUPRXYP2Fl7b69ofV9sBvGXhRRcBgKyDG0pLNcP8Ll
uQ1TXIm5Jb4AxAQ7Do4nVXZb8C8hlGK6lKqp1X9RfLeNn7fnerauAFQOKm00JHAa1FqJ4Vk1pi+Q
Ii9VchPudfkTIyyr2hmLeUUC3JRgqjtNrlStYuLrQjSwKSvU9yIpF85VIMZrIhNqHVHwzOlK4ztq
Qi0N6NJ+2kU5FJe28OQPUSrCpb6enxuH6OYxgaR9DX9n/q/7U8MnOwv2PodG+X3uR807uU93+sXz
f9jUljXMMrmYS+dKhVljV5Gkd+tcfsJWzr1GoljbQQ0ANMCBRGqo+dolC9V7mLVAAMS4MG2W9KCN
6KKf6iRz5aPfP5OYwDkoAguFK4pz4JJdfi34AoZgDR0a+JUG/XQG4nvUMDzTflYzjIQmOwei8e3M
F0JsFggOUYrQaSQZPiUxEuV1v0x4ykrcXJMHfeNEg+eEs4uVtk8TOF0HR+AHthHa4hCEXZNpWP9w
3P2oWSEJOBX018J2xWccQe1N1T3FtzHrHBvfrdRBMwpRSR0TTPo3p/mw0iirAdbAEdqFLQhrRN3y
aMc/QVmynUVfQu3yKfIzWu7B+gO8Oi2al9RnQb27Azf5Y3sBXZXZP59RRzB+OIc1eAh2vqa0gzEz
Dn4Rj/fy7f3MgDprMx3jCJ0zncEONuo5pX1CuG8r9Xude51hE2JpVx3H7bHSzZ1xiBRQp7YxF0DU
WVa+Y+oGfdDgrltRFsxu/i/m/gpgv9eWaZy5mJY1HIMrS3/ByiE1HlahhlzjwwL7U7giick3Zmsd
NhHS9SDAaL+b7qnno8STVC8Q+4HSE14Y3VxM7U1+Kd8QHM3bxq8lASb6KXMbkRyuRwKGR4KRmVqU
WNTg83BY6a29icA5JaHJUi3ryy+yP4pWbJ3p3fMg9QkqF8ZGYhms7UIEt+ilE9ZhcCF11yRI1RB5
MZ39XCsY1ynyrTA1ZmgwRnZMKa3HK1ieksWfbAWL2RlydMM4bD1KoqZL+FZbOcmxfPtYTSL4IvCa
nMvVMalt6oxOWycQmcepSRoLXoIxZHy5zNx7f0+1v2u9FLQF9S+GMqRnlt/3E4nT2vQy9cyUvsZj
uaTsy6C7V1QgSTsHN+san/d8aIAfWfx3KqfSeAo+73z3KiHU5ybaztNCFk7lYs9Iq+78MmqAvdcW
z09pJpMk2RBoCNs//GbRFsqGjgDBlr5BAVzqri9nHajKAvJ7kVxxY0J97iDcrsB8axBMGWbIwozX
XJbJBRXj4gbEx/ryy3qcsi3GmECCJcfsRHIOtp4G/KLDMDN1tRWsOIdTvzsKmwR+bKAtyCnICevv
C7M26VWojccvQLPVe+NqMQA7IyDpP/vB1/jSzJEt1GK28iJuoq52QcBiwv1iMS7TO5Yi1WbTTug0
lEJMaADp3pMrGXBhWAcPxItNQlVBpLIG1Zkuu2rZSord6FaYPkQtN1gyraCHP9D2J+pq/VeyThsM
AzXJxsh6mIY0mWm4bt25wmS73dbgbxzX5dJYiEYz9TKVNaaicdu9TmJaSaJiHhWwzwrsm7ViMpp6
/185545nOJQ7cXK1LPlujyyvxkiJgsSXn5kLZUqxmgztDXopshkXnV4R/38ggW6NCcSqizdJp/Ls
QPDQz56qPmFoc80Ci5pUCkOljaTgLTY4PNX/HdQSPH1LxqP4CKZvRXA5LjenVKSCs/vrfx+7nofK
aqrWiCFwgPmwtlfKXR8oNRL8XV1MI2HHAwUE+tSaHtAtULyUhd/4VmYre81/5EJFxe4Z3jHrgc/S
l/cl8ikGxlUw5cbbQrnWE2mLBkpy6zGKpnwZaSBNVKFiOityD9aVfaTQ0XOJDdAhbcgYg5vT0/Mb
zoHdSacDcJxUddImlvd3DzELkLX8SQxuRwlGz7ljvS+A/WTFqRrkl8TY7scFc1GY+eUaiY53nfic
58CTA71mMjKbIvGWl4azIURlyQWOKnQboI4WldX3/jbCIIJ2myfxcLUW3JRPUsH/R1aqrAVn25qN
uDBLCwaKmze9tK/6Oa6UgKao/ZQpOeTHfnp49GzfSWoBFVyfOKeBQrrR0TGD+u9e/TGDElZlecXE
uTYEx/q9f+4yw2EZVpfQlWTNELQBMN6Qw4qDo4NmJZAU/TjkoXLO+BH/ICiMXpT797PazPLq1i9m
XGW/NZsqcosKioaJDd42kPBs9DF/f48sA0c87JpPC9UrwE281fSD3h3M230bq7+w5+JoHBIuGdDY
ptaqLsb2wMHlurbZzv3bisDLO7Z4AEGXe0hoTBSNoRuLlUOXAOxemQXlEklcyOOx9JtLzZAjq5Me
DwAENd/41qhkgvk53XlO4Yqcks8k3CeqtUnLR0TUEgBHhYfkdla/CiCQAxI7U8eFV5DDBaMHjWnK
T+eNMXnhMJRvU5s6bv2ZQ2m8HymqSl0Asr/h5fMH4c9gEc8KcyZYdFVW7exOMtN4OxYNW5CmSCzp
NaAdsekydeSv7XH4lTDL6ljDhA8U0CuxqI4IcHFFf6CUoTPMCkxTwBBdwdPtytvByKMfmcVMiHV4
TTZBYaAFPLORvLf15vOLnFQtznNK8+CVL3gAoHZ1TWCsykGEZIGYTa7JL79j2XAgqbPf2Gibo/IA
Nr+u/a3hhRY2AzWuGiCI6IbgO9KlZ56Mpgz3Ga2VZDvcRKJx03nAzlZN3lKeas/M5rjb6wBNhPsM
+Hna7pisiRPFLcIwpn6W99C1cqLk4m6tQu0NL24cdATOo6wQTvJRZ3Rikzoh0hBc8BowX7oCo+ll
llf+ZYyJ0iPlxeq9++cV6pLbH5l8cniF+CTxK5PY0R67coQObYfM1nfHtpMwW7CERR1wJ9jT/EIg
z1VJF4hVdnUk9n9Mh2Q8sgQRRiGv0U1CG3S6AvNxxzN6UYd9N16YxdBqL/yy7jdinKCkY9zHM34r
AaBN2UCaJvjjD9C5qmdmi3bldzNWKm+ro4hAel6443AykacPuHLkDJLQiRUuX/MpNoNBNanYTiG8
olpxzvpUa+I453qOXUN/SyMP3EvBk5IhbzDwhOQEWeRLxsLOOWwozEzJamjU7Z3omepfP1BpeSaP
ipCxmkC0IWsgxvuFl3dxAabrXpweZTEvksbp0vZVx69rpPHPSWIRf+YBjO7qy+nWCwji9HCs0qY8
rqMSQr9rMUBgCd0dBScGcKlfi7kdmLeCCJ4E04WhQfQSFyc9HhvY653Pc4c9MPoXmzIQq/s0cYad
MRqyxCS0GKGFfXi/e4zmBbkKGEBBbdu3V9hL83DawCqBdozSucUeLzRGemsAoHjsBxk+Ra20iKvA
tNna5neEDEVWVjWeAONcxvJ/zqBwLqS+2r/aWIe8C4MQ6NXkiKUHIZRX5hW62oAKBfIDpZBv7vD9
20LLXf+dnbdOFa51bzKh3BUqFDnfJR7UIBn442gr5PHxmweTHXTHr7+Kdr0orN3tmMl+lTfXSKMY
chU+nYoZgNOGuIJ5iLdpvMHLBPN/wx+esZbbNreIstv1pshf4gA2weyXIj/xGFzZKdSiYiWbQfBw
Z8HvQxQw/bUX8CjXBGrACHNZTmEY+1CNomWGbffGxBmgIJ9q5a7V7ngzSKPjywvUBu3dv588Jle4
BBP3ut/N2x7a9pcn4oQfDUvzyuE7pAnmxf3KYIY+5A3eR9T9KeWRV060SrEzag0CVRsn7/YUDRYY
UzH+p2ch6kBKynX/IeUtztkQ508PmuU1b6+fk2ozYGsyxCPXokYJYWpdxdckQX65WAIXI+25zxCT
s/QLCvR9w2SlnSDPMlVf4PZ0JttJVfZfZbX/CgXa4m5bt3k3xu4gWF0vhcQ6iOHhfmwuY/neVSvq
Ife21NJX4LeAmeWYmj6otaWlUDo4mRJEPzZrQXIqF1aHeOdUfqd/OToJfNDYSeNrF+bQM5MiDCRw
ijjWWVWBknKh9LXiVWRhAEmeaGWNd4GHzeBCvZwsEBkw3wLcpjqa7MfusXLs4IJbb42SkYilsF5+
lKDi0pHKhIfT4yhHsoHsDsH4GcSHuZ+xu7ka2mBo/wjmLcbN/U8PC6Rkyq3ESJBFsmxDBc526DqS
FiRQdUkvrp2Yy1pbBisfOpkz7GhqlBDGwAP6ce3wxBmPoUYw+GypOWCR9adxvKtc6FjucLAQTmDG
bavI49PFfDnlch54mJBOiVPM73T6Su7gQErBtJ8BG6lc9YRizYdz+OLgG1l6LhqNUyuwUVHJ6PYJ
cHoTv4x0aat7qGjmaWUCdGfno247Eud/yeHI0bCA6BfHv0mA8W1hYCELd3w2TvljiSQiYpRL79o4
cUsQnqjVicYJ760vTN6zgGzp8niC0r79PRlrfuYqRYV1yu53fT1s1zK8JWPUUinmj5Df/A89REE4
RPsS5MF6TkZ0J2MDrH1gf+CELl2JqCTK5arjWYOqkhog4aUs7o/Ia4JZAfbpy9whDivZ60LBBxTK
Za47jOQOJWqg5dXiYzkNBNb9bAjTRWTRdhuZpxndw/0qxo1rGFSh0HAki0w2SL2vGF2/MLy2Qjno
SSSugqlqtWyNxITJn6JRVZs3hCoU0FYqTSqRaDagE0VmMcbAafi3C9t89bfftUbq00jrwE4KTOtC
27kf2izstodn+JVDCJW9gITmt+aSrflRI9uPaKnNwEhOlICtdDG0766hG9Nl+YScKIBQhdwgZClN
nr/NE6s6YPfhaJLvHXnLdhFZsWAmMKpyogBm/zoWsXB1YiLeRUyHwOyQMKGQKJT37776sx3Y9oZ3
iEdlWHEcJmOn3/lpdAn5iCB2/geEvIztdLpVbbKKZu47fDrlGUPDWiO0/AkD3bV2zSmGFB5FWXQ0
Ax9cseb8aCJ/7XfhcSzimN6LHgg7PGhaoyo8nzZJkhDY4HsfCmmltXYViOfhQC4Ltjk7wDNbaXRC
HlkCxdpQVzXNbALubuWXeP/0oyccsaBFO/bBv1jrFdiEuOEIdydNWv00WiCjKg5vL/Bgwwjj+AOY
b5xxS7WPZarf0/3c7haWPsW7R1Die88Fg32GyodxlxVr3O6goH2i5aQ2xk5Dqu2JtUAzeXfBjKsF
ctlfak5fwhotV/WogG9pPj+XFnfAM7Fe5tOhkKz5G027GTCybYpIcrcoco4RVMZOrq+0QNUA3Isw
2eOyQMdDADfLE2Dc5bYXQusHhtBauwymedvslYo1dztft5AMRvPIiwhLQhlYIh60fT+lftDoHYZQ
m2st+9SNbIwyABQwAZgYAe6Z8Q1fj2ySGQVsXqyncwI0hkTjR8iJn3h0hqz6nJMnzJL5Lg5iE2Kf
EFHG7WUiHapCTr9lbimXdeDd8ujodanwYnpOSAdzu2Szf2Rpodmv6v/SWNdHg5HtBEdFiUP9QCTY
B4gNIkTLpBMyMJRj5TB+wJA11b7XNEFNYqC//yRKHUvAV7HUYQca7iAidEHT4dXszdZgHNR6KFSr
hVOnzBwss/EmqSnIgqwNwnzRRmQYdJp/w1wNw72Fc0Gfcn/GbrneJ6a/skDLXRMBLKhI/YWT1MFg
PFNxxfVHRKUT0/6mXJ0RF1SiGEU9FUKSiLw64aNSWvu8XJTF4A+CCxzBL7/km56Shqc5AaBK03bF
jR/7rWLrY4ZmUiJsbs96+df0rCo52R6vW467tzVj9naaL6x5idNGVdToaTWkvNKF+1LQKaMcfUG2
R2jC+HtJcBA5VVl28F8djSeLc24qYlf889w+1yZIVSMqZ7iKgBzdVu219u2XkKM9EYmZvalOGoz8
fUxEqtxzCkA6RgtqTkvreoeBrOOkTkZjG49/xWcmgQ82QVAn67o5XJQueoqBIgVWlRRIhw+Rn04u
UeUYu/SxyyZzxY3rsojtIYDX+Rs2kuxT5XJTlliX/U9s/61SZa4bt7q+pcnDa+sZf+GC5yhUjQow
h/JZcRrnmjD965mYlMfleedOkpNTrM14V0HnCXtcYFqiwPwIaaf0um1Uj5+o0KDKWA5XMvKE6OWT
qImM0h+UnayvJKOIA9VoiDaUSTYf1pYCmJ3lgalPKw3z24wDYp4gTAdIS4DRpNX1ANZMFyeS9o+D
dBbqjd7XN+l2jqIIuvh6zz7aS0ys8abHZ4apyRBUfwApppaMh1x2w3lEwmTfc4rgrdLeqI6iGlW2
KHdEZ8GDgUVmMyNB7SqTEawK70jSBNXMIkExvosS+kj+s23D1ilrfqa8+vDfCejQ66Mf9JU1ZQ6K
fi6uG9aWxGYfdjsZMKKKhMU4VXDxsalaR0XKwD1n1G+mUvG/sIw6mVzSXsPNZo4apc0TKzNLbgt5
UBvhPTnaf783ffTb09ZOyGkT/y8y7eWo9g/Z1B31Qbbl0ivR43/g7Aibd9zdR07S7GrNLgO/71BT
q7vaXmrTvzu2WI7geRZW0gsmu6hXSMJq2/EoWUOv738IL9BOlk7rjC82tJ6NtLJ5r6XkeVKlvllk
ZmNFj2YuL4YgXrq1qMqfAXYGcOJRldQNGgxwkdn+vlrauVwDWZdd5MFt2yqi1OBxVqJ9SNrQv7YW
ETE2btA2NeMDI+7MRTSqGuYHaxGx58datqKCqbAMW7QLnZGBOtER+xg2HwC2YaFjix8si4jJuxWn
eQBEuPTgXiy06G/rYs8Tf8T1gPavIYqu6C5lWbfdoXL4wxZKVx8cBWjpvZWyXFxjUfp8mWr4jpbE
OBbfvYerhB8LH/f4GANZ4aaf2jQoVZRwRfy0d6l53hIImFnzXsPUKL1qGwNiCaBS+/KQsnZao2Hj
3qfbKDQENSfsPmKIt9UsDs4qyV+hh2MZCNOxkHPML3ZpC/2COvo6g3NqjRdKh19dEIjsC+L6IT3F
DVvO6HUTGo/DYhY9vkIuih3iD226+gGCzNLVVpLm+EcFtYg4JulQXa3qXb8R8eNEXlUmZPiBO/2u
VCRRO3Fd4kons3iPnYb0kmHQPKxM1BR1e91L1Up7mKhD1g2FXMcu22X2STq0qXr+8Xm4W3NZ3mfU
1AdGrpWsj4WRMgHxp8e69ag0a3lr/sduqBG2KN1lUhFVF4EGn8RPA5yQU+xxUGH2p9/v30BhuLG4
IjLWsvFbXA8VdXDOqDOfmA5qVRZEnErg40nnlIJ8XaIlN5GaY1rrGiXRsU/t5rwrYPTf3xKb0XfT
wRUF38zj7BjbosFUK63iReVHlldhGeafPYcf6g79tkvvmJpdXmXZkcze1dRW6ByxBzIqh18Ee6Yz
OKClEOGUXoVObWzgGHkv79lNL8bjRrPI4ucw14I2DlLnHyjjpQp/FfV2UCmomBllvzC9BmSVPeIw
hMfKXnN1CoRxHGj4Hmks5Phv45QMQMWGkyERqV/LMRiNCEukn+duI6Srubo1VelNUL1z5Nb+9roj
D/GojtZTw0VLc9EzytDTd/hAqLcAD+IGMSR0brtAl55aVIY8Q6sBVjssH/Wy69QD4fLqZbUJhaOF
lpaNJVEwvB6quXM/Op8u3zhjWlG2uCSmTtpJ8COFaQZYHe0F7VcYk9rswxKSlbejimy6FrTo1mt9
DlpbjP1miOTkrxlyMmyWyAqxaodSqeK8Ee0aYp52egOTLxjeb8purabMyytqZDZAYqmn5zR1ZVS5
9F35db4/RUpyxZoegc1otvm+LyJZI/g8ihrHLlM3qB7ILj9LswKmBu/8i+AFOERpjszMe4wGin5D
aDnGebMbFJPZrRIv2UMqnmRST1AH8/BbppKnOdCQTozDnw0vi81JWtLkGSHiylksfqrYIXxrxuoO
GumqDvN6wqbu79PL5GBm9YnQ7hlv0GC4BdQh/70bkKvF12Q0ST5CL/GMaBubYJ4cOtcpmVH050X+
y0OKYkvJUdTRLhYxaOul2N3JzGFEYejNvcxdoiVAcoGuvdA5rRBg5RrYbOBBXd2byJGY8yTh3VNL
ggO3wjwW/N5VLSF63eV9+JCjZarSrLo/ujloABGAxvcIhNemBxmSNjRDwZxxNab2MRdutcgcNoch
fgqQMFO3/EI2kQ3rGUXZdpOTbduST/ipFs2uEzeB8Pee/Vq7KVfhzJuvdDUhK0BamGjnEe225fon
ExJnY6syHbt+jsa8qxYll86VmeksSszG1VgdKuDC7SuNFfvGYirQ/cC5X5AK8J423UWQtrfRc93u
CJ1EXFQBUzph5e5cDU92Hm5FoVcyuHnEALNzdm+bBBAMNw5iNpfANUk09g71rj/uQX6xRmmgtEa6
BHaJwQShKHEojXsEUKR9U6hk8KJAUPB//XZerLwOzyDNfsKQi0nwlmqPUfrPXpQyVqnPhT0yy7Rg
p48JxdZdtO9vCYjwionF9xOglSkjs6PErQkZRIASodjeYI9dxNtV1aYI3i60817eUlTeNjihy57b
MyUOgqJFGnsmtQpOxPJm8FtIDZDjpmFun2zUHt9QiHYQv/RxE3N487ZOqjurxC2mhxV4T4+iK4e7
/Nl/osgupS42H3YTe/FcHzgMay41uP81tLnjSMs1H3zlX12bL9URcN4yng65iUZQDzUOsLtSKZMP
2SJQKq7Y0e85MtsIghGJG1FhSaZ9h6OE/UlLaXOtdPGlnQPNewjh72yVLjYjN7k6QS7tp9YQuuo4
R+58I280ys31IboeOou8Mv8+5tFXCpjzkUj1X8nJ94+V2IcutZJzICYNx//aBxyqMFDooKcuP1Qr
qOTCv62F5BbU9VmFChCtJyt1nM59LRGiN9OFzt0WhW29Uuq5h7pQR1jrzwt4Dy+kTyq4LOgMbFsf
6bdT7sP4xP7QJdGYHVa96yW0vXWDT8I02AJVdXx/HFUEULdjgCnKIDPSdi2KrAFqihYPNB3ejV+B
Bj7pZqYK5id1erAqWnP2wYmFN9fIwhRHKJ1J/kU+V+mhwPNXdee7JCYh45rSIAQjA+Ehc72obheh
bx2t/QZun3YbyGHfjRDACZz3jSxVTu26J7W89Wxo65m1IdMkJrxnREHDA2a8X4BLSvUKhB3CzskR
lx3CsfN8PHE0EtvrdXVpBALL3vhAtaBAHbGLYZoJOHE13WiktRC3/i/SynoII0nTa8P6n3cNwVDI
rbIGaryb1gbTmFN/3hy3ix6fkL/MKbOsYSWIG/gsp9JS6BD0U/O3flbHLv+s4Js2PHkatjDfKUG5
HyZNn14GG5IvzhsUr9CcGL+4yE50JMNRepdvFFqpB+TT/7UAv5zXcHeKN3QkfLxQpngET7njDBK5
ANKJWaS//7OKydSTNqKyzvOv3FjqHIbGLzkKXk3NOcM3eUpUROdOt5hZd059B8R68QKgV71EZItP
YyLHdpOonxh7dvT5FysHNhxpdvFbLPdaXPAIPLU1N9sPMUSx5eoX48hc1yNn1Liz2jiPB9MsikE0
wHttrtHBgSmWphytZgtJ/x9kfXGCh3AIC9UeCzYneIJ3OQu4iGYj4SSQ52oAA4movRuEdoYF2+7I
WJ4Zz+/CIbnA019jAXT71yHi0MOSJmtqQPsxGu0O7res8ysNqyhmQxszWdABfdv/dj8MujwqySf7
VVhG6ZDbGEF+anzeCIpIkJAU4rQB49x/Wt/11c8mXFUweI74ernJQHyU/MBoSlxZEUV5XUMcfGh2
Q07A/7kx+WQi/dptFUWNNQvM+Wij0hzELSbZGbbKe7z1HM62hLLR4o5KhXPiDir4YwlAy5fjnPhS
h5dXEED9JE9uUDKAbp39MJPHjLtvG/HivBweyHcDXAVBmrbl5pc2ZVABdEx0BYOpEYvBTzCaJfZX
UiMpkMTYFH47/fMgeqt+fww/7uGJEYxhPQwOZLYvJXU4z7mCnA4cQuA9LliF9OosAp35ER+rmDSo
Zzz0JEv5BDcjWRVnSgdM58Mo0VphlRp8g+THI72OCFBsYB+XCTjL4/XowZ8CQs2TSO6f0LVvqT/4
SnqfA7tTBxdQufBjE8mHYFwSGG3eojGH4Z4nS0kke1t2v0bX9S1gQ61+mxEAxK6ZqYhmPwt+1TyU
QnUzhxTJNlIZn1S+3a/z6tLuy7CZ37sijFVirbawDcHyqsp/No2H67aVaBkifacAomiAITrPnDpQ
oB0ZyRZqelpkehxgrhGLWW7ZNEr7RbUDpFvUb9x3/oh/NrmV0qNqdek+7dIZvsOzD1uzrx4cLnsF
blAq8pm6oZtrZ/NGqmi6jyfPqJy+dNrBJwb6idcY0EzDfPj03fHhsxxk3bGEPPXvsFk+IxBlhs07
DEcwCSREzNfO+rl84Qb6yGd7nuUBrx0zkTLibVEn5LjUN2WlRn47XrMaEobQrhz6WE5Q9tI8L2hv
q4+0OVWg/tUDx82/1BaCDngv7vMHTnKMKPF1i6s1T1nOLpS4gQdMI8kam/VunT4sVCSrvVDx3iwS
6dcLRFEFNfGXDHncnfJVmlbSF02sp1+B6SZ3XVqN+7GPzseP5lkr3gz9eFiAe7ffMk0Q8NspeQ5h
0CeuIp/jguzp1kDdYmBPD+aEIKW+7aOIwAcwk3qAdokEwv4gEX13JetqnAcGAJukdRX89HUIfquI
BJR3LiFb55omTPEXUwEA7kADJsmhUsxWEmBBrh+WJzxQzcqheSn3EQFLBNsBdDrvLc9d7zINF4LS
Z8jVXrfUaxYNXBqU1k/pSy8t2FlgOFTqF8l/wMd6jvdUNpfd832Y8F1A6QY8iaJdJJPN5BLt8if8
SQ0Es0GpchgN/V8vzyz1QIWh08G7jfuhdcqhbl0VrO2T6fQzGVPMz4Xb8K4PSzuwMzfjMqSU1v/n
/RiHcKpBsztS5dJp0dX+bHxlkMZv1PVNvGKTmVcpRns8L9tvcPFymDbybLkulKlO8NruuVs02q/V
Ox+r+AhA4VqXHGp0GN7vbbC9Qv8CB00Df00WEdR5LVZjAXvgBDd0h63bN8z4HhsuK7IVHlXwU2nd
apsxVSAV0p6XauhAmgtxgAghQUubneF6jmEDgGVYIRokEco8n6o0jJ3RzyIx1crL/a6u4vTQI8EP
R2AQfX4cqRF4s7G7FbBnHINZO2RdTNjv/CaLxWvDN64wx1dtnPTQf3wOmYngVD2gDbaUQNcAKTxT
zQqU08e0uNUOk6DXTpigDHqxNyHGuw9YK7mGkHf8ljMkIHzTO74COYZsEl5+SR98YvLY8pY7YH92
hbXZg/Th1SUnru6lWRMXBtUn9Y/y29+KJIvyyn9wCsk/CYiRlYkrEVAhrTy/GMpTPBK+OCnEPpmu
agHkQ9stdIvyfEX2ht8fW/33CaT6152X+7gtmeCr7uElShuS8P7D4UTlqRQJ4iziiJQjWtKMZ3iI
CALxTROuSsYi4LY/AlIAqyp8G9uiyK2q7Dc6+Q5M9jbcSPgW9AFfvRX+wBceXfcMhEhrT617MTEA
uTpeohJ2Ch6hssFP4/WqQNesRr+V0dLG4SEgkVH8/VxHK1yJMeBgqcMuzLIwyweokj81D700EhQg
VH4MAaeqPT5icRwkroHvSoPQW9Rqrmx7p006wRlzEQEglPl0iy6Qz11uCiqXzLK3USHR5DS5a5cM
gbX8H25nIC+TocD5WIXs9Pob2agHNRfl8wdqKQagKPksHmCC5r2rZ47miZjpvjyaW6DQNsGgSIKT
5G5S9r2R0TncikHDw0jXiAuXpz+0Ww4VyDfEUHRGHglKAp49UXkkmJdsiW2Wp/PhG4T7h3CXq5dq
qKIvLd/cH9WlHdD4kTTnYZi0luOpSdmZ0HLVKxjyuAMTwn9gClX6uWLuuJA4x0BA4+4BhLDHujmn
CKPOTDFGFIheO7xm+OjfZwh6oFlSVQruQupF2JoKwbthC9KCGe2rv7xCMlS8nmSmZw5kbDwwDaoK
Q/opkQcJeeR0j3RkOeIoCtc9mgUo+62YKI21wEiiWtMKS3v4MQ0CdPLQ0zIXxJ8ZpFGvXqvRqQJP
kiWgzAF/jJgchMFMRRqzkbOm2hJ5x2AotG0uLQNf9oHEZS63K0KN/Wr+jATOXvhK0SZJlIxKyMvS
9Us1AJ93hRVH8fY/14Opv5UjwWZOfqlFJMXipVTjWr0pSgB1zaf4VYXRUMKv8us8jqhTP/iCKJGo
6N365AtFnlrBlBYA/BLEK3Ih3wjVkTi2DpbBht8p6sQ1u0yAtqi2Yj42O/Kpa+8ZQKbC4HJQ+kDo
9ytPvREdr9YZUnUcAvczkQU9EPhB0tgMalkDFNHgbsFMzM92pjWiVcTAfZ5FRBKYWHfS1SUo7MR8
SaAhn9PsXc1FTQsNOCqnSoxC+CwCP72nbcL0VHbGNY8V21wSjXxcxc7IlIfhA7YBNKGbiRp/o9q0
LuMqVDueNMDhaF7yFQbOUTUw+L+bodhioMD+hvrqAeCeQSUldyS1RET166oiGTu1rCO6iVVtjmqn
37B1A6T4bUOlwLilBK1KYxUUD+8UDTWIkcPrlOrVpk4vMgqAzOMnqVQQBKSkq9ThCmxucrAG8Avo
5FaF+rTg5gn0FOLdb2qnyUmFb8h7HhesdEOLIhPm2UAYDGl1634XdF5SBds1y8dwF6laQnmnRfqq
W7wBBvC8AVMU7xxFnTseoQLmBfwQbSZ92VTmjezvAAKx+tUQIkSfuiFZY7Xr7TgoJpwvl+BVZlwk
GjJUsbk9vIpxNZEKWaoVgecIM/S4aIB1QqY76AichI9Kwi+qTC3Rj34XuVEARgdwOTYll1n/HOTu
D3Z8pfMBhLe0wnsM343Vl95LeWe97/qFeK2MvbjXuA9L9Q+FO/O0wjHHtGqtGyqaMWmRx6uBmroZ
dVWe8G46zgPBMl7MGtGfyPQ9Z+kQ5G6a1N9+9wMAs/2I1n6p4FNFTpqdGZ1Y0rw2czc7osf0KwXg
6hDjbwOgiy1mhqqcxAd1GOtASEW154BILVMUFRxtcUKlIz/Y3pFs1Aci5tpUxLYeNs8BDD6Skkxt
9neJdhALu8o7IvpILHCYxvSl2L2YFz4rdMrmspuVLLCh1N5UvqE77lLmAmASk8B48vDZeM1s7SjK
JRmBGQxoSQ/+NX0tsGBzFBkmAqpCXUhm+xzKoWQAbR4vExvdBS395CKpl630rhGG4yhKgegtRGX9
0YPou9uWm+o2Xt5y0C8kRvnWzK6gR2Kh5Tx5uBAtnYotPo2WEk12KFv5hf+Rg1oI4D7zkYCgc0+w
QO219lexGp9WKkimLW1BK4QPDuIFAHqTQOkX2GSxmPrybHhhWsqmPCN+Yck6ZCMCqrPIPGWT8KVe
IMx7N1HSoUO3Ljn7qshbBXhH9DiJzqomqiHPLM93fdiA9JrC9emMhwWC/0oZu49wwfwIzNZBf943
Mm3spQ8WhIg6qOn+RAefAW0HM3r1uJXcha3QC0KYQDaKOxBSKF8hbT9pgItZTj7ZbnqfehJDC9vo
HxR/8H9wwqpzi3TfPqc6BNE1YKXydHoKnDANPuXUVndVUBvGXzL4XjiClNG4Gyt7pc8Mmc2yJ0es
Oarc2B97AAtJq1mIuCvP6rtXOLlC/TlM8JPpkhDZGK6aEuZ2KC9TAa5PueBkQIvB9P7/hVSkEGLm
7er0SifRJIr8VZgJwKWQDhrujFcW/SMgExaOBs7rdQPiQ0nyqQsHe3Qi06c5KaejnQsc6PTbxlFT
64qn2U93f/baeGGx/ClwD6QjoNnArEsmaEHeiPf7/+c2kM3Yytrx5BCGm3f3k60uXRau3clqy2Hr
BlLxs5SsrAOYZ9FNqHv7HRfRLsjR9xumDxT5KhQbZp2tMGBtDR+zcY7U+fadWzp/06q2MaCGZzoz
oOCnSjdX4WcfKgDLD1Q3SMh/i05PUBhSl/fCceqHpvU2n3IVNeqCKf/Z17/yeNuKclEAAvVn+sQs
opTOl3K8HoUbte5jLFtNeGv8ajGTjrZQnKFbHpXnbK0CcDvj9y1tdAzKQiHEiZuiL7pnV3kzyZon
WGs5WtrvdvMkjNZtqhEmkuUIKcLptbA5eAmhPAgL8pD632n49fQekaf1joWr2300b6ibCxg7T+BH
w7P0MHq7HWRWbcD+ZpcW3TCkrqTSQCjBvi75888F2Moz74xjzOcFAENvsK1AyNEwzEGduoDd+krI
3sbKiWEcuV7BakuD53ozEwddb1Qa5e0dnXv0JOS4TPBdY15T9I+jfrqyKbPAMY4IXJPvrbRsjWRz
izZpyzzLbeun1Tjqgp/WTEj8oAqjHGNeHolDndHcXLmZ9wNG2dgQok3TYPwxCB5Rw9pw988V6MrO
PIHhNlwBkli8wykDchp+L1cCOaN/pIPcEkys7M6N3C8YhdNIl1AnM1HVAgP9EKu9GQ9u1yjtXIs+
b3SyC6fsAR2UnTG4Dz0ukmVvh+jdrIrn0K7tAszyP5sjXMluzT66r1vLjRiui6SGzYhqyrf8S3lS
8DYj0fPzmP3Hdp4gx2uZzFJamNlCIs/xXpGIiDO+xuPBLvLao4J6Oj4m4pMFoCFDxtCE1m6NrFa5
k/V1EcMI+yxfZetG8Zv3dH8/j0gcFuk4F6c0+Yo6UR7zK29rKUL9h4Eq9DNrQDvMCViLgf4PYiWe
zL/Izhvl2mOd59CzXO2SGGODKpwzfdYE6gfFE2cRO/hKkt3v/Olyz9odKiihqve3Zu1aclAMoJqx
tVMVZx+DtRYmUI4vRMtlPvfPMgOD9THusiUMPNXaLxTgTKF5ywvtl1xmm5EXlxxZhcDwgyLX+c54
F/PpgX73IasJIsxhA8KL3bClexbW/WqY81wSAob2rvfY6RE4CSPjUMaeSBRwztEQOslXMxopendx
Dka0XxP99TyV2JvhDyAwtGgaydSfByWGMmZSXiYe9WRV3qDW6CWDlxam+BcF3pvV5Qo3k4T9d+XK
vnr5LzIVtoPp1i5p/C3bCZug+d2rluT5FQYCgiXRvpb1Odjxo2aZNAwHEyIO5ue4RCHhuUQurNa2
VpWRGyngUyEvNtEfBm2yo1an+uwLlVtIfisRO2KYuX2pY0mmiQ3KM2G/Ymom9qhfE+6I1BPTyFyS
Td/pN59fy6pSGaaBUlqVPMRXD7YTl7yMBuyLzIucC4fOxtQDdRHPKh7Nd42uJ1akJY0pyyNjZGAY
T5oTw35eHiMn4n7/Oh+pa0kCs9UeBFaHy5/yPIyGFYQx5ZpGIQDcdJY6Ce6w80j0M9oFFIHqgXzs
Rote1KP6WSooBr8LD+TToR5FVBk5MIi6FcXgeShHf/nm6458Q0GU10XW1IMnLIld2VVdBniAcmP7
bmv8rIcrSj5T0FGd/os5f5tc0D28+Yp9gKdtEFZKCAu4ZW2H/MZUMMtZRKeB63CvcWy0iIdamKP/
/0BFEUyNEabjR1HhT0goSbl1h55L7SaHhSm6JH9CXWMQlDVU6MXWzikMSoEwGLtRj02OtgKhNbaI
IHhGn18Hb0cStyTIg0IjOF5UqD6U8TamDzwf9VcShhu/ktnK9IFn7dGnCUyTJxB7pLfmaJtAbeeN
wIaWViTBrRpE1MyzY21Q3ahgpF/CmF9k0jpIAMOeNpBv+7wtQ7lJshUpp6DDIUutQafl0Qr8edG8
/k2tw2TbiaIV2UzUB50HukSGa+qsDBJU2v3wwcBSD++7isIZ1DDfpbeOqKC56MpEFpCP8Ph44u9V
eKnDicUqm7bpjqXP/ktrpu+yZDV9PhtsXc/rbzRBeXrnw61kRN/x9zNHsd8xC0MRGHu0hI66sg5w
kBMSXakXMvgb9hp8vqUT8xXYiqUFqjMXNuy2rtoOrsUSN9BXHrTie/oI7nKp1m5hhVBMc1yRmgEt
OMSFpq+bKdWCkVkls7pvedQdzqEEWLElITGUgBX034BcHpqwePn8+bwMit3y2eig3GDYgKK7UCMG
ED8km49mS867Ex5V89izBVh6mCsFC4k7V5pV9IT73ayrxNlvrn5JZ/z8swPeXGLflcilXZ9dL/RN
xuFSj/Hhx+sXbWhHFEJ7xra7YtG7VB25hsbYPaFbt0FL60QGlNDwyLwtYAEdl8+D2M3UxFjQn0s3
CSVM6bv0ZMdmRkfX/Zm/eXmIbZvIT4HVqj198UKZCY8jhfH6oQ7Wn31UrrRSe0svMq+7/zNjohBB
Q2qwit/CzuaoNzl1hdjoabnHTwZv7R1hWa2HvjnXR2XAagtb5AaGArzVeI5xJPGjAu5glzhOfukE
iI3js6qkJHU5ZZS6y3tslcOajAIfSuo2WzY8XSjy6bdaBPtig7nYwjuSCbk6/IXxGGgc9N/RjkXd
QKai0gxd2IYMiVn36GiaOEVZB5MT96AcZo6l7tEK+J2DxyKlpfBmMf5fQSKt1bCFRUFDUgj28MIK
GGemxUFoXBSlYAM9oaqITZ8+jvtEGSdPPMkJOGTE/DwBg0bF16304lK8M9W7TkonaboGP0+lm/TP
XSDdZRVaeA2QK2mDfhwtjz9jrH0ray6jPf1VTJ3vrzjW/5V9caLLatRPExIBsv+Nzr13ldp0fvH+
uj3T/w/wOAn4wVUr6Z56qmT4gc5kEegW3FoPOsUj+mDi/9NdOekqKAhZFdWY64XY9hPXxz4blvDl
q77IwcD1Vpbsq5USPFX7ognA/hoihSeenL7td6XjZ0uPhjeyoLI7mhIufJiRi42Wbl2EZFQs98r+
ep1z2fOPHt6Xw8uXdKf4neC6DV5v5CYyTmA5k5RZpyNvh9W/gdpVdFhufY78bxlLW+UjJBembiUh
qF9bHGFRuDh3XCApwPPw1d78NAl3zvxLXF+0GXHpZFXvic+Gbp6eWfUauyqSlwQ0J51ONlbzok1j
nV3r9bRUC+CAQkvs4u8jyxPxohLCa8PjFUpSFh7tTy065mynXJNAjI6OPlMBnzTP0JC99+Dt0Gcm
5SWi2iiubzxrKkDeNzLgiYUsfBSXKy4kv9xUDSYmFdsw2zkn++UQimKMRa3oWe7WcEoY2TkrtB9X
3reeElc6VT9lDG11yXJ+/JKuOEDqxJzgR8G9WRx8R42G5BT9Tx8FxJ24J9RQxJVSXsJl2ygyiM4F
jSAi9pPtK1NHJvgDYubIpte61IZSbURoTYb1WRrpYpYw+X0MDQo2JVtpMhTOYacywbnz82qjjlR8
tBu6/Z80sI6SCN1MWwk+oNxzwfaxCG+GRDRFQGvBZorAGiHJCCh3vO+QCFFO8irlrFZ4Xou1D0QX
FIhKwjMXy/6MSJjSi0fxpufvoQfTDK0paCj0Xq4hfP9iEy3jetXpfX3/DRevwKlf2UBi1Kss6uwF
LZDmWMKs/fCE953GkKjxOlm3JkN2vPFT17ap5C9LJX5wNZvGkYmuZ8du5hqqI6cb3UljY37ls4x4
sCKqwt0wMfBfLqMI3SUfwYFnvPdHvdbal1qswvlCDbWvtoq3rHw05966A6CZND8n8utpn4B1uT3S
U+44JUhgst6hqrWBRzdZEBBDi9/al+NQ3MLqRxx3TYZebxxZoFSf+C0HyS4ZOOVJs1C19DcjBkZ7
HMS28eyf0KWKaukrc7Q+qKco7GBfcFhqxZq53RvFAPokRmz62GA5jG6knIbAQwZLuBX0yvNMVwOz
GhyIrCJxGtOvD90rpVOE9bsl5dz1IZuUO2xteWhdjSsRhG17Sq4TayD0oeVLKDycP2lzumdI0g16
ySFqrMjH+BRpBSwt5FuPCHoSEqqXkPfkLieVwn4GxFp2p9Bz4REGfnH16X/PHH4G12j3IqRw45I6
9OujzTIH2shz8GT768c3IbvJNMlDzEndUatZOjtTOTp/xf90RO880BbpOLtE8W7w9oVgMBHfL6Yr
qSRCOvBlISJvZT8GCugu9G2PJKx3weL2aC/InU88s9m9HW66tdy9ykkPuj5/HnGPVPQ75HMBhDMi
YoVIyvq83QfTvH2c2jqIbv5WssHlCYdM2vzRcHLHmLuZcb5M+L1A584zT0nBOajGzOns4B+lGlcK
wcBqGcr7YCYHDDblc2SOwK8F7hi5JhwRDnmTvaxK0Uath3F4NzGaWeUEitDvSvzlzrNMomV+Xuf0
3NKNv6qMsm54tqTpXr+d0tT3oa7BbnqsheqGDmVlu3nryccIriOu34m5iU9HH+/Q7BArGsPo9bBK
eG2kqvgoBP04vX/UBix7bMgr99vrs5TbcrIpehVxNzPKY/Vtzq4RZ37jzjZ8TOJ4exRyr+K8CjFs
vz7Jb4uT++8EUvAYyR3P/XAlIJv835qZiU5Fm5v8Au0Gja2pKagJ6iUr33V/MdeiIhGoBvo1MKHC
ByjmsfSzsGFBAy7R1Wqr69ZDzzPf3eSg0O5iKPIgkueBVoJ+lCzI62ZT1ESvyQ2q41FrB9tUzqVN
MvLDcWkQHA09OHjZpYlsBwUwSfhlY6L8k2rFs7i8l7KQ3YJ7tC+1Gd76ehdegafQESbsSxwSyRTp
KQChFPqzqu8YjISgbcBVpC7//KHIPw0TX/zpUbPV40wLRcjN1a8b9HWSQdwiM4+gx9EIjRggmlBO
7Q0f2GPrhn2V3ulIDA5wS6QFJa4UQL7CMUREdwJoxJr8tBOpAE0hxxNliqz5dx9DventyYVCCkFi
eVJX17HSmz/LByiXiPcsBbe916howt5fOVM0nUcGixnONhqkfXQcPdT6PDXQVyl/Q08H/5mESm0H
6nAOMaiPjleN6/05XilT9IV3a9cMynNvvrcqsFLSjvPbqP+EvOFeM33xZo/ofXItgk+Lfk7GFa76
HE60FKmEC3WAawPzTc/0aCQbd9A3fVCI4or923xiei/5BHWql/qavvtIVmFyl9FZ1E8iza5Ov/1s
AlQTEMs0T3IRVEcsAowd9RkGSUAeD1KUzVubG2GV+4HryGJ5brCWODM0xMGYf/bPVkf2hTcKzCvm
vZn5c6ONPffTS+TNRs0DksKzmBHphUXh8HGANC8/YwxSlYagTrvNsu9j43ymgOcb093ynCwPhL/0
/OS8kyJ77TPbQwAozxl3tZeLxuILLt/Qmq+I6E41bx/WeBRZE463HwpKPjt2RDydZEUobm+QADcc
6JrondkPaeX9wQW5lKLACpplR3DEslDaRcgH3YrclvqF7W+moIHomD7kLf3r0FfQOe5ljN9LpKYq
TE/Crw6+OSkFAAEVRR6dBqxnNT7bTucv4kriB8ewH86rym7QJhnx6Xy9Talgh99YDOxQd8tdChaG
DNEjp2q9Yv7mzRLQgL0MKjJhXNqbbBmv+pyOQuyycEUrY6LefXVZgPOf84VRUAzj7gSa8nduwDnx
ymW1gV17cBO09SigtNu9siXCFJDmzNbcPTiIbxTmq1hI6p7GZ52pxC30qhp+C92YGg9cJJLVhG6g
dAAxCn9sEGmwvQXCqGh754snSyFr6BrMwamyI+2UO6n3J+ObYgft8qapgTKMsoUQKapPxA7XfJYB
hcPt7DMFBajmH2lDYN6B4hIzmK668JRtYMX5jWKgX6ASEhr9GghIaV+ATzOGmbyNKbDhTJEi24u1
8bfjFuyfa9fzhXqVkJxOGV6uMlQejJNuKjoiTSve1UScvMfLmjTxkEEljuW6qOUaPkcGLlbuDXZY
y3Tw6GJBkL76T5tVoK/iCdwuK1UP8+q7gUmrzLwdN6Zz/hpLY0J6w+VVmbsig54y9Urc3vqkmCff
6/BPVMmt4aFj02th1OaIciU5/pKlP2pa2oiUDNnBKjxF4KTnEp4z2O81AjxgebuAEiqsB4rk4a+g
C40st9tV1FdDjfP6Fq9O37DTsYI7Jh9LqWiSxEOqKbgbxYjU3XcLwupGaCFY8tKUZFxrxWNMWeCy
4uie03sz3/9jkGmAD69bhjVihVBkd7qU/9OOCbuh2IjJc8GGEzJeHucIm9BnEbfkW/pl6eD2D7GW
/NaGqo6wz/hf8t2hX9VbI88luX0OGIQmv1xez6g5B9xOcqeFp/XRdluuHuFfE7QiYO3SHS+Sv4Zy
nx2DXP/ON1HqBZzR8q7b7CLbGjJws4f2mcaiMXSJtnVtr7HF/8X1otkmH/w3kn6m/MIIER5IebY+
bOdAV54TGjw40KEHm7CzgjPUAQH5UCk9t42p1d36dm8daWBbmnvky45s8dnsYplDrXeiz22pTjjF
d2p608Y+WzXeFfDAHG3/MVbRE1Yoz9anznRcQAqXv8SPSpiOMQUulbYGrtwBq2yZMYq4De7iOfda
uKdtJxzPL7SpMiEHzOvBxBADF5XgnboNQ76GK2bWPrlGWcx5WpfP7Gb21ESdw6Nl1J3fVd78n+5l
lsIp6eQ2S9F8UR+AxixwPKH7CrxFGpkubybIp6fNRH5kKZGvI++pHeOY4O9D1bD/R/l68JM3nqoE
/RhNvv5lsLMqtpv40iltHHUaobkML19eTug8ldl3AM/fXZ12PXq/xx2kTxf4q0itGke7Kk6J3M6/
suHONTs1w32Ge0/A5flRFYtEtweBW9TLJDqh/BX9w3rCHuR9DJY4aK8WL9o4jF2br0sDn+wkqeNW
2uVEitZx9t1nA7iCoObLE6L6Yr+RyTk0CzzeZES9a4CGM+cTpq6YTH+Su6pCmhj46O7r09+HoOiA
Sjm6EDbiueKg/xxNB/X7heiYzjyedEiYaQyNuzUYPOztoW/k8Hy69qo3EAwdpK1+NhzIlEyNEcIJ
xiSoyJxZqslV6LNnMzfl+Ax56W+uj9wfxIBP0zI3zLET5fPXVLWTt5pJP7kHQ8Fs5LPpGTqz9VOr
Q/7PnFuvm7tqT/yilU9pw1lUWw9Miu6+gxGw7dHrO1ASCf8N5xZRhawLKtlP+AryY+MJdu9WkJmJ
S4QQun/HpDGBpsNYFR8H0STVNtGr9ac9Ctu33M4vNPUsfeXXodt9Cv0PscZZ8WufBsy0XiQgoT1y
CKON7pbU1AwwjNHjKHRYE9ic9MjinHFyVk85/xC0Z5O+Bz03xRgWNuxhxf7qslF2YSMoyPz9kDuV
QGujcojHjQUiakOGSeJhI56eyRgb80EWzxFloT6ScPgcW0zfENIvZVYyHVRdaxWEVhTkxU0UmMDT
uTIimfxQ5yXzebUg8baqERMHQDhwUbL2E9qpLtDgHBUTFkS+BdMxzLGt6aK3BcyX9QY+OVKzXLO3
9zcHm890eKRJx+Bh+2a+7OrJXcSVNnUQbFSHhfBGy4AHCuBYJtyfkzX3w6dv7sX+ZEJ4Sd8KW2Qg
KR+lLF7x2MAxWPv4/CeUvQnzXS3PWp4NuBA+HAjbY1fW0f00Lp4hXS+zOd6uTCkBBssw92fIdEPM
tuSRlDsAh+4mYfN/xY2iKYQh0uiSIKAwaQgnho0rE7JDwoXZ9e6elN06UwQtYguTe6GHbxNl8LO7
v0Me/xtDIPh0ugjX4T/Q9ftfWOS+r1ae1y6XWECINf5H2A48J1oOcHtnKszPhU5J5uZfcMO6DMLW
OwPCIIwz9mLU9vLbXtDFSK4c+OIhdTnbyJk7aDqEKQfedCOtaOyo/HOO7r9EVw1XKoE1IlQRmph1
fMjB4gm9Oasj8CNUXxy0Zfd+rdgx6oe/OGlsFlWINbxlw21b6v+wpZ0gIxQW5IoC6aAgvjmD1cBm
cE+dbqV3CsZoXJSk2KqVn7XY22rylUC629K4BQuaXDEeJY7/s8+yl3L6Tkag+BnTkFA90GwUOtgM
A5SqJORCjk4v3OG4JNqiEMljYjldE1wIb7KFOQciAvj0CzSyEUfMGCuJJx1WzG8a1zl24jNU1RO7
0WvKs6Qq2N66i998LCIb7AH7OA/FA9WOiuzIy1oRED/nXb+m7we/6Q3MaiTIb992eVJ7swg4G0zG
KvY6B4sP3z44nSJwcDMZcO0V6Xb1VLJW0Y1IFQH9PLEgNsIfcc6CnuGWE9GfWpBTDB75SCbcTSgV
i2L/AMYeIrUw1EdsjiFz1Y9aXlm3fxTyc8jN07FxKDeY7oBs16oDzRPxzAlio7upkl8tOSR9ompo
Mg3Qejx/VwVczmS8thxmu9EK3cviuYPu/oIBjAl+CHIU0YG4lnzZAR8K5T3v7ojRZqAFyL1jsxfc
GzazLsz4HZmSF7AHm7+fR8WjsFUETDHBd9caOj+ozdpn8R/nrqo4v9valIKv1/qdOiDtMB8WgQSN
ZbNcClTGYwqGWaPDuq/ChOnjo0gnOefd2Wo5B3Zmv569unx9fHsH9qzqbIpmH4ADb8NqkMaSMOXU
qpu9/i92fShHGNPOPLvmNAg4PddVziRsphuwAVVAEs1i0vni3HuafKoep59o9Xq9f2uO6UURwpK1
2DFXynf3CMFqVCLAaHArIkzbEdFrJrSINDTs5F2F7McysjqQRFl3CugH0iblhD3k5g1CiF2WyKT6
jfADqpFM7oiruNpLM5fm/fT6hW/HD5o5zG6/sz2TibTWWKqfK4Uu80dCo/w56t4v/w7hR8ho+k+A
VnieahoYFa4dO+od+8XPqkNok2DTErr2M7hnqFY2u1PxYV3XkeF5SRnso7ZccZ39K/0LXQr/N1Gn
VxE5qk9/X5mllp3IddoOdzb7adXy2WFyvJiBqumeiDs11T/7C5dtrXPfMXi3lZQzw4y+L6V2vhOv
Vh8PfTGbLoQ5Ks/tcJavz8To0Z+by9cxhXBkv5/PkhNiDocEvJoUvuTenYkcbcSwdca0CyEPSnyy
Myzu17QvplmeE/9wq0MpI9pWqqb83nN1eEszQ4GfJMgXnmQs0YkJmYshwSbVQX54TPcBzh/2qQDV
rTuEXgcMvpscdw0TDUnxXJXETxA6yQFzLSCC9mjdAR2G/XjuJHHSOkuOY5BMnowgNAOk4fsbHSCP
4gI7iUeT2GRQgr+y9EnrN1zkp7JHFaje44XExkxEFfTGmYMuI6yLflgEc+3hzFMPUjprb4VSKMks
EG4mOfF90DT0oAWl0UEDl0YeGGPfKN+PiovxqmADWFyginyayXVIO9xvVRDnifucjOkbmVVyZayC
ADo8t4zKLHhDJcJgdpaO3D0LTHz7GhlRxu+OiQPizaeBouraCVutnibw4v52epU8T5XT6psBAw5R
irIPAteWxpZihDZ27OYZGUgvD8rI6z7BzoMeNlMTwk5AiAtIg/U1r4adI8fBz1c6T0/6ziPloniK
HORXwjfEG7VYycjWw6WOeifRKzhjImCvyFr4sKEgVJzsjdV88Fgn+VZEF8Pyp362iCE1ViGyn0GX
vZlqE91TOlBabN9QzGFjALBesUyvqBE/9iOeL7/c31+aXpHy73giL3txcXSnHwFGWQiuM2ohc1QZ
gSMGOjwFmQUnk0XCPploOnAzKYnPeo826sz5T5R44SAGxKZyo6KPM/FQ04e/BBUq+D/Tigd2U9kx
JI2dv4rV06FAuL3mEK0F+iEw6UQ6WPEdMWDbV/+UsWAz7s/HOHKXuextuPAMhNjEuKU2x+z5AV6P
fvdco7eQclx63/iCiZR7JCfoYD2CTpStMCHaK44ofIOvEmRjeE1tqv1pHVZDE1HjRQuycbAT6dB5
vcdZ9BUFbifE03c6QEjKuo5yWm14NB3xOhTLU6OLqkpCouNtY+gjUhm9Btr/+9TpTARbw8U1jbdC
eBoJTAgDhjZCEUo78jT7AK3IWqAeY8N4haFrJrVV05lhenJWWIz3t8SS9kLQA+WvXPpKRF+nPHu3
6xzOMJQz+qWp2SBdR7R8p6Z7xIw7EOwPlk5D6gI9K9zqshMXlWIZThsoqGLigwFTBlrihRb6afnX
BJGhqwd1lld7Rqpgv4pYI5R//ucydgt/0DDKipZvvF1eZ+qpnC374zgBrBDewFVWXK2xPyBBOivZ
uJU+V3a6B/67IsjznVgIa7DjtL5ylkr7eJcIhkttBVUpW0h+lD2D2ahlc7kIClG/GWiHqm/91FbY
wqQEF5ZhkT+BquufsIy5HNFsRfteTKKgeEhnVGqhgNmWYfSAmAAf9nGY834KJ4QoQIRgdZnq37QM
qF2dwvPMDey1qXXTEv+qZSIhw3VDb5xHfTBfD+6kLxtV6epWv2hcyhB2ef7ftRCXHGRG+u9pqJmu
sJKOX2weRmsLQ7P0WfAoutH/JYOVNCr+0TOoT1Gpwl2OLgVm6OQf+ECqOlEOzDZiQB3sG1jMUMnG
2GY65goDX/13uC1jAZNGjbS5pN2vLO5mV8gqgXGhI3RknVjoewxrqs44Kje3aYfkrvGmoCWxQxKQ
+JXXbL+U8YB9NBPTI6yPFijGYJdvhqKJIq3G8yK7Defq456SiOQyW+R3BQCdVttt/zjrHwDRDi4b
cNiy18Xhx6wvE4/7I9LbdmsTrdJf5j9TG+sJS11MSxuhEcDY3b1uA3hwumNbdPmQ6o5L7Ek/5NUU
R6KatU9oYiO8kOesAv0OrgjRibi96Yy3Dce80KzRWPftPmJ7UsVgzHSZ3jw2JACjGCVYAfcQ4d2K
CreZiTiGMFd7phsdDdheatc5+NaoDfQXm+faU9/GdYpieWilp3uXzf5egN03j+9/7TJ42FcJh2Kd
WRN36s9mYtfzovYj5+1374pCRecsDoDdQ9JhtzLhxO0brFpzCfboImprthxzwBayDlzuPUGARaJB
zu+2cgFZNdodsw4PMjFVogKsoLSlvRaXfJ+aob5ukHPPOQ8wlK3cUF5h+DWflAKpChPCBUnBftce
mCi6xitVuFZgTxpy0vqyNKYg1bGuQOHPQwterMK/4kZClQ5br8/NbTAmIMXWV3fW1Usr3evHnZvx
T01RR7BXS8b8xxYyGsGm0yFojjnzlY6ed9VorR/NP/0bwjYqUZSrmz0Q2O+s0//puWhVV4Kn7AR4
keJU1RvSapI5KdqbcZrTnXUv4BJibIqCJbznnskaDIMKScOlWm9af4pWoDupAW7WAVeSiS51DjES
DJ5gV1fMDbFfKnoX4VPzt8KzoukYyNiCRsaFqEEnuZ6V5AWN4n26yy6bcjwA/k5pMaW9tQ0wLb7R
+BtnePfg99tyP5suR/ICWknAHvzMgEpLS/QVZVWwcgKKPhY621SD+35MLoq67SoFr7qeb6e3n8Uz
gPMqeWeHpk+1rjEgDSWIl4fq2sWCd1D9xSuBxKFJlvDDyL6jmQ0LeStb5fH0juQfcT2+RIsw1J5W
OZ21pFfQtaEmUS5cG8aaqlFL4MmFVmeNbk/pt3Ey/08k9rnqXXtdc8GcBQZ4tO5JslI88THGeEsJ
n6ybpxpn804YxOOVq5X78+36pF9vwnKZ/VxjbnEyTaOZ5Vzb1W0v3Xc4bl0spOFD/8kOJ8asLYzZ
SZUEt+53iQbjSJYIJQum2tdLqoFaUpgUeU6/kYFsHSomkYna6jYHKdWonrQ55jgxST0Zyp8m9DJa
e54SlVT0sHhmyDfVPej9CAacJg63FXhmTYtzKtGEcDA0QpyYjELLAFE/s1IFhksoXkCScAJD/5IG
gaEyZ1pP8qTsN9PHbWNqovIRIIH4xEptfunv0xf+Rbk5/DHM8PpZYwIN4I35NiWBdqpfdcH3ZyYP
4zEbTPNmkH/I8/l5b77Fgkam9tyuuaBQEci7n6vxl5c4T6n7d/SqR/p7eXgD34IIQ9cln+mhcTAR
PdsL1h+PXsQp5qGzm9EL7gMYufI72IAKI2qoPe+JrR1sPtkeNNdMrv0Lemg22baDZPfDv5Axgt3S
RmtBkeuzMtvexODbs41GRMrRhKjpbSRsBOsAStmmRiKiibvCI3VzD80lKpaP0Je89KGzTHVqiKGe
Hr3PJCUszKf5J6jbqISJJr1QIj/zz/hE6kZMYWimJgF+hRdimH5yPUKgllQlM0OyT01QkMNOCGoZ
uloskKBbWXVwGEHDWWkgvI7EbkrO7sKsBlMhnrYNz9oiLxabY8q1AFuCkEBFXdMH9/8Gd65KBZAd
dpfr03odQ7MS1aRtOdGtiVqrUNEKSEhrKDM2W9sZOC2GKAXg3EBMXyuja5a7EjRW7JPmyWIEgC5/
i1d+QUITQ1oXELEnIaKPbmV1B3kmzTcvfJ4hqAbqbPTtpAlnuaW4rcdjC8Iyq45paXErCNUPL43H
tIsAPOMLL3Qol3c5NbpqQ5Q7BXPIJIh+Beiwc4uvQtXsPwmLb11J+qxhpUIsG98YpAsSWObcIDEb
8HQUUZUOmeIJXomu3pKl9lDj9b6Dm53Npgpz6c9CeTYk9jgWHDKyKyGCQ41XV3Q6maP+i5HubEBp
TKnIjH6kADPxSK94uaxK2kkZ+Q9fmxRLkzfFEPIlylxSfVP0MKnsXQzJXkzzXtclIgngezeWl2vT
eppd1zyRfrwlnbMjAfMQU1o7mkdJIDkYAl22jIW3v8e34BD3is7y9VxMirMAU/zkERVKtv0plxij
w2b0qfsXWgMoz5aUw1jzf9SnVLqvsJN8XHYbvY6pvt4ouCz0OtKqXwWvk98Fp8TKNxjk6qqUeGY/
moW0x00lCXKbqWqvKZIazaiNs7rt4zmb1NA/7Syq5hoEBm1T2ezD5ZOB7gbaUFx+sdGZ1TAlHKJu
g6AuHC8RtANCV1eZLhCQd2HGG1sr94CiDdnKcsbj6HROlb/Ux8jpff1zWBo3sGlTh+XqNddaagbo
FAUs8jvSGtWd7CdW1XWByO/xUEVrZ8l7m9ZnvIesxWnfa5uRLNkF76UazbdsrUx3odjbxofqM2sJ
ikh5rFiJBnkvp23hnrBBMTr8DiP8uLGIoH/J+GUZe0I5amnb4VAFSjHEfYFMAAp59pc1/h1u5NF5
B1RnaTYqtlOorhYM5fdkEcmJJ4V6WFqKPxdpM5X1Fjt32H8JcWN1l4ORPoix+TOW4DFp5rZZkLop
HzvYXT1Ka6RBv8n1nfHlPNLKUlyE9ziOxJ8fWDvUnf6ZP8K38Nht6gkkb3lGg9eCmmJJTmhhma7s
EGr2G9DX8DQmHVj/3dt/L8m61b3e47UCDKPyjy0r62apF4T8izKsgCcQALMlhGYka9YnjcqHMw9d
B55GaJGHV8A+HMcSj0SIPlbt6l0lz76y1BQNPqfAvZL0qVNvn7T2ml/g8SFawf4uzpiWUmDKP+pS
aBaa4UjMivLgURiAviJ27rU2gUzPD6LGpeFwqQtPhLVOyaFKm3IzNsZKd5yrlXsb4+qRu9Km/T5l
SlpF3v/yg08TBdm05gosDZQUqjbenJQw2jFSNs6ZK6G5C+mXwcgVE2vbgRd7FRFGRjtH+DpI7p4x
3bITPXWPoQYYx+G8awZ1cMv6F6tax1dAShsOZbB7nZbouBQeh3Ygt+NCtx8+//nlQYJkxZN+imJL
Vn8uPXiQnLltz3V9UDX23ccJ1PEL+lnv75OAHHZaaIsewNffNUEl98eyCXAgo1rWq4YwaV2MMPjg
wXbyVtY1pQvAmwpqgF5xVLNfI9rZeFmwezT5di51Y1KF7aUeyat44xHio/DDltWNe+J4fNPDjwPD
oVeJeAplGR2cHK8fjSym4Kq0K8ywm0+JHmVKGC77ia7e8w+TB+qA3zdqeDRybENAb1c5dyoEq0NQ
vNaGjtRUdnEO9zARaP1hiGp1ZVkr5t1bQ0hWIH0LWOqWFgiuQI/Rlqq253Cd6fmPaP9ul4UEW8pc
mpTN3+OkI36BkJZ926XwJhPJW0lLKivJXaH1AMzPgGzsrjWa0QcQwsGp1vzohteZUHIzR5aDiQKw
Ljnbsunn4ge6NI2T+bBp+RRFt+Mkt4mNiaAYaJpZCl0d4eBWrM+zVeoSFR58+imqlQK/C5EeT/6J
JuFeDSKRecLfQgSc7nlAfGPUWDpxmE7WRYjD52wxMYW8EW1m6uhsWkHzhnjneu3LsFIEUTPQ9gEG
B+jfpyqdb522PSNhTp6WUBtOwybs8zpTVCudbDUwWGOzoKxOSbEp34lnqzmXMUJNp3tpf/7zBfCt
+or06F88kDl7lNVgisD9G+sW3wfGHbNnBjo/KGhG7TgSr9HUnTmK1v7sqlcj0TGwAjD1wNlY2DLm
xfUszks5+yNJqSyZDTrk7wPMzgHnUM/KBPSK1VANl8ROJdXa1555TrrvkxHmIM6yt0MFygldqsFk
8f+cmgHkut42cWRwRoLI4m9SwJSY0FkLbYnMs70KrC+k4yHsJnWoqrksLUN3lmKMmWreZxrCOTHF
JeS+bGcfWxyomb3s/LiLToo8mOAAoCYQkq4MH0ItoivjFA5wm4VylsmElaQKyo79Nn8XbJS9FAOR
sJ/xf6fBOOIaSMyeZ2E18dYhluVRQ9l4j68a7ViiEQnBWZ6QV7zeWnduAOqVqeVwb4i7sQO9Dfif
uOvlc/VdXjW6/TkfKF7DnUYtNtyXlF9c3Ew7EO6SJYonJ8HVrMBUSUzZAFIvFhO4Y92greaJiShE
VmpOBHuhYotErWkdqp1mwvrWxCteML7AGI/lLiod/dl91MgMcUPhimFH3s4NpzCMUu0RQLffoUj/
phF8vc86HX5+YF7dKGLQw4LBXrHdiQcACjcgJFAilW0rdbI+B2KPttaz7cYWrEFG3phGcdmgknPs
PyjIn/8DDsY61WU6VKDwDV5/KmcrTIQS+yQ8Wr6Sm4r1LIY6S95G5oV+rqkDFEXG/3G7sRaNW8ue
9Ezq8jcYwfEYXERebYFxTaR3A1D+l0YmCoiXA+7m8TGCLjyZqfVrxVPjyBoL17iMdvHbTAubLBHA
hT6X8szafdKRrSAitGVqojl+iHut+q2fsGtpWoLcw77XcOb2Wx+/H3vVzaf2p7QTkcXuxDx6f4Ms
e/yGL/qOJUlXmex05fTTHZE7HsCcM3ycEnIebf/USTdGZdOTWh5jRrCF7Aza0XSriHLWZIk26jJf
Esy2h7cFDFLAxIrT3KgtRT9EAkQYhTK656LgU4FhILfwNZDVsvpB4b3Ju+N75giNRYGWSzWXn3RR
PLsBwd2PoY3lMo0ATMJmqtWVZssnh8Ou29EKSVjbK7+rt9cLCOrx5OcItMLUbnRPjNo9MJe7YqbL
5tFSHvKu7G7Pqrk/kQujtiUfL6DW38y/Ewq5VpAOP76H7gGpWHguVE0xP/QYHQK8NER8TQi2efRj
FqD9yJQpNA+QxQ0AJQXDtG9Qq+bh/s51tw2I+h1pSk1xEiKbn3J6UfNCGdqMgaGSCNwHxL+2HXCX
8JrOsuh0KVY4eDQn3/FXev8IRoKY8xbC0+vfoMgMipbrA4PRecQSe6To88WonnlwJksYXZ3yR4+l
XQL8pQu9mE2xqkJ3x0GtVdW3ioURmtTnWOXLfqqVlXc2ZGZoWyjVAlBeXNbGsnXARoKPvxeA6Y3q
Xs0p//gHmhTFkuXeU+3xCuTv8L7QD+7fECokzV5BN7XfbwR9V4mETkoofYP0j+/bhgGRfMIUCH+s
/joAJ7tpRBqTV2pXw4et1LVDbYBColo+hxOQbIWQAlFobMOPhEWOkJ8F7TCXqUuR3he1m+H4/geC
3UBWHX8EI75P7jANbBCtdinWo/JXUtsjR4jPgLluZdPP9N614mDDz3tXcBIuSPpeS6SLyg8i8IKs
V9KmFVYKvGxfrkvRYRitNPq786PJrh1LrdaOqPPasx/OiDqQjwjqa1xkwUP4a7Mcl87aah0qQbYh
4DxoQJ1J4WFmNxwZM65nsfyLUMxb3o7jQqa+rGv/HRUHOf8namo1rYSyMjbbBd4MmTd7+VXX9WEp
/WfYUMUZHECifSbLhFpWCQ4dP+bd5qWIjH4zBOdiTXe25oi/R9LAISjIc3pVvDbG7V3qY/ZzAc5O
k/l8MHHorx6mkq2wVxavV2SYaZ3oJUm4b1T7nX1uLiTRu/ZmMvQw/SzBe7mbChYQPiCBX+rzswg4
bBvXgfCwcwgiKpGgwYGbloKC9SSK6R5+FJn75s1WbjnevgC86JILzk3mpMqPCbwiibvMgyxLspFA
iUz6yOZ2QWhTv3AwqMTVCjZMxJbzkeCPYiiJGHZtGZl/Ae+q7/m+JNQLA2vBCTWiIXCgH/JvN1Fg
COpnBLyn85jtLyL4yRUcxbAYysgsfOaGX+woXfc69YsDMQGOLsG3fXAFstqYT6lpjewQ0ADIg+mf
a09Ek8oLgQ/4J49BOyclaS+lL9RI0RZsg3vMCyddYw6iVOrAKJ3bC4YZoEBSijeQEyDIpcP4b3Sz
ktCyMWa5zu1zfZA7pfN0RGaGa0MXz1ujzJSmsDeFUxUywabgnhG6WviLTWXhNv2BpLHfOhJrZy8q
nCOsTy3NRX+JPZnJ415Oxm/xGK0PlDIISxk6bZzhmWJbpjM1vcAcCiE7ZugENQUBF96dmDrME4ly
F7nNLAbK66kBPwwUxTJ7BzLALnDWyQydqst0S4uZIW1q35Fnhxkl6K2eoC2lUelzvrxnmTjo/mr1
PxaFmL9as4b1PdfUL4AJq6PNFWC1YJ+eZ5iRYs7U7RaQXymKMPPsuNdfmDgYpIDUVj1hqxDHufvP
sQGHeEakNVLPVSwNjqRwSUNwBKhEzsZtfOUBsUMnd5YBo2SQwD4U6+ANH5L0KCsyT/Dp/zejHvmc
+qEU1ygwWD5S0NHSDvxdplf881/ZMDtIiSozU+f4N6ibUesdMAVDuDZ+G8rYz0jn0FENvk2WTa0/
gcIGol+nkbyUGBBblvAjcgHOJxJpFRyBTniJCT4B/mxm8E5lNHEACG4sBc7OTqFrA5owFKh/oRpv
UBVhKR9O1j47Ba6+deJVEbS3DCVtdIzgxR1K5Newm9gRJ4TU5Rea9eVuxtaQHd24GX8lT6P9yCbl
HledhbrrIaa5rczWqq+Kt0/5mujNxmql8AjzKl1WL4DCK7Iat9YtxxQcvAeBjM1pMB25C0sMi0GW
6fZozQN6CaA/z7dovZcrcF/UjEOubh2k+p9dgrcpZj7sxewtgsW1v4qC0GAVYcISxN60B8cVlodU
HQUt9Bol0m+OD3nIbdIYD5GZCjtBiQRe8lv5awcz/Em14gk11rvwwR6q1NM7BUmFpRTz8jIUU2Pk
ZLMWbeQKuLW2oZ7mCgsUwhNYOPOwYSXTeYHAbJNfLATqKTyK4UNIvQHho/UOe4G6LqcfaOGh4W05
UacJwIp8AJXZS+MeyZlGs5TpDAaYGcbr03+37jZXWbiy95KfTnQqDbXrHLacrpg7ci4LuF68hrUm
b9Wd9I4/27EYoUslu2SEyGhRD9yiJ9RfOIKImDdvejxy7AUV34KLnb6ggE41PyBOrVg4z+N36FHi
ZtmmhnzNdC5Lj4S7MyQlbm6voDWyJAXNLlxmTh1rCGN2uQsMRV7P2+z40gZhTPNb0d87Yam9UFRY
IVJssmYol/JHdMGB6jp2mx0RvuPRW/dRxXaasHYoVHP6UEA9f2i3OmaZY5D4+deUp0eCUlNOq6U+
zi6v0IQCmUdQr5S+QhccxT3DhtgNZ4/MlDiEXkzQkgaYV2faavbKxT+jjiRGFMX/X/rICVLRQnrC
v0drZYyFacbsLZl+slrHYLB70rcaum6nftIvZUImyWRHmkfIYVj8Qff0Bw0S/lV9Fbd6cnB5udj6
W73rQ/9Khjy6Tpt7hja7FVoIiBk5LxzoRdMB2I4X2s77o/syPiqP3QzIp0qIDnGdkU+k7+iKz7oB
KzkL5szYcVjTQPEqSAySMpFF/t0x9otY5ULkE7KFcducSNCfudPSSlgKaCPn5NKLMbMwMFxX85SV
vEu6ZW3tx2sVtrXMPNwUNN3dOJ2+rqguMrTEQXW6rsxEQIriRFLumX76856mxcal1vJt0iRlitqM
nvLtt52bI6k+S/CxVnD2JtPlicuR2UpSpdD/jU4Kx71X7yt1bAMEnkAXmxMiOYMVauZr7fPfdfEE
Mm2tlMO7TIgM5dnhyGubCaVZws3K/VGzqdra0dl7oWEt4Ut00frdqrK0FNckYdvzSb+khM+APs6S
qLEsSqzVJ/0cP/qPCH3+OBdaLi6pRHEZavyx+dh8E+4M9MkJlUgG1y/u/SKm4ADGAiLv4vFHFqRK
iqvjPcDVNOGNojgWkPQt5p9QWDW1GLCooTOD2+Y5SYhksgZQTQ2NI2op7ZjCJLduk4l50P5cRG0H
7YVvqlO90jlOHqtvtcSOFE/5XtQIYqcFx56WFPhJCAt3D3VK26G3v2Y2lQLBTB7JSVGRXFkWe2eO
L7T9Ch95uWnZ8+JKVz7Kt8RR9+DM6V6cNjKQqNyvRZfbqKtizATk1IKErbJnWao4z5v2PCJkLKH1
Wu099BNSCO4h6xBWyDW+ABMsgG91x7GlsitOSfcwhAbQWB4LuUaBtTZs0NgtYqrMufGm3KMIXL7b
01XhdRY03lVw2m2ewUwB5y54yDHlwYKsQYX8z8wN1kg8aQUNf9lvwrFbDir5a3+3KaWARNgBQv9L
do8jAiEDGOyn8xa/ILCd2yK4bGw+mcMDQbxt/QF235emtWsgOdpESHfUmp+rSMibmgz7o2Z//3BI
2xgQd5aoeMXG19qK/lEcNLJcaAbY+zIO/ELisPJM4fvEbR6MYLW/bIEInbve3PFUWkG+XjqQx0ob
26N2wL/MRBMPUoBFIbSt2ZoEf1etlpuRGneLOvfTU0SKfxV3/j/QSl4Hx4qKJEDMmLfRSDQYUBoB
bBYdHC4G4EnjmZ1PbLXIso+TLpnXitFuvInvdtj2AS4zJ6RWlSWLhI14I+njY2ijhBf7KSNEvOY+
BfJUvHpK6q1E5QmY9BA9ROmgmR3q4eVXBXONBaDFj/5L8mK50CCzB4dlDX+dDA3IaeSFgvlk7sq3
X1YClzdZTk+CDad3w/4+K4ftkOrluoYIZtstW7AWMo+N3tyXgcukCGfrfHrI7LFDv8LG/rJZbDAg
ZiB0nkL+fK3K8vsSoBXY2nU07OhKe39KSPV0KbcrYQVka2OvPaiM8FaAAMYiS030bHGNnrOigDMI
+PqS2khsZww5CpSIrrCfSaLItiGm9Cf7RvqYEuV6j86ZIan3tIZeJCfpR7+FnbJKQcRqX1JS0uRi
1248vF2zEQEZ6mJlx1N3A9IIytze5FLUgHc/7EvCZgVUJnpoksGs7vexLvJzCSMcRUgduEziyYDO
SlRqFDwK3dArC8JOzRZTsurLAkhEubPV3SyEGkwhMN/gPK/ztumyg5Vxmrnv9CMg+t85maYRvvuO
48RuUdXVTgiEuceslkw01I/YtuzmyTJ7MVl1Jx7Tfiwv0tF3Rw1joamU0VupzvNOXvoQZ4nP3k4T
Bdi5JaRY3Uo1ceW67g8E9f4MPODSFcCgCkOq2L0AFIiiFuH2tvFp97wkpd49aHukFe9+g5TOzdES
uBybuYOYbMX+5fS4yMj6bynGq/imXQrcu776falGhnh0KQgpBU2LmBz5qR/mFgU1oe35gaFmtTvF
zbreryNFrPZ+6NUzA4fAkgY92FZjxfDg6ZKOms+Dq+fbfjx/H8B6HLxQ1hvC4IuOsbfe9snNUYre
g3J4Jduj07nK1+xn4eV0z4SyZy2Ld7zljagI6s+plKpS9STskh+f4OhfuNBIFXunS62qDEy0sVaV
PSeTxTQsqUbLFX68bJhHtUmyvMF09zCZZxLCl85rJtSq/n8lt7kfCR/ZLF4PfWCAsEaldFNdPmh7
irs4JK0K9m3sZUin1BOYxqQmjMhBb9h6YMoFaqnoD7iz6UmhAIfJZx6UD52cdRnZScYO6Rg0kJ6b
mCusIgjwE8UICzRAbB8rwyR4puMnoHHQu1MgHJVFVeVky1to5ERth2l04iEL1GQR1SmOiQ/rO5HW
lxEXsZI70RahD/Lz2tzindp8j0jXH4Nhj0lY3Q2wkSGYpHqIf+25QiNtoTqUDd2S8P2JhDKdGD2P
4e7b6LIHm4s3j2vd/B6YCt5Plqwcz405rVNCB58ZlO/eXDlJw54VdijntbdWjnzuGpruEr3kuf4f
sKCvsqOvwx/03hccVXZdKtOCuUcV7MYtvChkH0ZP1YBPya00/VB+OvVfTq5INgPq4fazRDoBY31B
zk1esxNeSBftSy+F9SXkVBlJ4nlD7DCiVWg0u9N4+4DnG57cwticdKPPBgcXEJsRSi0QkKjeuwis
XGkxm9zSBiXpg6GnnK9nBbeCqcjhhdo83OLlJkwQ2PPyCCjloGo3oNp3lPuou9brR2t5xSbN+0Lf
QrbP6G3G8OILf6kutlI5dqx9WSyQWfetFnIdHuyMWCy82UmNieZOeNhZtiLBCnQs06W1hQeeAXfE
XjSbPUDr3Xx2JvtDmOZUA2TmmG4HMOQgoLCxu2PFmQNwFKO9ompZgIAR21jZ+9aDxWF5GW3mzXxb
sqdsJFXion8jkdmLgEbOS6wgghXtFU45WMZa9jyIgKKg1LzyG5WBvbnt5L8GRPpd+ZpaxTA7h5hW
CccYfI9szPCtK8R1INDiEMCfWN+Xy5e3bnVvt4Nb5FrkRj6buDYPNcSS1VfGMLE0kGV/1hsEpt6M
hTJP1Wz4SLsCQFjHO9gjzqMgfxdfbDeQvlD0vp0Oaxujt7Bd9iWHpDlyaD3cZHxQuTg4OY0OZxif
1opF8f60lYnCmR42V9WI5q3Z7JrMdM5APAJNYpJrUTO1L0hLWSDD7Uh41eK07NDxYcTPyM4+7sGU
4QHBPQsXOcTSWm4AvzgJ8LKVZjNOg2ZOVoVuZn7d0lIzKGvQny3vzbnQcIVP64e40kBtU9W3VJX3
aJkGp1YypxBHFbqxZ5RsL5eMP/1B2C8BQ4P9aMVALRmnGcTL3fkqJexdZQJ165KYlJ8FwPtW3LNk
W9xOFKdd/TVXss5O81PcFPynUa3dmKCuKu8QKhBf0LFdKLlyvYbMVNVOlqDcj67TsEquH2W4UHQ9
6a+10VxoCC0UeY9o2aVMnwNXUAEKkkotfSnYSbCtfg+JWR2c03BwfKBwW9lvCqDWwmSIg3udxU7x
a3UGy2HlM+dKp3jldwZ8HWvkakiKz5be65Q+CCxd5edUUGNzsZaS3UmgNGMQIamh+P/vOZg90y9c
mn6ZhHrgm/XiWONdwF4bSb+z7Yf2HwWY6efHxRBJ/P3vqByQhyFv2NnTKC+jn7RxrKDMBokxQobZ
HplOTqKarnXjyfFPAAgyNhY/HidBslCXrlJGANT8VUD0zmJlSYqd7sq/PPV+O65S3qy1qQcH6LVd
y1HX/yGafWNe+P2fEPBDnZvdunCLRTIYO/MZj4vfb0Hc7flRUeI/Vkb85Sev7JT8CNB3dDPWsflA
cgMSpVuWa+hstH9AVTx8rzggumtxCvyK6OthL6Ji/4YM3PDhLIdRi6DpO5SKNOMgWrtvn1txeAhw
DUSGZClMxdND0FKZVkJUqjfaXpVXM+S17CVNb4TRuvTdzGBLA/zIPr5U44i0vJhOjwLW0T7tBkBc
7AOC9cO233Sc5oa5nmnE0aY242rAwi7wc50ejImv1dwSUnFMJStxGGzFZYXpF7tdxw02s9YWuHZW
1f41utT8+pq6gjzhxi4UWMUcMYJeHrkxeN2h6IDqzekydMHCsGvzyThM+2DzKphjoZNFRCDNQOkx
U3JX/5IrbFj1xyCtbUh8mqmnuDoG4VkGEKvgNtV5ROsm2AoOweomI61R98wuszDs1UN7GdFNIKrs
0TfdFxSxuPdJjN1e669y+CEMcMgDUpq3MpfyD7sULaEECIgROb4rRQ8Yw4l/RkxxOIfQComAsWa5
HIzAQJmozz2nfmv148F0z9E9cToZfifSwZgPhdSLgKfhG5xkoepscCSUDMwz153dbuYiKCXvJx83
fdADJBMulx+jXgv0dTj2dE4ohfy9qsyoQafbbZlc6FMROWio8N+BD1ir64HZEdnKERUPu+eEMuRx
2XEuaUc/OkCWJU4b+jUAygMvYMKhX0X5XVjPHC1b+nqaPjC4LokJPOAWII2Om0Cp/4DdKUt+OL2Z
Jcs5mOSW3r8+eoz3VnD+3iOhpKIEoBob5ayV4wuHHV4cYNV9636Rqj7xPi3EkRpNhWueF77BmVsh
tGu8hZlB2T1bMNbHPveS8o0AdD742rtIbRrnplFsH2GLv4VM68QhtBBx6Pr7A86BQCZll3KMJg1S
Y8LyEAagVxeslKCaExQpioXGn1CVLCEg0K6DnUbqjCHotOwU2GDvCtSJHY/oVphDZYMdeSMCcId4
z6z7SdAGFkyJ/6kpvlf9DD3w6tJOWDebQZppnzeExu0PdXTDFovXkZUAqNG5IK0A1V6OnG0WiCI1
XUfIs0Ei2gRTSwnshFzKXr8z+waaAcZwo+f3tRoaxj9xSeCtzcSomf/1tjgBq148cPfSM8F4V/zw
Z3+mjDHtKpPqVe+1E7wBCzbcnWc/Nf0KCGeA8bblIJQLA39wdqZSDe0yG1gTDBSUq3KTk1jE1Xnx
07xqyMfsv72lmTGXOGWQ2sLSovnAc+DTsVa8vKJz40fooftaHj35uzcEB7FHkimthDH++4lT/IY3
TES4NanVKtScGdOwziVxsqJ3vzA5tAsEnmqlyt0ixUS1WLOh19wO5Kp6YgSZ2gbPl8xJAuw6EbE8
Y1mtD3n62moSniblUEky+J1ZV146PkXFNFC3eDVn8n6gztF2iqpUH+LFdnjx1KbPZDVwwQZx8Kc2
vPk68Aq3oVH+zePv/j0IB/CWKNWbQrZ+wPHZjFsobR3SgRef50rOubWfFouyssVw3sZUqoGdC41B
yym30omZppi7N+cZrOgS7N/7W04uWs7qGOWrduY3FVcSBTkrQ7iwBnfBFqBr3LSN0e2sc45pgPg5
bw0a6SmYrRDd30O15RWUQdzaEqBzYaZ+AYmL7U5kwmMFWohmhj4yewadaVL1QRsbEXgrNjaGqpdV
3Q1D/VHTAtk5GD6itImcJYd7SkrewB/GOCRg96t+eMYFZK06MrovAlqIkCFoLDwFSJzZrQhaBOZ3
ikv1eSzak/xdDQqJktwjOQFEAybCCC6CyqeHQcn+QIbxZ7n4EDEq/2P00xzXQ/wBiSytv5zSj6Mv
a59DS74ZdsZE49rlETGmLi4/ta0wCSH52F5veUWtwJUINyM1yFwD0BgDd2NAl4Gg/+Esib0GRk/S
nlQcxtksCcTSGijy7/BCmQSX8Q13ASNBhd9YrdVWWnL+16K/f7WvKXyPusXYAOjkcCiyiHxhe5zp
+GhQuAxQAiawc1vz9dU60EUeo3QgIxr8KeXTk0hHI76aCOE+LYATkXOoD/mmRL2yKNKHNHEmSUox
Hs3vqQmitXzu0oafsNYn9kT8cqKjiOy3SpeRPlpICTkhjARPL30HGe1YnW6MiGyCrkx36X+ENR8v
mZBhvC33dEm9lDdaixrsMqAKOmzYrmGeW6tRQEWdVX/CCIqZeQhe4ecU4u8ZhN2jJ1oooW0HTrct
AAKNlvnFLNGYm0CXp6QaoamwJphI+oJbKViKXOdSSPsM1doJAZlt574NGmrUTu07Tg+E0vRNJ55T
5SESppC0zHbgUeVK5aPCezMDSGynHaL/KqY8Bwjlvl5/ad/h7hS3lk8b3NA3UQm8LmEcgxEArOWM
TB2PqJrPrKpLEokslrSNixYWBqdJseORDmnXOUytk/M4uu+CANyN9uOeQBdW8Kdrb5LSyYVNdqQx
V9BqN++bZrTNnvdFJVDwPAj6Whk0jDKFLXWAYQIY/RhVSKL1orFrlXEv4TSMxJ7WrVKdhy/C9NLs
uT3dpiEMYar3yshzfjSblun77eNhvST2wC2TXMmsg45N7dISnbddP6FHRfV3FnQZDbRfLqcshqff
yWBhEMjjwGMGCO6qvEPdZFnBX2x7V0ocRfoZR9WEaZPnGBUP0Ke4ARXlDoy2nBA2NAqayct/ReIQ
ogcXlzmriRQyE79YfpFeGN1I5ZlSTOEZXdkiKfZq/DgdRIGiDXkIm0EzJMQsJ4mok+cKhDA+GYxa
U6YJeoKEijKyeS9CoPmaQC+Gc72RPns52OVBQFWN8qgdMX/zq60mUQFXy/BM+JujnRljaEjmRhan
aOk8DZ1r6DpnFryU+o0m4o567YJ0B8rApl7ITbLQ3PruPTeRdz1Qj9y9A7xf76DONAoNntdjS+9e
wLhfs/u+KssSurYFcIQXwPBmnZbjUJ+2ApFVUwcykwXsQnT0/CpGZUPH5qjc+vnCF32AXNiwDO10
4IkUsjiNfzbuykBYWlGv1eINkxK81mHNIedg45ZuY2jVyi0wZSVY+KJi0xFUcpozVuTPi149XkUV
at0ZJ6g29RPZNkprJGJvY0DAK3RfhO9doDZX95pvGP3Zr8AOBo7Z+tZSaXsFAenqIJpbjw8u6tVy
6naSw0XPMducP12zd6B9zku6V113FTbe+EbSwlLVfbUbDpoHWcHpk2FqCOhHduSaLCpoBemeWdle
zHENr1aam9H/9N27bFMq2kg47JV/o9ANC6S7ZRWcTp4BZxetg9IJ20pygA01SWBvE6Xqj5FnHifl
kGHFS/X7Tk0F7wepESMgZESCF6kWV/tcwQwv0uIcvf16Yz19IBA/jO1fWGHq1cRmgrxkn6ZASRXf
/2kAcaynKty6UyPI2WBpE8W+qROz0fIA9WqluBvxEHhFI1EJx4w0pQcYE6oibh6o95ZYOTyVZyuA
uth5oGoK6q1mQSPTZYtBOPKcBMSGzXpNmI9t6Ow8J2/2hxJ4H3OuY1LK8NDKfuAdspm+EcHco3i3
JvzM1lU4IvlYgPsMMhwasHcnWN1H5joHTweKp3oF68AV2PW/vJzo9iUHyS7G2zCxTNOX0vMhNCfa
09+NQ6yc44CrzrYyM/zkYMNvDiP5ehbigG7mDJyXTQ4hB62HrIA5A/HElBCgEoaSabEN64HRm8Sq
y88/1cVkHrzvZzVRR0KW/QfZrAZsS21ydwruMeLck0zcvQg7+FeoSTKI8tSYbeAwArH8xgeF0rRR
S8ykQZ0d6knHtTo5FbIVg0kOa/0EMlETHKQCxWIveX87J8FsSF6ZsBJ/9o391Y8WFEYjjRDYyjPg
x7M2PXn6Ogl9LRPtcUwSQC/+tidvbUxQngNyPMZaNLMru8z+usQOPHNAx3neOenbhtMMVtZzc4R9
WBVEhwUmWWCGLQYIjVVFGkLcGq8sXr+bUQ7plfgL58L7B3MjMB5Mgf2yHX4naXJMgFwZzAOe6IW5
SooN7cFVSa/+eTj83yTrkaUtK0TbtL/eOXcpcq/MccTE9SS7vuDXPa/nSkBgHnTprWOJ+lb3aeWv
bc+jq1eKLpj9P8sJXvPGKwHugQdEXH86aQ81v6hTr4xOMizY489aWXySauH1PztOfxxEt64nQ/fV
uGKSyCxOyBcGCjdYm06L/hH3H86mM3wP/2gkNKJSEWwEeFaA5gqdTsxG5HuRMSw3hQp5ZsH2s16G
hh2maBPqrQSMolmu0KRMJrS7Lj1uDModmfNkCRxZIUx/lTv+bp/5aQLwfQXA6KPxajluwV0xWMpo
3MWd0kaX2VW2EUgx36FHGOz0m8/AsO0tt17BxEMJNPvXuG9f+ZkbEefRtpaMAiI2FmNaiaGQCvla
nXqkfKitRxCtZ7DIQHVss5UBMb6CuRv4YLe3UCxkMO+XwizTnEnkBJCpTs+7/XOrPnnmJ/1Te8xs
VLMn5xDyeUbHZdqQa98+J2pIeokCKkcyhGPQjifQu/Jei1fSOEFqpE8YozUeZXOEyMwotsynMkf6
8uo/X18+RojOGTbkrqUSSEgXOlzZJtTYsHIF7Vavfo58uIKD7Ryzmn57dlk9vvLeQpNvW7ACq4r9
Zv552mYDp0Oh9iuw05C7qXKEJMFZo9uR1iMnkdIm9FXFzLvprzC3GaO/kq2QK+OQqqSydTSDm5r3
yKItycoaYlZyzmEBeYJpl+OjVHU9PPQdA9283RZMxsUkOxad1HyI6QsYGUpyZ2JAwiBxaG2WpW5f
LuOA7eTmMrLI4ndoRRzjQS9ndnqeKYYNzJdJ48RZzsJT7A8/6zvfgAMV7JMrd//ICciu191oBA3r
WVJyyYCImaZHAGvstq2HcUYMLB/BJdGQOkPwCBS5ONVyDTivH47VeZGqmxpYZElZb9p2bPV3jPWZ
w6s7dDJH0WEbMyRQ0F1LyqeNyw/IUi2Ey3bO9frMJq1z3mTPoKRC+EQNJWh18UGdCObqWqm2RsvS
ENdrq2HYW+pk5oXphXnp74c+RwGo4BR9nZr4vUrT3P3m76thdg7PEDFAziiolWje/gte+id9jf1I
ss2wV0Vr0JIlKqvanptc/T2tMigUcrFmVeQsum1LrPPFDA0K9b1iLdhFitS6NvlZ/Ug1hLLX1Px8
Mni7Zwr1XFuz27UJSJogpph9nSPXfZKwCVuBBTDXfaXu58wQYvHUFd0uVsoeEywJ4wdMorBpzGwc
lmpy+8BZkHpLMOmy7eiXmnTun7rz6BrcOVvlwIBGUhSRIj7KXr65qkX42RRhnS7NvsP7ppZP7TQZ
s7IaKMl+FH8Ir6H8t9qCY/xwOzcrf9svwOG4IoLwCLPPhYK5IiHl21R/ggnL7OoP1oA3GxdTEb2K
ClolI2ZivHK1LVsEN/59B7eGKf5hffO8Jj+Ee4Wqw63OOUrwYXOUE9GEsatcvc4npuc0GmSd9MMW
tlX0aXFl/R5vYG6xczxMQiLFMV5xr+6N0fIwcYATxgd7GCyL4QyV+7a6X/RCt0P1s8FU42ksPTgi
nakCbzPABrvQh/pqqSgNOMmgCHe54Lv0AJWOuLYnbl6beQh+fsBQK9Z9bSrKw05435PQAoUuz2q9
s4LGnk+Uuh2egKfHG0IGqCFmzV25sRxO0qMF1owpq2xhTEkqeI994KLZwf1f0Zg4uHRRDKMFosOm
UiVu9RTyt2NAmUqrUOxmoT56XLY7ceb7Gq4UBOIi2X11hCXkLE74ARiscnXD2pHXZhDsd79jDufG
X4YYAFT7lwiGAmRdYtbC4r7W/tPJQolKSOszL8Tq90JAde/3avSsWvt0jaT1cCcyV+rJdZLQRn93
v/TY7bu4vkPO3B877B4ZF89MO9z4LEnP1UTE6DzqQs4NG29vc+sGRO+bTuhGDLJL3k8zPjz8C/95
v2fBgQPH3xIGoK7IWgUpksP/WXsyBmXrjYLDuWtcFYsJzvQugGQLHlCgAtTM77s23QOVEbKFWV3i
QugdYNVcvNgqIiT6Ud3C4s5MJBD5x72gzHsE+aGa62t2eAlQvZ9mm4rAVXzd27s1VA57+EWieBu5
LWWP2MWGlPJbrCdVgtSjBtdpG1IHlGU+Y+TrQhQN15OCrNzVtBAvZXMoN5fobkMRpHWcPEzcyabw
75CnLf4OWGRJ5RG6VwMAG732vInZCfFispYpurge87JSHxtAd/AK5E2fzaHO57PJM/LwipI7RHUn
r4IneE1QH2Fw3hFj4jReQMz/E/13quAz88ydXxw1HpWS2m+AYXjcwaRkdsCzWPeo+4EI7YesKF0x
4T2aSg6XE9JYgf3muFKHmNlRrtKgn/EjoirHUnVxsGLw8g7ac/CY3/mUd8KpyHYcKl0ze6C8Q+pc
gmoqrhcfFQc1N+exqx2ikWjxyZqKFnSlTPOJNGs4kt/V1xkms/iTohtxOlQVv0xDdYFDrF6fNNlx
67fZ8nlXd0wimWUBTmFwt6qCHSlfx7wKaqEi3g7O0NeBu3lKWO0WARzUOquLVx3EQVDKUowbJqWS
juMjvhy1kqMbESdPlQplYtpql9QtPRaYSrZPXfmPPdoXiAafvFgIhl9qQ5CE/H7MoONftxWoTDG4
NYeXYdYzZF2+fQ8RzIW3cgBwS1xqrCHhawkVvLcABiyzjL1MaoAk9gMkSUa2iCgOOKSJw558EIdM
52ZyQPhhx4mqoJPzl3DXnRN6UVdkwsuNDeKUgTQY8pe5/7uZPWAatqmKDq2rtU4YI+AUzRprnAD4
OIiIaslxR3sRBRDur/y7zdrOwmx7t9em60KAWmkCSxJvdCJUfXSBuVOj+w9Q47IspDeP0dDUgH7V
QXyNZ82euxv/ghzFgHXMW3a8mDCn99zYwtpZcQdH/qiRv8TEc6jFwO9aXQfPzqYIEMznHN3pC0qc
Zs/dFdmErtCooDSbh3TcHeVSDvrs8R6BC0cIpAB3rR05ii9QG1xvuXTZqQ7Ghv6JkoNm2cCqwJxk
1E+Zo66xGM2skPZqR7COAozCWoqtZNn8H7I/t1H8fyY73ojZOyYaZPXbRYJEMs/2/Z7R/+FZLbs4
rakHZ8VFIKcNmUOzUj/DhzqNF1BtBSj6AY0wwV2Nhd6XTLWx7AH8nCxdMhbX/YmkXcGVNRb4vuPp
Di03J0ay9eax4SDCKDxHsDLMzpFS/fO3WclIBJylRKrr3/EFORmx1+RnLUWum6B0KclhNSoRuegu
PNODrlc1k4P8UnNvpljK/T8TXjB9LP40eKxoyXVZv9/AMjTu3Ra1rsvLUifiwA4QsOInHEHRiiwM
CZn82+KxCNYWRNAFkAmMvoI4ohrG//JgkFvRLxTU1Uso4c9iW3o6kGabjgACNKpzV4Z6gsQ2UUFn
gxSnXK6UG2D06jmijpOWnpuWjGPpA4ZlEb7wqe4CjbwMWs9b17Bav+93LNy9xbrcooq6ojNZxyev
Y8XwHv0QVLAfBkXZ4HAJCoTnSV9LTZCN6jeQcOH4ITdTSNgBmp2GuACb8++p7H0QVOXAJ2JMn7Ib
xdjtppHMEfJqf2GevFphHGarMN5fD9GfOjP5LrFHTzRQhs413rdEKcxWdT+yMsQs6IQLdftN1kZz
sUhIRr/bCAlooqMmATS170h1hv0I5osOCH9b/eGL77wPKViIX1w9emzK9nUf9VTSkMwRv4raUZMO
D7n9e++bjGIgz7e+eXi80ga5GEvOiMUhi93hwBhEoJPILFvk4rcAAcUcFbcWpBqiU4BQ9ezxMz/T
A8GBF0limLjlEw7Z/vejxC+znuU97i4BwzrRgzmc2x6z6a5IbdACzhx6LdgbP+CfF/++NLHpcg5r
I8HA6vB6MHTfBbaMgbBhyFln1feGXpahR16kcTHhkkFIh3DsTkivhIDp7WM+EFMtX8BlmpoCUz1h
n9D1mOyTXWqjUqkPMDqB5tS//KRofs1bBZ+0mCJA1L/hVlAFan9a3IYU+a7oO0mpjaEyzkYpBA8H
QSFp/dkvCC+YzF4wii4hZx+ZVqiUUF2UXoYPgGpJXwte6BvYwzNNnLQxfIG3FYZHySWA/mvluMOs
gM/PBMeJ6E/w5SPe3COAFqSyDyhFstsiRZ7RFSN0jAixEeWSKgt9EDXblIAv6FGsiM0M0rukFblx
NBJWk25YZVL6i0NtwFCWp+1LWnunOA9jYLAbyByvd7qd9lghha/wifwYqmulUajEuRE/VP4p51b6
k2eMB7sBmfgatsXlvhDN0GIF+/YSOyQYMkpwvxb65VXVF434rJKQnMrPk/fpDPz3iWQK/Re5pwxH
AQ792U9zRiaUYccBKAY2BaLebce3rEFUgCtvUfMhswVe8NThCUXk6ehZMDRE6oL5njvQS2P26hHJ
QWP9X+VtNC/+iV+tEsOG91K8nmV1ooaUlIfLEDysdL/Wcf9HtKA9RbMzTlpd3f7mXqZfSeaBW5Z/
u2fHRXskJCRDYteif2/a/kiFso6hXBh4ofIxMv39YqtPO+PRPid47/A/f59PhC4paTeKSoX2srl+
sDcUWeDQ0nM1lucsm8kLddQ2+grjx9qThIlIPF6RFRHx2r5f02p4EWOKd/9/aOgfu+9Oknza9zf7
K0138MdarW8M9oTwH5Xov+ol8VL2m4S28MIlMziJcjGKdg1v5c29Hg+jI21fklTwgNaUGYLgA8QL
u3a8QOWlrwlXVJ3dpC1/nLcyqKYVtn4jmmd7Zz5f0+o6Lv2poY40Zn36zmkbnT57BM7jTzCAaqYF
nOWYbKovRDZ3QRGX2jwnQh7+Ongx5KpXq72kLrdc7GoL2X9u81D5WHYeI6fbuzdPAZiuDyKnjEPU
c0I9hZRFtTkl8tcTPbS8nBxxghqezC6YoOQkBLnWxxcZLxJQkcIqk9AZiy0HqCNI+caRN00zy8Pv
iz3K9R4d2Xrh07qz2KoH3LwwUegPqPcRboaZaW/01sIheK5j2Evvn+8aD+71pyWrvfKKeu5GQaZk
xZX8Ow8cxkmmGtzoDB9yNsjOgF/TEri1UqquvUcZzc+s4Q+IVjtCixYizvX/3P+T85FYjEcGd7tw
Hu9tcrNvWzSsVDmwoCZbLcdhRMY3t17AEBEOcnS/4u9lxQDyg4N44Naqr6z8Fko50OigHwQBzL/8
H93mxQzQnERdjQ4ymeQEJLUZxLzs79eNWOEJ5yo0gNP0jFW+m9kn+uLG1Kg+GRB7crrGhycSe1FN
O3jOnjkjhfpF3CZP2vrDuPwGbtFXErW23O0a5lLH1hCjUjTD1/JLyR9TfdJzKdMpmhL8Uhw9S1Fd
ML48l6GJsPLhtEKD2MIbEYmfnkN2BT1L3jip17QUNkq7GgJD+L0GNevoB0vvUYCMfp/oKbXTK/HZ
YVW59LGhbhEKXWE/OEfeyPT4AepusD3oVMANBRKXNyjUidDkaeB5D+Hpck86384U2ggaXNHwB40E
D9TqjR3DmIs4DvwqGKonxQi8PN7DzU7CKxAdvUxT2qAFsUE/CRxxdalKORaU8miujaSMdKUuG5J/
WzaYNMWgqP34C0L4tYWrqSITWrzgDojxP6fDcm2XMs9p0BZ0Vwmz61VMmo8nsvORFS8AwixhtW4T
qLUm8FjJdmW91kSRQaquuMx7f3WPVcr2g9WFZcaYW2ohUsMj4tkvRwlHqNiTC2wI32cIr0NKjpKP
s9aUiReBfP0wezZTwrOCmv3c/uRIugjy411+7aWXtRWO8oALLz2Zk8mL3yoQaY50fs9wJ95P0Jl5
kTTBMAkcPifKG3p2CYE/3kzk88bsV+/lchJ8pkPZs9RdFCHWGnDMeXA4Nr9WQZ5qfrKYSsvHqdtq
kzjefOPlrcvSPFvp53zzjJ4nf05zkpUJCRFLZFYPQRZx4rrmGokpb3jvYZid7SUA8Fdo7GBzaHoV
gu0lippH+lY/hQxWKVbVRSig26zPYLG4iLcJQmKMuxfpdyE6TJ56qynbL31DtrgaY2Ctl15gvLqa
kjD0UcCdzhR6+lOPSTnCbJxYc2fiXS8ILhM3t+fUpg5PkCKNm4KCObiiqNy+7e07luqaX1PNCq/o
eI5S4+6qt3RC4WO480kLFB0PFuiQbWNI3E3To3faeoV3G6pbVqz6WQnlgh/mVwcsiW36SMSR6y0/
93VrzjYTEw9juxTqsE74Y4HHkJi/7F3HwmQb9sGF6o7/H0PaLCezzDUIUI+DsAX/rNtwmSXe4sIY
MN6NGaHqUg3ApZAyhOPzj8Zk4EsxHWx+bolUlTaPJug5Dh6YRFnuvFxadIZECB6DkfsgSppRE8Ol
qme+lcuGR4Aufqa51HCdYme2SwNJJymea/KjwHupJqKxwGdp/pfF5GKNpBc+HdjPEs5o90dk14NS
afoGz8M8ykl/bIFKvuB0SGpf3hXdU/IlZ8iFpm4GwfeLLgV3YfI5SGk+4MqH8fbdWdQvX92gdDzy
fcj2fjK6GAj2c6ao+3FNlng1GLBZpq0Fhs+rOjtREkCAfJCrnH+PF7yc2V8oz40a9USVSHyDa3Cd
yKbpZstfj9hy3Zw2YQgjreDcntemyA5Biu3O2Ntaj7hfjF/7u9ggp09qSFVCHU1Uas72FlsntL8a
2vsp70oWwcjo+jHoBlGK6o1ooYLhSABj+ba6zrjHhWOeUZK9W6Aif/nv8dC0SqyswrA51HzjRHMw
5lu5Al5yy3P+3EKq6h9OTHHnhPO9K0qKZhYbE51O27WbZZq89ECuMnhp63EzsBw8QflqZmOsTOlq
NNPMSfMGC8W1PbmrAsuxk9SdKbNhwPmtcUaTEaqEjzB0cK8FbMfetOybgKotfrB0MdbvCG8UqBwS
D3wg74sFMmehZ0RE63UbcTTugrtth4qhDwuSMj1dfG3tjH0mGPEChxvJkKN4cjXd6PF5im8GXIoR
oL8MXj5RuN1+Yb/OeMKFGaGUD3LQRpEi5ne+m6P0k6J0kiweV66KK6B8zaRl8QGNf1YD/+ga+NR6
1baL2e2BKyUxPRcS86lE+iT1+sB8b2RMqi6RAclI7h0G92RHQk4FO6GxB5zkeKRXYUDn4aoeKrJo
fVP/RPK/iI5SFrb1PgZ+Xg/k73iqLJuG2COb5ddevIpQ0uZrdjQwDzvh0YPzkagOQj1d2JO6u1jS
ByuLrba+XlUWeMvjbWFYakoElcYLY6gMJPhCsEa+DtYl3Bfm7eBwyu4v9uae2dgAxwD6pquvHok5
wpV1bvkg++LRVhp8K5uiIZfxxIrh9+7GAHX0VSWQGr/+37P6Bz3DnGYxFOp3E6cjEY5ICutnVHNC
Xp9wagGJCzsGmjn01XYAPNg7pt0BfIs6bmdlI0wZ+8m9QDTZQegB8B07uEMN45cRoi+wlIynIMNr
v9M7wXGviVcBYFrfXUPqP85HO2BjIQgmu41n+4/3R7n07ZWRGUiMZsHBL+ATXUMDFp0bPDkoTM9I
/0urhVdBNh9RdRQDa7GOxGHyx6e8BUeA+Q4TB0R0FfOsyBZ4RdivFv+NOP5umuG+Th6SdW7Ni+ta
jfrehE1MME3/VrzUn7/wk9msA4c3YDt6VHpN0y73kbtMeAVfe8aZtQW7pdh7xTjYz6rWP9wwgl+9
IvNltZaGxC72+vDA01qR7Y/U/DnR/n2blXkORfokvCqzsQPwWRoU07WjDr/MUVZxN28zC5UaR6CS
YNpx8CRUC8JudrnKrc8CcFpVsvNyQnGS3EfYf0VlbmtwMtikmB8453nsh5Q29VPkFwgst4a23Ggi
6kr3vUr8mr7gZ1baH2aJDYCBpyfFczk09I6AQKOePeSoKheNctwx3+FdFAHNjQiNHKzTEb3McmMo
i1mQheNLsEly+0sUl2xLlZ+M12LcJFytzOwjj/1oLJcu2s+xzXX0fRTzJd+4mLCfhZcnhSeGUxCf
7Vx8Ti0wYN/j+JvNZSBzn+Z0lFpT126Sl/oGiAM6KZ00+fdhSaWBgL8Z8zhrpXrptogekaOtTuEE
Lu/0rQDjiCbcbrO4/lr7PPVs7zgIxCQinp3v13qUcnFEgpgldaF0eaU6G2Y8d6qpgQYY9AlduiQc
RkK+g+IxHNK28BhIJSkS41T5Q/lAY65qU4iqCY8FJ0szQdt44igGBwsd8jcohW0EJ9TIzZQd1V/7
Y3sOHgVvXtdk4wMBVTiFlROnATeP6E56cbpzpvgIERUevNDXa/cJ6e492UUosM67blNhqFpxIvf+
76gG7oLBKowrWaWVOIs8EtsHPvDgKYh5gmqnGhDn0YKi3+QPxGgyft2j9TbsGiQ9BsYpOc+pEIte
K9dwwZ12mqbZXwGe3QC9qAeXsRcEocOxtBL9PRJLUVxXeHQ/Ubfn9PEXHhTbyeXzGzbN5pO+H98h
zVxkuJF71uj5EF+N9cBx5Vw5Aqx0g+1NQ1LSOFzS1FYut9775Q2u9bBOPgHQH84Fd3kr3abIamsw
iPCgttGJMQxEOT0DeNXhpARzBEYsHP1q28U/bqyMrXNKGTmgiDTjcq7sj0Oetcv7iKNz+pOhagqE
V1bj4j3TSznxh8IUiEKdtoKiQi24R0JKOstJPFSXP4+Azc/nziXmDHG6oV2up7++1icVnrxC4KGa
Eip96MpqnAaKTSK6LxGO8oo383G4VvjkK0EZWXt0OcPutnm2hj4HKOqNz2vsaSqw7Xj8PcYh/lkK
/ytrQtYF6BjczUaD17/6+CJX/09KXnQ6mOr50tDwDjfnd3cCIB7BB9k6qQUTawpLqGNpRYDnBnNc
5+tmHqFKN+ilbtsAcvwDiPFymi7aRDDEBhEwS2rbw5KvB+lbII6FvyBEWsg72g+NB2F1aYYgGe2T
bI7BgCT9XJnDGNNAMjpYNxsO5/lZkd1sSq9SKKXGywzHdckV9Y12lZwfN/I6bgujMzdv0LJCJpYu
djc31G8zQY8aO4xsmUPg4R895C4P9HIvHYH3x8CcOTf9GNFFUrtMEqPCBLZsm4TEjSdvSoh1Ytw0
NBnsNFCq0u6CCQbiF/epomIjneyI3EWYBrTCqvntSV7nm+Q9tSDWHHs5RrIJEPNBsFvZ7ozcXyTt
OrbiA9HUvsAdBrMoixG+iZJvA1nUgykgXH6OUAIWz8uBqcBJkpsVi7RBWVEdLt8GBsd7ZkoNXzhN
4EgDZvUcXk+ZbeZnLBP4bDuTcSbimF8A5Op1SXlr3/0ISbC0RDz9kWAM/YeihBtu3ijtwtPFejD2
+ZkcTucFR/jle2MRjLK8SFrIi4pEic/mWsmuf8+Lq1sss8VwF8wVRantBimGySdJxoz05IwSSH4A
nPpCtvgBBRiMHCZaj1y0uQnJIOJSup5w0OUg5lN6ZgTSrd7rHOZJhFB12TaBN3Wrfn43cQ8Zd30Q
SAX06KW/YJhCzhbc+lNEEIkWgAMrv/ZYebAc9rbwjMoGTyJdS7FXzOlDzkJzdkxzrkeBv4Sjxaxl
3+mcbcLzmwW1syH56a27zFJTrTloykr2hkZRH2Gdf6W+aRiBgEDH+y9h3qelS42XKEbZ9QxqQ5sM
kTjyttbeSwL+YM0RAYbphmn00QsvJSzG7kDluYEdpHetPltsPqVGiFWMk7ONYyUDKXrVJ2vf7NYm
PAH///jU+1rUEg21uqeH2/81mFupsdBOh3BJuPDQw2YGqD3FLAgAS7wzbpLQZRfvW0SeP9FI+M2i
QHECurFkjbB13fQLjXYS6O4tElOJd7Xm2DqY2e3iTC3RUqpApVpxfGhT6qUwR+roByI7sfNbt3ut
tcx7a1U4CHEgj/Z6neoru2s6krsPZEXBq96HAohswReXpk4DgVrNvgdkBQdIn/a5V2hul2TS/nQQ
Q0IVTJphXWaSTWGiVn5zS5EG+XqsTrsKczpq2KXf8M7zbPif5gIT9Bm2MyMH3iwfJw+agS4esRv0
/n6utXbf9/ufVNtBofeVHdv+i6HZ7bCgEGL79ZJho+/NxtY1N6Z7E9J8tuJEoE71ClaLnh0xY4I2
ZV38vq68SmOFqAfkUAl5iWChZTwQx6uBxIgrtJiYlOB2Z5ZnH7Y0NVdVfoteBofwZE9r4ISEsUTc
NzeYzTIR0iLsXP0Y7C9M/WeE+lGhGa/IauhZbuCPzS6mlppj1BuXHc7xqvj6KuFf/Kn8J7XYC/E0
eEJIu5p3QFMfkue0Ll6+TEe82UcNbVSRBVXOW23NH820/l1kxRDaQdYquimfAGJBvCg/vKIY8/eF
2DldQu/Cxe/U07h2Y5L/a4XQ2VSEECQbuue2Kb8+iJUkHAMHQ4uExHvcF2wVd08yK2R4PfMT3A+E
ixJENVLTgYNVnC782Ec2YMLtDWCc7yDkStWVbIXcWtVtL2zHFImAwPAiVbSglqsVycUvKf65Mkk7
Yb1l46qFr8cBJsaEzzLQomVhQM7hOECvMNsCb9JFhUFggF2DxAeUmydUnAc6OyOvXST5W9R3w+gW
VvjPQwRqzfoopb4Ozflfv92DjLPEb36J46HD6D3yFO3QJI+wzcVez9bbUYSJDm9kzA/CW2gR2Ga0
X6JNXJOJ4QOEVuNCtaLHggoZoMy+VRMzKgRzeUus0YVbOeW+ifsQPY/o9A8oT4CtI7H1+8dlbVzD
qCC2l115XFR1M6ynkW/tDpkvcyE8dcdKeyGkvSN+0uNIa9lC6Yr5x0puap23X9p+gWEPordctuUB
aY26ryc0HcYejwk5vaup2FpvArtwVtxQJxcsXQqEBDfvyQGQrOZWij9GH6C021wal3Q4EbsKuinJ
ZyOk9B2UwDvBM0KKbbAEXuO4RoTq1QLjeqSaslg8NBxMwtKyCvz8aAnCtawqs9xMhzZ67GCCBz6u
Q3nwsk4BqFLQTVHnTAE4zamRKM5GEBkOp2SJmy99vG4p1TNgo7cafRUCaeuipATVoyvF4pD2Mguv
oats5VEjCYzCrGq1ihiJzq+zGU6eRGB7gKJeb7tcXkUfRsUw0Mbl68bgvSoeLiE/Xl+xTZ8ayfiQ
F/mDc939MYTuIn3ftX4Bb2oJbkpYHtOxAOGAAbto81upL+oxM/4CLuN5LrLV2o/5ZUMYcIJWyGDO
X1gSu6JwqYbtlOb4DdOg+YFS7Al+cZ8EjxTgcLuSEj469dTf/phK9gKwvRoXx24xvID5pmEkZbjE
pVvspFafCXy3jbhqAmMAuUBKa6WDYzd2u9X1wAWLSKy0c2L239L1XdujInC/rtkSr+dYxfJnDnwW
wIK0ytJbz6zMpBLNwMoA8eeF5d8oy0RN0AxrGF3c0eAru9pC9NlxVKrp8Bv3JL4gZ4yB8fwjaQOp
hVA3E1+ai/+DeUFvNgvtzCHfamYlSey6ZH2z6JaLTB1KKrpSnBb6pzhD5LDOJajcWucUdTiRpOdB
/UsJTqXGXDM3aayxXt2ouRhp+rzhBFY+qmwGFp3xbanAsaWZwOoLTv8mYYcKbZ4EMWG0lV1JNi2g
W5Wqj+nCIXjw6WnMyAcXQD2CqM1Z0Y7p8xQ4dtOGy3NuuXpGN6JZsUjMXM/q7LFCmMtwknoMCCyP
gk9cOSiu4NBjOZImlfMdLVVcLqxvWYkjGST8ZvvNAwqPyivh19qistv/9L8PR2zdfB/2SP9I4fyb
QHkp/nOl/2pacFaK4zEqmhkVycjLrae3G7YQjFxQmsv2GE+/9pe/rcJonmpKhf4IF81oFafq+QB6
GfItGHy48PKalCbQlkbafJ8jke7xoNlSMUcHaB/DXfCHtGUd8FTVgfm+Xp2l4P5485NO06NO3o2t
OQzgbyZbkFt9TY+ubH0LWVpnkiXVE5Y/vbue8CBNg09ed0cWgwPmVIhcdtllu4yNUY6noYD4vUJf
lUibmPID9pjcYoomS3UDOyCWbXYtUbXFMcGEu6bTA6UmKnx/ylHvTISFCmwDgvZwlCNz9zdUvhHJ
P6Ka1Ry5xw==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
