Release 14.4 - par P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Thu Mar 05 15:26:44 2015

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   fx2_vga_red_i<0>_IBUF
   fx2_vga_red_i<1>_IBUF
   fx2_vga_red_i<2>_IBUF
   fx2_vga_red_i<3>_IBUF
   fx2_vga_red_i<4>_IBUF


