/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:28:39 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HEVD_IL_CPU_REGS_1_H__
#define BCHP_HEVD_IL_CPU_REGS_1_H__

/***************************************************************************
 *HEVD_IL_CPU_REGS_1
 ***************************************************************************/
#define BCHP_HEVD_IL_CPU_REGS_1_HST2CPU_MBX      0x00130000 /* [RW] Host 2 CPU mailbox register */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU2HST_MBX      0x00130004 /* [RW] CPU to Host mailbox register */
#define BCHP_HEVD_IL_CPU_REGS_1_MBX_STAT         0x00130008 /* [RO] Mailbox status flags */
#define BCHP_HEVD_IL_CPU_REGS_1_INST_BASE        0x0013000c /* [RW] Instruction base address register */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU_INT_ENA      0x00130010 /* [RW] CPU interrupt enable */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU_INT_STAT     0x00130014 /* [RO] CPU interrupt status */
#define BCHP_HEVD_IL_CPU_REGS_1_HST2CPU_STAT     0x00130018 /* [RW] Host to CPU status register */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU2HST_STAT     0x0013001c /* [RW] CPU to Host status register */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU_INTGEN_SET   0x00130020 /* [WO] CPU interrupt set register */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU_INTGEN_CLR   0x00130024 /* [WO] CPU interrupt clear register */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU_ICACHE_MISS  0x00130028 /* [RW] Instruction cache miss counter */
#define BCHP_HEVD_IL_CPU_REGS_1_CPU_INTGEN_MASK  0x0013002c /* [RW] CPU interrupt mask register */
#define BCHP_HEVD_IL_CPU_REGS_1_DRAM_RD_CNTR     0x00130030 /* [RW] CPU DRAM Read access Counter */
#define BCHP_HEVD_IL_CPU_REGS_1_END_OF_CODE      0x00130034 /* [RW] End of code register */
#define BCHP_HEVD_IL_CPU_REGS_1_GLOBAL_IO_BASE   0x00130038 /* [RW] Global IO base register */
#define BCHP_HEVD_IL_CPU_REGS_1_DEBUG_TRACE_FIFO_WR 0x0013003c /* [RW] CPU debug trace fifo write */
#define BCHP_HEVD_IL_CPU_REGS_1_DEBUG_TRACE_FIFO_RD 0x00130040 /* [RW] CPU debug trace fifo read */
#define BCHP_HEVD_IL_CPU_REGS_1_DEBUG_TRACE_FIFO_CTL 0x00130044 /* [RW] CPU debug trace fifo control */
#define BCHP_HEVD_IL_CPU_REGS_1_DRAM_WR_CNTR     0x00130048 /* [RW] CPU DRAM Write access Counter */
#define BCHP_HEVD_IL_CPU_REGS_1_WATCHDOG_TMR     0x0013004c /* [RW] Watchdog timer register */
#define BCHP_HEVD_IL_CPU_REGS_1_SDRAM_STATUS     0x00130050 /* [RO] SDRAM Status register */
#define BCHP_HEVD_IL_CPU_REGS_1_DEBUG_CTL        0x00130054 /* [RW] Debug Control */
#define BCHP_HEVD_IL_CPU_REGS_1_CMD_REG0         0x00130060 /* [RW] Command register 0 */
#define BCHP_HEVD_IL_CPU_REGS_1_CMD_REG1         0x00130064 /* [RW] Command register 1 */
#define BCHP_HEVD_IL_CPU_REGS_1_CMD_REG2         0x00130068 /* [RW] Command register 2 */
#define BCHP_HEVD_IL_CPU_REGS_1_CMD_REG3         0x0013006c /* [RW] Command register 3 */
#define BCHP_HEVD_IL_CPU_REGS_1_DEC_VERSION      0x00130108 /* [RO] Decoder versions */

#endif /* #ifndef BCHP_HEVD_IL_CPU_REGS_1_H__ */

/* End of File */
