

================================================================
== Vitis HLS Report for 'write_back'
================================================================
* Date:           Tue May 14 23:14:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_write_back_Pipeline_write_back_fu_46  |write_back_Pipeline_write_back  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     208|    224|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     277|    300|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_write_back_Pipeline_write_back_fu_46  |write_back_Pipeline_write_back  |        0|   0|  208|  224|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        0|   0|  208|  224|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |c_blk_n              |   9|          2|    1|          2|
    |data_result_read     |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem2_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem2_WVALID   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  74|         16|    7|         16|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   3|   0|    3|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |c_read_reg_55                                          |  64|   0|   64|          0|
    |grp_write_back_Pipeline_write_back_fu_46_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  69|   0|   69|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    write_back|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    write_back|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    write_back|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    write_back|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    write_back|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    write_back|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    write_back|  return value|
|m_axi_gmem2_AWVALID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY         |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR          |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID            |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN           |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE          |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST         |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK          |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE         |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT          |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS           |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA           |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB           |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST           |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID             |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER           |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID         |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY         |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR          |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID            |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN           |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE          |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST         |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK          |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE         |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT          |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS           |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION        |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA           |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST           |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID             |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RFIFONUM        |   in|    9|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER           |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP           |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID          |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY          |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP           |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID             |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER           |   in|    1|       m_axi|         gmem2|       pointer|
|c_dout                      |   in|   64|     ap_fifo|             c|       pointer|
|c_num_data_valid            |   in|    3|     ap_fifo|             c|       pointer|
|c_fifo_cap                  |   in|    3|     ap_fifo|             c|       pointer|
|c_empty_n                   |   in|    1|     ap_fifo|             c|       pointer|
|c_read                      |  out|    1|     ap_fifo|             c|       pointer|
|data_result_dout            |   in|   32|     ap_fifo|   data_result|       pointer|
|data_result_num_data_valid  |   in|    7|     ap_fifo|   data_result|       pointer|
|data_result_fifo_cap        |   in|    7|     ap_fifo|   data_result|       pointer|
|data_result_empty_n         |   in|    1|     ap_fifo|   data_result|       pointer|
|data_result_read            |  out|    1|     ap_fifo|   data_result|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

