 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: O-2018.06
Date   : Sun Feb 19 23:18:24 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: res_di[0] (input port clocked by clk)
  Endpoint: minimum_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  res_di[0] (in)                           0.07       5.57 r
  U239/CO (ADDHX1)                         0.23       5.79 r
  U566/S (ADDHXL)                          0.38       6.17 r
  U417/Y (CLKINVX1)                        0.34       6.51 f
  U418/Y (CLKINVX1)                        0.24       6.75 r
  U567/Y (NOR2BX1)                         0.29       7.05 r
  U568/Y (OAI22X1)                         0.21       7.26 f
  U569/Y (OAI22X1)                         0.28       7.53 r
  U571/Y (OAI22X1)                         0.22       7.75 f
  U437/Y (OAI22XL)                         0.44       8.19 r
  U574/Y (OAI22X1)                         0.28       8.46 f
  U371/Y (OAI21X1)                         0.24       8.70 r
  U575/Y (OAI21X2)                         0.16       8.86 f
  U257/Y (NAND3X2)                         0.14       9.00 r
  U307/Y (OAI211X2)                        0.17       9.17 f
  U256/Y (NAND2X4)                         0.18       9.35 r
  U227/Y (INVX4)                           0.18       9.53 f
  U398/Y (OAI222XL)                        0.55      10.09 r
  minimum_reg[1]/D (DFFRX1)                0.00      10.09 r
  data arrival time                                  10.09

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  minimum_reg[1]/CK (DFFRX1)               0.00      10.40 r
  library setup time                      -0.31      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                 -10.09
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
