--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLayer.twx TopLayer.ncd -o TopLayer.twr TopLayer.pcf

Design file:              TopLayer.ncd
Physical constraint file: TopLayer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 4536 paths analyzed, 332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.661ns.
--------------------------------------------------------------------------------

Paths for end point memory_controller/DataLatch_10 (SLICE_X20Y14.A4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_2_1 (FF)
  Destination:          memory_controller/DataLatch_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.612ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.339 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_2_1 to memory_controller/DataLatch_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.BQ      Tcko                  0.447   memory_controller/STATE_2_2
                                                       memory_controller/STATE_2_1
    SLICE_X19Y29.A2      net (fanout=3)        0.771   memory_controller/STATE_2_1
    SLICE_X19Y29.A       Tilo                  0.259   N19
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y7.B5       net (fanout=18)       2.619   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>11
    SLICE_X14Y7.B        Tilo                  0.203   N153
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW0
    SLICE_X19Y28.D6      net (fanout=32)       2.391   N11
    SLICE_X19Y28.D       Tilo                  0.259   memory_controller/AdrLatch<2>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW11
    SLICE_X20Y14.A4      net (fanout=1)        1.322   N147
    SLICE_X20Y14.CLK     Tas                   0.341   memory_controller/DataLatch<11>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<10>1
                                                       memory_controller/DataLatch_10
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (1.509ns logic, 7.103ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_3_1 (FF)
  Destination:          memory_controller/DataLatch_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.339 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_3_1 to memory_controller/DataLatch_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AQ      Tcko                  0.391   memory_controller/STATE_3_4
                                                       memory_controller/STATE_3_1
    SLICE_X19Y29.A6      net (fanout=3)        0.782   memory_controller/STATE_3_1
    SLICE_X19Y29.A       Tilo                  0.259   N19
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y7.B5       net (fanout=18)       2.619   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>11
    SLICE_X14Y7.B        Tilo                  0.203   N153
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW0
    SLICE_X19Y28.D6      net (fanout=32)       2.391   N11
    SLICE_X19Y28.D       Tilo                  0.259   memory_controller/AdrLatch<2>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW11
    SLICE_X20Y14.A4      net (fanout=1)        1.322   N147
    SLICE_X20Y14.CLK     Tas                   0.341   memory_controller/DataLatch<11>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<10>1
                                                       memory_controller/DataLatch_10
    -------------------------------------------------  ---------------------------
    Total                                      8.567ns (1.453ns logic, 7.114ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_0_1 (FF)
  Destination:          memory_controller/DataLatch_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.307ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.339 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_0_1 to memory_controller/DataLatch_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   memory_controller/STATE_0_3
                                                       memory_controller/STATE_0_1
    SLICE_X19Y29.A3      net (fanout=3)        0.466   memory_controller/STATE_0_1
    SLICE_X19Y29.A       Tilo                  0.259   N19
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y7.B5       net (fanout=18)       2.619   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>11
    SLICE_X14Y7.B        Tilo                  0.203   N153
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW0
    SLICE_X19Y28.D6      net (fanout=32)       2.391   N11
    SLICE_X19Y28.D       Tilo                  0.259   memory_controller/AdrLatch<2>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW11
    SLICE_X20Y14.A4      net (fanout=1)        1.322   N147
    SLICE_X20Y14.CLK     Tas                   0.341   memory_controller/DataLatch<11>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<10>1
                                                       memory_controller/DataLatch_10
    -------------------------------------------------  ---------------------------
    Total                                      8.307ns (1.509ns logic, 6.798ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/DataLatch_0 (SLICE_X18Y3.A2), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_2_1 (FF)
  Destination:          memory_controller/DataLatch_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.331 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_2_1 to memory_controller/DataLatch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.BQ      Tcko                  0.447   memory_controller/STATE_2_2
                                                       memory_controller/STATE_2_1
    SLICE_X19Y29.A2      net (fanout=3)        0.771   memory_controller/STATE_2_1
    SLICE_X19Y29.A       Tilo                  0.259   N19
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y7.B5       net (fanout=18)       2.619   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>11
    SLICE_X14Y7.B        Tilo                  0.203   N153
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW0
    SLICE_X19Y3.D5       net (fanout=32)       1.325   N11
    SLICE_X19Y3.D        Tilo                  0.259   N122
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>2_SW0
    SLICE_X18Y3.A2       net (fanout=1)        0.596   N122
    SLICE_X18Y3.CLK      Tas                   0.289   memory_controller/DataLatch<1>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>2
                                                       memory_controller/DataLatch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (1.457ns logic, 5.311ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_3_1 (FF)
  Destination:          memory_controller/DataLatch_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.331 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_3_1 to memory_controller/DataLatch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AQ      Tcko                  0.391   memory_controller/STATE_3_4
                                                       memory_controller/STATE_3_1
    SLICE_X19Y29.A6      net (fanout=3)        0.782   memory_controller/STATE_3_1
    SLICE_X19Y29.A       Tilo                  0.259   N19
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y7.B5       net (fanout=18)       2.619   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>11
    SLICE_X14Y7.B        Tilo                  0.203   N153
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW0
    SLICE_X19Y3.D5       net (fanout=32)       1.325   N11
    SLICE_X19Y3.D        Tilo                  0.259   N122
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>2_SW0
    SLICE_X18Y3.A2       net (fanout=1)        0.596   N122
    SLICE_X18Y3.CLK      Tas                   0.289   memory_controller/DataLatch<1>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>2
                                                       memory_controller/DataLatch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (1.401ns logic, 5.322ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_0_1 (FF)
  Destination:          memory_controller/DataLatch_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.331 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_0_1 to memory_controller/DataLatch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   memory_controller/STATE_0_3
                                                       memory_controller/STATE_0_1
    SLICE_X19Y29.A3      net (fanout=3)        0.466   memory_controller/STATE_0_1
    SLICE_X19Y29.A       Tilo                  0.259   N19
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y7.B5       net (fanout=18)       2.619   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>11
    SLICE_X14Y7.B        Tilo                  0.203   N153
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>1_SW0
    SLICE_X19Y3.D5       net (fanout=32)       1.325   N11
    SLICE_X19Y3.D        Tilo                  0.259   N122
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>2_SW0
    SLICE_X18Y3.A2       net (fanout=1)        0.596   N122
    SLICE_X18Y3.CLK      Tas                   0.289   memory_controller/DataLatch<1>
                                                       memory_controller/GND_19_o_DataLatch[15]_select_148_OUT<0>2
                                                       memory_controller/DataLatch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (1.457ns logic, 5.006ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_data_out_0 (SLICE_X32Y2.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_3_1 (FF)
  Destination:          memory_controller/memcntrl_data_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.784ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.375 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_3_1 to memory_controller/memcntrl_data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AQ      Tcko                  0.391   memory_controller/STATE_3_4
                                                       memory_controller/STATE_3_1
    SLICE_X17Y29.D4      net (fanout=3)        1.286   memory_controller/STATE_3_1
    SLICE_X17Y29.D       Tilo                  0.259   memory_controller/STATE_3_4
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111_1
    SLICE_X14Y25.A2      net (fanout=3)        1.003   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y25.A       Tilo                  0.203   memory_controller/GND_19_o_idle[31]_select_145_OUT<3>2
                                                       memory_controller/PWR_13_o_STATE[7]_equal_108_o<7>1
    SLICE_X32Y2.CE       net (fanout=19)       3.307   memory_controller/PWR_13_o_STATE[7]_equal_108_o
    SLICE_X32Y2.CLK      Tceck                 0.335   memory_controller/memcntrl_data_out<3>
                                                       memory_controller/memcntrl_data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (1.188ns logic, 5.596ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_0_1 (FF)
  Destination:          memory_controller/memcntrl_data_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.432ns (Levels of Logic = 2)
  Clock Path Skew:      0.024ns (0.375 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_0_1 to memory_controller/memcntrl_data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.AQ      Tcko                  0.447   memory_controller/STATE_0_3
                                                       memory_controller/STATE_0_1
    SLICE_X17Y29.D3      net (fanout=3)        0.878   memory_controller/STATE_0_1
    SLICE_X17Y29.D       Tilo                  0.259   memory_controller/STATE_3_4
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111_1
    SLICE_X14Y25.A2      net (fanout=3)        1.003   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y25.A       Tilo                  0.203   memory_controller/GND_19_o_idle[31]_select_145_OUT<3>2
                                                       memory_controller/PWR_13_o_STATE[7]_equal_108_o<7>1
    SLICE_X32Y2.CE       net (fanout=19)       3.307   memory_controller/PWR_13_o_STATE[7]_equal_108_o
    SLICE_X32Y2.CLK      Tceck                 0.335   memory_controller/memcntrl_data_out<3>
                                                       memory_controller/memcntrl_data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      6.432ns (1.244ns logic, 5.188ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory_controller/STATE_1_1 (FF)
  Destination:          memory_controller/memcntrl_data_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.369ns (Levels of Logic = 2)
  Clock Path Skew:      0.019ns (0.375 - 0.356)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory_controller/STATE_1_1 to memory_controller/memcntrl_data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.BQ      Tcko                  0.408   memory_controller/STATE_1_3
                                                       memory_controller/STATE_1_1
    SLICE_X17Y29.D5      net (fanout=3)        0.854   memory_controller/STATE_1_1
    SLICE_X17Y29.D       Tilo                  0.259   memory_controller/STATE_3_4
                                                       memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111_1
    SLICE_X14Y25.A2      net (fanout=3)        1.003   memory_controller/GND_19_o_STATE[7]_select_146_OUT<5>111
    SLICE_X14Y25.A       Tilo                  0.203   memory_controller/GND_19_o_idle[31]_select_145_OUT<3>2
                                                       memory_controller/PWR_13_o_STATE[7]_equal_108_o<7>1
    SLICE_X32Y2.CE       net (fanout=19)       3.307   memory_controller/PWR_13_o_STATE[7]_equal_108_o
    SLICE_X32Y2.CLK      Tceck                 0.335   memory_controller/memcntrl_data_out<3>
                                                       memory_controller/memcntrl_data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (1.205ns logic, 5.164ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point memory_controller/GND_19_o_memcntrl_clk_DFF_97 (SLICE_X16Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_controller/GND_19_o_memcntrl_clk_DFF_97 (FF)
  Destination:          memory_controller/GND_19_o_memcntrl_clk_DFF_97 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_controller/GND_19_o_memcntrl_clk_DFF_97 to memory_controller/GND_19_o_memcntrl_clk_DFF_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.200   memory_controller/GND_19_o_memcntrl_clk_DFF_113
                                                       memory_controller/GND_19_o_memcntrl_clk_DFF_97
    SLICE_X16Y26.A6      net (fanout=2)        0.026   memory_controller/GND_19_o_memcntrl_clk_DFF_97
    SLICE_X16Y26.CLK     Tah         (-Th)    -0.190   memory_controller/GND_19_o_memcntrl_clk_DFF_113
                                                       memory_controller/GND_19_o_memcntrl_clk_DFF_97_rstpot
                                                       memory_controller/GND_19_o_memcntrl_clk_DFF_97
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_ram_lb (SLICE_X21Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_controller/memcntrl_ram_lb (FF)
  Destination:          memory_controller/memcntrl_ram_lb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_controller/memcntrl_ram_lb to memory_controller/memcntrl_ram_lb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y27.DQ      Tcko                  0.198   memory_controller/memcntrl_ram_lb
                                                       memory_controller/memcntrl_ram_lb
    SLICE_X21Y27.D6      net (fanout=3)        0.027   memory_controller/memcntrl_ram_lb
    SLICE_X21Y27.CLK     Tah         (-Th)    -0.215   memory_controller/memcntrl_ram_lb
                                                       memory_controller/GND_19_o_PWR_13_o_Select_137_o1
                                                       memory_controller/memcntrl_ram_lb
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point memory_controller/memcntrl_cfg_finish (SLICE_X19Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               memory_controller/memcntrl_cfg_finish (FF)
  Destination:          memory_controller/memcntrl_cfg_finish (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: memory_controller/memcntrl_cfg_finish to memory_controller/memcntrl_cfg_finish
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y22.AQ      Tcko                  0.198   memory_controller/memcntrl_cfg_finish
                                                       memory_controller/memcntrl_cfg_finish
    SLICE_X19Y22.A6      net (fanout=11)       0.036   memory_controller/memcntrl_cfg_finish
    SLICE_X19Y22.CLK     Tah         (-Th)    -0.215   memory_controller/memcntrl_cfg_finish
                                                       memory_controller/memcntrl_cfg_finish_rstpot
                                                       memory_controller/memcntrl_cfg_finish
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: memory_controller/memcntrl_ram_data<8>/CLK
  Logical resource: memory_controller/memcntrl_ram_data_15/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: memory_controller/memcntrl_ram_data<8>/CLK
  Logical resource: memory_controller/memcntrl_ram_data_1/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.661|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4536 paths, 0 nets, and 942 connections

Design statistics:
   Minimum period:   8.661ns{1}   (Maximum frequency: 115.460MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 04 16:14:20 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 209 MB



