// Seed: 2927529245
module module_0 (
    input tri1  id_0,
    input wand  id_1,
    input tri0  id_2,
    input uwire id_3
);
  wire id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3
);
  logic [-1 : 1] id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5;
  logic id_6;
  wire  id_7;
endmodule
module module_3 #(
    parameter id_1 = 32'd71,
    parameter id_2 = 32'd40,
    parameter id_4 = 32'd25,
    parameter id_6 = 32'd43
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire _id_1;
  logic [id_2 : -1] _id_6, id_7;
  assign id_5[id_6*id_4-id_4-:id_1] = id_1;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_3,
      id_3
  );
endmodule
