Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 12 02:12:14 2021
| Host         : spencer-XPS-15-9570 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.078       -0.143                      3                  427        0.241        0.000                      0                  427        4.500        0.000                       0                   149  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.078       -0.143                      3                  427        0.241        0.000                      0                  427        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.078ns,  Total Violation       -0.143ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 2.536ns (26.217%)  route 7.137ns (73.783%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  cpu/M_reg_q_reg[120]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.734    cpu/M_reg_q_reg[120]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  cpu/M_reg_q_reg[124]_i_9/O[1]
                         net (fo=2, routed)           0.445    12.513    cpu/M_reg_d12_out[5]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.303    12.816 f  cpu/M_reg_q[125]_i_7/O
                         net (fo=1, routed)           0.294    13.110    cpu/M_reg_q[125]_i_7_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.234 f  cpu/M_reg_q[125]_i_3/O
                         net (fo=1, routed)           0.780    14.014    cpu/M_reg_q[125]_i_3_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.149    14.163 r  cpu/M_reg_q[125]_i_1/O
                         net (fo=15, routed)          0.859    15.022    cpu/M_reg_d[117]
    SLICE_X10Y99         FDRE                                         r  cpu/M_reg_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.525    14.972    cpu/CLK
    SLICE_X10Y99         FDRE                                         r  cpu/M_reg_q_reg[21]/C
                         clock pessimism              0.260    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)       -0.253    14.944    cpu/M_reg_q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 2.598ns (26.794%)  route 7.098ns (73.206%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.723     5.350    cpu/CLK
    SLICE_X2Y96          FDRE                                         r  cpu/M_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.868 r  cpu/M_reg_q_reg[3]/Q
                         net (fo=30, routed)          0.903     6.771    cpu/M_reg_q[3]
    SLICE_X7Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.895 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.250    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.374 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.010    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.134 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.967    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.091 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.051    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.175 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.175    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.725 r  cpu/M_reg_q_reg[120]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.725    cpu/M_reg_q_reg[120]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.059 r  cpu/M_reg_q_reg[124]_i_9/O[1]
                         net (fo=2, routed)           0.445    12.503    cpu/M_reg_d12_out[5]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.303    12.806 f  cpu/M_reg_q[125]_i_7/O
                         net (fo=1, routed)           0.294    13.101    cpu/M_reg_q[125]_i_7_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.225 f  cpu/M_reg_q[125]_i_3/O
                         net (fo=1, routed)           0.780    14.005    cpu/M_reg_q[125]_i_3_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.149    14.154 r  cpu/M_reg_q[125]_i_1/O
                         net (fo=15, routed)          0.892    15.046    cpu/M_reg_d[117]
    SLICE_X5Y98          FDRE                                         r  cpu/M_reg_q_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601    15.048    cpu/CLK
    SLICE_X5Y98          FDRE                                         r  cpu/M_reg_q_reg[117]/C
                         clock pessimism              0.260    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.275    14.998    cpu/M_reg_q_reg[117]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -15.046    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 2.536ns (26.558%)  route 7.013ns (73.442%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  cpu/M_reg_q_reg[120]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.734    cpu/M_reg_q_reg[120]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  cpu/M_reg_q_reg[124]_i_9/O[1]
                         net (fo=2, routed)           0.445    12.513    cpu/M_reg_d12_out[5]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.303    12.816 f  cpu/M_reg_q[125]_i_7/O
                         net (fo=1, routed)           0.294    13.110    cpu/M_reg_q[125]_i_7_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.234 f  cpu/M_reg_q[125]_i_3/O
                         net (fo=1, routed)           0.780    14.014    cpu/M_reg_q[125]_i_3_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.149    14.163 r  cpu/M_reg_q[125]_i_1/O
                         net (fo=15, routed)          0.735    14.898    cpu/M_reg_d[117]
    SLICE_X10Y100        FDRE                                         r  cpu/M_reg_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.515    14.961    cpu/CLK
    SLICE_X10Y100        FDRE                                         r  cpu/M_reg_q_reg[13]/C
                         clock pessimism              0.180    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)       -0.224    14.882    cpu/M_reg_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 2.536ns (26.498%)  route 7.035ns (73.502%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  cpu/M_reg_q_reg[120]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.734    cpu/M_reg_q_reg[120]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  cpu/M_reg_q_reg[124]_i_9/O[1]
                         net (fo=2, routed)           0.445    12.513    cpu/M_reg_d12_out[5]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.303    12.816 f  cpu/M_reg_q[125]_i_7/O
                         net (fo=1, routed)           0.294    13.110    cpu/M_reg_q[125]_i_7_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.234 f  cpu/M_reg_q[125]_i_3/O
                         net (fo=1, routed)           0.780    14.014    cpu/M_reg_q[125]_i_3_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.149    14.163 r  cpu/M_reg_q[125]_i_1/O
                         net (fo=15, routed)          0.756    14.920    cpu/M_reg_d[117]
    SLICE_X12Y98         FDRE                                         r  cpu/M_reg_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.522    14.969    cpu/CLK
    SLICE_X12Y98         FDRE                                         r  cpu/M_reg_q_reg[37]/C
                         clock pessimism              0.260    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.253    14.941    cpu/M_reg_q_reg[37]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 2.270ns (23.234%)  route 7.500ns (76.766%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.824 r  cpu/M_reg_q_reg[120]_i_7/O[3]
                         net (fo=2, routed)           0.600    12.424    cpu/M_reg_d12_out[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.306    12.730 f  cpu/M_reg_q[123]_i_9/O
                         net (fo=1, routed)           0.426    13.156    cpu/M_reg_q[123]_i_9_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    13.280 f  cpu/M_reg_q[123]_i_3/O
                         net (fo=1, routed)           0.765    14.044    cpu/M_reg_q[123]_i_3_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124    14.168 r  cpu/M_reg_q[123]_i_1/O
                         net (fo=15, routed)          0.951    15.119    cpu/M_reg_d[115]
    SLICE_X8Y96          FDRE                                         r  cpu/M_reg_q_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.521    14.968    cpu/CLK
    SLICE_X8Y96          FDRE                                         r  cpu/M_reg_q_reg[99]/C
                         clock pessimism              0.260    15.228    
                         clock uncertainty           -0.035    15.193    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)       -0.045    15.148    cpu/M_reg_q_reg[99]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.748ns  (logic 2.270ns (23.286%)  route 7.478ns (76.714%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.824 r  cpu/M_reg_q_reg[120]_i_7/O[3]
                         net (fo=2, routed)           0.600    12.424    cpu/M_reg_d12_out[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.306    12.730 f  cpu/M_reg_q[123]_i_9/O
                         net (fo=1, routed)           0.426    13.156    cpu/M_reg_q[123]_i_9_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    13.280 f  cpu/M_reg_q[123]_i_3/O
                         net (fo=1, routed)           0.765    14.044    cpu/M_reg_q[123]_i_3_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124    14.168 r  cpu/M_reg_q[123]_i_1/O
                         net (fo=15, routed)          0.929    15.097    cpu/M_reg_d[115]
    SLICE_X9Y95          FDRE                                         r  cpu/M_reg_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.521    14.968    cpu/CLK
    SLICE_X9Y95          FDRE                                         r  cpu/M_reg_q_reg[11]/C
                         clock pessimism              0.260    15.228    
                         clock uncertainty           -0.035    15.193    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)       -0.067    15.126    cpu/M_reg_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -15.097    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 2.270ns (23.234%)  route 7.500ns (76.766%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.824 r  cpu/M_reg_q_reg[120]_i_7/O[3]
                         net (fo=2, routed)           0.600    12.424    cpu/M_reg_d12_out[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.306    12.730 f  cpu/M_reg_q[123]_i_9/O
                         net (fo=1, routed)           0.426    13.156    cpu/M_reg_q[123]_i_9_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    13.280 f  cpu/M_reg_q[123]_i_3/O
                         net (fo=1, routed)           0.765    14.044    cpu/M_reg_q[123]_i_3_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124    14.168 r  cpu/M_reg_q[123]_i_1/O
                         net (fo=15, routed)          0.951    15.119    cpu/M_reg_d[115]
    SLICE_X12Y94         FDRE                                         r  cpu/M_reg_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.521    14.968    cpu/CLK
    SLICE_X12Y94         FDRE                                         r  cpu/M_reg_q_reg[35]/C
                         clock pessimism              0.260    15.228    
                         clock uncertainty           -0.035    15.193    
    SLICE_X12Y94         FDRE (Setup_fdre_C_D)       -0.031    15.162    cpu/M_reg_q_reg[35]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 2.536ns (26.650%)  route 6.980ns (73.350%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  cpu/M_reg_q_reg[120]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.734    cpu/M_reg_q_reg[120]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  cpu/M_reg_q_reg[124]_i_9/O[1]
                         net (fo=2, routed)           0.445    12.513    cpu/M_reg_d12_out[5]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.303    12.816 f  cpu/M_reg_q[125]_i_7/O
                         net (fo=1, routed)           0.294    13.110    cpu/M_reg_q[125]_i_7_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.234 f  cpu/M_reg_q[125]_i_3/O
                         net (fo=1, routed)           0.780    14.014    cpu/M_reg_q[125]_i_3_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.149    14.163 r  cpu/M_reg_q[125]_i_1/O
                         net (fo=15, routed)          0.701    14.865    cpu/M_reg_d[117]
    SLICE_X9Y98          FDRE                                         r  cpu/M_reg_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.522    14.969    cpu/CLK
    SLICE_X9Y98          FDRE                                         r  cpu/M_reg_q_reg[45]/C
                         clock pessimism              0.260    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)       -0.255    14.939    cpu/M_reg_q_reg[45]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.865    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 2.536ns (26.788%)  route 6.931ns (73.212%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.734 r  cpu/M_reg_q_reg[120]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.734    cpu/M_reg_q_reg[120]_i_7_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.068 r  cpu/M_reg_q_reg[124]_i_9/O[1]
                         net (fo=2, routed)           0.445    12.513    cpu/M_reg_d12_out[5]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.303    12.816 f  cpu/M_reg_q[125]_i_7/O
                         net (fo=1, routed)           0.294    13.110    cpu/M_reg_q[125]_i_7_n_0
    SLICE_X1Y97          LUT6 (Prop_lut6_I0_O)        0.124    13.234 f  cpu/M_reg_q[125]_i_3/O
                         net (fo=1, routed)           0.780    14.014    cpu/M_reg_q[125]_i_3_n_0
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.149    14.163 r  cpu/M_reg_q[125]_i_1/O
                         net (fo=15, routed)          0.653    14.816    cpu/M_reg_d[117]
    SLICE_X7Y103         FDRE                                         r  cpu/M_reg_q_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.590    15.036    cpu/CLK
    SLICE_X7Y103         FDRE                                         r  cpu/M_reg_q_reg[109]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)       -0.248    14.933    cpu/M_reg_q_reg[109]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -14.816    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 cpu/M_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 2.270ns (23.561%)  route 7.364ns (76.439%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.349    cpu/CLK
    SLICE_X5Y96          FDRE                                         r  cpu/M_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456     5.805 r  cpu/M_reg_q_reg[0]/Q
                         net (fo=42, routed)          0.975     6.780    cpu/M_reg_q[0]
    SLICE_X7Y95          LUT5 (Prop_lut5_I0_O)        0.124     6.904 r  cpu/g0_b0/O
                         net (fo=46, routed)          1.355     8.259    cpu/g0_b0_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.124     8.383 r  cpu/M_reg_q[124]_i_92/O
                         net (fo=4, routed)           0.636     9.020    cpu/M_reg_q[124]_i_92_n_0
    SLICE_X11Y99         LUT4 (Prop_lut4_I1_O)        0.124     9.144 r  cpu/M_reg_q[124]_i_48/O
                         net (fo=1, routed)           0.833     9.977    cpu/M_reg_q[124]_i_48_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.124    10.101 r  cpu/M_reg_q[124]_i_13/O
                         net (fo=53, routed)          0.959    11.060    cpu/M_reg_q[124]_i_13_n_0
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.124    11.184 r  cpu/M_reg_q[120]_i_17/O
                         net (fo=1, routed)           0.000    11.184    cpu/M_reg_q[120]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.824 r  cpu/M_reg_q_reg[120]_i_7/O[3]
                         net (fo=2, routed)           0.600    12.424    cpu/M_reg_d12_out[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.306    12.730 f  cpu/M_reg_q[123]_i_9/O
                         net (fo=1, routed)           0.426    13.156    cpu/M_reg_q[123]_i_9_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    13.280 f  cpu/M_reg_q[123]_i_3/O
                         net (fo=1, routed)           0.765    14.044    cpu/M_reg_q[123]_i_3_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124    14.168 r  cpu/M_reg_q[123]_i_1/O
                         net (fo=15, routed)          0.815    14.984    cpu/M_reg_d[115]
    SLICE_X11Y94         FDRE                                         r  cpu/M_reg_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.524    14.971    cpu/CLK
    SLICE_X11Y94         FDRE                                         r  cpu/M_reg_q_reg[59]/C
                         clock pessimism              0.260    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)       -0.081    15.115    cpu/M_reg_q_reg[59]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                  0.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_reg_q_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.795%)  route 0.406ns (74.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.406     2.069    rst
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.065    clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.819    
    SLICE_X6Y101         FDRE (Hold_fdre_C_R)         0.009     1.828    M_led_reg_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_reg_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.795%)  route 0.406ns (74.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.406     2.069    rst
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.065    clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[1]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X6Y101         FDRE (Hold_fdre_C_R)         0.009     1.828    M_led_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_reg_q_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.795%)  route 0.406ns (74.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.406     2.069    rst
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.065    clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[1]_lopt_replica/C
                         clock pessimism             -0.246     1.819    
    SLICE_X6Y101         FDRE (Hold_fdre_C_R)         0.009     1.828    M_led_reg_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_led_reg_q_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.795%)  route 0.406ns (74.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.406     2.069    rst
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.065    clk_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  M_led_reg_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.246     1.819    
    SLICE_X6Y101         FDRE (Hold_fdre_C_R)         0.009     1.828    M_led_reg_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.937%)  route 0.403ns (74.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.403     2.066    cpu/Q[0]
    SLICE_X7Y103         FDRE                                         r  cpu/M_reg_q_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.869     2.064    cpu/CLK
    SLICE_X7Y103         FDRE                                         r  cpu/M_reg_q_reg[109]/C
                         clock pessimism             -0.246     1.818    
    SLICE_X7Y103         FDRE (Hold_fdre_C_R)        -0.018     1.800    cpu/M_reg_q_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.937%)  route 0.403ns (74.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.403     2.066    cpu/Q[0]
    SLICE_X7Y103         FDRE                                         r  cpu/M_reg_q_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.869     2.064    cpu/CLK
    SLICE_X7Y103         FDRE                                         r  cpu/M_reg_q_reg[110]/C
                         clock pessimism             -0.246     1.818    
    SLICE_X7Y103         FDRE (Hold_fdre_C_R)        -0.018     1.800    cpu/M_reg_q_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.558%)  route 0.256ns (64.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X13Y99         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.256     1.919    reset_cond/M_stage_d[3]
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.845     2.039    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X11Y97         FDSE (Hold_fdse_C_D)         0.070     1.629    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[76]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.289%)  route 0.464ns (76.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.464     2.128    cpu/Q[0]
    SLICE_X6Y102         FDRE                                         r  cpu/M_reg_q_reg[76]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.065    cpu/CLK
    SLICE_X6Y102         FDRE                                         r  cpu/M_reg_q_reg[76]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X6Y102         FDRE (Hold_fdre_C_R)         0.009     1.828    cpu/M_reg_q_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[78]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.289%)  route 0.464ns (76.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.464     2.128    cpu/Q[0]
    SLICE_X6Y102         FDRE                                         r  cpu/M_reg_q_reg[78]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.065    cpu/CLK
    SLICE_X6Y102         FDRE                                         r  cpu/M_reg_q_reg[78]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X6Y102         FDRE (Hold_fdre_C_R)         0.009     1.828    cpu/M_reg_q_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/M_reg_q_reg[79]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.289%)  route 0.464ns (76.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.574     1.522    reset_cond/CLK
    SLICE_X11Y97         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=144, routed)         0.464     2.128    cpu/Q[0]
    SLICE_X6Y102         FDRE                                         r  cpu/M_reg_q_reg[79]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.065    cpu/CLK
    SLICE_X6Y102         FDRE                                         r  cpu/M_reg_q_reg[79]/C
                         clock pessimism             -0.246     1.819    
    SLICE_X6Y102         FDRE (Hold_fdre_C_R)         0.009     1.828    cpu/M_reg_q_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95    M_led_reg_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101   M_led_reg_q_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101   M_led_reg_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101   M_led_reg_q_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100   M_led_reg_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100   M_led_reg_q_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y101   M_led_reg_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101   M_led_reg_q_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100   M_led_reg_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    M_led_reg_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    M_led_reg_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   M_led_reg_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   M_led_reg_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    M_led_reg_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95    M_led_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101   M_led_reg_q_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   M_led_reg_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100   M_led_reg_q_reg[2]/C



