{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Tue, 18 Feb 2025 02:14:04 GMT",
  "items": [
    {
      "title": "nvdla/hw",
      "url": "https://github.com/nvdla/hw",
      "description": "RTL, Cmodel, and testbench for NVDLA",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,813",
      "forks": "577",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/997975?s=40&v=4",
          "name": "zdraw",
          "url": "https://github.com/zdraw"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/87427?s=40&v=4",
          "name": "jwise",
          "url": "https://github.com/jwise"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/15686911?s=40&v=4",
          "name": "shallyou",
          "url": "https://github.com/shallyou"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32145820?s=40&v=4",
          "name": "nvdsmith",
          "url": "https://github.com/nvdsmith"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33321613?s=40&v=4",
          "name": "xalogic-linus",
          "url": "https://github.com/xalogic-linus"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,432",
      "forks": "722",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "vortexgpgpu/vortex",
      "url": "https://github.com/vortexgpgpu/vortex",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,406",
      "forks": "287",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2282163?s=40&v=4",
          "name": "tinebp",
          "url": "https://github.com/tinebp"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/60236720?s=40&v=4",
          "name": "jaewon-lee-github",
          "url": "https://github.com/jaewon-lee-github"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/44707773?s=40&v=4",
          "name": "SantoshSrivatsan24",
          "url": "https://github.com/SantoshSrivatsan24"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22665322?s=40&v=4",
          "name": "Udit8348",
          "url": "https://github.com/Udit8348"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/42877662?s=40&v=4",
          "name": "MalikBurton",
          "url": "https://github.com/MalikBurton"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,287",
      "forks": "778",
      "addStars": "5",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,755",
      "forks": "599",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    }
  ]
}