
exercise1_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046c0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  080047d0  080047d0  000147d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800482c  0800482c  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  0800482c  0800482c  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800482c  0800482c  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800482c  0800482c  0001482c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004830  08004830  00014830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08004834  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c54  20000060  08004894  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001cb4  08004894  00021cb4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016d8c  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003362  00000000  00000000  00036e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001398  00000000  00000000  0003a1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f3e  00000000  00000000  0003b558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002ebb  00000000  00000000  0003c496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016184  00000000  00000000  0003f351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00093e7e  00000000  00000000  000554d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005488  00000000  00000000  000e9354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000ee7dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080047b8 	.word	0x080047b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080047b8 	.word	0x080047b8

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
//  app_handle.LEDsForBlink[5].Pin  = GPIO_PIN_9;
//  app_handle.LEDsForBlink[6].Port = GPIOA;
//  app_handle.LEDsForBlink[6].Pin  = GPIO_PIN_12;
//  app_handle.LEDsForBlink[7].Port = GPIOA;
//  app_handle.LEDsForBlink[7].Pin  = GPIO_PIN_6;
	handle_uart.huart = &huart2;
 8000154:	4b07      	ldr	r3, [pc, #28]	; (8000174 <main+0x24>)
 8000156:	4a08      	ldr	r2, [pc, #32]	; (8000178 <main+0x28>)
 8000158:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800015a:	f000 fb09 	bl	8000770 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015e:	f000 f80d 	bl	800017c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000162:	f000 f87b 	bl	800025c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000166:	f000 f84f 	bl	8000208 <MX_USART2_UART_Init>
  //osKernelStart();

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  task_create_uart_tx(&handle_uart);
 800016a:	4802      	ldr	r0, [pc, #8]	; (8000174 <main+0x24>)
 800016c:	f000 faa6 	bl	80006bc <task_create_uart_tx>
  while (1)
 8000170:	e7fe      	b.n	8000170 <main+0x20>
 8000172:	bf00      	nop
 8000174:	2000013c 	.word	0x2000013c
 8000178:	2000007c 	.word	0x2000007c

0800017c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	b090      	sub	sp, #64	; 0x40
 8000180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000182:	f107 0318 	add.w	r3, r7, #24
 8000186:	2228      	movs	r2, #40	; 0x28
 8000188:	2100      	movs	r1, #0
 800018a:	4618      	mov	r0, r3
 800018c:	f004 fa2e 	bl	80045ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000190:	1d3b      	adds	r3, r7, #4
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
 8000196:	605a      	str	r2, [r3, #4]
 8000198:	609a      	str	r2, [r3, #8]
 800019a:	60da      	str	r2, [r3, #12]
 800019c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800019e:	2301      	movs	r3, #1
 80001a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80001a2:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80001a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001a8:	2300      	movs	r3, #0
 80001aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ac:	2301      	movs	r3, #1
 80001ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001b0:	2302      	movs	r3, #2
 80001b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001be:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c0:	f107 0318 	add.w	r3, r7, #24
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 fdb1 	bl	8000d2c <HAL_RCC_OscConfig>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d001      	beq.n	80001d4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001d0:	f000 f92f 	bl	8000432 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d4:	230f      	movs	r3, #15
 80001d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d8:	2302      	movs	r3, #2
 80001da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001dc:	2300      	movs	r3, #0
 80001de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e6:	2300      	movs	r3, #0
 80001e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	2102      	movs	r1, #2
 80001ee:	4618      	mov	r0, r3
 80001f0:	f001 f81e 	bl	8001230 <HAL_RCC_ClockConfig>
 80001f4:	4603      	mov	r3, r0
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d001      	beq.n	80001fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80001fa:	f000 f91a 	bl	8000432 <Error_Handler>
  }
}
 80001fe:	bf00      	nop
 8000200:	3740      	adds	r7, #64	; 0x40
 8000202:	46bd      	mov	sp, r7
 8000204:	bd80      	pop	{r7, pc}
	...

08000208 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800020c:	4b11      	ldr	r3, [pc, #68]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 800020e:	4a12      	ldr	r2, [pc, #72]	; (8000258 <MX_USART2_UART_Init+0x50>)
 8000210:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000212:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 8000214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000218:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800021a:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 800021c:	2200      	movs	r2, #0
 800021e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 8000222:	2200      	movs	r2, #0
 8000224:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000226:	4b0b      	ldr	r3, [pc, #44]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 8000228:	2200      	movs	r2, #0
 800022a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800022c:	4b09      	ldr	r3, [pc, #36]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 800022e:	220c      	movs	r2, #12
 8000230:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000232:	4b08      	ldr	r3, [pc, #32]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 8000234:	2200      	movs	r2, #0
 8000236:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000238:	4b06      	ldr	r3, [pc, #24]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 800023a:	2200      	movs	r2, #0
 800023c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800023e:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_USART2_UART_Init+0x4c>)
 8000240:	f001 fbfe 	bl	8001a40 <HAL_UART_Init>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800024a:	f000 f8f2 	bl	8000432 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800024e:	bf00      	nop
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	2000007c 	.word	0x2000007c
 8000258:	40004400 	.word	0x40004400

0800025c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000262:	f107 0310 	add.w	r3, r7, #16
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
 800026a:	605a      	str	r2, [r3, #4]
 800026c:	609a      	str	r2, [r3, #8]
 800026e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000270:	4b56      	ldr	r3, [pc, #344]	; (80003cc <MX_GPIO_Init+0x170>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	4a55      	ldr	r2, [pc, #340]	; (80003cc <MX_GPIO_Init+0x170>)
 8000276:	f043 0310 	orr.w	r3, r3, #16
 800027a:	6193      	str	r3, [r2, #24]
 800027c:	4b53      	ldr	r3, [pc, #332]	; (80003cc <MX_GPIO_Init+0x170>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	f003 0310 	and.w	r3, r3, #16
 8000284:	60fb      	str	r3, [r7, #12]
 8000286:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000288:	4b50      	ldr	r3, [pc, #320]	; (80003cc <MX_GPIO_Init+0x170>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	4a4f      	ldr	r2, [pc, #316]	; (80003cc <MX_GPIO_Init+0x170>)
 800028e:	f043 0320 	orr.w	r3, r3, #32
 8000292:	6193      	str	r3, [r2, #24]
 8000294:	4b4d      	ldr	r3, [pc, #308]	; (80003cc <MX_GPIO_Init+0x170>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	f003 0320 	and.w	r3, r3, #32
 800029c:	60bb      	str	r3, [r7, #8]
 800029e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a0:	4b4a      	ldr	r3, [pc, #296]	; (80003cc <MX_GPIO_Init+0x170>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	4a49      	ldr	r2, [pc, #292]	; (80003cc <MX_GPIO_Init+0x170>)
 80002a6:	f043 0304 	orr.w	r3, r3, #4
 80002aa:	6193      	str	r3, [r2, #24]
 80002ac:	4b47      	ldr	r3, [pc, #284]	; (80003cc <MX_GPIO_Init+0x170>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	f003 0304 	and.w	r3, r3, #4
 80002b4:	607b      	str	r3, [r7, #4]
 80002b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b8:	4b44      	ldr	r3, [pc, #272]	; (80003cc <MX_GPIO_Init+0x170>)
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	4a43      	ldr	r2, [pc, #268]	; (80003cc <MX_GPIO_Init+0x170>)
 80002be:	f043 0308 	orr.w	r3, r3, #8
 80002c2:	6193      	str	r3, [r2, #24]
 80002c4:	4b41      	ldr	r3, [pc, #260]	; (80003cc <MX_GPIO_Init+0x170>)
 80002c6:	699b      	ldr	r3, [r3, #24]
 80002c8:	f003 0308 	and.w	r3, r3, #8
 80002cc:	603b      	str	r3, [r7, #0]
 80002ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_12, GPIO_PIN_RESET);
 80002d0:	2200      	movs	r2, #0
 80002d2:	f44f 5183 	mov.w	r1, #4192	; 0x1060
 80002d6:	483e      	ldr	r0, [pc, #248]	; (80003d0 <MX_GPIO_Init+0x174>)
 80002d8:	f000 fce0 	bl	8000c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80002dc:	2200      	movs	r2, #0
 80002de:	f44f 7158 	mov.w	r1, #864	; 0x360
 80002e2:	483c      	ldr	r0, [pc, #240]	; (80003d4 <MX_GPIO_Init+0x178>)
 80002e4:	f000 fcda 	bl	8000c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80002e8:	2200      	movs	r2, #0
 80002ea:	f44f 7140 	mov.w	r1, #768	; 0x300
 80002ee:	483a      	ldr	r0, [pc, #232]	; (80003d8 <MX_GPIO_Init+0x17c>)
 80002f0:	f000 fcd4 	bl	8000c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80002f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002fa:	4b38      	ldr	r3, [pc, #224]	; (80003dc <MX_GPIO_Init+0x180>)
 80002fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fe:	2300      	movs	r3, #0
 8000300:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8000302:	f107 0310 	add.w	r3, r7, #16
 8000306:	4619      	mov	r1, r3
 8000308:	4832      	ldr	r0, [pc, #200]	; (80003d4 <MX_GPIO_Init+0x178>)
 800030a:	f000 fb43 	bl	8000994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_9;
 800030e:	f44f 7304 	mov.w	r3, #528	; 0x210
 8000312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000314:	2300      	movs	r3, #0
 8000316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000318:	2300      	movs	r3, #0
 800031a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031c:	f107 0310 	add.w	r3, r7, #16
 8000320:	4619      	mov	r1, r3
 8000322:	482b      	ldr	r0, [pc, #172]	; (80003d0 <MX_GPIO_Init+0x174>)
 8000324:	f000 fb36 	bl	8000994 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_12;
 8000328:	f44f 5383 	mov.w	r3, #4192	; 0x1060
 800032c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800032e:	2301      	movs	r3, #1
 8000330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000332:	2300      	movs	r3, #0
 8000334:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000336:	2303      	movs	r3, #3
 8000338:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800033a:	f107 0310 	add.w	r3, r7, #16
 800033e:	4619      	mov	r1, r3
 8000340:	4823      	ldr	r0, [pc, #140]	; (80003d0 <MX_GPIO_Init+0x174>)
 8000342:	f000 fb27 	bl	8000994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8000346:	f44f 7358 	mov.w	r3, #864	; 0x360
 800034a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034c:	2301      	movs	r3, #1
 800034e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000350:	2300      	movs	r3, #0
 8000352:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000354:	2303      	movs	r3, #3
 8000356:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000358:	f107 0310 	add.w	r3, r7, #16
 800035c:	4619      	mov	r1, r3
 800035e:	481d      	ldr	r0, [pc, #116]	; (80003d4 <MX_GPIO_Init+0x178>)
 8000360:	f000 fb18 	bl	8000994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_11;
 8000364:	f640 0305 	movw	r3, #2053	; 0x805
 8000368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800036a:	2300      	movs	r3, #0
 800036c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036e:	2300      	movs	r3, #0
 8000370:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000372:	f107 0310 	add.w	r3, r7, #16
 8000376:	4619      	mov	r1, r3
 8000378:	4817      	ldr	r0, [pc, #92]	; (80003d8 <MX_GPIO_Init+0x17c>)
 800037a:	f000 fb0b 	bl	8000994 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800037e:	2380      	movs	r3, #128	; 0x80
 8000380:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000382:	2300      	movs	r3, #0
 8000384:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000386:	2300      	movs	r3, #0
 8000388:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800038a:	f107 0310 	add.w	r3, r7, #16
 800038e:	4619      	mov	r1, r3
 8000390:	4810      	ldr	r0, [pc, #64]	; (80003d4 <MX_GPIO_Init+0x178>)
 8000392:	f000 faff 	bl	8000994 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000396:	f44f 7340 	mov.w	r3, #768	; 0x300
 800039a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039c:	2301      	movs	r3, #1
 800039e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a0:	2300      	movs	r3, #0
 80003a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003a4:	2303      	movs	r3, #3
 80003a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003a8:	f107 0310 	add.w	r3, r7, #16
 80003ac:	4619      	mov	r1, r3
 80003ae:	480a      	ldr	r0, [pc, #40]	; (80003d8 <MX_GPIO_Init+0x17c>)
 80003b0:	f000 faf0 	bl	8000994 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80003b4:	2200      	movs	r2, #0
 80003b6:	2105      	movs	r1, #5
 80003b8:	2028      	movs	r0, #40	; 0x28
 80003ba:	f000 fac0 	bl	800093e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003be:	2028      	movs	r0, #40	; 0x28
 80003c0:	f000 fad9 	bl	8000976 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 80003c4:	bf00      	nop
 80003c6:	3720      	adds	r7, #32
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	40021000 	.word	0x40021000
 80003d0:	40010800 	.word	0x40010800
 80003d4:	40011000 	.word	0x40011000
 80003d8:	40010c00 	.word	0x40010c00
 80003dc:	10210000 	.word	0x10210000

080003e0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	4603      	mov	r3, r0
 80003e8:	80fb      	strh	r3, [r7, #6]
  if(app_handle.ButtonState == 0) {
 80003ea:	4b09      	ldr	r3, [pc, #36]	; (8000410 <HAL_GPIO_EXTI_Callback+0x30>)
 80003ec:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d104      	bne.n	80003fe <HAL_GPIO_EXTI_Callback+0x1e>
	  app_handle.ButtonState = 1;
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <HAL_GPIO_EXTI_Callback+0x30>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
  } else {
	  app_handle.ButtonState = 0;
  }
}
 80003fc:	e003      	b.n	8000406 <HAL_GPIO_EXTI_Callback+0x26>
	  app_handle.ButtonState = 0;
 80003fe:	4b04      	ldr	r3, [pc, #16]	; (8000410 <HAL_GPIO_EXTI_Callback+0x30>)
 8000400:	2200      	movs	r2, #0
 8000402:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
}
 8000406:	bf00      	nop
 8000408:	370c      	adds	r7, #12
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr
 8000410:	200000c4 	.word	0x200000c4

08000414 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000424:	d101      	bne.n	800042a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000426:	f000 f9b9 	bl	800079c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800042a:	bf00      	nop
 800042c:	3708      	adds	r7, #8
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}

08000432 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000436:	b672      	cpsid	i
}
 8000438:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800043a:	e7fe      	b.n	800043a <Error_Handler+0x8>

0800043c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000442:	4b15      	ldr	r3, [pc, #84]	; (8000498 <HAL_MspInit+0x5c>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	4a14      	ldr	r2, [pc, #80]	; (8000498 <HAL_MspInit+0x5c>)
 8000448:	f043 0301 	orr.w	r3, r3, #1
 800044c:	6193      	str	r3, [r2, #24]
 800044e:	4b12      	ldr	r3, [pc, #72]	; (8000498 <HAL_MspInit+0x5c>)
 8000450:	699b      	ldr	r3, [r3, #24]
 8000452:	f003 0301 	and.w	r3, r3, #1
 8000456:	607b      	str	r3, [r7, #4]
 8000458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800045a:	4b0f      	ldr	r3, [pc, #60]	; (8000498 <HAL_MspInit+0x5c>)
 800045c:	69db      	ldr	r3, [r3, #28]
 800045e:	4a0e      	ldr	r2, [pc, #56]	; (8000498 <HAL_MspInit+0x5c>)
 8000460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000464:	61d3      	str	r3, [r2, #28]
 8000466:	4b0c      	ldr	r3, [pc, #48]	; (8000498 <HAL_MspInit+0x5c>)
 8000468:	69db      	ldr	r3, [r3, #28]
 800046a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800046e:	603b      	str	r3, [r7, #0]
 8000470:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000472:	2200      	movs	r2, #0
 8000474:	210f      	movs	r1, #15
 8000476:	f06f 0001 	mvn.w	r0, #1
 800047a:	f000 fa60 	bl	800093e <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 800047e:	2200      	movs	r2, #0
 8000480:	2105      	movs	r1, #5
 8000482:	2001      	movs	r0, #1
 8000484:	f000 fa5b 	bl	800093e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8000488:	2001      	movs	r0, #1
 800048a:	f000 fa74 	bl	8000976 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	40021000 	.word	0x40021000

0800049c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b088      	sub	sp, #32
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a4:	f107 0310 	add.w	r3, r7, #16
 80004a8:	2200      	movs	r2, #0
 80004aa:	601a      	str	r2, [r3, #0]
 80004ac:	605a      	str	r2, [r3, #4]
 80004ae:	609a      	str	r2, [r3, #8]
 80004b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4a1b      	ldr	r2, [pc, #108]	; (8000524 <HAL_UART_MspInit+0x88>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d12f      	bne.n	800051c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004bc:	4b1a      	ldr	r3, [pc, #104]	; (8000528 <HAL_UART_MspInit+0x8c>)
 80004be:	69db      	ldr	r3, [r3, #28]
 80004c0:	4a19      	ldr	r2, [pc, #100]	; (8000528 <HAL_UART_MspInit+0x8c>)
 80004c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c6:	61d3      	str	r3, [r2, #28]
 80004c8:	4b17      	ldr	r3, [pc, #92]	; (8000528 <HAL_UART_MspInit+0x8c>)
 80004ca:	69db      	ldr	r3, [r3, #28]
 80004cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004d0:	60fb      	str	r3, [r7, #12]
 80004d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004d4:	4b14      	ldr	r3, [pc, #80]	; (8000528 <HAL_UART_MspInit+0x8c>)
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	4a13      	ldr	r2, [pc, #76]	; (8000528 <HAL_UART_MspInit+0x8c>)
 80004da:	f043 0304 	orr.w	r3, r3, #4
 80004de:	6193      	str	r3, [r2, #24]
 80004e0:	4b11      	ldr	r3, [pc, #68]	; (8000528 <HAL_UART_MspInit+0x8c>)
 80004e2:	699b      	ldr	r3, [r3, #24]
 80004e4:	f003 0304 	and.w	r3, r3, #4
 80004e8:	60bb      	str	r3, [r7, #8]
 80004ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
 80004ec:	2304      	movs	r3, #4
 80004ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f0:	2302      	movs	r3, #2
 80004f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f4:	2302      	movs	r3, #2
 80004f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 80004f8:	f107 0310 	add.w	r3, r7, #16
 80004fc:	4619      	mov	r1, r3
 80004fe:	480b      	ldr	r0, [pc, #44]	; (800052c <HAL_UART_MspInit+0x90>)
 8000500:	f000 fa48 	bl	8000994 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000504:	2308      	movs	r3, #8
 8000506:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000508:	2300      	movs	r3, #0
 800050a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000510:	f107 0310 	add.w	r3, r7, #16
 8000514:	4619      	mov	r1, r3
 8000516:	4805      	ldr	r0, [pc, #20]	; (800052c <HAL_UART_MspInit+0x90>)
 8000518:	f000 fa3c 	bl	8000994 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800051c:	bf00      	nop
 800051e:	3720      	adds	r7, #32
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40004400 	.word	0x40004400
 8000528:	40021000 	.word	0x40021000
 800052c:	40010800 	.word	0x40010800

08000530 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b08e      	sub	sp, #56	; 0x38
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000538:	2300      	movs	r3, #0
 800053a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800053c:	2300      	movs	r3, #0
 800053e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000540:	2300      	movs	r3, #0
 8000542:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000546:	4b34      	ldr	r3, [pc, #208]	; (8000618 <HAL_InitTick+0xe8>)
 8000548:	69db      	ldr	r3, [r3, #28]
 800054a:	4a33      	ldr	r2, [pc, #204]	; (8000618 <HAL_InitTick+0xe8>)
 800054c:	f043 0301 	orr.w	r3, r3, #1
 8000550:	61d3      	str	r3, [r2, #28]
 8000552:	4b31      	ldr	r3, [pc, #196]	; (8000618 <HAL_InitTick+0xe8>)
 8000554:	69db      	ldr	r3, [r3, #28]
 8000556:	f003 0301 	and.w	r3, r3, #1
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800055e:	f107 0210 	add.w	r2, r7, #16
 8000562:	f107 0314 	add.w	r3, r7, #20
 8000566:	4611      	mov	r1, r2
 8000568:	4618      	mov	r0, r3
 800056a:	f000 ffd1 	bl	8001510 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800056e:	6a3b      	ldr	r3, [r7, #32]
 8000570:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000574:	2b00      	cmp	r3, #0
 8000576:	d103      	bne.n	8000580 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000578:	f000 ffa2 	bl	80014c0 <HAL_RCC_GetPCLK1Freq>
 800057c:	6378      	str	r0, [r7, #52]	; 0x34
 800057e:	e004      	b.n	800058a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000580:	f000 ff9e 	bl	80014c0 <HAL_RCC_GetPCLK1Freq>
 8000584:	4603      	mov	r3, r0
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800058a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800058c:	4a23      	ldr	r2, [pc, #140]	; (800061c <HAL_InitTick+0xec>)
 800058e:	fba2 2303 	umull	r2, r3, r2, r3
 8000592:	0c9b      	lsrs	r3, r3, #18
 8000594:	3b01      	subs	r3, #1
 8000596:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000598:	4b21      	ldr	r3, [pc, #132]	; (8000620 <HAL_InitTick+0xf0>)
 800059a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800059e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80005a0:	4b1f      	ldr	r3, [pc, #124]	; (8000620 <HAL_InitTick+0xf0>)
 80005a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80005a6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80005a8:	4a1d      	ldr	r2, [pc, #116]	; (8000620 <HAL_InitTick+0xf0>)
 80005aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005ac:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80005ae:	4b1c      	ldr	r3, [pc, #112]	; (8000620 <HAL_InitTick+0xf0>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b4:	4b1a      	ldr	r3, [pc, #104]	; (8000620 <HAL_InitTick+0xf0>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005ba:	4b19      	ldr	r3, [pc, #100]	; (8000620 <HAL_InitTick+0xf0>)
 80005bc:	2200      	movs	r2, #0
 80005be:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80005c0:	4817      	ldr	r0, [pc, #92]	; (8000620 <HAL_InitTick+0xf0>)
 80005c2:	f000 fff3 	bl	80015ac <HAL_TIM_Base_Init>
 80005c6:	4603      	mov	r3, r0
 80005c8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80005cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d11b      	bne.n	800060c <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80005d4:	4812      	ldr	r0, [pc, #72]	; (8000620 <HAL_InitTick+0xf0>)
 80005d6:	f001 f841 	bl	800165c <HAL_TIM_Base_Start_IT>
 80005da:	4603      	mov	r3, r0
 80005dc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80005e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d111      	bne.n	800060c <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80005e8:	201c      	movs	r0, #28
 80005ea:	f000 f9c4 	bl	8000976 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	2b0f      	cmp	r3, #15
 80005f2:	d808      	bhi.n	8000606 <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80005f4:	2200      	movs	r2, #0
 80005f6:	6879      	ldr	r1, [r7, #4]
 80005f8:	201c      	movs	r0, #28
 80005fa:	f000 f9a0 	bl	800093e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005fe:	4a09      	ldr	r2, [pc, #36]	; (8000624 <HAL_InitTick+0xf4>)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	6013      	str	r3, [r2, #0]
 8000604:	e002      	b.n	800060c <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 8000606:	2301      	movs	r3, #1
 8000608:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800060c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000610:	4618      	mov	r0, r3
 8000612:	3738      	adds	r7, #56	; 0x38
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	40021000 	.word	0x40021000
 800061c:	431bde83 	.word	0x431bde83
 8000620:	20000148 	.word	0x20000148
 8000624:	20000004 	.word	0x20000004

08000628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800062c:	e7fe      	b.n	800062c <NMI_Handler+0x4>

0800062e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800062e:	b480      	push	{r7}
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000632:	e7fe      	b.n	8000632 <HardFault_Handler+0x4>

08000634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000638:	e7fe      	b.n	8000638 <MemManage_Handler+0x4>

0800063a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800063e:	e7fe      	b.n	800063e <BusFault_Handler+0x4>

08000640 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000644:	e7fe      	b.n	8000644 <UsageFault_Handler+0x4>

08000646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000646:	b480      	push	{r7}
 8000648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800064a:	bf00      	nop
 800064c:	46bd      	mov	sp, r7
 800064e:	bc80      	pop	{r7}
 8000650:	4770      	bx	lr

08000652 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8000656:	f000 fb51 	bl	8000cfc <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000664:	4802      	ldr	r0, [pc, #8]	; (8000670 <TIM2_IRQHandler+0x10>)
 8000666:	f001 f84b 	bl	8001700 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	20000148 	.word	0x20000148

08000674 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8000678:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800067c:	f000 fb26 	bl	8000ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000680:	bf00      	nop
 8000682:	bd80      	pop	{r7, pc}

08000684 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000688:	bf00      	nop
 800068a:	46bd      	mov	sp, r7
 800068c:	bc80      	pop	{r7}
 800068e:	4770      	bx	lr

08000690 <uart_tx_task>:
#include "queue.h"
#include "task.h"

static handler_uart_t *h;

void uart_tx_task( void * handle ) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]


	while(1) {
		//xQueueReceive(h->tx, buf,  portMAX_DELAY);
		//HAL_UART_Transmit(h->tx, buf,  sizeof(uint8_t), 10);
		HAL_UART_Transmit(h->huart, (uint8_t*)"Hello world!\n", 13, 1000);
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <uart_tx_task+0x24>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	6898      	ldr	r0, [r3, #8]
 800069e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006a2:	220d      	movs	r2, #13
 80006a4:	4904      	ldr	r1, [pc, #16]	; (80006b8 <uart_tx_task+0x28>)
 80006a6:	f001 fa1b 	bl	8001ae0 <HAL_UART_Transmit>
		vTaskDelay(1000);
 80006aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006ae:	f002 fb4b 	bl	8002d48 <vTaskDelay>
		HAL_UART_Transmit(h->huart, (uint8_t*)"Hello world!\n", 13, 1000);
 80006b2:	e7f1      	b.n	8000698 <uart_tx_task+0x8>
 80006b4:	20000190 	.word	0x20000190
 80006b8:	080047d0 	.word	0x080047d0

080006bc <task_create_uart_tx>:
	}
}

void task_create_uart_tx(handler_uart_t *handle) {
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b087      	sub	sp, #28
 80006c0:	af02      	add	r7, sp, #8
 80006c2:	6078      	str	r0, [r7, #4]

	h = handle;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a14      	ldr	r2, [pc, #80]	; (8000718 <task_create_uart_tx+0x5c>)
 80006c8:	6013      	str	r3, [r2, #0]
	TaskHandle_t xHandle = NULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]

	h->xQueue_tx = xQueueCreate( 10, sizeof( uint8_t ) );
 80006ce:	4b12      	ldr	r3, [pc, #72]	; (8000718 <task_create_uart_tx+0x5c>)
 80006d0:	681c      	ldr	r4, [r3, #0]
 80006d2:	2200      	movs	r2, #0
 80006d4:	2101      	movs	r1, #1
 80006d6:	200a      	movs	r0, #10
 80006d8:	f001 fd43 	bl	8002162 <xQueueGenericCreate>
 80006dc:	4603      	mov	r3, r0
 80006de:	6023      	str	r3, [r4, #0]
	h->xQueue_rx = xQueueCreate( 10, sizeof( uint8_t ) );
 80006e0:	4b0d      	ldr	r3, [pc, #52]	; (8000718 <task_create_uart_tx+0x5c>)
 80006e2:	681c      	ldr	r4, [r3, #0]
 80006e4:	2200      	movs	r2, #0
 80006e6:	2101      	movs	r1, #1
 80006e8:	200a      	movs	r0, #10
 80006ea:	f001 fd3a 	bl	8002162 <xQueueGenericCreate>
 80006ee:	4603      	mov	r3, r0
 80006f0:	6063      	str	r3, [r4, #4]
	xTaskCreate( uart_tx_task, "NAME", 256, &handle, 1, &xHandle);
 80006f2:	1d3a      	adds	r2, r7, #4
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	9301      	str	r3, [sp, #4]
 80006fa:	2301      	movs	r3, #1
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	4613      	mov	r3, r2
 8000700:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000704:	4905      	ldr	r1, [pc, #20]	; (800071c <task_create_uart_tx+0x60>)
 8000706:	4806      	ldr	r0, [pc, #24]	; (8000720 <task_create_uart_tx+0x64>)
 8000708:	f002 f9ca 	bl	8002aa0 <xTaskCreate>

	vTaskStartScheduler();
 800070c:	f002 fb50 	bl	8002db0 <vTaskStartScheduler>
}
 8000710:	bf00      	nop
 8000712:	3714      	adds	r7, #20
 8000714:	46bd      	mov	sp, r7
 8000716:	bd90      	pop	{r4, r7, pc}
 8000718:	20000190 	.word	0x20000190
 800071c:	080047e0 	.word	0x080047e0
 8000720:	08000691 	.word	0x08000691

08000724 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000724:	f7ff ffae 	bl	8000684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000728:	480b      	ldr	r0, [pc, #44]	; (8000758 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800072a:	490c      	ldr	r1, [pc, #48]	; (800075c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800072c:	4a0c      	ldr	r2, [pc, #48]	; (8000760 <LoopFillZerobss+0x16>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000730:	e002      	b.n	8000738 <LoopCopyDataInit>

08000732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000736:	3304      	adds	r3, #4

08000738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800073c:	d3f9      	bcc.n	8000732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073e:	4a09      	ldr	r2, [pc, #36]	; (8000764 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000740:	4c09      	ldr	r4, [pc, #36]	; (8000768 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000744:	e001      	b.n	800074a <LoopFillZerobss>

08000746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000748:	3204      	adds	r2, #4

0800074a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800074c:	d3fb      	bcc.n	8000746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800074e:	f003 ffab 	bl	80046a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000752:	f7ff fcfd 	bl	8000150 <main>
  bx lr
 8000756:	4770      	bx	lr
  ldr r0, =_sdata
 8000758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800075c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000760:	08004834 	.word	0x08004834
  ldr r2, =_sbss
 8000764:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000768:	20001cb4 	.word	0x20001cb4

0800076c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800076c:	e7fe      	b.n	800076c <ADC1_2_IRQHandler>
	...

08000770 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000774:	4b08      	ldr	r3, [pc, #32]	; (8000798 <HAL_Init+0x28>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a07      	ldr	r2, [pc, #28]	; (8000798 <HAL_Init+0x28>)
 800077a:	f043 0310 	orr.w	r3, r3, #16
 800077e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000780:	2003      	movs	r0, #3
 8000782:	f000 f8d1 	bl	8000928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000786:	200f      	movs	r0, #15
 8000788:	f7ff fed2 	bl	8000530 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800078c:	f7ff fe56 	bl	800043c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000790:	2300      	movs	r3, #0
}
 8000792:	4618      	mov	r0, r3
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40022000 	.word	0x40022000

0800079c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007a0:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <HAL_IncTick+0x1c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b05      	ldr	r3, [pc, #20]	; (80007bc <HAL_IncTick+0x20>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4413      	add	r3, r2
 80007ac:	4a03      	ldr	r2, [pc, #12]	; (80007bc <HAL_IncTick+0x20>)
 80007ae:	6013      	str	r3, [r2, #0]
}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000194 	.word	0x20000194

080007c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return uwTick;
 80007c4:	4b02      	ldr	r3, [pc, #8]	; (80007d0 <HAL_GetTick+0x10>)
 80007c6:	681b      	ldr	r3, [r3, #0]
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr
 80007d0:	20000194 	.word	0x20000194

080007d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f003 0307 	and.w	r3, r3, #7
 80007e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <__NVIC_SetPriorityGrouping+0x44>)
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ea:	68ba      	ldr	r2, [r7, #8]
 80007ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80007f0:	4013      	ands	r3, r2
 80007f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000806:	4a04      	ldr	r2, [pc, #16]	; (8000818 <__NVIC_SetPriorityGrouping+0x44>)
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	60d3      	str	r3, [r2, #12]
}
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000820:	4b04      	ldr	r3, [pc, #16]	; (8000834 <__NVIC_GetPriorityGrouping+0x18>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	0a1b      	lsrs	r3, r3, #8
 8000826:	f003 0307 	and.w	r3, r3, #7
}
 800082a:	4618      	mov	r0, r3
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	e000ed00 	.word	0xe000ed00

08000838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000846:	2b00      	cmp	r3, #0
 8000848:	db0b      	blt.n	8000862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	f003 021f 	and.w	r2, r3, #31
 8000850:	4906      	ldr	r1, [pc, #24]	; (800086c <__NVIC_EnableIRQ+0x34>)
 8000852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000856:	095b      	lsrs	r3, r3, #5
 8000858:	2001      	movs	r0, #1
 800085a:	fa00 f202 	lsl.w	r2, r0, r2
 800085e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	e000e100 	.word	0xe000e100

08000870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	db0a      	blt.n	800089a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	b2da      	uxtb	r2, r3
 8000888:	490c      	ldr	r1, [pc, #48]	; (80008bc <__NVIC_SetPriority+0x4c>)
 800088a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088e:	0112      	lsls	r2, r2, #4
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	440b      	add	r3, r1
 8000894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000898:	e00a      	b.n	80008b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4908      	ldr	r1, [pc, #32]	; (80008c0 <__NVIC_SetPriority+0x50>)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	f003 030f 	and.w	r3, r3, #15
 80008a6:	3b04      	subs	r3, #4
 80008a8:	0112      	lsls	r2, r2, #4
 80008aa:	b2d2      	uxtb	r2, r2
 80008ac:	440b      	add	r3, r1
 80008ae:	761a      	strb	r2, [r3, #24]
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	e000e100 	.word	0xe000e100
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b089      	sub	sp, #36	; 0x24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	f1c3 0307 	rsb	r3, r3, #7
 80008de:	2b04      	cmp	r3, #4
 80008e0:	bf28      	it	cs
 80008e2:	2304      	movcs	r3, #4
 80008e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	3304      	adds	r3, #4
 80008ea:	2b06      	cmp	r3, #6
 80008ec:	d902      	bls.n	80008f4 <NVIC_EncodePriority+0x30>
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3b03      	subs	r3, #3
 80008f2:	e000      	b.n	80008f6 <NVIC_EncodePriority+0x32>
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f8:	f04f 32ff 	mov.w	r2, #4294967295
 80008fc:	69bb      	ldr	r3, [r7, #24]
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43da      	mvns	r2, r3
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	401a      	ands	r2, r3
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800090c:	f04f 31ff 	mov.w	r1, #4294967295
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	fa01 f303 	lsl.w	r3, r1, r3
 8000916:	43d9      	mvns	r1, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800091c:	4313      	orrs	r3, r2
         );
}
 800091e:	4618      	mov	r0, r3
 8000920:	3724      	adds	r7, #36	; 0x24
 8000922:	46bd      	mov	sp, r7
 8000924:	bc80      	pop	{r7}
 8000926:	4770      	bx	lr

08000928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff ff4f 	bl	80007d4 <__NVIC_SetPriorityGrouping>
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800093e:	b580      	push	{r7, lr}
 8000940:	b086      	sub	sp, #24
 8000942:	af00      	add	r7, sp, #0
 8000944:	4603      	mov	r3, r0
 8000946:	60b9      	str	r1, [r7, #8]
 8000948:	607a      	str	r2, [r7, #4]
 800094a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000950:	f7ff ff64 	bl	800081c <__NVIC_GetPriorityGrouping>
 8000954:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	68b9      	ldr	r1, [r7, #8]
 800095a:	6978      	ldr	r0, [r7, #20]
 800095c:	f7ff ffb2 	bl	80008c4 <NVIC_EncodePriority>
 8000960:	4602      	mov	r2, r0
 8000962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff ff81 	bl	8000870 <__NVIC_SetPriority>
}
 800096e:	bf00      	nop
 8000970:	3718      	adds	r7, #24
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	4603      	mov	r3, r0
 800097e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff57 	bl	8000838 <__NVIC_EnableIRQ>
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000994:	b480      	push	{r7}
 8000996:	b08b      	sub	sp, #44	; 0x2c
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009a2:	2300      	movs	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009a6:	e169      	b.n	8000c7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009a8:	2201      	movs	r2, #1
 80009aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ac:	fa02 f303 	lsl.w	r3, r2, r3
 80009b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	69fa      	ldr	r2, [r7, #28]
 80009b8:	4013      	ands	r3, r2
 80009ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009bc:	69ba      	ldr	r2, [r7, #24]
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	f040 8158 	bne.w	8000c76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	4a9a      	ldr	r2, [pc, #616]	; (8000c34 <HAL_GPIO_Init+0x2a0>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d05e      	beq.n	8000a8e <HAL_GPIO_Init+0xfa>
 80009d0:	4a98      	ldr	r2, [pc, #608]	; (8000c34 <HAL_GPIO_Init+0x2a0>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d875      	bhi.n	8000ac2 <HAL_GPIO_Init+0x12e>
 80009d6:	4a98      	ldr	r2, [pc, #608]	; (8000c38 <HAL_GPIO_Init+0x2a4>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d058      	beq.n	8000a8e <HAL_GPIO_Init+0xfa>
 80009dc:	4a96      	ldr	r2, [pc, #600]	; (8000c38 <HAL_GPIO_Init+0x2a4>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d86f      	bhi.n	8000ac2 <HAL_GPIO_Init+0x12e>
 80009e2:	4a96      	ldr	r2, [pc, #600]	; (8000c3c <HAL_GPIO_Init+0x2a8>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d052      	beq.n	8000a8e <HAL_GPIO_Init+0xfa>
 80009e8:	4a94      	ldr	r2, [pc, #592]	; (8000c3c <HAL_GPIO_Init+0x2a8>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d869      	bhi.n	8000ac2 <HAL_GPIO_Init+0x12e>
 80009ee:	4a94      	ldr	r2, [pc, #592]	; (8000c40 <HAL_GPIO_Init+0x2ac>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d04c      	beq.n	8000a8e <HAL_GPIO_Init+0xfa>
 80009f4:	4a92      	ldr	r2, [pc, #584]	; (8000c40 <HAL_GPIO_Init+0x2ac>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d863      	bhi.n	8000ac2 <HAL_GPIO_Init+0x12e>
 80009fa:	4a92      	ldr	r2, [pc, #584]	; (8000c44 <HAL_GPIO_Init+0x2b0>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d046      	beq.n	8000a8e <HAL_GPIO_Init+0xfa>
 8000a00:	4a90      	ldr	r2, [pc, #576]	; (8000c44 <HAL_GPIO_Init+0x2b0>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d85d      	bhi.n	8000ac2 <HAL_GPIO_Init+0x12e>
 8000a06:	2b12      	cmp	r3, #18
 8000a08:	d82a      	bhi.n	8000a60 <HAL_GPIO_Init+0xcc>
 8000a0a:	2b12      	cmp	r3, #18
 8000a0c:	d859      	bhi.n	8000ac2 <HAL_GPIO_Init+0x12e>
 8000a0e:	a201      	add	r2, pc, #4	; (adr r2, 8000a14 <HAL_GPIO_Init+0x80>)
 8000a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a14:	08000a8f 	.word	0x08000a8f
 8000a18:	08000a69 	.word	0x08000a69
 8000a1c:	08000a7b 	.word	0x08000a7b
 8000a20:	08000abd 	.word	0x08000abd
 8000a24:	08000ac3 	.word	0x08000ac3
 8000a28:	08000ac3 	.word	0x08000ac3
 8000a2c:	08000ac3 	.word	0x08000ac3
 8000a30:	08000ac3 	.word	0x08000ac3
 8000a34:	08000ac3 	.word	0x08000ac3
 8000a38:	08000ac3 	.word	0x08000ac3
 8000a3c:	08000ac3 	.word	0x08000ac3
 8000a40:	08000ac3 	.word	0x08000ac3
 8000a44:	08000ac3 	.word	0x08000ac3
 8000a48:	08000ac3 	.word	0x08000ac3
 8000a4c:	08000ac3 	.word	0x08000ac3
 8000a50:	08000ac3 	.word	0x08000ac3
 8000a54:	08000ac3 	.word	0x08000ac3
 8000a58:	08000a71 	.word	0x08000a71
 8000a5c:	08000a85 	.word	0x08000a85
 8000a60:	4a79      	ldr	r2, [pc, #484]	; (8000c48 <HAL_GPIO_Init+0x2b4>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d013      	beq.n	8000a8e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a66:	e02c      	b.n	8000ac2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	623b      	str	r3, [r7, #32]
          break;
 8000a6e:	e029      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	68db      	ldr	r3, [r3, #12]
 8000a74:	3304      	adds	r3, #4
 8000a76:	623b      	str	r3, [r7, #32]
          break;
 8000a78:	e024      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	68db      	ldr	r3, [r3, #12]
 8000a7e:	3308      	adds	r3, #8
 8000a80:	623b      	str	r3, [r7, #32]
          break;
 8000a82:	e01f      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	330c      	adds	r3, #12
 8000a8a:	623b      	str	r3, [r7, #32]
          break;
 8000a8c:	e01a      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	689b      	ldr	r3, [r3, #8]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d102      	bne.n	8000a9c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a96:	2304      	movs	r3, #4
 8000a98:	623b      	str	r3, [r7, #32]
          break;
 8000a9a:	e013      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	689b      	ldr	r3, [r3, #8]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d105      	bne.n	8000ab0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000aa4:	2308      	movs	r3, #8
 8000aa6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	69fa      	ldr	r2, [r7, #28]
 8000aac:	611a      	str	r2, [r3, #16]
          break;
 8000aae:	e009      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ab0:	2308      	movs	r3, #8
 8000ab2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	69fa      	ldr	r2, [r7, #28]
 8000ab8:	615a      	str	r2, [r3, #20]
          break;
 8000aba:	e003      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000abc:	2300      	movs	r3, #0
 8000abe:	623b      	str	r3, [r7, #32]
          break;
 8000ac0:	e000      	b.n	8000ac4 <HAL_GPIO_Init+0x130>
          break;
 8000ac2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ac4:	69bb      	ldr	r3, [r7, #24]
 8000ac6:	2bff      	cmp	r3, #255	; 0xff
 8000ac8:	d801      	bhi.n	8000ace <HAL_GPIO_Init+0x13a>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	e001      	b.n	8000ad2 <HAL_GPIO_Init+0x13e>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	2bff      	cmp	r3, #255	; 0xff
 8000ad8:	d802      	bhi.n	8000ae0 <HAL_GPIO_Init+0x14c>
 8000ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	e002      	b.n	8000ae6 <HAL_GPIO_Init+0x152>
 8000ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae2:	3b08      	subs	r3, #8
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	681a      	ldr	r2, [r3, #0]
 8000aec:	210f      	movs	r1, #15
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	fa01 f303 	lsl.w	r3, r1, r3
 8000af4:	43db      	mvns	r3, r3
 8000af6:	401a      	ands	r2, r3
 8000af8:	6a39      	ldr	r1, [r7, #32]
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	fa01 f303 	lsl.w	r3, r1, r3
 8000b00:	431a      	orrs	r2, r3
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	f000 80b1 	beq.w	8000c76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b14:	4b4d      	ldr	r3, [pc, #308]	; (8000c4c <HAL_GPIO_Init+0x2b8>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	4a4c      	ldr	r2, [pc, #304]	; (8000c4c <HAL_GPIO_Init+0x2b8>)
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	6193      	str	r3, [r2, #24]
 8000b20:	4b4a      	ldr	r3, [pc, #296]	; (8000c4c <HAL_GPIO_Init+0x2b8>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	f003 0301 	and.w	r3, r3, #1
 8000b28:	60bb      	str	r3, [r7, #8]
 8000b2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b2c:	4a48      	ldr	r2, [pc, #288]	; (8000c50 <HAL_GPIO_Init+0x2bc>)
 8000b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b30:	089b      	lsrs	r3, r3, #2
 8000b32:	3302      	adds	r3, #2
 8000b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b3c:	f003 0303 	and.w	r3, r3, #3
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	220f      	movs	r2, #15
 8000b44:	fa02 f303 	lsl.w	r3, r2, r3
 8000b48:	43db      	mvns	r3, r3
 8000b4a:	68fa      	ldr	r2, [r7, #12]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a40      	ldr	r2, [pc, #256]	; (8000c54 <HAL_GPIO_Init+0x2c0>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d013      	beq.n	8000b80 <HAL_GPIO_Init+0x1ec>
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	4a3f      	ldr	r2, [pc, #252]	; (8000c58 <HAL_GPIO_Init+0x2c4>)
 8000b5c:	4293      	cmp	r3, r2
 8000b5e:	d00d      	beq.n	8000b7c <HAL_GPIO_Init+0x1e8>
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4a3e      	ldr	r2, [pc, #248]	; (8000c5c <HAL_GPIO_Init+0x2c8>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d007      	beq.n	8000b78 <HAL_GPIO_Init+0x1e4>
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4a3d      	ldr	r2, [pc, #244]	; (8000c60 <HAL_GPIO_Init+0x2cc>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d101      	bne.n	8000b74 <HAL_GPIO_Init+0x1e0>
 8000b70:	2303      	movs	r3, #3
 8000b72:	e006      	b.n	8000b82 <HAL_GPIO_Init+0x1ee>
 8000b74:	2304      	movs	r3, #4
 8000b76:	e004      	b.n	8000b82 <HAL_GPIO_Init+0x1ee>
 8000b78:	2302      	movs	r3, #2
 8000b7a:	e002      	b.n	8000b82 <HAL_GPIO_Init+0x1ee>
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	e000      	b.n	8000b82 <HAL_GPIO_Init+0x1ee>
 8000b80:	2300      	movs	r3, #0
 8000b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b84:	f002 0203 	and.w	r2, r2, #3
 8000b88:	0092      	lsls	r2, r2, #2
 8000b8a:	4093      	lsls	r3, r2
 8000b8c:	68fa      	ldr	r2, [r7, #12]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b92:	492f      	ldr	r1, [pc, #188]	; (8000c50 <HAL_GPIO_Init+0x2bc>)
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	089b      	lsrs	r3, r3, #2
 8000b98:	3302      	adds	r3, #2
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d006      	beq.n	8000bba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bac:	4b2d      	ldr	r3, [pc, #180]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bae:	689a      	ldr	r2, [r3, #8]
 8000bb0:	492c      	ldr	r1, [pc, #176]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	608b      	str	r3, [r1, #8]
 8000bb8:	e006      	b.n	8000bc8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bba:	4b2a      	ldr	r3, [pc, #168]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bbc:	689a      	ldr	r2, [r3, #8]
 8000bbe:	69bb      	ldr	r3, [r7, #24]
 8000bc0:	43db      	mvns	r3, r3
 8000bc2:	4928      	ldr	r1, [pc, #160]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d006      	beq.n	8000be2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bd4:	4b23      	ldr	r3, [pc, #140]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bd6:	68da      	ldr	r2, [r3, #12]
 8000bd8:	4922      	ldr	r1, [pc, #136]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	60cb      	str	r3, [r1, #12]
 8000be0:	e006      	b.n	8000bf0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000be2:	4b20      	ldr	r3, [pc, #128]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000be4:	68da      	ldr	r2, [r3, #12]
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	43db      	mvns	r3, r3
 8000bea:	491e      	ldr	r1, [pc, #120]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bec:	4013      	ands	r3, r2
 8000bee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d006      	beq.n	8000c0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bfc:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000bfe:	685a      	ldr	r2, [r3, #4]
 8000c00:	4918      	ldr	r1, [pc, #96]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	604b      	str	r3, [r1, #4]
 8000c08:	e006      	b.n	8000c18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c0a:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000c0c:	685a      	ldr	r2, [r3, #4]
 8000c0e:	69bb      	ldr	r3, [r7, #24]
 8000c10:	43db      	mvns	r3, r3
 8000c12:	4914      	ldr	r1, [pc, #80]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000c14:	4013      	ands	r3, r2
 8000c16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d021      	beq.n	8000c68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c24:	4b0f      	ldr	r3, [pc, #60]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	490e      	ldr	r1, [pc, #56]	; (8000c64 <HAL_GPIO_Init+0x2d0>)
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	600b      	str	r3, [r1, #0]
 8000c30:	e021      	b.n	8000c76 <HAL_GPIO_Init+0x2e2>
 8000c32:	bf00      	nop
 8000c34:	10320000 	.word	0x10320000
 8000c38:	10310000 	.word	0x10310000
 8000c3c:	10220000 	.word	0x10220000
 8000c40:	10210000 	.word	0x10210000
 8000c44:	10120000 	.word	0x10120000
 8000c48:	10110000 	.word	0x10110000
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010000 	.word	0x40010000
 8000c54:	40010800 	.word	0x40010800
 8000c58:	40010c00 	.word	0x40010c00
 8000c5c:	40011000 	.word	0x40011000
 8000c60:	40011400 	.word	0x40011400
 8000c64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <HAL_GPIO_Init+0x304>)
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	4909      	ldr	r1, [pc, #36]	; (8000c98 <HAL_GPIO_Init+0x304>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c78:	3301      	adds	r3, #1
 8000c7a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c82:	fa22 f303 	lsr.w	r3, r2, r3
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	f47f ae8e 	bne.w	80009a8 <HAL_GPIO_Init+0x14>
  }
}
 8000c8c:	bf00      	nop
 8000c8e:	bf00      	nop
 8000c90:	372c      	adds	r7, #44	; 0x2c
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr
 8000c98:	40010400 	.word	0x40010400

08000c9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	807b      	strh	r3, [r7, #2]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cac:	787b      	ldrb	r3, [r7, #1]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d003      	beq.n	8000cba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cb2:	887a      	ldrh	r2, [r7, #2]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000cb8:	e003      	b.n	8000cc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000cba:	887b      	ldrh	r3, [r7, #2]
 8000cbc:	041a      	lsls	r2, r3, #16
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	611a      	str	r2, [r3, #16]
}
 8000cc2:	bf00      	nop
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000cd6:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000cd8:	695a      	ldr	r2, [r3, #20]
 8000cda:	88fb      	ldrh	r3, [r7, #6]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d006      	beq.n	8000cf0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ce2:	4a05      	ldr	r2, [pc, #20]	; (8000cf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ce4:	88fb      	ldrh	r3, [r7, #6]
 8000ce6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ce8:	88fb      	ldrh	r3, [r7, #6]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fb78 	bl	80003e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40010400 	.word	0x40010400

08000cfc <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_PWR_PVD_IRQHandler+0x20>)
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d005      	beq.n	8000d18 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8000d0c:	f000 f808 	bl	8000d20 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8000d10:	4b02      	ldr	r3, [pc, #8]	; (8000d1c <HAL_PWR_PVD_IRQHandler+0x20>)
 8000d12:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d16:	615a      	str	r2, [r3, #20]
  }
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40010400 	.word	0x40010400

08000d20 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bc80      	pop	{r7}
 8000d2a:	4770      	bx	lr

08000d2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d101      	bne.n	8000d3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e272      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	f000 8087 	beq.w	8000e5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d4c:	4b92      	ldr	r3, [pc, #584]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f003 030c 	and.w	r3, r3, #12
 8000d54:	2b04      	cmp	r3, #4
 8000d56:	d00c      	beq.n	8000d72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d58:	4b8f      	ldr	r3, [pc, #572]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	f003 030c 	and.w	r3, r3, #12
 8000d60:	2b08      	cmp	r3, #8
 8000d62:	d112      	bne.n	8000d8a <HAL_RCC_OscConfig+0x5e>
 8000d64:	4b8c      	ldr	r3, [pc, #560]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d70:	d10b      	bne.n	8000d8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d72:	4b89      	ldr	r3, [pc, #548]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d06c      	beq.n	8000e58 <HAL_RCC_OscConfig+0x12c>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d168      	bne.n	8000e58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e24c      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d92:	d106      	bne.n	8000da2 <HAL_RCC_OscConfig+0x76>
 8000d94:	4b80      	ldr	r3, [pc, #512]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a7f      	ldr	r2, [pc, #508]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	e02e      	b.n	8000e00 <HAL_RCC_OscConfig+0xd4>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10c      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x98>
 8000daa:	4b7b      	ldr	r3, [pc, #492]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a7a      	ldr	r2, [pc, #488]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000db0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000db4:	6013      	str	r3, [r2, #0]
 8000db6:	4b78      	ldr	r3, [pc, #480]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a77      	ldr	r2, [pc, #476]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dc0:	6013      	str	r3, [r2, #0]
 8000dc2:	e01d      	b.n	8000e00 <HAL_RCC_OscConfig+0xd4>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dcc:	d10c      	bne.n	8000de8 <HAL_RCC_OscConfig+0xbc>
 8000dce:	4b72      	ldr	r3, [pc, #456]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a71      	ldr	r2, [pc, #452]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000dd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	4b6f      	ldr	r3, [pc, #444]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a6e      	ldr	r2, [pc, #440]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000de4:	6013      	str	r3, [r2, #0]
 8000de6:	e00b      	b.n	8000e00 <HAL_RCC_OscConfig+0xd4>
 8000de8:	4b6b      	ldr	r3, [pc, #428]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a6a      	ldr	r2, [pc, #424]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000dee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000df2:	6013      	str	r3, [r2, #0]
 8000df4:	4b68      	ldr	r3, [pc, #416]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a67      	ldr	r2, [pc, #412]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000dfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dfe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d013      	beq.n	8000e30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e08:	f7ff fcda 	bl	80007c0 <HAL_GetTick>
 8000e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e0e:	e008      	b.n	8000e22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e10:	f7ff fcd6 	bl	80007c0 <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	2b64      	cmp	r3, #100	; 0x64
 8000e1c:	d901      	bls.n	8000e22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e200      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e22:	4b5d      	ldr	r3, [pc, #372]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d0f0      	beq.n	8000e10 <HAL_RCC_OscConfig+0xe4>
 8000e2e:	e014      	b.n	8000e5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e30:	f7ff fcc6 	bl	80007c0 <HAL_GetTick>
 8000e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e36:	e008      	b.n	8000e4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e38:	f7ff fcc2 	bl	80007c0 <HAL_GetTick>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b64      	cmp	r3, #100	; 0x64
 8000e44:	d901      	bls.n	8000e4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e1ec      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e4a:	4b53      	ldr	r3, [pc, #332]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1f0      	bne.n	8000e38 <HAL_RCC_OscConfig+0x10c>
 8000e56:	e000      	b.n	8000e5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d063      	beq.n	8000f2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e66:	4b4c      	ldr	r3, [pc, #304]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	f003 030c 	and.w	r3, r3, #12
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d00b      	beq.n	8000e8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e72:	4b49      	ldr	r3, [pc, #292]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f003 030c 	and.w	r3, r3, #12
 8000e7a:	2b08      	cmp	r3, #8
 8000e7c:	d11c      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x18c>
 8000e7e:	4b46      	ldr	r3, [pc, #280]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d116      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e8a:	4b43      	ldr	r3, [pc, #268]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d005      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x176>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	691b      	ldr	r3, [r3, #16]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d001      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e1c0      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea2:	4b3d      	ldr	r3, [pc, #244]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	695b      	ldr	r3, [r3, #20]
 8000eae:	00db      	lsls	r3, r3, #3
 8000eb0:	4939      	ldr	r1, [pc, #228]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eb6:	e03a      	b.n	8000f2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d020      	beq.n	8000f02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ec0:	4b36      	ldr	r3, [pc, #216]	; (8000f9c <HAL_RCC_OscConfig+0x270>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ec6:	f7ff fc7b 	bl	80007c0 <HAL_GetTick>
 8000eca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ecc:	e008      	b.n	8000ee0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ece:	f7ff fc77 	bl	80007c0 <HAL_GetTick>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	693b      	ldr	r3, [r7, #16]
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d901      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000edc:	2303      	movs	r3, #3
 8000ede:	e1a1      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ee0:	4b2d      	ldr	r3, [pc, #180]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f003 0302 	and.w	r3, r3, #2
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d0f0      	beq.n	8000ece <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eec:	4b2a      	ldr	r3, [pc, #168]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	695b      	ldr	r3, [r3, #20]
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	4927      	ldr	r1, [pc, #156]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000efc:	4313      	orrs	r3, r2
 8000efe:	600b      	str	r3, [r1, #0]
 8000f00:	e015      	b.n	8000f2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f02:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <HAL_RCC_OscConfig+0x270>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fc5a 	bl	80007c0 <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f10:	f7ff fc56 	bl	80007c0 <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e180      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f22:	4b1d      	ldr	r3, [pc, #116]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d1f0      	bne.n	8000f10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f003 0308 	and.w	r3, r3, #8
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d03a      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	699b      	ldr	r3, [r3, #24]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d019      	beq.n	8000f76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f42:	4b17      	ldr	r3, [pc, #92]	; (8000fa0 <HAL_RCC_OscConfig+0x274>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f48:	f7ff fc3a 	bl	80007c0 <HAL_GetTick>
 8000f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f50:	f7ff fc36 	bl	80007c0 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e160      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f62:	4b0d      	ldr	r3, [pc, #52]	; (8000f98 <HAL_RCC_OscConfig+0x26c>)
 8000f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f66:	f003 0302 	and.w	r3, r3, #2
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d0f0      	beq.n	8000f50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f6e:	2001      	movs	r0, #1
 8000f70:	f000 fafe 	bl	8001570 <RCC_Delay>
 8000f74:	e01c      	b.n	8000fb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f76:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <HAL_RCC_OscConfig+0x274>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f7c:	f7ff fc20 	bl	80007c0 <HAL_GetTick>
 8000f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f82:	e00f      	b.n	8000fa4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f84:	f7ff fc1c 	bl	80007c0 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d908      	bls.n	8000fa4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f92:	2303      	movs	r3, #3
 8000f94:	e146      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
 8000f96:	bf00      	nop
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	42420000 	.word	0x42420000
 8000fa0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fa4:	4b92      	ldr	r3, [pc, #584]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8000fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1e9      	bne.n	8000f84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0304 	and.w	r3, r3, #4
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	f000 80a6 	beq.w	800110a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fc2:	4b8b      	ldr	r3, [pc, #556]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8000fc4:	69db      	ldr	r3, [r3, #28]
 8000fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d10d      	bne.n	8000fea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fce:	4b88      	ldr	r3, [pc, #544]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	4a87      	ldr	r2, [pc, #540]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8000fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd8:	61d3      	str	r3, [r2, #28]
 8000fda:	4b85      	ldr	r3, [pc, #532]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fea:	4b82      	ldr	r3, [pc, #520]	; (80011f4 <HAL_RCC_OscConfig+0x4c8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d118      	bne.n	8001028 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ff6:	4b7f      	ldr	r3, [pc, #508]	; (80011f4 <HAL_RCC_OscConfig+0x4c8>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a7e      	ldr	r2, [pc, #504]	; (80011f4 <HAL_RCC_OscConfig+0x4c8>)
 8000ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001002:	f7ff fbdd 	bl	80007c0 <HAL_GetTick>
 8001006:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001008:	e008      	b.n	800101c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800100a:	f7ff fbd9 	bl	80007c0 <HAL_GetTick>
 800100e:	4602      	mov	r2, r0
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	2b64      	cmp	r3, #100	; 0x64
 8001016:	d901      	bls.n	800101c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001018:	2303      	movs	r3, #3
 800101a:	e103      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800101c:	4b75      	ldr	r3, [pc, #468]	; (80011f4 <HAL_RCC_OscConfig+0x4c8>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001024:	2b00      	cmp	r3, #0
 8001026:	d0f0      	beq.n	800100a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d106      	bne.n	800103e <HAL_RCC_OscConfig+0x312>
 8001030:	4b6f      	ldr	r3, [pc, #444]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	6a1b      	ldr	r3, [r3, #32]
 8001034:	4a6e      	ldr	r2, [pc, #440]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	6213      	str	r3, [r2, #32]
 800103c:	e02d      	b.n	800109a <HAL_RCC_OscConfig+0x36e>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d10c      	bne.n	8001060 <HAL_RCC_OscConfig+0x334>
 8001046:	4b6a      	ldr	r3, [pc, #424]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	4a69      	ldr	r2, [pc, #420]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 800104c:	f023 0301 	bic.w	r3, r3, #1
 8001050:	6213      	str	r3, [r2, #32]
 8001052:	4b67      	ldr	r3, [pc, #412]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	6a1b      	ldr	r3, [r3, #32]
 8001056:	4a66      	ldr	r2, [pc, #408]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001058:	f023 0304 	bic.w	r3, r3, #4
 800105c:	6213      	str	r3, [r2, #32]
 800105e:	e01c      	b.n	800109a <HAL_RCC_OscConfig+0x36e>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	2b05      	cmp	r3, #5
 8001066:	d10c      	bne.n	8001082 <HAL_RCC_OscConfig+0x356>
 8001068:	4b61      	ldr	r3, [pc, #388]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 800106a:	6a1b      	ldr	r3, [r3, #32]
 800106c:	4a60      	ldr	r2, [pc, #384]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 800106e:	f043 0304 	orr.w	r3, r3, #4
 8001072:	6213      	str	r3, [r2, #32]
 8001074:	4b5e      	ldr	r3, [pc, #376]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001076:	6a1b      	ldr	r3, [r3, #32]
 8001078:	4a5d      	ldr	r2, [pc, #372]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 800107a:	f043 0301 	orr.w	r3, r3, #1
 800107e:	6213      	str	r3, [r2, #32]
 8001080:	e00b      	b.n	800109a <HAL_RCC_OscConfig+0x36e>
 8001082:	4b5b      	ldr	r3, [pc, #364]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001084:	6a1b      	ldr	r3, [r3, #32]
 8001086:	4a5a      	ldr	r2, [pc, #360]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001088:	f023 0301 	bic.w	r3, r3, #1
 800108c:	6213      	str	r3, [r2, #32]
 800108e:	4b58      	ldr	r3, [pc, #352]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001090:	6a1b      	ldr	r3, [r3, #32]
 8001092:	4a57      	ldr	r2, [pc, #348]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001094:	f023 0304 	bic.w	r3, r3, #4
 8001098:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d015      	beq.n	80010ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010a2:	f7ff fb8d 	bl	80007c0 <HAL_GetTick>
 80010a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010a8:	e00a      	b.n	80010c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010aa:	f7ff fb89 	bl	80007c0 <HAL_GetTick>
 80010ae:	4602      	mov	r2, r0
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e0b1      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c0:	4b4b      	ldr	r3, [pc, #300]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	6a1b      	ldr	r3, [r3, #32]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0ee      	beq.n	80010aa <HAL_RCC_OscConfig+0x37e>
 80010cc:	e014      	b.n	80010f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ce:	f7ff fb77 	bl	80007c0 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010d4:	e00a      	b.n	80010ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010d6:	f7ff fb73 	bl	80007c0 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e09b      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010ec:	4b40      	ldr	r3, [pc, #256]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 80010ee:	6a1b      	ldr	r3, [r3, #32]
 80010f0:	f003 0302 	and.w	r3, r3, #2
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1ee      	bne.n	80010d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010f8:	7dfb      	ldrb	r3, [r7, #23]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d105      	bne.n	800110a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010fe:	4b3c      	ldr	r3, [pc, #240]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	4a3b      	ldr	r2, [pc, #236]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001104:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001108:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	2b00      	cmp	r3, #0
 8001110:	f000 8087 	beq.w	8001222 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001114:	4b36      	ldr	r3, [pc, #216]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f003 030c 	and.w	r3, r3, #12
 800111c:	2b08      	cmp	r3, #8
 800111e:	d061      	beq.n	80011e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	2b02      	cmp	r3, #2
 8001126:	d146      	bne.n	80011b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001128:	4b33      	ldr	r3, [pc, #204]	; (80011f8 <HAL_RCC_OscConfig+0x4cc>)
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112e:	f7ff fb47 	bl	80007c0 <HAL_GetTick>
 8001132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001134:	e008      	b.n	8001148 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001136:	f7ff fb43 	bl	80007c0 <HAL_GetTick>
 800113a:	4602      	mov	r2, r0
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	1ad3      	subs	r3, r2, r3
 8001140:	2b02      	cmp	r3, #2
 8001142:	d901      	bls.n	8001148 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001144:	2303      	movs	r3, #3
 8001146:	e06d      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001148:	4b29      	ldr	r3, [pc, #164]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1f0      	bne.n	8001136 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a1b      	ldr	r3, [r3, #32]
 8001158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800115c:	d108      	bne.n	8001170 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800115e:	4b24      	ldr	r3, [pc, #144]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	4921      	ldr	r1, [pc, #132]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 800116c:	4313      	orrs	r3, r2
 800116e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001170:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a19      	ldr	r1, [r3, #32]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001180:	430b      	orrs	r3, r1
 8001182:	491b      	ldr	r1, [pc, #108]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	4313      	orrs	r3, r2
 8001186:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <HAL_RCC_OscConfig+0x4cc>)
 800118a:	2201      	movs	r2, #1
 800118c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118e:	f7ff fb17 	bl	80007c0 <HAL_GetTick>
 8001192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001194:	e008      	b.n	80011a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001196:	f7ff fb13 	bl	80007c0 <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d901      	bls.n	80011a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80011a4:	2303      	movs	r3, #3
 80011a6:	e03d      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d0f0      	beq.n	8001196 <HAL_RCC_OscConfig+0x46a>
 80011b4:	e035      	b.n	8001222 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <HAL_RCC_OscConfig+0x4cc>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011bc:	f7ff fb00 	bl	80007c0 <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011c2:	e008      	b.n	80011d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c4:	f7ff fafc 	bl	80007c0 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e026      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <HAL_RCC_OscConfig+0x4c4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1f0      	bne.n	80011c4 <HAL_RCC_OscConfig+0x498>
 80011e2:	e01e      	b.n	8001222 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	69db      	ldr	r3, [r3, #28]
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d107      	bne.n	80011fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e019      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
 80011f0:	40021000 	.word	0x40021000
 80011f4:	40007000 	.word	0x40007000
 80011f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <HAL_RCC_OscConfig+0x500>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6a1b      	ldr	r3, [r3, #32]
 800120c:	429a      	cmp	r2, r3
 800120e:	d106      	bne.n	800121e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800121a:	429a      	cmp	r2, r3
 800121c:	d001      	beq.n	8001222 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e000      	b.n	8001224 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40021000 	.word	0x40021000

08001230 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d101      	bne.n	8001244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e0d0      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001244:	4b6a      	ldr	r3, [pc, #424]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0307 	and.w	r3, r3, #7
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	429a      	cmp	r2, r3
 8001250:	d910      	bls.n	8001274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001252:	4b67      	ldr	r3, [pc, #412]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f023 0207 	bic.w	r2, r3, #7
 800125a:	4965      	ldr	r1, [pc, #404]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	4313      	orrs	r3, r2
 8001260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001262:	4b63      	ldr	r3, [pc, #396]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d001      	beq.n	8001274 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e0b8      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0302 	and.w	r3, r3, #2
 800127c:	2b00      	cmp	r3, #0
 800127e:	d020      	beq.n	80012c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0304 	and.w	r3, r3, #4
 8001288:	2b00      	cmp	r3, #0
 800128a:	d005      	beq.n	8001298 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800128c:	4b59      	ldr	r3, [pc, #356]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	4a58      	ldr	r2, [pc, #352]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001292:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001296:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0308 	and.w	r3, r3, #8
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d005      	beq.n	80012b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012a4:	4b53      	ldr	r3, [pc, #332]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	4a52      	ldr	r2, [pc, #328]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012b0:	4b50      	ldr	r3, [pc, #320]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	494d      	ldr	r1, [pc, #308]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012be:	4313      	orrs	r3, r2
 80012c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d040      	beq.n	8001350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d107      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012d6:	4b47      	ldr	r3, [pc, #284]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d115      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e07f      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d107      	bne.n	80012fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ee:	4b41      	ldr	r3, [pc, #260]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d109      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e073      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012fe:	4b3d      	ldr	r3, [pc, #244]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e06b      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800130e:	4b39      	ldr	r3, [pc, #228]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f023 0203 	bic.w	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4936      	ldr	r1, [pc, #216]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800131c:	4313      	orrs	r3, r2
 800131e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001320:	f7ff fa4e 	bl	80007c0 <HAL_GetTick>
 8001324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001326:	e00a      	b.n	800133e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001328:	f7ff fa4a 	bl	80007c0 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	f241 3288 	movw	r2, #5000	; 0x1388
 8001336:	4293      	cmp	r3, r2
 8001338:	d901      	bls.n	800133e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e053      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 020c 	and.w	r2, r3, #12
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	429a      	cmp	r2, r3
 800134e:	d1eb      	bne.n	8001328 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001350:	4b27      	ldr	r3, [pc, #156]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0307 	and.w	r3, r3, #7
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	429a      	cmp	r2, r3
 800135c:	d210      	bcs.n	8001380 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135e:	4b24      	ldr	r3, [pc, #144]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 0207 	bic.w	r2, r3, #7
 8001366:	4922      	ldr	r1, [pc, #136]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	4313      	orrs	r3, r2
 800136c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800136e:	4b20      	ldr	r3, [pc, #128]	; (80013f0 <HAL_RCC_ClockConfig+0x1c0>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	429a      	cmp	r2, r3
 800137a:	d001      	beq.n	8001380 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e032      	b.n	80013e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0304 	and.w	r3, r3, #4
 8001388:	2b00      	cmp	r3, #0
 800138a:	d008      	beq.n	800139e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	4916      	ldr	r1, [pc, #88]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 800139a:	4313      	orrs	r3, r2
 800139c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0308 	and.w	r3, r3, #8
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d009      	beq.n	80013be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	490e      	ldr	r1, [pc, #56]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013be:	f000 f821 	bl	8001404 <HAL_RCC_GetSysClockFreq>
 80013c2:	4602      	mov	r2, r0
 80013c4:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <HAL_RCC_ClockConfig+0x1c4>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	091b      	lsrs	r3, r3, #4
 80013ca:	f003 030f 	and.w	r3, r3, #15
 80013ce:	490a      	ldr	r1, [pc, #40]	; (80013f8 <HAL_RCC_ClockConfig+0x1c8>)
 80013d0:	5ccb      	ldrb	r3, [r1, r3]
 80013d2:	fa22 f303 	lsr.w	r3, r2, r3
 80013d6:	4a09      	ldr	r2, [pc, #36]	; (80013fc <HAL_RCC_ClockConfig+0x1cc>)
 80013d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <HAL_RCC_ClockConfig+0x1d0>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f8a6 	bl	8000530 <HAL_InitTick>

  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40022000 	.word	0x40022000
 80013f4:	40021000 	.word	0x40021000
 80013f8:	08004800 	.word	0x08004800
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000004 	.word	0x20000004

08001404 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001404:	b480      	push	{r7}
 8001406:	b087      	sub	sp, #28
 8001408:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	2300      	movs	r3, #0
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	2300      	movs	r3, #0
 8001418:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800141e:	4b1e      	ldr	r3, [pc, #120]	; (8001498 <HAL_RCC_GetSysClockFreq+0x94>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 030c 	and.w	r3, r3, #12
 800142a:	2b04      	cmp	r3, #4
 800142c:	d002      	beq.n	8001434 <HAL_RCC_GetSysClockFreq+0x30>
 800142e:	2b08      	cmp	r3, #8
 8001430:	d003      	beq.n	800143a <HAL_RCC_GetSysClockFreq+0x36>
 8001432:	e027      	b.n	8001484 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001434:	4b19      	ldr	r3, [pc, #100]	; (800149c <HAL_RCC_GetSysClockFreq+0x98>)
 8001436:	613b      	str	r3, [r7, #16]
      break;
 8001438:	e027      	b.n	800148a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	0c9b      	lsrs	r3, r3, #18
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	4a17      	ldr	r2, [pc, #92]	; (80014a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001444:	5cd3      	ldrb	r3, [r2, r3]
 8001446:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d010      	beq.n	8001474 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001452:	4b11      	ldr	r3, [pc, #68]	; (8001498 <HAL_RCC_GetSysClockFreq+0x94>)
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	0c5b      	lsrs	r3, r3, #17
 8001458:	f003 0301 	and.w	r3, r3, #1
 800145c:	4a11      	ldr	r2, [pc, #68]	; (80014a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800145e:	5cd3      	ldrb	r3, [r2, r3]
 8001460:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4a0d      	ldr	r2, [pc, #52]	; (800149c <HAL_RCC_GetSysClockFreq+0x98>)
 8001466:	fb03 f202 	mul.w	r2, r3, r2
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	e004      	b.n	800147e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4a0c      	ldr	r2, [pc, #48]	; (80014a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001478:	fb02 f303 	mul.w	r3, r2, r3
 800147c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	613b      	str	r3, [r7, #16]
      break;
 8001482:	e002      	b.n	800148a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001484:	4b05      	ldr	r3, [pc, #20]	; (800149c <HAL_RCC_GetSysClockFreq+0x98>)
 8001486:	613b      	str	r3, [r7, #16]
      break;
 8001488:	bf00      	nop
    }
  }
  return sysclockfreq;
 800148a:	693b      	ldr	r3, [r7, #16]
}
 800148c:	4618      	mov	r0, r3
 800148e:	371c      	adds	r7, #28
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	40021000 	.word	0x40021000
 800149c:	007a1200 	.word	0x007a1200
 80014a0:	08004818 	.word	0x08004818
 80014a4:	08004828 	.word	0x08004828
 80014a8:	003d0900 	.word	0x003d0900

080014ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014b0:	4b02      	ldr	r3, [pc, #8]	; (80014bc <HAL_RCC_GetHCLKFreq+0x10>)
 80014b2:	681b      	ldr	r3, [r3, #0]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	20000000 	.word	0x20000000

080014c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014c4:	f7ff fff2 	bl	80014ac <HAL_RCC_GetHCLKFreq>
 80014c8:	4602      	mov	r2, r0
 80014ca:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	0a1b      	lsrs	r3, r3, #8
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	4903      	ldr	r1, [pc, #12]	; (80014e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014d6:	5ccb      	ldrb	r3, [r1, r3]
 80014d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014dc:	4618      	mov	r0, r3
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	08004810 	.word	0x08004810

080014e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014ec:	f7ff ffde 	bl	80014ac <HAL_RCC_GetHCLKFreq>
 80014f0:	4602      	mov	r2, r0
 80014f2:	4b05      	ldr	r3, [pc, #20]	; (8001508 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	0adb      	lsrs	r3, r3, #11
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	4903      	ldr	r1, [pc, #12]	; (800150c <HAL_RCC_GetPCLK2Freq+0x24>)
 80014fe:	5ccb      	ldrb	r3, [r1, r3]
 8001500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001504:	4618      	mov	r0, r3
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40021000 	.word	0x40021000
 800150c:	08004810 	.word	0x08004810

08001510 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	220f      	movs	r2, #15
 800151e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001520:	4b11      	ldr	r3, [pc, #68]	; (8001568 <HAL_RCC_GetClockConfig+0x58>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0203 	and.w	r2, r3, #3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800152c:	4b0e      	ldr	r3, [pc, #56]	; (8001568 <HAL_RCC_GetClockConfig+0x58>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001538:	4b0b      	ldr	r3, [pc, #44]	; (8001568 <HAL_RCC_GetClockConfig+0x58>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001544:	4b08      	ldr	r3, [pc, #32]	; (8001568 <HAL_RCC_GetClockConfig+0x58>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	08db      	lsrs	r3, r3, #3
 800154a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001552:	4b06      	ldr	r3, [pc, #24]	; (800156c <HAL_RCC_GetClockConfig+0x5c>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0207 	and.w	r2, r3, #7
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	40021000 	.word	0x40021000
 800156c:	40022000 	.word	0x40022000

08001570 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001578:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <RCC_Delay+0x34>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a0a      	ldr	r2, [pc, #40]	; (80015a8 <RCC_Delay+0x38>)
 800157e:	fba2 2303 	umull	r2, r3, r2, r3
 8001582:	0a5b      	lsrs	r3, r3, #9
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	fb02 f303 	mul.w	r3, r2, r3
 800158a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800158c:	bf00      	nop
  }
  while (Delay --);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	1e5a      	subs	r2, r3, #1
 8001592:	60fa      	str	r2, [r7, #12]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d1f9      	bne.n	800158c <RCC_Delay+0x1c>
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3714      	adds	r7, #20
 800159e:	46bd      	mov	sp, r7
 80015a0:	bc80      	pop	{r7}
 80015a2:	4770      	bx	lr
 80015a4:	20000000 	.word	0x20000000
 80015a8:	10624dd3 	.word	0x10624dd3

080015ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e041      	b.n	8001642 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d106      	bne.n	80015d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2200      	movs	r2, #0
 80015ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f000 f839 	bl	800164a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2202      	movs	r2, #2
 80015dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3304      	adds	r3, #4
 80015e8:	4619      	mov	r1, r3
 80015ea:	4610      	mov	r0, r2
 80015ec:	f000 f9b4 	bl	8001958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2201      	movs	r2, #1
 80015f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2201      	movs	r2, #1
 8001604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2201      	movs	r2, #1
 800160c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2201      	movs	r2, #1
 8001624:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2201      	movs	r2, #1
 800162c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001652:	bf00      	nop
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800166a:	b2db      	uxtb	r3, r3
 800166c:	2b01      	cmp	r3, #1
 800166e:	d001      	beq.n	8001674 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e03a      	b.n	80016ea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2202      	movs	r2, #2
 8001678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	68da      	ldr	r2, [r3, #12]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f042 0201 	orr.w	r2, r2, #1
 800168a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a18      	ldr	r2, [pc, #96]	; (80016f4 <HAL_TIM_Base_Start_IT+0x98>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d00e      	beq.n	80016b4 <HAL_TIM_Base_Start_IT+0x58>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800169e:	d009      	beq.n	80016b4 <HAL_TIM_Base_Start_IT+0x58>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a14      	ldr	r2, [pc, #80]	; (80016f8 <HAL_TIM_Base_Start_IT+0x9c>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d004      	beq.n	80016b4 <HAL_TIM_Base_Start_IT+0x58>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a13      	ldr	r2, [pc, #76]	; (80016fc <HAL_TIM_Base_Start_IT+0xa0>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d111      	bne.n	80016d8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2b06      	cmp	r3, #6
 80016c4:	d010      	beq.n	80016e8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f042 0201 	orr.w	r2, r2, #1
 80016d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016d6:	e007      	b.n	80016e8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f042 0201 	orr.w	r2, r2, #1
 80016e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	40012c00 	.word	0x40012c00
 80016f8:	40000400 	.word	0x40000400
 80016fc:	40000800 	.word	0x40000800

08001700 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b02      	cmp	r3, #2
 8001714:	d122      	bne.n	800175c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	f003 0302 	and.w	r3, r3, #2
 8001720:	2b02      	cmp	r3, #2
 8001722:	d11b      	bne.n	800175c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f06f 0202 	mvn.w	r2, #2
 800172c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f8ed 	bl	8001922 <HAL_TIM_IC_CaptureCallback>
 8001748:	e005      	b.n	8001756 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f8e0 	bl	8001910 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f000 f8ef 	bl	8001934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	691b      	ldr	r3, [r3, #16]
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	2b04      	cmp	r3, #4
 8001768:	d122      	bne.n	80017b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	f003 0304 	and.w	r3, r3, #4
 8001774:	2b04      	cmp	r3, #4
 8001776:	d11b      	bne.n	80017b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f06f 0204 	mvn.w	r2, #4
 8001780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2202      	movs	r2, #2
 8001786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001792:	2b00      	cmp	r3, #0
 8001794:	d003      	beq.n	800179e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f8c3 	bl	8001922 <HAL_TIM_IC_CaptureCallback>
 800179c:	e005      	b.n	80017aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f8b6 	bl	8001910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 f8c5 	bl	8001934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	f003 0308 	and.w	r3, r3, #8
 80017ba:	2b08      	cmp	r3, #8
 80017bc:	d122      	bne.n	8001804 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	f003 0308 	and.w	r3, r3, #8
 80017c8:	2b08      	cmp	r3, #8
 80017ca:	d11b      	bne.n	8001804 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f06f 0208 	mvn.w	r2, #8
 80017d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2204      	movs	r2, #4
 80017da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d003      	beq.n	80017f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 f899 	bl	8001922 <HAL_TIM_IC_CaptureCallback>
 80017f0:	e005      	b.n	80017fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f88c 	bl	8001910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f89b 	bl	8001934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	f003 0310 	and.w	r3, r3, #16
 800180e:	2b10      	cmp	r3, #16
 8001810:	d122      	bne.n	8001858 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f003 0310 	and.w	r3, r3, #16
 800181c:	2b10      	cmp	r3, #16
 800181e:	d11b      	bne.n	8001858 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f06f 0210 	mvn.w	r2, #16
 8001828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2208      	movs	r2, #8
 800182e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f86f 	bl	8001922 <HAL_TIM_IC_CaptureCallback>
 8001844:	e005      	b.n	8001852 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f000 f862 	bl	8001910 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 f871 	bl	8001934 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	691b      	ldr	r3, [r3, #16]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b01      	cmp	r3, #1
 8001864:	d10e      	bne.n	8001884 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	2b01      	cmp	r3, #1
 8001872:	d107      	bne.n	8001884 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f06f 0201 	mvn.w	r2, #1
 800187c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f7fe fdc8 	bl	8000414 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	691b      	ldr	r3, [r3, #16]
 800188a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800188e:	2b80      	cmp	r3, #128	; 0x80
 8001890:	d10e      	bne.n	80018b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800189c:	2b80      	cmp	r3, #128	; 0x80
 800189e:	d107      	bne.n	80018b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80018a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 f8bf 	bl	8001a2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	691b      	ldr	r3, [r3, #16]
 80018b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ba:	2b40      	cmp	r3, #64	; 0x40
 80018bc:	d10e      	bne.n	80018dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018c8:	2b40      	cmp	r3, #64	; 0x40
 80018ca:	d107      	bne.n	80018dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80018d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 f835 	bl	8001946 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	f003 0320 	and.w	r3, r3, #32
 80018e6:	2b20      	cmp	r3, #32
 80018e8:	d10e      	bne.n	8001908 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	f003 0320 	and.w	r3, r3, #32
 80018f4:	2b20      	cmp	r3, #32
 80018f6:	d107      	bne.n	8001908 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f06f 0220 	mvn.w	r2, #32
 8001900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f88a 	bl	8001a1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001908:	bf00      	nop
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001946:	b480      	push	{r7}
 8001948:	b083      	sub	sp, #12
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr

08001958 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a29      	ldr	r2, [pc, #164]	; (8001a10 <TIM_Base_SetConfig+0xb8>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d00b      	beq.n	8001988 <TIM_Base_SetConfig+0x30>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001976:	d007      	beq.n	8001988 <TIM_Base_SetConfig+0x30>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a26      	ldr	r2, [pc, #152]	; (8001a14 <TIM_Base_SetConfig+0xbc>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d003      	beq.n	8001988 <TIM_Base_SetConfig+0x30>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a25      	ldr	r2, [pc, #148]	; (8001a18 <TIM_Base_SetConfig+0xc0>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d108      	bne.n	800199a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800198e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4313      	orrs	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a1c      	ldr	r2, [pc, #112]	; (8001a10 <TIM_Base_SetConfig+0xb8>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d00b      	beq.n	80019ba <TIM_Base_SetConfig+0x62>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019a8:	d007      	beq.n	80019ba <TIM_Base_SetConfig+0x62>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a19      	ldr	r2, [pc, #100]	; (8001a14 <TIM_Base_SetConfig+0xbc>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d003      	beq.n	80019ba <TIM_Base_SetConfig+0x62>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a18      	ldr	r2, [pc, #96]	; (8001a18 <TIM_Base_SetConfig+0xc0>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d108      	bne.n	80019cc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681a      	ldr	r2, [r3, #0]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <TIM_Base_SetConfig+0xb8>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d103      	bne.n	8001a00 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	691a      	ldr	r2, [r3, #16]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2201      	movs	r2, #1
 8001a04:	615a      	str	r2, [r3, #20]
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr
 8001a10:	40012c00 	.word	0x40012c00
 8001a14:	40000400 	.word	0x40000400
 8001a18:	40000800 	.word	0x40000800

08001a1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr

08001a2e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	b083      	sub	sp, #12
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bc80      	pop	{r7}
 8001a3e:	4770      	bx	lr

08001a40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e042      	b.n	8001ad8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d106      	bne.n	8001a6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7fe fd18 	bl	800049c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2224      	movs	r2, #36	; 0x24
 8001a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	68da      	ldr	r2, [r3, #12]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001a82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f91d 	bl	8001cc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	691a      	ldr	r2, [r3, #16]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001a98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	695a      	ldr	r2, [r3, #20]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001aa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	68da      	ldr	r2, [r3, #12]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ab8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2220      	movs	r2, #32
 8001acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	; 0x28
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	4613      	mov	r3, r2
 8001aee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b20      	cmp	r3, #32
 8001afe:	d16d      	bne.n	8001bdc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d002      	beq.n	8001b0c <HAL_UART_Transmit+0x2c>
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d101      	bne.n	8001b10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e066      	b.n	8001bde <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2200      	movs	r2, #0
 8001b14:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2221      	movs	r2, #33	; 0x21
 8001b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b1e:	f7fe fe4f 	bl	80007c0 <HAL_GetTick>
 8001b22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	88fa      	ldrh	r2, [r7, #6]
 8001b28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	88fa      	ldrh	r2, [r7, #6]
 8001b2e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b38:	d108      	bne.n	8001b4c <HAL_UART_Transmit+0x6c>
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	691b      	ldr	r3, [r3, #16]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d104      	bne.n	8001b4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	61bb      	str	r3, [r7, #24]
 8001b4a:	e003      	b.n	8001b54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001b54:	e02a      	b.n	8001bac <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2180      	movs	r1, #128	; 0x80
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f000 f840 	bl	8001be6 <UART_WaitOnFlagUntilTimeout>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e036      	b.n	8001bde <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d10b      	bne.n	8001b8e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001b84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	3302      	adds	r3, #2
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	e007      	b.n	8001b9e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	781a      	ldrb	r2, [r3, #0]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1cf      	bne.n	8001b56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	9300      	str	r3, [sp, #0]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2140      	movs	r1, #64	; 0x40
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f000 f810 	bl	8001be6 <UART_WaitOnFlagUntilTimeout>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e006      	b.n	8001bde <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2220      	movs	r2, #32
 8001bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	e000      	b.n	8001bde <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001bdc:	2302      	movs	r3, #2
  }
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3720      	adds	r7, #32
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b090      	sub	sp, #64	; 0x40
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	60f8      	str	r0, [r7, #12]
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	603b      	str	r3, [r7, #0]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bf6:	e050      	b.n	8001c9a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bf8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bfe:	d04c      	beq.n	8001c9a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d007      	beq.n	8001c16 <UART_WaitOnFlagUntilTimeout+0x30>
 8001c06:	f7fe fddb 	bl	80007c0 <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d241      	bcs.n	8001c9a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	330c      	adds	r3, #12
 8001c1c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c20:	e853 3f00 	ldrex	r3, [r3]
 8001c24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	330c      	adds	r3, #12
 8001c34:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c36:	637a      	str	r2, [r7, #52]	; 0x34
 8001c38:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c3e:	e841 2300 	strex	r3, r2, [r1]
 8001c42:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1e5      	bne.n	8001c16 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	3314      	adds	r3, #20
 8001c50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	e853 3f00 	ldrex	r3, [r3]
 8001c58:	613b      	str	r3, [r7, #16]
   return(result);
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	f023 0301 	bic.w	r3, r3, #1
 8001c60:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	3314      	adds	r3, #20
 8001c68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c6a:	623a      	str	r2, [r7, #32]
 8001c6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c6e:	69f9      	ldr	r1, [r7, #28]
 8001c70:	6a3a      	ldr	r2, [r7, #32]
 8001c72:	e841 2300 	strex	r3, r2, [r1]
 8001c76:	61bb      	str	r3, [r7, #24]
   return(result);
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1e5      	bne.n	8001c4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2220      	movs	r2, #32
 8001c82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2220      	movs	r2, #32
 8001c8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e00f      	b.n	8001cba <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	bf0c      	ite	eq
 8001caa:	2301      	moveq	r3, #1
 8001cac:	2300      	movne	r3, #0
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d09f      	beq.n	8001bf8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3740      	adds	r7, #64	; 0x40
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	68da      	ldr	r2, [r3, #12]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	689a      	ldr	r2, [r3, #8]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	431a      	orrs	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	695b      	ldr	r3, [r3, #20]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001cfe:	f023 030c 	bic.w	r3, r3, #12
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	6812      	ldr	r2, [r2, #0]
 8001d06:	68b9      	ldr	r1, [r7, #8]
 8001d08:	430b      	orrs	r3, r1
 8001d0a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	699a      	ldr	r2, [r3, #24]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2c      	ldr	r2, [pc, #176]	; (8001dd8 <UART_SetConfig+0x114>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d103      	bne.n	8001d34 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d2c:	f7ff fbdc 	bl	80014e8 <HAL_RCC_GetPCLK2Freq>
 8001d30:	60f8      	str	r0, [r7, #12]
 8001d32:	e002      	b.n	8001d3a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d34:	f7ff fbc4 	bl	80014c0 <HAL_RCC_GetPCLK1Freq>
 8001d38:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	009a      	lsls	r2, r3, #2
 8001d44:	441a      	add	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d50:	4a22      	ldr	r2, [pc, #136]	; (8001ddc <UART_SetConfig+0x118>)
 8001d52:	fba2 2303 	umull	r2, r3, r2, r3
 8001d56:	095b      	lsrs	r3, r3, #5
 8001d58:	0119      	lsls	r1, r3, #4
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	009a      	lsls	r2, r3, #2
 8001d64:	441a      	add	r2, r3
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d70:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <UART_SetConfig+0x118>)
 8001d72:	fba3 0302 	umull	r0, r3, r3, r2
 8001d76:	095b      	lsrs	r3, r3, #5
 8001d78:	2064      	movs	r0, #100	; 0x64
 8001d7a:	fb00 f303 	mul.w	r3, r0, r3
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	3332      	adds	r3, #50	; 0x32
 8001d84:	4a15      	ldr	r2, [pc, #84]	; (8001ddc <UART_SetConfig+0x118>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d90:	4419      	add	r1, r3
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	4613      	mov	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	009a      	lsls	r2, r3, #2
 8001d9c:	441a      	add	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001da8:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <UART_SetConfig+0x118>)
 8001daa:	fba3 0302 	umull	r0, r3, r3, r2
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	2064      	movs	r0, #100	; 0x64
 8001db2:	fb00 f303 	mul.w	r3, r0, r3
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	011b      	lsls	r3, r3, #4
 8001dba:	3332      	adds	r3, #50	; 0x32
 8001dbc:	4a07      	ldr	r2, [pc, #28]	; (8001ddc <UART_SetConfig+0x118>)
 8001dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001dc2:	095b      	lsrs	r3, r3, #5
 8001dc4:	f003 020f 	and.w	r2, r3, #15
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	440a      	add	r2, r1
 8001dce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001dd0:	bf00      	nop
 8001dd2:	3710      	adds	r7, #16
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40013800 	.word	0x40013800
 8001ddc:	51eb851f 	.word	0x51eb851f

08001de0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <vApplicationGetIdleTaskMemory+0x28>)
 8001df0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	4a05      	ldr	r2, [pc, #20]	; (8001e0c <vApplicationGetIdleTaskMemory+0x2c>)
 8001df6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2280      	movs	r2, #128	; 0x80
 8001dfc:	601a      	str	r2, [r3, #0]
}
 8001dfe:	bf00      	nop
 8001e00:	3714      	adds	r7, #20
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bc80      	pop	{r7}
 8001e06:	4770      	bx	lr
 8001e08:	20000198 	.word	0x20000198
 8001e0c:	20000240 	.word	0x20000240

08001e10 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4a07      	ldr	r2, [pc, #28]	; (8001e3c <vApplicationGetTimerTaskMemory+0x2c>)
 8001e20:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	4a06      	ldr	r2, [pc, #24]	; (8001e40 <vApplicationGetTimerTaskMemory+0x30>)
 8001e26:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e2e:	601a      	str	r2, [r3, #0]
}
 8001e30:	bf00      	nop
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bc80      	pop	{r7}
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	20000440 	.word	0x20000440
 8001e40:	200004e8 	.word	0x200004e8

08001e44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f103 0208 	add.w	r2, r3, #8
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f04f 32ff 	mov.w	r2, #4294967295
 8001e5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f103 0208 	add.w	r2, r3, #8
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f103 0208 	add.w	r2, r3, #8
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr

08001e82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr

08001e9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b085      	sub	sp, #20
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
 8001ea2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	683a      	ldr	r2, [r7, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	1c5a      	adds	r2, r3, #1
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	601a      	str	r2, [r3, #0]
}
 8001ed6:	bf00      	nop
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr

08001ee0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef6:	d103      	bne.n	8001f00 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	e00c      	b.n	8001f1a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3308      	adds	r3, #8
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	e002      	b.n	8001f0e <vListInsert+0x2e>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68ba      	ldr	r2, [r7, #8]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d2f6      	bcs.n	8001f08 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	601a      	str	r2, [r3, #0]
}
 8001f46:	bf00      	nop
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr

08001f50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	6892      	ldr	r2, [r2, #8]
 8001f66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6852      	ldr	r2, [r2, #4]
 8001f70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d103      	bne.n	8001f84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2200      	movs	r2, #0
 8001f88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	1e5a      	subs	r2, r3, #1
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr
	...

08001fa4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10a      	bne.n	8001fce <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fbc:	f383 8811 	msr	BASEPRI, r3
 8001fc0:	f3bf 8f6f 	isb	sy
 8001fc4:	f3bf 8f4f 	dsb	sy
 8001fc8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001fca:	bf00      	nop
 8001fcc:	e7fe      	b.n	8001fcc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8001fce:	f002 f835 	bl	800403c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fda:	68f9      	ldr	r1, [r7, #12]
 8001fdc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001fde:	fb01 f303 	mul.w	r3, r1, r3
 8001fe2:	441a      	add	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ffe:	3b01      	subs	r3, #1
 8002000:	68f9      	ldr	r1, [r7, #12]
 8002002:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002004:	fb01 f303 	mul.w	r3, r1, r3
 8002008:	441a      	add	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	22ff      	movs	r2, #255	; 0xff
 8002012:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	22ff      	movs	r2, #255	; 0xff
 800201a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d114      	bne.n	800204e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d01a      	beq.n	8002062 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	3310      	adds	r3, #16
 8002030:	4618      	mov	r0, r3
 8002032:	f001 f959 	bl	80032e8 <xTaskRemoveFromEventList>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d012      	beq.n	8002062 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800203c:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <xQueueGenericReset+0xcc>)
 800203e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	f3bf 8f4f 	dsb	sy
 8002048:	f3bf 8f6f 	isb	sy
 800204c:	e009      	b.n	8002062 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	3310      	adds	r3, #16
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff fef6 	bl	8001e44 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	3324      	adds	r3, #36	; 0x24
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff fef1 	bl	8001e44 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002062:	f002 f81b 	bl	800409c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002066:	2301      	movs	r3, #1
}
 8002068:	4618      	mov	r0, r3
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	e000ed04 	.word	0xe000ed04

08002074 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08e      	sub	sp, #56	; 0x38
 8002078:	af02      	add	r7, sp, #8
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10a      	bne.n	800209e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800208c:	f383 8811 	msr	BASEPRI, r3
 8002090:	f3bf 8f6f 	isb	sy
 8002094:	f3bf 8f4f 	dsb	sy
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800209a:	bf00      	nop
 800209c:	e7fe      	b.n	800209c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d10a      	bne.n	80020ba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80020a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a8:	f383 8811 	msr	BASEPRI, r3
 80020ac:	f3bf 8f6f 	isb	sy
 80020b0:	f3bf 8f4f 	dsb	sy
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80020b6:	bf00      	nop
 80020b8:	e7fe      	b.n	80020b8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d002      	beq.n	80020c6 <xQueueGenericCreateStatic+0x52>
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <xQueueGenericCreateStatic+0x56>
 80020c6:	2301      	movs	r3, #1
 80020c8:	e000      	b.n	80020cc <xQueueGenericCreateStatic+0x58>
 80020ca:	2300      	movs	r3, #0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d10a      	bne.n	80020e6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80020d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020d4:	f383 8811 	msr	BASEPRI, r3
 80020d8:	f3bf 8f6f 	isb	sy
 80020dc:	f3bf 8f4f 	dsb	sy
 80020e0:	623b      	str	r3, [r7, #32]
}
 80020e2:	bf00      	nop
 80020e4:	e7fe      	b.n	80020e4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d102      	bne.n	80020f2 <xQueueGenericCreateStatic+0x7e>
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <xQueueGenericCreateStatic+0x82>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <xQueueGenericCreateStatic+0x84>
 80020f6:	2300      	movs	r3, #0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d10a      	bne.n	8002112 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80020fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002100:	f383 8811 	msr	BASEPRI, r3
 8002104:	f3bf 8f6f 	isb	sy
 8002108:	f3bf 8f4f 	dsb	sy
 800210c:	61fb      	str	r3, [r7, #28]
}
 800210e:	bf00      	nop
 8002110:	e7fe      	b.n	8002110 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002112:	2350      	movs	r3, #80	; 0x50
 8002114:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	2b50      	cmp	r3, #80	; 0x50
 800211a:	d00a      	beq.n	8002132 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800211c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002120:	f383 8811 	msr	BASEPRI, r3
 8002124:	f3bf 8f6f 	isb	sy
 8002128:	f3bf 8f4f 	dsb	sy
 800212c:	61bb      	str	r3, [r7, #24]
}
 800212e:	bf00      	nop
 8002130:	e7fe      	b.n	8002130 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00d      	beq.n	8002158 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800213c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002144:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	4613      	mov	r3, r2
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	68b9      	ldr	r1, [r7, #8]
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 f843 	bl	80021de <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800215a:	4618      	mov	r0, r3
 800215c:	3730      	adds	r7, #48	; 0x30
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002162:	b580      	push	{r7, lr}
 8002164:	b08a      	sub	sp, #40	; 0x28
 8002166:	af02      	add	r7, sp, #8
 8002168:	60f8      	str	r0, [r7, #12]
 800216a:	60b9      	str	r1, [r7, #8]
 800216c:	4613      	mov	r3, r2
 800216e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10a      	bne.n	800218c <xQueueGenericCreate+0x2a>
	__asm volatile
 8002176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800217a:	f383 8811 	msr	BASEPRI, r3
 800217e:	f3bf 8f6f 	isb	sy
 8002182:	f3bf 8f4f 	dsb	sy
 8002186:	613b      	str	r3, [r7, #16]
}
 8002188:	bf00      	nop
 800218a:	e7fe      	b.n	800218a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d102      	bne.n	8002198 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
 8002196:	e004      	b.n	80021a2 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	fb02 f303 	mul.w	r3, r2, r3
 80021a0:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	3350      	adds	r3, #80	; 0x50
 80021a6:	4618      	mov	r0, r3
 80021a8:	f002 f848 	bl	800423c <pvPortMalloc>
 80021ac:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00f      	beq.n	80021d4 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	3350      	adds	r3, #80	; 0x50
 80021b8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80021c2:	79fa      	ldrb	r2, [r7, #7]
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	4613      	mov	r3, r2
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	68b9      	ldr	r1, [r7, #8]
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 f805 	bl	80021de <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80021d4:	69bb      	ldr	r3, [r7, #24]
	}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3720      	adds	r7, #32
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b084      	sub	sp, #16
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d103      	bne.n	80021fa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	e002      	b.n	8002200 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800220c:	2101      	movs	r1, #1
 800220e:	69b8      	ldr	r0, [r7, #24]
 8002210:	f7ff fec8 	bl	8001fa4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	78fa      	ldrb	r2, [r7, #3]
 8002218:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800221c:	bf00      	nop
 800221e:	3710      	adds	r7, #16
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08e      	sub	sp, #56	; 0x38
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002232:	2300      	movs	r3, #0
 8002234:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800223a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800223c:	2b00      	cmp	r3, #0
 800223e:	d10a      	bne.n	8002256 <xQueueGenericSend+0x32>
	__asm volatile
 8002240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002244:	f383 8811 	msr	BASEPRI, r3
 8002248:	f3bf 8f6f 	isb	sy
 800224c:	f3bf 8f4f 	dsb	sy
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002252:	bf00      	nop
 8002254:	e7fe      	b.n	8002254 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d103      	bne.n	8002264 <xQueueGenericSend+0x40>
 800225c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800225e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <xQueueGenericSend+0x44>
 8002264:	2301      	movs	r3, #1
 8002266:	e000      	b.n	800226a <xQueueGenericSend+0x46>
 8002268:	2300      	movs	r3, #0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10a      	bne.n	8002284 <xQueueGenericSend+0x60>
	__asm volatile
 800226e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002272:	f383 8811 	msr	BASEPRI, r3
 8002276:	f3bf 8f6f 	isb	sy
 800227a:	f3bf 8f4f 	dsb	sy
 800227e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002280:	bf00      	nop
 8002282:	e7fe      	b.n	8002282 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	2b02      	cmp	r3, #2
 8002288:	d103      	bne.n	8002292 <xQueueGenericSend+0x6e>
 800228a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800228e:	2b01      	cmp	r3, #1
 8002290:	d101      	bne.n	8002296 <xQueueGenericSend+0x72>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <xQueueGenericSend+0x74>
 8002296:	2300      	movs	r3, #0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d10a      	bne.n	80022b2 <xQueueGenericSend+0x8e>
	__asm volatile
 800229c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022a0:	f383 8811 	msr	BASEPRI, r3
 80022a4:	f3bf 8f6f 	isb	sy
 80022a8:	f3bf 8f4f 	dsb	sy
 80022ac:	623b      	str	r3, [r7, #32]
}
 80022ae:	bf00      	nop
 80022b0:	e7fe      	b.n	80022b0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80022b2:	f001 f9df 	bl	8003674 <xTaskGetSchedulerState>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d102      	bne.n	80022c2 <xQueueGenericSend+0x9e>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <xQueueGenericSend+0xa2>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e000      	b.n	80022c8 <xQueueGenericSend+0xa4>
 80022c6:	2300      	movs	r3, #0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10a      	bne.n	80022e2 <xQueueGenericSend+0xbe>
	__asm volatile
 80022cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d0:	f383 8811 	msr	BASEPRI, r3
 80022d4:	f3bf 8f6f 	isb	sy
 80022d8:	f3bf 8f4f 	dsb	sy
 80022dc:	61fb      	str	r3, [r7, #28]
}
 80022de:	bf00      	nop
 80022e0:	e7fe      	b.n	80022e0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80022e2:	f001 feab 	bl	800403c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80022e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d302      	bcc.n	80022f8 <xQueueGenericSend+0xd4>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d129      	bne.n	800234c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	68b9      	ldr	r1, [r7, #8]
 80022fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80022fe:	f000 fa07 	bl	8002710 <prvCopyDataToQueue>
 8002302:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002308:	2b00      	cmp	r3, #0
 800230a:	d010      	beq.n	800232e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800230c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800230e:	3324      	adds	r3, #36	; 0x24
 8002310:	4618      	mov	r0, r3
 8002312:	f000 ffe9 	bl	80032e8 <xTaskRemoveFromEventList>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d013      	beq.n	8002344 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800231c:	4b3f      	ldr	r3, [pc, #252]	; (800241c <xQueueGenericSend+0x1f8>)
 800231e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	f3bf 8f4f 	dsb	sy
 8002328:	f3bf 8f6f 	isb	sy
 800232c:	e00a      	b.n	8002344 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800232e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002330:	2b00      	cmp	r3, #0
 8002332:	d007      	beq.n	8002344 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002334:	4b39      	ldr	r3, [pc, #228]	; (800241c <xQueueGenericSend+0x1f8>)
 8002336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	f3bf 8f4f 	dsb	sy
 8002340:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002344:	f001 feaa 	bl	800409c <vPortExitCritical>
				return pdPASS;
 8002348:	2301      	movs	r3, #1
 800234a:	e063      	b.n	8002414 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d103      	bne.n	800235a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002352:	f001 fea3 	bl	800409c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002356:	2300      	movs	r3, #0
 8002358:	e05c      	b.n	8002414 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800235a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800235c:	2b00      	cmp	r3, #0
 800235e:	d106      	bne.n	800236e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002360:	f107 0314 	add.w	r3, r7, #20
 8002364:	4618      	mov	r0, r3
 8002366:	f001 f823 	bl	80033b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800236a:	2301      	movs	r3, #1
 800236c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800236e:	f001 fe95 	bl	800409c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002372:	f000 fd8d 	bl	8002e90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002376:	f001 fe61 	bl	800403c <vPortEnterCritical>
 800237a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800237c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002380:	b25b      	sxtb	r3, r3
 8002382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002386:	d103      	bne.n	8002390 <xQueueGenericSend+0x16c>
 8002388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002392:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002396:	b25b      	sxtb	r3, r3
 8002398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239c:	d103      	bne.n	80023a6 <xQueueGenericSend+0x182>
 800239e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80023a6:	f001 fe79 	bl	800409c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80023aa:	1d3a      	adds	r2, r7, #4
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	4611      	mov	r1, r2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f001 f812 	bl	80033dc <xTaskCheckForTimeOut>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d124      	bne.n	8002408 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80023be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023c0:	f000 fa9e 	bl	8002900 <prvIsQueueFull>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d018      	beq.n	80023fc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80023ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023cc:	3310      	adds	r3, #16
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	4611      	mov	r1, r2
 80023d2:	4618      	mov	r0, r3
 80023d4:	f000 ff38 	bl	8003248 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80023d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023da:	f000 fa29 	bl	8002830 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80023de:	f000 fd65 	bl	8002eac <xTaskResumeAll>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f47f af7c 	bne.w	80022e2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80023ea:	4b0c      	ldr	r3, [pc, #48]	; (800241c <xQueueGenericSend+0x1f8>)
 80023ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	f3bf 8f4f 	dsb	sy
 80023f6:	f3bf 8f6f 	isb	sy
 80023fa:	e772      	b.n	80022e2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80023fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023fe:	f000 fa17 	bl	8002830 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002402:	f000 fd53 	bl	8002eac <xTaskResumeAll>
 8002406:	e76c      	b.n	80022e2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002408:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800240a:	f000 fa11 	bl	8002830 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800240e:	f000 fd4d 	bl	8002eac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002412:	2300      	movs	r3, #0
		}
	}
}
 8002414:	4618      	mov	r0, r3
 8002416:	3738      	adds	r7, #56	; 0x38
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	e000ed04 	.word	0xe000ed04

08002420 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b08e      	sub	sp, #56	; 0x38
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002434:	2b00      	cmp	r3, #0
 8002436:	d10a      	bne.n	800244e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800243c:	f383 8811 	msr	BASEPRI, r3
 8002440:	f3bf 8f6f 	isb	sy
 8002444:	f3bf 8f4f 	dsb	sy
 8002448:	627b      	str	r3, [r7, #36]	; 0x24
}
 800244a:	bf00      	nop
 800244c:	e7fe      	b.n	800244c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d103      	bne.n	800245c <xQueueGenericSendFromISR+0x3c>
 8002454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002458:	2b00      	cmp	r3, #0
 800245a:	d101      	bne.n	8002460 <xQueueGenericSendFromISR+0x40>
 800245c:	2301      	movs	r3, #1
 800245e:	e000      	b.n	8002462 <xQueueGenericSendFromISR+0x42>
 8002460:	2300      	movs	r3, #0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10a      	bne.n	800247c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	623b      	str	r3, [r7, #32]
}
 8002478:	bf00      	nop
 800247a:	e7fe      	b.n	800247a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d103      	bne.n	800248a <xQueueGenericSendFromISR+0x6a>
 8002482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002486:	2b01      	cmp	r3, #1
 8002488:	d101      	bne.n	800248e <xQueueGenericSendFromISR+0x6e>
 800248a:	2301      	movs	r3, #1
 800248c:	e000      	b.n	8002490 <xQueueGenericSendFromISR+0x70>
 800248e:	2300      	movs	r3, #0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10a      	bne.n	80024aa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002498:	f383 8811 	msr	BASEPRI, r3
 800249c:	f3bf 8f6f 	isb	sy
 80024a0:	f3bf 8f4f 	dsb	sy
 80024a4:	61fb      	str	r3, [r7, #28]
}
 80024a6:	bf00      	nop
 80024a8:	e7fe      	b.n	80024a8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80024aa:	f001 fe89 	bl	80041c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80024ae:	f3ef 8211 	mrs	r2, BASEPRI
 80024b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024b6:	f383 8811 	msr	BASEPRI, r3
 80024ba:	f3bf 8f6f 	isb	sy
 80024be:	f3bf 8f4f 	dsb	sy
 80024c2:	61ba      	str	r2, [r7, #24]
 80024c4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80024c6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80024c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d302      	bcc.n	80024dc <xQueueGenericSendFromISR+0xbc>
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d12c      	bne.n	8002536 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80024dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80024e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	68b9      	ldr	r1, [r7, #8]
 80024ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024ec:	f000 f910 	bl	8002710 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80024f0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80024f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f8:	d112      	bne.n	8002520 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80024fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d016      	beq.n	8002530 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002504:	3324      	adds	r3, #36	; 0x24
 8002506:	4618      	mov	r0, r3
 8002508:	f000 feee 	bl	80032e8 <xTaskRemoveFromEventList>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d00e      	beq.n	8002530 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d00b      	beq.n	8002530 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	e007      	b.n	8002530 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002520:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002524:	3301      	adds	r3, #1
 8002526:	b2db      	uxtb	r3, r3
 8002528:	b25a      	sxtb	r2, r3
 800252a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800252c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002530:	2301      	movs	r3, #1
 8002532:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002534:	e001      	b.n	800253a <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002536:	2300      	movs	r3, #0
 8002538:	637b      	str	r3, [r7, #52]	; 0x34
 800253a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800253c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002544:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002548:	4618      	mov	r0, r3
 800254a:	3738      	adds	r7, #56	; 0x38
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08c      	sub	sp, #48	; 0x30
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800255c:	2300      	movs	r3, #0
 800255e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002566:	2b00      	cmp	r3, #0
 8002568:	d10a      	bne.n	8002580 <xQueueReceive+0x30>
	__asm volatile
 800256a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800256e:	f383 8811 	msr	BASEPRI, r3
 8002572:	f3bf 8f6f 	isb	sy
 8002576:	f3bf 8f4f 	dsb	sy
 800257a:	623b      	str	r3, [r7, #32]
}
 800257c:	bf00      	nop
 800257e:	e7fe      	b.n	800257e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d103      	bne.n	800258e <xQueueReceive+0x3e>
 8002586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <xQueueReceive+0x42>
 800258e:	2301      	movs	r3, #1
 8002590:	e000      	b.n	8002594 <xQueueReceive+0x44>
 8002592:	2300      	movs	r3, #0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10a      	bne.n	80025ae <xQueueReceive+0x5e>
	__asm volatile
 8002598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800259c:	f383 8811 	msr	BASEPRI, r3
 80025a0:	f3bf 8f6f 	isb	sy
 80025a4:	f3bf 8f4f 	dsb	sy
 80025a8:	61fb      	str	r3, [r7, #28]
}
 80025aa:	bf00      	nop
 80025ac:	e7fe      	b.n	80025ac <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80025ae:	f001 f861 	bl	8003674 <xTaskGetSchedulerState>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d102      	bne.n	80025be <xQueueReceive+0x6e>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <xQueueReceive+0x72>
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <xQueueReceive+0x74>
 80025c2:	2300      	movs	r3, #0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d10a      	bne.n	80025de <xQueueReceive+0x8e>
	__asm volatile
 80025c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025cc:	f383 8811 	msr	BASEPRI, r3
 80025d0:	f3bf 8f6f 	isb	sy
 80025d4:	f3bf 8f4f 	dsb	sy
 80025d8:	61bb      	str	r3, [r7, #24]
}
 80025da:	bf00      	nop
 80025dc:	e7fe      	b.n	80025dc <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80025de:	f001 fd2d 	bl	800403c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80025e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d01f      	beq.n	800262e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80025ee:	68b9      	ldr	r1, [r7, #8]
 80025f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025f2:	f000 f8f7 	bl	80027e4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80025f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f8:	1e5a      	subs	r2, r3, #1
 80025fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025fc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d00f      	beq.n	8002626 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002608:	3310      	adds	r3, #16
 800260a:	4618      	mov	r0, r3
 800260c:	f000 fe6c 	bl	80032e8 <xTaskRemoveFromEventList>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d007      	beq.n	8002626 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002616:	4b3d      	ldr	r3, [pc, #244]	; (800270c <xQueueReceive+0x1bc>)
 8002618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	f3bf 8f4f 	dsb	sy
 8002622:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002626:	f001 fd39 	bl	800409c <vPortExitCritical>
				return pdPASS;
 800262a:	2301      	movs	r3, #1
 800262c:	e069      	b.n	8002702 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d103      	bne.n	800263c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002634:	f001 fd32 	bl	800409c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002638:	2300      	movs	r3, #0
 800263a:	e062      	b.n	8002702 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800263c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263e:	2b00      	cmp	r3, #0
 8002640:	d106      	bne.n	8002650 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002642:	f107 0310 	add.w	r3, r7, #16
 8002646:	4618      	mov	r0, r3
 8002648:	f000 feb2 	bl	80033b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800264c:	2301      	movs	r3, #1
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002650:	f001 fd24 	bl	800409c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002654:	f000 fc1c 	bl	8002e90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002658:	f001 fcf0 	bl	800403c <vPortEnterCritical>
 800265c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800265e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002662:	b25b      	sxtb	r3, r3
 8002664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002668:	d103      	bne.n	8002672 <xQueueReceive+0x122>
 800266a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002674:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002678:	b25b      	sxtb	r3, r3
 800267a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267e:	d103      	bne.n	8002688 <xQueueReceive+0x138>
 8002680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002682:	2200      	movs	r2, #0
 8002684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002688:	f001 fd08 	bl	800409c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800268c:	1d3a      	adds	r2, r7, #4
 800268e:	f107 0310 	add.w	r3, r7, #16
 8002692:	4611      	mov	r1, r2
 8002694:	4618      	mov	r0, r3
 8002696:	f000 fea1 	bl	80033dc <xTaskCheckForTimeOut>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d123      	bne.n	80026e8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80026a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026a2:	f000 f917 	bl	80028d4 <prvIsQueueEmpty>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d017      	beq.n	80026dc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80026ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ae:	3324      	adds	r3, #36	; 0x24
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	4611      	mov	r1, r2
 80026b4:	4618      	mov	r0, r3
 80026b6:	f000 fdc7 	bl	8003248 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80026ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026bc:	f000 f8b8 	bl	8002830 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80026c0:	f000 fbf4 	bl	8002eac <xTaskResumeAll>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d189      	bne.n	80025de <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80026ca:	4b10      	ldr	r3, [pc, #64]	; (800270c <xQueueReceive+0x1bc>)
 80026cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	f3bf 8f4f 	dsb	sy
 80026d6:	f3bf 8f6f 	isb	sy
 80026da:	e780      	b.n	80025de <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80026dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026de:	f000 f8a7 	bl	8002830 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80026e2:	f000 fbe3 	bl	8002eac <xTaskResumeAll>
 80026e6:	e77a      	b.n	80025de <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80026e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026ea:	f000 f8a1 	bl	8002830 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80026ee:	f000 fbdd 	bl	8002eac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80026f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80026f4:	f000 f8ee 	bl	80028d4 <prvIsQueueEmpty>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f43f af6f 	beq.w	80025de <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002700:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8002702:	4618      	mov	r0, r3
 8002704:	3730      	adds	r7, #48	; 0x30
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	e000ed04 	.word	0xe000ed04

08002710 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	af00      	add	r7, sp, #0
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	60b9      	str	r1, [r7, #8]
 800271a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002724:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10d      	bne.n	800274a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d14d      	bne.n	80027d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	4618      	mov	r0, r3
 800273c:	f000 ffb8 	bl	80036b0 <xTaskPriorityDisinherit>
 8002740:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	605a      	str	r2, [r3, #4]
 8002748:	e043      	b.n	80027d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d119      	bne.n	8002784 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6898      	ldr	r0, [r3, #8]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002758:	461a      	mov	r2, r3
 800275a:	68b9      	ldr	r1, [r7, #8]
 800275c:	f001 ffca 	bl	80046f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	689a      	ldr	r2, [r3, #8]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	441a      	add	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	429a      	cmp	r2, r3
 8002778:	d32b      	bcc.n	80027d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	609a      	str	r2, [r3, #8]
 8002782:	e026      	b.n	80027d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	68d8      	ldr	r0, [r3, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	461a      	mov	r2, r3
 800278e:	68b9      	ldr	r1, [r7, #8]
 8002790:	f001 ffb0 	bl	80046f4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	68da      	ldr	r2, [r3, #12]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279c:	425b      	negs	r3, r3
 800279e:	441a      	add	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d207      	bcs.n	80027c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	425b      	negs	r3, r3
 80027ba:	441a      	add	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d105      	bne.n	80027d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d002      	beq.n	80027d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1c5a      	adds	r2, r3, #1
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80027da:	697b      	ldr	r3, [r7, #20]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d018      	beq.n	8002828 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fe:	441a      	add	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68da      	ldr	r2, [r3, #12]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	429a      	cmp	r2, r3
 800280e:	d303      	bcc.n	8002818 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68d9      	ldr	r1, [r3, #12]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	461a      	mov	r2, r3
 8002822:	6838      	ldr	r0, [r7, #0]
 8002824:	f001 ff66 	bl	80046f4 <memcpy>
	}
}
 8002828:	bf00      	nop
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002838:	f001 fc00 	bl	800403c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002842:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002844:	e011      	b.n	800286a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	2b00      	cmp	r3, #0
 800284c:	d012      	beq.n	8002874 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	3324      	adds	r3, #36	; 0x24
 8002852:	4618      	mov	r0, r3
 8002854:	f000 fd48 	bl	80032e8 <xTaskRemoveFromEventList>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800285e:	f000 fe1f 	bl	80034a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002862:	7bfb      	ldrb	r3, [r7, #15]
 8002864:	3b01      	subs	r3, #1
 8002866:	b2db      	uxtb	r3, r3
 8002868:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800286a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800286e:	2b00      	cmp	r3, #0
 8002870:	dce9      	bgt.n	8002846 <prvUnlockQueue+0x16>
 8002872:	e000      	b.n	8002876 <prvUnlockQueue+0x46>
					break;
 8002874:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	22ff      	movs	r2, #255	; 0xff
 800287a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800287e:	f001 fc0d 	bl	800409c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002882:	f001 fbdb 	bl	800403c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800288c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800288e:	e011      	b.n	80028b4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d012      	beq.n	80028be <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3310      	adds	r3, #16
 800289c:	4618      	mov	r0, r3
 800289e:	f000 fd23 	bl	80032e8 <xTaskRemoveFromEventList>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80028a8:	f000 fdfa 	bl	80034a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80028ac:	7bbb      	ldrb	r3, [r7, #14]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80028b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	dce9      	bgt.n	8002890 <prvUnlockQueue+0x60>
 80028bc:	e000      	b.n	80028c0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80028be:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	22ff      	movs	r2, #255	; 0xff
 80028c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80028c8:	f001 fbe8 	bl	800409c <vPortExitCritical>
}
 80028cc:	bf00      	nop
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80028dc:	f001 fbae 	bl	800403c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d102      	bne.n	80028ee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80028e8:	2301      	movs	r3, #1
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	e001      	b.n	80028f2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80028f2:	f001 fbd3 	bl	800409c <vPortExitCritical>

	return xReturn;
 80028f6:	68fb      	ldr	r3, [r7, #12]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002908:	f001 fb98 	bl	800403c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002914:	429a      	cmp	r2, r3
 8002916:	d102      	bne.n	800291e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002918:	2301      	movs	r3, #1
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	e001      	b.n	8002922 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800291e:	2300      	movs	r3, #0
 8002920:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002922:	f001 fbbb 	bl	800409c <vPortExitCritical>

	return xReturn;
 8002926:	68fb      	ldr	r3, [r7, #12]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800293a:	2300      	movs	r3, #0
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	e014      	b.n	800296a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002940:	4a0e      	ldr	r2, [pc, #56]	; (800297c <vQueueAddToRegistry+0x4c>)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d10b      	bne.n	8002964 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800294c:	490b      	ldr	r1, [pc, #44]	; (800297c <vQueueAddToRegistry+0x4c>)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002956:	4a09      	ldr	r2, [pc, #36]	; (800297c <vQueueAddToRegistry+0x4c>)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	4413      	add	r3, r2
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002962:	e006      	b.n	8002972 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	3301      	adds	r3, #1
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2b07      	cmp	r3, #7
 800296e:	d9e7      	bls.n	8002940 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002970:	bf00      	nop
 8002972:	bf00      	nop
 8002974:	3714      	adds	r7, #20
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr
 800297c:	200008e8 	.word	0x200008e8

08002980 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002990:	f001 fb54 	bl	800403c <vPortEnterCritical>
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800299a:	b25b      	sxtb	r3, r3
 800299c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a0:	d103      	bne.n	80029aa <vQueueWaitForMessageRestricted+0x2a>
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029b0:	b25b      	sxtb	r3, r3
 80029b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b6:	d103      	bne.n	80029c0 <vQueueWaitForMessageRestricted+0x40>
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029c0:	f001 fb6c 	bl	800409c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d106      	bne.n	80029da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	3324      	adds	r3, #36	; 0x24
 80029d0:	687a      	ldr	r2, [r7, #4]
 80029d2:	68b9      	ldr	r1, [r7, #8]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f000 fc5b 	bl	8003290 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80029da:	6978      	ldr	r0, [r7, #20]
 80029dc:	f7ff ff28 	bl	8002830 <prvUnlockQueue>
	}
 80029e0:	bf00      	nop
 80029e2:	3718      	adds	r7, #24
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08e      	sub	sp, #56	; 0x38
 80029ec:	af04      	add	r7, sp, #16
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
 80029f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80029f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d10a      	bne.n	8002a12 <xTaskCreateStatic+0x2a>
	__asm volatile
 80029fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a00:	f383 8811 	msr	BASEPRI, r3
 8002a04:	f3bf 8f6f 	isb	sy
 8002a08:	f3bf 8f4f 	dsb	sy
 8002a0c:	623b      	str	r3, [r7, #32]
}
 8002a0e:	bf00      	nop
 8002a10:	e7fe      	b.n	8002a10 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10a      	bne.n	8002a2e <xTaskCreateStatic+0x46>
	__asm volatile
 8002a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a1c:	f383 8811 	msr	BASEPRI, r3
 8002a20:	f3bf 8f6f 	isb	sy
 8002a24:	f3bf 8f4f 	dsb	sy
 8002a28:	61fb      	str	r3, [r7, #28]
}
 8002a2a:	bf00      	nop
 8002a2c:	e7fe      	b.n	8002a2c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002a2e:	23a8      	movs	r3, #168	; 0xa8
 8002a30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	2ba8      	cmp	r3, #168	; 0xa8
 8002a36:	d00a      	beq.n	8002a4e <xTaskCreateStatic+0x66>
	__asm volatile
 8002a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3c:	f383 8811 	msr	BASEPRI, r3
 8002a40:	f3bf 8f6f 	isb	sy
 8002a44:	f3bf 8f4f 	dsb	sy
 8002a48:	61bb      	str	r3, [r7, #24]
}
 8002a4a:	bf00      	nop
 8002a4c:	e7fe      	b.n	8002a4c <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d01e      	beq.n	8002a92 <xTaskCreateStatic+0xaa>
 8002a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d01b      	beq.n	8002a92 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a5c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a62:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a66:	2202      	movs	r2, #2
 8002a68:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	9303      	str	r3, [sp, #12]
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	9302      	str	r3, [sp, #8]
 8002a74:	f107 0314 	add.w	r3, r7, #20
 8002a78:	9301      	str	r3, [sp, #4]
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	68b9      	ldr	r1, [r7, #8]
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f851 	bl	8002b2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002a8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a8c:	f000 f8ec 	bl	8002c68 <prvAddNewTaskToReadyList>
 8002a90:	e001      	b.n	8002a96 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002a96:	697b      	ldr	r3, [r7, #20]
	}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3728      	adds	r7, #40	; 0x28
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08c      	sub	sp, #48	; 0x30
 8002aa4:	af04      	add	r7, sp, #16
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	603b      	str	r3, [r7, #0]
 8002aac:	4613      	mov	r3, r2
 8002aae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ab0:	88fb      	ldrh	r3, [r7, #6]
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f001 fbc1 	bl	800423c <pvPortMalloc>
 8002aba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00e      	beq.n	8002ae0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002ac2:	20a8      	movs	r0, #168	; 0xa8
 8002ac4:	f001 fbba 	bl	800423c <pvPortMalloc>
 8002ac8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30
 8002ad6:	e005      	b.n	8002ae4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002ad8:	6978      	ldr	r0, [r7, #20]
 8002ada:	f001 fc73 	bl	80043c4 <vPortFree>
 8002ade:	e001      	b.n	8002ae4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d017      	beq.n	8002b1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002af2:	88fa      	ldrh	r2, [r7, #6]
 8002af4:	2300      	movs	r3, #0
 8002af6:	9303      	str	r3, [sp, #12]
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	9302      	str	r3, [sp, #8]
 8002afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002afe:	9301      	str	r3, [sp, #4]
 8002b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68b9      	ldr	r1, [r7, #8]
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	f000 f80f 	bl	8002b2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002b0e:	69f8      	ldr	r0, [r7, #28]
 8002b10:	f000 f8aa 	bl	8002c68 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002b14:	2301      	movs	r3, #1
 8002b16:	61bb      	str	r3, [r7, #24]
 8002b18:	e002      	b.n	8002b20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002b20:	69bb      	ldr	r3, [r7, #24]
	}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3720      	adds	r7, #32
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
	...

08002b2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
 8002b38:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b3c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	461a      	mov	r2, r3
 8002b44:	21a5      	movs	r1, #165	; 0xa5
 8002b46:	f001 fd51 	bl	80045ec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002b54:	3b01      	subs	r3, #1
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	f023 0307 	bic.w	r3, r3, #7
 8002b62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00a      	beq.n	8002b84 <prvInitialiseNewTask+0x58>
	__asm volatile
 8002b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b72:	f383 8811 	msr	BASEPRI, r3
 8002b76:	f3bf 8f6f 	isb	sy
 8002b7a:	f3bf 8f4f 	dsb	sy
 8002b7e:	617b      	str	r3, [r7, #20]
}
 8002b80:	bf00      	nop
 8002b82:	e7fe      	b.n	8002b82 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002b84:	2300      	movs	r3, #0
 8002b86:	61fb      	str	r3, [r7, #28]
 8002b88:	e012      	b.n	8002bb0 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	4413      	add	r3, r2
 8002b90:	7819      	ldrb	r1, [r3, #0]
 8002b92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	4413      	add	r3, r2
 8002b98:	3334      	adds	r3, #52	; 0x34
 8002b9a:	460a      	mov	r2, r1
 8002b9c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d006      	beq.n	8002bb8 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	3301      	adds	r3, #1
 8002bae:	61fb      	str	r3, [r7, #28]
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	2b0f      	cmp	r3, #15
 8002bb4:	d9e9      	bls.n	8002b8a <prvInitialiseNewTask+0x5e>
 8002bb6:	e000      	b.n	8002bba <prvInitialiseNewTask+0x8e>
		{
			break;
 8002bb8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc4:	2b37      	cmp	r3, #55	; 0x37
 8002bc6:	d901      	bls.n	8002bcc <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002bc8:	2337      	movs	r3, #55	; 0x37
 8002bca:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002bd0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002bd6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bda:	2200      	movs	r2, #0
 8002bdc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be0:	3304      	adds	r3, #4
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff f94d 	bl	8001e82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bea:	3318      	adds	r3, #24
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff f948 	bl	8001e82 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bf6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c06:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1a:	3354      	adds	r3, #84	; 0x54
 8002c1c:	224c      	movs	r2, #76	; 0x4c
 8002c1e:	2100      	movs	r1, #0
 8002c20:	4618      	mov	r0, r3
 8002c22:	f001 fce3 	bl	80045ec <memset>
 8002c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c28:	4a0c      	ldr	r2, [pc, #48]	; (8002c5c <prvInitialiseNewTask+0x130>)
 8002c2a:	659a      	str	r2, [r3, #88]	; 0x58
 8002c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c2e:	4a0c      	ldr	r2, [pc, #48]	; (8002c60 <prvInitialiseNewTask+0x134>)
 8002c30:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c34:	4a0b      	ldr	r2, [pc, #44]	; (8002c64 <prvInitialiseNewTask+0x138>)
 8002c36:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002c38:	683a      	ldr	r2, [r7, #0]
 8002c3a:	68f9      	ldr	r1, [r7, #12]
 8002c3c:	69b8      	ldr	r0, [r7, #24]
 8002c3e:	f001 f90b 	bl	8003e58 <pxPortInitialiseStack>
 8002c42:	4602      	mov	r2, r0
 8002c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c46:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c54:	bf00      	nop
 8002c56:	3720      	adds	r7, #32
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	20001b74 	.word	0x20001b74
 8002c60:	20001bdc 	.word	0x20001bdc
 8002c64:	20001c44 	.word	0x20001c44

08002c68 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002c70:	f001 f9e4 	bl	800403c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002c74:	4b2d      	ldr	r3, [pc, #180]	; (8002d2c <prvAddNewTaskToReadyList+0xc4>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	4a2c      	ldr	r2, [pc, #176]	; (8002d2c <prvAddNewTaskToReadyList+0xc4>)
 8002c7c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002c7e:	4b2c      	ldr	r3, [pc, #176]	; (8002d30 <prvAddNewTaskToReadyList+0xc8>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d109      	bne.n	8002c9a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002c86:	4a2a      	ldr	r2, [pc, #168]	; (8002d30 <prvAddNewTaskToReadyList+0xc8>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002c8c:	4b27      	ldr	r3, [pc, #156]	; (8002d2c <prvAddNewTaskToReadyList+0xc4>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d110      	bne.n	8002cb6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002c94:	f000 fc28 	bl	80034e8 <prvInitialiseTaskLists>
 8002c98:	e00d      	b.n	8002cb6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002c9a:	4b26      	ldr	r3, [pc, #152]	; (8002d34 <prvAddNewTaskToReadyList+0xcc>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d109      	bne.n	8002cb6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ca2:	4b23      	ldr	r3, [pc, #140]	; (8002d30 <prvAddNewTaskToReadyList+0xc8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d802      	bhi.n	8002cb6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002cb0:	4a1f      	ldr	r2, [pc, #124]	; (8002d30 <prvAddNewTaskToReadyList+0xc8>)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002cb6:	4b20      	ldr	r3, [pc, #128]	; (8002d38 <prvAddNewTaskToReadyList+0xd0>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	3301      	adds	r3, #1
 8002cbc:	4a1e      	ldr	r2, [pc, #120]	; (8002d38 <prvAddNewTaskToReadyList+0xd0>)
 8002cbe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002cc0:	4b1d      	ldr	r3, [pc, #116]	; (8002d38 <prvAddNewTaskToReadyList+0xd0>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ccc:	4b1b      	ldr	r3, [pc, #108]	; (8002d3c <prvAddNewTaskToReadyList+0xd4>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d903      	bls.n	8002cdc <prvAddNewTaskToReadyList+0x74>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd8:	4a18      	ldr	r2, [pc, #96]	; (8002d3c <prvAddNewTaskToReadyList+0xd4>)
 8002cda:	6013      	str	r3, [r2, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4a15      	ldr	r2, [pc, #84]	; (8002d40 <prvAddNewTaskToReadyList+0xd8>)
 8002cea:	441a      	add	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3304      	adds	r3, #4
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	f7ff f8d1 	bl	8001e9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002cf8:	f001 f9d0 	bl	800409c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002cfc:	4b0d      	ldr	r3, [pc, #52]	; (8002d34 <prvAddNewTaskToReadyList+0xcc>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00e      	beq.n	8002d22 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002d04:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <prvAddNewTaskToReadyList+0xc8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d207      	bcs.n	8002d22 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002d12:	4b0c      	ldr	r3, [pc, #48]	; (8002d44 <prvAddNewTaskToReadyList+0xdc>)
 8002d14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	f3bf 8f4f 	dsb	sy
 8002d1e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	20000dfc 	.word	0x20000dfc
 8002d30:	20000928 	.word	0x20000928
 8002d34:	20000e08 	.word	0x20000e08
 8002d38:	20000e18 	.word	0x20000e18
 8002d3c:	20000e04 	.word	0x20000e04
 8002d40:	2000092c 	.word	0x2000092c
 8002d44:	e000ed04 	.word	0xe000ed04

08002d48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d017      	beq.n	8002d8a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002d5a:	4b13      	ldr	r3, [pc, #76]	; (8002da8 <vTaskDelay+0x60>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00a      	beq.n	8002d78 <vTaskDelay+0x30>
	__asm volatile
 8002d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d66:	f383 8811 	msr	BASEPRI, r3
 8002d6a:	f3bf 8f6f 	isb	sy
 8002d6e:	f3bf 8f4f 	dsb	sy
 8002d72:	60bb      	str	r3, [r7, #8]
}
 8002d74:	bf00      	nop
 8002d76:	e7fe      	b.n	8002d76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002d78:	f000 f88a 	bl	8002e90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fd04 	bl	800378c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002d84:	f000 f892 	bl	8002eac <xTaskResumeAll>
 8002d88:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d107      	bne.n	8002da0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <vTaskDelay+0x64>)
 8002d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	f3bf 8f4f 	dsb	sy
 8002d9c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002da0:	bf00      	nop
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	20000e24 	.word	0x20000e24
 8002dac:	e000ed04 	.word	0xe000ed04

08002db0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08a      	sub	sp, #40	; 0x28
 8002db4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002db6:	2300      	movs	r3, #0
 8002db8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002dbe:	463a      	mov	r2, r7
 8002dc0:	1d39      	adds	r1, r7, #4
 8002dc2:	f107 0308 	add.w	r3, r7, #8
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff f80a 	bl	8001de0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002dcc:	6839      	ldr	r1, [r7, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68ba      	ldr	r2, [r7, #8]
 8002dd2:	9202      	str	r2, [sp, #8]
 8002dd4:	9301      	str	r3, [sp, #4]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	2300      	movs	r3, #0
 8002ddc:	460a      	mov	r2, r1
 8002dde:	4924      	ldr	r1, [pc, #144]	; (8002e70 <vTaskStartScheduler+0xc0>)
 8002de0:	4824      	ldr	r0, [pc, #144]	; (8002e74 <vTaskStartScheduler+0xc4>)
 8002de2:	f7ff fe01 	bl	80029e8 <xTaskCreateStatic>
 8002de6:	4603      	mov	r3, r0
 8002de8:	4a23      	ldr	r2, [pc, #140]	; (8002e78 <vTaskStartScheduler+0xc8>)
 8002dea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002dec:	4b22      	ldr	r3, [pc, #136]	; (8002e78 <vTaskStartScheduler+0xc8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d002      	beq.n	8002dfa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002df4:	2301      	movs	r3, #1
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	e001      	b.n	8002dfe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d102      	bne.n	8002e0a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002e04:	f000 fd16 	bl	8003834 <xTimerCreateTimerTask>
 8002e08:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d11b      	bne.n	8002e48 <vTaskStartScheduler+0x98>
	__asm volatile
 8002e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e14:	f383 8811 	msr	BASEPRI, r3
 8002e18:	f3bf 8f6f 	isb	sy
 8002e1c:	f3bf 8f4f 	dsb	sy
 8002e20:	613b      	str	r3, [r7, #16]
}
 8002e22:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002e24:	4b15      	ldr	r3, [pc, #84]	; (8002e7c <vTaskStartScheduler+0xcc>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	3354      	adds	r3, #84	; 0x54
 8002e2a:	4a15      	ldr	r2, [pc, #84]	; (8002e80 <vTaskStartScheduler+0xd0>)
 8002e2c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002e2e:	4b15      	ldr	r3, [pc, #84]	; (8002e84 <vTaskStartScheduler+0xd4>)
 8002e30:	f04f 32ff 	mov.w	r2, #4294967295
 8002e34:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002e36:	4b14      	ldr	r3, [pc, #80]	; (8002e88 <vTaskStartScheduler+0xd8>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002e3c:	4b13      	ldr	r3, [pc, #76]	; (8002e8c <vTaskStartScheduler+0xdc>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002e42:	f001 f889 	bl	8003f58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002e46:	e00e      	b.n	8002e66 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4e:	d10a      	bne.n	8002e66 <vTaskStartScheduler+0xb6>
	__asm volatile
 8002e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e54:	f383 8811 	msr	BASEPRI, r3
 8002e58:	f3bf 8f6f 	isb	sy
 8002e5c:	f3bf 8f4f 	dsb	sy
 8002e60:	60fb      	str	r3, [r7, #12]
}
 8002e62:	bf00      	nop
 8002e64:	e7fe      	b.n	8002e64 <vTaskStartScheduler+0xb4>
}
 8002e66:	bf00      	nop
 8002e68:	3718      	adds	r7, #24
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	080047e8 	.word	0x080047e8
 8002e74:	080034b9 	.word	0x080034b9
 8002e78:	20000e20 	.word	0x20000e20
 8002e7c:	20000928 	.word	0x20000928
 8002e80:	2000005c 	.word	0x2000005c
 8002e84:	20000e1c 	.word	0x20000e1c
 8002e88:	20000e08 	.word	0x20000e08
 8002e8c:	20000e00 	.word	0x20000e00

08002e90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002e94:	4b04      	ldr	r3, [pc, #16]	; (8002ea8 <vTaskSuspendAll+0x18>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	4a03      	ldr	r2, [pc, #12]	; (8002ea8 <vTaskSuspendAll+0x18>)
 8002e9c:	6013      	str	r3, [r2, #0]
}
 8002e9e:	bf00      	nop
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000e24 	.word	0x20000e24

08002eac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002eba:	4b42      	ldr	r3, [pc, #264]	; (8002fc4 <xTaskResumeAll+0x118>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10a      	bne.n	8002ed8 <xTaskResumeAll+0x2c>
	__asm volatile
 8002ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ec6:	f383 8811 	msr	BASEPRI, r3
 8002eca:	f3bf 8f6f 	isb	sy
 8002ece:	f3bf 8f4f 	dsb	sy
 8002ed2:	603b      	str	r3, [r7, #0]
}
 8002ed4:	bf00      	nop
 8002ed6:	e7fe      	b.n	8002ed6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002ed8:	f001 f8b0 	bl	800403c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002edc:	4b39      	ldr	r3, [pc, #228]	; (8002fc4 <xTaskResumeAll+0x118>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	4a38      	ldr	r2, [pc, #224]	; (8002fc4 <xTaskResumeAll+0x118>)
 8002ee4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ee6:	4b37      	ldr	r3, [pc, #220]	; (8002fc4 <xTaskResumeAll+0x118>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d162      	bne.n	8002fb4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002eee:	4b36      	ldr	r3, [pc, #216]	; (8002fc8 <xTaskResumeAll+0x11c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d05e      	beq.n	8002fb4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002ef6:	e02f      	b.n	8002f58 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002ef8:	4b34      	ldr	r3, [pc, #208]	; (8002fcc <xTaskResumeAll+0x120>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	3318      	adds	r3, #24
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff f823 	bl	8001f50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	3304      	adds	r3, #4
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f7ff f81e 	bl	8001f50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f18:	4b2d      	ldr	r3, [pc, #180]	; (8002fd0 <xTaskResumeAll+0x124>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d903      	bls.n	8002f28 <xTaskResumeAll+0x7c>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	4a2a      	ldr	r2, [pc, #168]	; (8002fd0 <xTaskResumeAll+0x124>)
 8002f26:	6013      	str	r3, [r2, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4a27      	ldr	r2, [pc, #156]	; (8002fd4 <xTaskResumeAll+0x128>)
 8002f36:	441a      	add	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4610      	mov	r0, r2
 8002f40:	f7fe ffab 	bl	8001e9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f48:	4b23      	ldr	r3, [pc, #140]	; (8002fd8 <xTaskResumeAll+0x12c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d302      	bcc.n	8002f58 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8002f52:	4b22      	ldr	r3, [pc, #136]	; (8002fdc <xTaskResumeAll+0x130>)
 8002f54:	2201      	movs	r2, #1
 8002f56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f58:	4b1c      	ldr	r3, [pc, #112]	; (8002fcc <xTaskResumeAll+0x120>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1cb      	bne.n	8002ef8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002f66:	f000 fb61 	bl	800362c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002f6a:	4b1d      	ldr	r3, [pc, #116]	; (8002fe0 <xTaskResumeAll+0x134>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d010      	beq.n	8002f98 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002f76:	f000 f845 	bl	8003004 <xTaskIncrementTick>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d002      	beq.n	8002f86 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002f80:	4b16      	ldr	r3, [pc, #88]	; (8002fdc <xTaskResumeAll+0x130>)
 8002f82:	2201      	movs	r2, #1
 8002f84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f1      	bne.n	8002f76 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8002f92:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <xTaskResumeAll+0x134>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002f98:	4b10      	ldr	r3, [pc, #64]	; (8002fdc <xTaskResumeAll+0x130>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d009      	beq.n	8002fb4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002fa4:	4b0f      	ldr	r3, [pc, #60]	; (8002fe4 <xTaskResumeAll+0x138>)
 8002fa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	f3bf 8f4f 	dsb	sy
 8002fb0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002fb4:	f001 f872 	bl	800409c <vPortExitCritical>

	return xAlreadyYielded;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000e24 	.word	0x20000e24
 8002fc8:	20000dfc 	.word	0x20000dfc
 8002fcc:	20000dbc 	.word	0x20000dbc
 8002fd0:	20000e04 	.word	0x20000e04
 8002fd4:	2000092c 	.word	0x2000092c
 8002fd8:	20000928 	.word	0x20000928
 8002fdc:	20000e10 	.word	0x20000e10
 8002fe0:	20000e0c 	.word	0x20000e0c
 8002fe4:	e000ed04 	.word	0xe000ed04

08002fe8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002fee:	4b04      	ldr	r3, [pc, #16]	; (8003000 <xTaskGetTickCount+0x18>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002ff4:	687b      	ldr	r3, [r7, #4]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr
 8003000:	20000e00 	.word	0x20000e00

08003004 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800300a:	2300      	movs	r3, #0
 800300c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800300e:	4b51      	ldr	r3, [pc, #324]	; (8003154 <xTaskIncrementTick+0x150>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	f040 808e 	bne.w	8003134 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003018:	4b4f      	ldr	r3, [pc, #316]	; (8003158 <xTaskIncrementTick+0x154>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3301      	adds	r3, #1
 800301e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003020:	4a4d      	ldr	r2, [pc, #308]	; (8003158 <xTaskIncrementTick+0x154>)
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d120      	bne.n	800306e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800302c:	4b4b      	ldr	r3, [pc, #300]	; (800315c <xTaskIncrementTick+0x158>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00a      	beq.n	800304c <xTaskIncrementTick+0x48>
	__asm volatile
 8003036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800303a:	f383 8811 	msr	BASEPRI, r3
 800303e:	f3bf 8f6f 	isb	sy
 8003042:	f3bf 8f4f 	dsb	sy
 8003046:	603b      	str	r3, [r7, #0]
}
 8003048:	bf00      	nop
 800304a:	e7fe      	b.n	800304a <xTaskIncrementTick+0x46>
 800304c:	4b43      	ldr	r3, [pc, #268]	; (800315c <xTaskIncrementTick+0x158>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	4b43      	ldr	r3, [pc, #268]	; (8003160 <xTaskIncrementTick+0x15c>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a41      	ldr	r2, [pc, #260]	; (800315c <xTaskIncrementTick+0x158>)
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	4a41      	ldr	r2, [pc, #260]	; (8003160 <xTaskIncrementTick+0x15c>)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	4b40      	ldr	r3, [pc, #256]	; (8003164 <xTaskIncrementTick+0x160>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	3301      	adds	r3, #1
 8003066:	4a3f      	ldr	r2, [pc, #252]	; (8003164 <xTaskIncrementTick+0x160>)
 8003068:	6013      	str	r3, [r2, #0]
 800306a:	f000 fadf 	bl	800362c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800306e:	4b3e      	ldr	r3, [pc, #248]	; (8003168 <xTaskIncrementTick+0x164>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	429a      	cmp	r2, r3
 8003076:	d34e      	bcc.n	8003116 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003078:	4b38      	ldr	r3, [pc, #224]	; (800315c <xTaskIncrementTick+0x158>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d101      	bne.n	8003086 <xTaskIncrementTick+0x82>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <xTaskIncrementTick+0x84>
 8003086:	2300      	movs	r3, #0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d004      	beq.n	8003096 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800308c:	4b36      	ldr	r3, [pc, #216]	; (8003168 <xTaskIncrementTick+0x164>)
 800308e:	f04f 32ff 	mov.w	r2, #4294967295
 8003092:	601a      	str	r2, [r3, #0]
					break;
 8003094:	e03f      	b.n	8003116 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003096:	4b31      	ldr	r3, [pc, #196]	; (800315c <xTaskIncrementTick+0x158>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d203      	bcs.n	80030b6 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80030ae:	4a2e      	ldr	r2, [pc, #184]	; (8003168 <xTaskIncrementTick+0x164>)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6013      	str	r3, [r2, #0]
						break;
 80030b4:	e02f      	b.n	8003116 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	3304      	adds	r3, #4
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe ff48 	bl	8001f50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d004      	beq.n	80030d2 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	3318      	adds	r3, #24
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fe ff3f 	bl	8001f50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d6:	4b25      	ldr	r3, [pc, #148]	; (800316c <xTaskIncrementTick+0x168>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d903      	bls.n	80030e6 <xTaskIncrementTick+0xe2>
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e2:	4a22      	ldr	r2, [pc, #136]	; (800316c <xTaskIncrementTick+0x168>)
 80030e4:	6013      	str	r3, [r2, #0]
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ea:	4613      	mov	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4413      	add	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	4a1f      	ldr	r2, [pc, #124]	; (8003170 <xTaskIncrementTick+0x16c>)
 80030f4:	441a      	add	r2, r3
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3304      	adds	r3, #4
 80030fa:	4619      	mov	r1, r3
 80030fc:	4610      	mov	r0, r2
 80030fe:	f7fe fecc 	bl	8001e9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003106:	4b1b      	ldr	r3, [pc, #108]	; (8003174 <xTaskIncrementTick+0x170>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310c:	429a      	cmp	r2, r3
 800310e:	d3b3      	bcc.n	8003078 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003110:	2301      	movs	r3, #1
 8003112:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003114:	e7b0      	b.n	8003078 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003116:	4b17      	ldr	r3, [pc, #92]	; (8003174 <xTaskIncrementTick+0x170>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800311c:	4914      	ldr	r1, [pc, #80]	; (8003170 <xTaskIncrementTick+0x16c>)
 800311e:	4613      	mov	r3, r2
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	4413      	add	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	440b      	add	r3, r1
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d907      	bls.n	800313e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800312e:	2301      	movs	r3, #1
 8003130:	617b      	str	r3, [r7, #20]
 8003132:	e004      	b.n	800313e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003134:	4b10      	ldr	r3, [pc, #64]	; (8003178 <xTaskIncrementTick+0x174>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	3301      	adds	r3, #1
 800313a:	4a0f      	ldr	r2, [pc, #60]	; (8003178 <xTaskIncrementTick+0x174>)
 800313c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800313e:	4b0f      	ldr	r3, [pc, #60]	; (800317c <xTaskIncrementTick+0x178>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8003146:	2301      	movs	r3, #1
 8003148:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800314a:	697b      	ldr	r3, [r7, #20]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3718      	adds	r7, #24
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	20000e24 	.word	0x20000e24
 8003158:	20000e00 	.word	0x20000e00
 800315c:	20000db4 	.word	0x20000db4
 8003160:	20000db8 	.word	0x20000db8
 8003164:	20000e14 	.word	0x20000e14
 8003168:	20000e1c 	.word	0x20000e1c
 800316c:	20000e04 	.word	0x20000e04
 8003170:	2000092c 	.word	0x2000092c
 8003174:	20000928 	.word	0x20000928
 8003178:	20000e0c 	.word	0x20000e0c
 800317c:	20000e10 	.word	0x20000e10

08003180 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003186:	4b2a      	ldr	r3, [pc, #168]	; (8003230 <vTaskSwitchContext+0xb0>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800318e:	4b29      	ldr	r3, [pc, #164]	; (8003234 <vTaskSwitchContext+0xb4>)
 8003190:	2201      	movs	r2, #1
 8003192:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003194:	e046      	b.n	8003224 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8003196:	4b27      	ldr	r3, [pc, #156]	; (8003234 <vTaskSwitchContext+0xb4>)
 8003198:	2200      	movs	r2, #0
 800319a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800319c:	4b26      	ldr	r3, [pc, #152]	; (8003238 <vTaskSwitchContext+0xb8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	e010      	b.n	80031c6 <vTaskSwitchContext+0x46>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10a      	bne.n	80031c0 <vTaskSwitchContext+0x40>
	__asm volatile
 80031aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ae:	f383 8811 	msr	BASEPRI, r3
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	607b      	str	r3, [r7, #4]
}
 80031bc:	bf00      	nop
 80031be:	e7fe      	b.n	80031be <vTaskSwitchContext+0x3e>
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	3b01      	subs	r3, #1
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	491d      	ldr	r1, [pc, #116]	; (800323c <vTaskSwitchContext+0xbc>)
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	4613      	mov	r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	4413      	add	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	440b      	add	r3, r1
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d0e4      	beq.n	80031a4 <vTaskSwitchContext+0x24>
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	4613      	mov	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	4a15      	ldr	r2, [pc, #84]	; (800323c <vTaskSwitchContext+0xbc>)
 80031e6:	4413      	add	r3, r2
 80031e8:	60bb      	str	r3, [r7, #8]
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	605a      	str	r2, [r3, #4]
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	685a      	ldr	r2, [r3, #4]
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	3308      	adds	r3, #8
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d104      	bne.n	800320a <vTaskSwitchContext+0x8a>
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	685a      	ldr	r2, [r3, #4]
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	605a      	str	r2, [r3, #4]
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	4a0b      	ldr	r2, [pc, #44]	; (8003240 <vTaskSwitchContext+0xc0>)
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	4a08      	ldr	r2, [pc, #32]	; (8003238 <vTaskSwitchContext+0xb8>)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <vTaskSwitchContext+0xc0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	3354      	adds	r3, #84	; 0x54
 8003220:	4a08      	ldr	r2, [pc, #32]	; (8003244 <vTaskSwitchContext+0xc4>)
 8003222:	6013      	str	r3, [r2, #0]
}
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	bc80      	pop	{r7}
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	20000e24 	.word	0x20000e24
 8003234:	20000e10 	.word	0x20000e10
 8003238:	20000e04 	.word	0x20000e04
 800323c:	2000092c 	.word	0x2000092c
 8003240:	20000928 	.word	0x20000928
 8003244:	2000005c 	.word	0x2000005c

08003248 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b084      	sub	sp, #16
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10a      	bne.n	800326e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800325c:	f383 8811 	msr	BASEPRI, r3
 8003260:	f3bf 8f6f 	isb	sy
 8003264:	f3bf 8f4f 	dsb	sy
 8003268:	60fb      	str	r3, [r7, #12]
}
 800326a:	bf00      	nop
 800326c:	e7fe      	b.n	800326c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800326e:	4b07      	ldr	r3, [pc, #28]	; (800328c <vTaskPlaceOnEventList+0x44>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3318      	adds	r3, #24
 8003274:	4619      	mov	r1, r3
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7fe fe32 	bl	8001ee0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800327c:	2101      	movs	r1, #1
 800327e:	6838      	ldr	r0, [r7, #0]
 8003280:	f000 fa84 	bl	800378c <prvAddCurrentTaskToDelayedList>
}
 8003284:	bf00      	nop
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	20000928 	.word	0x20000928

08003290 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10a      	bne.n	80032b8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80032a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a6:	f383 8811 	msr	BASEPRI, r3
 80032aa:	f3bf 8f6f 	isb	sy
 80032ae:	f3bf 8f4f 	dsb	sy
 80032b2:	617b      	str	r3, [r7, #20]
}
 80032b4:	bf00      	nop
 80032b6:	e7fe      	b.n	80032b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80032b8:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <vTaskPlaceOnEventListRestricted+0x54>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	3318      	adds	r3, #24
 80032be:	4619      	mov	r1, r3
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7fe fdea 	bl	8001e9a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d002      	beq.n	80032d2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80032cc:	f04f 33ff 	mov.w	r3, #4294967295
 80032d0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80032d2:	6879      	ldr	r1, [r7, #4]
 80032d4:	68b8      	ldr	r0, [r7, #8]
 80032d6:	f000 fa59 	bl	800378c <prvAddCurrentTaskToDelayedList>
	}
 80032da:	bf00      	nop
 80032dc:	3718      	adds	r7, #24
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20000928 	.word	0x20000928

080032e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10a      	bne.n	8003314 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80032fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003302:	f383 8811 	msr	BASEPRI, r3
 8003306:	f3bf 8f6f 	isb	sy
 800330a:	f3bf 8f4f 	dsb	sy
 800330e:	60fb      	str	r3, [r7, #12]
}
 8003310:	bf00      	nop
 8003312:	e7fe      	b.n	8003312 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	3318      	adds	r3, #24
 8003318:	4618      	mov	r0, r3
 800331a:	f7fe fe19 	bl	8001f50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800331e:	4b1e      	ldr	r3, [pc, #120]	; (8003398 <xTaskRemoveFromEventList+0xb0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d11d      	bne.n	8003362 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	3304      	adds	r3, #4
 800332a:	4618      	mov	r0, r3
 800332c:	f7fe fe10 	bl	8001f50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003334:	4b19      	ldr	r3, [pc, #100]	; (800339c <xTaskRemoveFromEventList+0xb4>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	429a      	cmp	r2, r3
 800333a:	d903      	bls.n	8003344 <xTaskRemoveFromEventList+0x5c>
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003340:	4a16      	ldr	r2, [pc, #88]	; (800339c <xTaskRemoveFromEventList+0xb4>)
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003348:	4613      	mov	r3, r2
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	4413      	add	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	4a13      	ldr	r2, [pc, #76]	; (80033a0 <xTaskRemoveFromEventList+0xb8>)
 8003352:	441a      	add	r2, r3
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	3304      	adds	r3, #4
 8003358:	4619      	mov	r1, r3
 800335a:	4610      	mov	r0, r2
 800335c:	f7fe fd9d 	bl	8001e9a <vListInsertEnd>
 8003360:	e005      	b.n	800336e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	3318      	adds	r3, #24
 8003366:	4619      	mov	r1, r3
 8003368:	480e      	ldr	r0, [pc, #56]	; (80033a4 <xTaskRemoveFromEventList+0xbc>)
 800336a:	f7fe fd96 	bl	8001e9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003372:	4b0d      	ldr	r3, [pc, #52]	; (80033a8 <xTaskRemoveFromEventList+0xc0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003378:	429a      	cmp	r2, r3
 800337a:	d905      	bls.n	8003388 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800337c:	2301      	movs	r3, #1
 800337e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003380:	4b0a      	ldr	r3, [pc, #40]	; (80033ac <xTaskRemoveFromEventList+0xc4>)
 8003382:	2201      	movs	r2, #1
 8003384:	601a      	str	r2, [r3, #0]
 8003386:	e001      	b.n	800338c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003388:	2300      	movs	r3, #0
 800338a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800338c:	697b      	ldr	r3, [r7, #20]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000e24 	.word	0x20000e24
 800339c:	20000e04 	.word	0x20000e04
 80033a0:	2000092c 	.word	0x2000092c
 80033a4:	20000dbc 	.word	0x20000dbc
 80033a8:	20000928 	.word	0x20000928
 80033ac:	20000e10 	.word	0x20000e10

080033b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80033b8:	4b06      	ldr	r3, [pc, #24]	; (80033d4 <vTaskInternalSetTimeOutState+0x24>)
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80033c0:	4b05      	ldr	r3, [pc, #20]	; (80033d8 <vTaskInternalSetTimeOutState+0x28>)
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	605a      	str	r2, [r3, #4]
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	20000e14 	.word	0x20000e14
 80033d8:	20000e00 	.word	0x20000e00

080033dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b088      	sub	sp, #32
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d10a      	bne.n	8003402 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80033ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f0:	f383 8811 	msr	BASEPRI, r3
 80033f4:	f3bf 8f6f 	isb	sy
 80033f8:	f3bf 8f4f 	dsb	sy
 80033fc:	613b      	str	r3, [r7, #16]
}
 80033fe:	bf00      	nop
 8003400:	e7fe      	b.n	8003400 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d10a      	bne.n	800341e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340c:	f383 8811 	msr	BASEPRI, r3
 8003410:	f3bf 8f6f 	isb	sy
 8003414:	f3bf 8f4f 	dsb	sy
 8003418:	60fb      	str	r3, [r7, #12]
}
 800341a:	bf00      	nop
 800341c:	e7fe      	b.n	800341c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800341e:	f000 fe0d 	bl	800403c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003422:	4b1d      	ldr	r3, [pc, #116]	; (8003498 <xTaskCheckForTimeOut+0xbc>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800343a:	d102      	bne.n	8003442 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800343c:	2300      	movs	r3, #0
 800343e:	61fb      	str	r3, [r7, #28]
 8003440:	e023      	b.n	800348a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	4b15      	ldr	r3, [pc, #84]	; (800349c <xTaskCheckForTimeOut+0xc0>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	429a      	cmp	r2, r3
 800344c:	d007      	beq.n	800345e <xTaskCheckForTimeOut+0x82>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	429a      	cmp	r2, r3
 8003456:	d302      	bcc.n	800345e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003458:	2301      	movs	r3, #1
 800345a:	61fb      	str	r3, [r7, #28]
 800345c:	e015      	b.n	800348a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	429a      	cmp	r2, r3
 8003466:	d20b      	bcs.n	8003480 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	1ad2      	subs	r2, r2, r3
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7ff ff9b 	bl	80033b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800347a:	2300      	movs	r3, #0
 800347c:	61fb      	str	r3, [r7, #28]
 800347e:	e004      	b.n	800348a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003486:	2301      	movs	r3, #1
 8003488:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800348a:	f000 fe07 	bl	800409c <vPortExitCritical>

	return xReturn;
 800348e:	69fb      	ldr	r3, [r7, #28]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3720      	adds	r7, #32
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	20000e00 	.word	0x20000e00
 800349c:	20000e14 	.word	0x20000e14

080034a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80034a4:	4b03      	ldr	r3, [pc, #12]	; (80034b4 <vTaskMissedYield+0x14>)
 80034a6:	2201      	movs	r2, #1
 80034a8:	601a      	str	r2, [r3, #0]
}
 80034aa:	bf00      	nop
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bc80      	pop	{r7}
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	20000e10 	.word	0x20000e10

080034b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80034c0:	f000 f852 	bl	8003568 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80034c4:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <prvIdleTask+0x28>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d9f9      	bls.n	80034c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80034cc:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <prvIdleTask+0x2c>)
 80034ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	f3bf 8f4f 	dsb	sy
 80034d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80034dc:	e7f0      	b.n	80034c0 <prvIdleTask+0x8>
 80034de:	bf00      	nop
 80034e0:	2000092c 	.word	0x2000092c
 80034e4:	e000ed04 	.word	0xe000ed04

080034e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034ee:	2300      	movs	r3, #0
 80034f0:	607b      	str	r3, [r7, #4]
 80034f2:	e00c      	b.n	800350e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	4613      	mov	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4a12      	ldr	r2, [pc, #72]	; (8003548 <prvInitialiseTaskLists+0x60>)
 8003500:	4413      	add	r3, r2
 8003502:	4618      	mov	r0, r3
 8003504:	f7fe fc9e 	bl	8001e44 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3301      	adds	r3, #1
 800350c:	607b      	str	r3, [r7, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b37      	cmp	r3, #55	; 0x37
 8003512:	d9ef      	bls.n	80034f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003514:	480d      	ldr	r0, [pc, #52]	; (800354c <prvInitialiseTaskLists+0x64>)
 8003516:	f7fe fc95 	bl	8001e44 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800351a:	480d      	ldr	r0, [pc, #52]	; (8003550 <prvInitialiseTaskLists+0x68>)
 800351c:	f7fe fc92 	bl	8001e44 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003520:	480c      	ldr	r0, [pc, #48]	; (8003554 <prvInitialiseTaskLists+0x6c>)
 8003522:	f7fe fc8f 	bl	8001e44 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003526:	480c      	ldr	r0, [pc, #48]	; (8003558 <prvInitialiseTaskLists+0x70>)
 8003528:	f7fe fc8c 	bl	8001e44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800352c:	480b      	ldr	r0, [pc, #44]	; (800355c <prvInitialiseTaskLists+0x74>)
 800352e:	f7fe fc89 	bl	8001e44 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003532:	4b0b      	ldr	r3, [pc, #44]	; (8003560 <prvInitialiseTaskLists+0x78>)
 8003534:	4a05      	ldr	r2, [pc, #20]	; (800354c <prvInitialiseTaskLists+0x64>)
 8003536:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003538:	4b0a      	ldr	r3, [pc, #40]	; (8003564 <prvInitialiseTaskLists+0x7c>)
 800353a:	4a05      	ldr	r2, [pc, #20]	; (8003550 <prvInitialiseTaskLists+0x68>)
 800353c:	601a      	str	r2, [r3, #0]
}
 800353e:	bf00      	nop
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	2000092c 	.word	0x2000092c
 800354c:	20000d8c 	.word	0x20000d8c
 8003550:	20000da0 	.word	0x20000da0
 8003554:	20000dbc 	.word	0x20000dbc
 8003558:	20000dd0 	.word	0x20000dd0
 800355c:	20000de8 	.word	0x20000de8
 8003560:	20000db4 	.word	0x20000db4
 8003564:	20000db8 	.word	0x20000db8

08003568 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800356e:	e019      	b.n	80035a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003570:	f000 fd64 	bl	800403c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003574:	4b10      	ldr	r3, [pc, #64]	; (80035b8 <prvCheckTasksWaitingTermination+0x50>)
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	3304      	adds	r3, #4
 8003580:	4618      	mov	r0, r3
 8003582:	f7fe fce5 	bl	8001f50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003586:	4b0d      	ldr	r3, [pc, #52]	; (80035bc <prvCheckTasksWaitingTermination+0x54>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	3b01      	subs	r3, #1
 800358c:	4a0b      	ldr	r2, [pc, #44]	; (80035bc <prvCheckTasksWaitingTermination+0x54>)
 800358e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003590:	4b0b      	ldr	r3, [pc, #44]	; (80035c0 <prvCheckTasksWaitingTermination+0x58>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	3b01      	subs	r3, #1
 8003596:	4a0a      	ldr	r2, [pc, #40]	; (80035c0 <prvCheckTasksWaitingTermination+0x58>)
 8003598:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800359a:	f000 fd7f 	bl	800409c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f810 	bl	80035c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80035a4:	4b06      	ldr	r3, [pc, #24]	; (80035c0 <prvCheckTasksWaitingTermination+0x58>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1e1      	bne.n	8003570 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80035ac:	bf00      	nop
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	20000dd0 	.word	0x20000dd0
 80035bc:	20000dfc 	.word	0x20000dfc
 80035c0:	20000de4 	.word	0x20000de4

080035c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b084      	sub	sp, #16
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3354      	adds	r3, #84	; 0x54
 80035d0:	4618      	mov	r0, r3
 80035d2:	f001 f813 	bl	80045fc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d108      	bne.n	80035f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e4:	4618      	mov	r0, r3
 80035e6:	f000 feed 	bl	80043c4 <vPortFree>
				vPortFree( pxTCB );
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 feea 	bl	80043c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80035f0:	e018      	b.n	8003624 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d103      	bne.n	8003604 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 fee1 	bl	80043c4 <vPortFree>
	}
 8003602:	e00f      	b.n	8003624 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800360a:	2b02      	cmp	r3, #2
 800360c:	d00a      	beq.n	8003624 <prvDeleteTCB+0x60>
	__asm volatile
 800360e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003612:	f383 8811 	msr	BASEPRI, r3
 8003616:	f3bf 8f6f 	isb	sy
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	60fb      	str	r3, [r7, #12]
}
 8003620:	bf00      	nop
 8003622:	e7fe      	b.n	8003622 <prvDeleteTCB+0x5e>
	}
 8003624:	bf00      	nop
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003632:	4b0e      	ldr	r3, [pc, #56]	; (800366c <prvResetNextTaskUnblockTime+0x40>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <prvResetNextTaskUnblockTime+0x14>
 800363c:	2301      	movs	r3, #1
 800363e:	e000      	b.n	8003642 <prvResetNextTaskUnblockTime+0x16>
 8003640:	2300      	movs	r3, #0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d004      	beq.n	8003650 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003646:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <prvResetNextTaskUnblockTime+0x44>)
 8003648:	f04f 32ff 	mov.w	r2, #4294967295
 800364c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800364e:	e008      	b.n	8003662 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003650:	4b06      	ldr	r3, [pc, #24]	; (800366c <prvResetNextTaskUnblockTime+0x40>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	4a04      	ldr	r2, [pc, #16]	; (8003670 <prvResetNextTaskUnblockTime+0x44>)
 8003660:	6013      	str	r3, [r2, #0]
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	bc80      	pop	{r7}
 800366a:	4770      	bx	lr
 800366c:	20000db4 	.word	0x20000db4
 8003670:	20000e1c 	.word	0x20000e1c

08003674 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800367a:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <xTaskGetSchedulerState+0x34>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d102      	bne.n	8003688 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003682:	2301      	movs	r3, #1
 8003684:	607b      	str	r3, [r7, #4]
 8003686:	e008      	b.n	800369a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003688:	4b08      	ldr	r3, [pc, #32]	; (80036ac <xTaskGetSchedulerState+0x38>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d102      	bne.n	8003696 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003690:	2302      	movs	r3, #2
 8003692:	607b      	str	r3, [r7, #4]
 8003694:	e001      	b.n	800369a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003696:	2300      	movs	r3, #0
 8003698:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800369a:	687b      	ldr	r3, [r7, #4]
	}
 800369c:	4618      	mov	r0, r3
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bc80      	pop	{r7}
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	20000e08 	.word	0x20000e08
 80036ac:	20000e24 	.word	0x20000e24

080036b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80036bc:	2300      	movs	r3, #0
 80036be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d056      	beq.n	8003774 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80036c6:	4b2e      	ldr	r3, [pc, #184]	; (8003780 <xTaskPriorityDisinherit+0xd0>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d00a      	beq.n	80036e6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80036d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036d4:	f383 8811 	msr	BASEPRI, r3
 80036d8:	f3bf 8f6f 	isb	sy
 80036dc:	f3bf 8f4f 	dsb	sy
 80036e0:	60fb      	str	r3, [r7, #12]
}
 80036e2:	bf00      	nop
 80036e4:	e7fe      	b.n	80036e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10a      	bne.n	8003704 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80036ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f2:	f383 8811 	msr	BASEPRI, r3
 80036f6:	f3bf 8f6f 	isb	sy
 80036fa:	f3bf 8f4f 	dsb	sy
 80036fe:	60bb      	str	r3, [r7, #8]
}
 8003700:	bf00      	nop
 8003702:	e7fe      	b.n	8003702 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003708:	1e5a      	subs	r2, r3, #1
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003716:	429a      	cmp	r2, r3
 8003718:	d02c      	beq.n	8003774 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800371e:	2b00      	cmp	r3, #0
 8003720:	d128      	bne.n	8003774 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	3304      	adds	r3, #4
 8003726:	4618      	mov	r0, r3
 8003728:	f7fe fc12 	bl	8001f50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003738:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003744:	4b0f      	ldr	r3, [pc, #60]	; (8003784 <xTaskPriorityDisinherit+0xd4>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	429a      	cmp	r2, r3
 800374a:	d903      	bls.n	8003754 <xTaskPriorityDisinherit+0xa4>
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003750:	4a0c      	ldr	r2, [pc, #48]	; (8003784 <xTaskPriorityDisinherit+0xd4>)
 8003752:	6013      	str	r3, [r2, #0]
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003758:	4613      	mov	r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	4a09      	ldr	r2, [pc, #36]	; (8003788 <xTaskPriorityDisinherit+0xd8>)
 8003762:	441a      	add	r2, r3
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	3304      	adds	r3, #4
 8003768:	4619      	mov	r1, r3
 800376a:	4610      	mov	r0, r2
 800376c:	f7fe fb95 	bl	8001e9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003770:	2301      	movs	r3, #1
 8003772:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003774:	697b      	ldr	r3, [r7, #20]
	}
 8003776:	4618      	mov	r0, r3
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	20000928 	.word	0x20000928
 8003784:	20000e04 	.word	0x20000e04
 8003788:	2000092c 	.word	0x2000092c

0800378c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003796:	4b21      	ldr	r3, [pc, #132]	; (800381c <prvAddCurrentTaskToDelayedList+0x90>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800379c:	4b20      	ldr	r3, [pc, #128]	; (8003820 <prvAddCurrentTaskToDelayedList+0x94>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	3304      	adds	r3, #4
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fbd4 	bl	8001f50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ae:	d10a      	bne.n	80037c6 <prvAddCurrentTaskToDelayedList+0x3a>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d007      	beq.n	80037c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037b6:	4b1a      	ldr	r3, [pc, #104]	; (8003820 <prvAddCurrentTaskToDelayedList+0x94>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	3304      	adds	r3, #4
 80037bc:	4619      	mov	r1, r3
 80037be:	4819      	ldr	r0, [pc, #100]	; (8003824 <prvAddCurrentTaskToDelayedList+0x98>)
 80037c0:	f7fe fb6b 	bl	8001e9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80037c4:	e026      	b.n	8003814 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80037ce:	4b14      	ldr	r3, [pc, #80]	; (8003820 <prvAddCurrentTaskToDelayedList+0x94>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d209      	bcs.n	80037f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037de:	4b12      	ldr	r3, [pc, #72]	; (8003828 <prvAddCurrentTaskToDelayedList+0x9c>)
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	4b0f      	ldr	r3, [pc, #60]	; (8003820 <prvAddCurrentTaskToDelayedList+0x94>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	3304      	adds	r3, #4
 80037e8:	4619      	mov	r1, r3
 80037ea:	4610      	mov	r0, r2
 80037ec:	f7fe fb78 	bl	8001ee0 <vListInsert>
}
 80037f0:	e010      	b.n	8003814 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80037f2:	4b0e      	ldr	r3, [pc, #56]	; (800382c <prvAddCurrentTaskToDelayedList+0xa0>)
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	4b0a      	ldr	r3, [pc, #40]	; (8003820 <prvAddCurrentTaskToDelayedList+0x94>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	3304      	adds	r3, #4
 80037fc:	4619      	mov	r1, r3
 80037fe:	4610      	mov	r0, r2
 8003800:	f7fe fb6e 	bl	8001ee0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003804:	4b0a      	ldr	r3, [pc, #40]	; (8003830 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	429a      	cmp	r2, r3
 800380c:	d202      	bcs.n	8003814 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800380e:	4a08      	ldr	r2, [pc, #32]	; (8003830 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	6013      	str	r3, [r2, #0]
}
 8003814:	bf00      	nop
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	20000e00 	.word	0x20000e00
 8003820:	20000928 	.word	0x20000928
 8003824:	20000de8 	.word	0x20000de8
 8003828:	20000db8 	.word	0x20000db8
 800382c:	20000db4 	.word	0x20000db4
 8003830:	20000e1c 	.word	0x20000e1c

08003834 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b08a      	sub	sp, #40	; 0x28
 8003838:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800383a:	2300      	movs	r3, #0
 800383c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800383e:	f000 facb 	bl	8003dd8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003842:	4b1c      	ldr	r3, [pc, #112]	; (80038b4 <xTimerCreateTimerTask+0x80>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d021      	beq.n	800388e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800384e:	2300      	movs	r3, #0
 8003850:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003852:	1d3a      	adds	r2, r7, #4
 8003854:	f107 0108 	add.w	r1, r7, #8
 8003858:	f107 030c 	add.w	r3, r7, #12
 800385c:	4618      	mov	r0, r3
 800385e:	f7fe fad7 	bl	8001e10 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003862:	6879      	ldr	r1, [r7, #4]
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	9202      	str	r2, [sp, #8]
 800386a:	9301      	str	r3, [sp, #4]
 800386c:	2302      	movs	r3, #2
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	2300      	movs	r3, #0
 8003872:	460a      	mov	r2, r1
 8003874:	4910      	ldr	r1, [pc, #64]	; (80038b8 <xTimerCreateTimerTask+0x84>)
 8003876:	4811      	ldr	r0, [pc, #68]	; (80038bc <xTimerCreateTimerTask+0x88>)
 8003878:	f7ff f8b6 	bl	80029e8 <xTaskCreateStatic>
 800387c:	4603      	mov	r3, r0
 800387e:	4a10      	ldr	r2, [pc, #64]	; (80038c0 <xTimerCreateTimerTask+0x8c>)
 8003880:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003882:	4b0f      	ldr	r3, [pc, #60]	; (80038c0 <xTimerCreateTimerTask+0x8c>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800388a:	2301      	movs	r3, #1
 800388c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d10a      	bne.n	80038aa <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003898:	f383 8811 	msr	BASEPRI, r3
 800389c:	f3bf 8f6f 	isb	sy
 80038a0:	f3bf 8f4f 	dsb	sy
 80038a4:	613b      	str	r3, [r7, #16]
}
 80038a6:	bf00      	nop
 80038a8:	e7fe      	b.n	80038a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80038aa:	697b      	ldr	r3, [r7, #20]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3718      	adds	r7, #24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20000e58 	.word	0x20000e58
 80038b8:	080047f0 	.word	0x080047f0
 80038bc:	080039e1 	.word	0x080039e1
 80038c0:	20000e5c 	.word	0x20000e5c

080038c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b08a      	sub	sp, #40	; 0x28
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
 80038d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80038d2:	2300      	movs	r3, #0
 80038d4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10a      	bne.n	80038f2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80038dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e0:	f383 8811 	msr	BASEPRI, r3
 80038e4:	f3bf 8f6f 	isb	sy
 80038e8:	f3bf 8f4f 	dsb	sy
 80038ec:	623b      	str	r3, [r7, #32]
}
 80038ee:	bf00      	nop
 80038f0:	e7fe      	b.n	80038f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80038f2:	4b1a      	ldr	r3, [pc, #104]	; (800395c <xTimerGenericCommand+0x98>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d02a      	beq.n	8003950 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	2b05      	cmp	r3, #5
 800390a:	dc18      	bgt.n	800393e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800390c:	f7ff feb2 	bl	8003674 <xTaskGetSchedulerState>
 8003910:	4603      	mov	r3, r0
 8003912:	2b02      	cmp	r3, #2
 8003914:	d109      	bne.n	800392a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003916:	4b11      	ldr	r3, [pc, #68]	; (800395c <xTimerGenericCommand+0x98>)
 8003918:	6818      	ldr	r0, [r3, #0]
 800391a:	f107 0110 	add.w	r1, r7, #16
 800391e:	2300      	movs	r3, #0
 8003920:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003922:	f7fe fc7f 	bl	8002224 <xQueueGenericSend>
 8003926:	6278      	str	r0, [r7, #36]	; 0x24
 8003928:	e012      	b.n	8003950 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800392a:	4b0c      	ldr	r3, [pc, #48]	; (800395c <xTimerGenericCommand+0x98>)
 800392c:	6818      	ldr	r0, [r3, #0]
 800392e:	f107 0110 	add.w	r1, r7, #16
 8003932:	2300      	movs	r3, #0
 8003934:	2200      	movs	r2, #0
 8003936:	f7fe fc75 	bl	8002224 <xQueueGenericSend>
 800393a:	6278      	str	r0, [r7, #36]	; 0x24
 800393c:	e008      	b.n	8003950 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800393e:	4b07      	ldr	r3, [pc, #28]	; (800395c <xTimerGenericCommand+0x98>)
 8003940:	6818      	ldr	r0, [r3, #0]
 8003942:	f107 0110 	add.w	r1, r7, #16
 8003946:	2300      	movs	r3, #0
 8003948:	683a      	ldr	r2, [r7, #0]
 800394a:	f7fe fd69 	bl	8002420 <xQueueGenericSendFromISR>
 800394e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003952:	4618      	mov	r0, r3
 8003954:	3728      	adds	r7, #40	; 0x28
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	20000e58 	.word	0x20000e58

08003960 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b088      	sub	sp, #32
 8003964:	af02      	add	r7, sp, #8
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800396a:	4b1c      	ldr	r3, [pc, #112]	; (80039dc <prvProcessExpiredTimer+0x7c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	3304      	adds	r3, #4
 8003978:	4618      	mov	r0, r3
 800397a:	f7fe fae9 	bl	8001f50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d122      	bne.n	80039cc <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	699a      	ldr	r2, [r3, #24]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	18d1      	adds	r1, r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	6978      	ldr	r0, [r7, #20]
 8003994:	f000 f8c8 	bl	8003b28 <prvInsertTimerInActiveList>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d016      	beq.n	80039cc <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800399e:	2300      	movs	r3, #0
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	2300      	movs	r3, #0
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	2100      	movs	r1, #0
 80039a8:	6978      	ldr	r0, [r7, #20]
 80039aa:	f7ff ff8b 	bl	80038c4 <xTimerGenericCommand>
 80039ae:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10a      	bne.n	80039cc <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80039b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ba:	f383 8811 	msr	BASEPRI, r3
 80039be:	f3bf 8f6f 	isb	sy
 80039c2:	f3bf 8f4f 	dsb	sy
 80039c6:	60fb      	str	r3, [r7, #12]
}
 80039c8:	bf00      	nop
 80039ca:	e7fe      	b.n	80039ca <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d0:	6978      	ldr	r0, [r7, #20]
 80039d2:	4798      	blx	r3
}
 80039d4:	bf00      	nop
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20000e50 	.word	0x20000e50

080039e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80039e8:	f107 0308 	add.w	r3, r7, #8
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f857 	bl	8003aa0 <prvGetNextExpireTime>
 80039f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	4619      	mov	r1, r3
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 f803 	bl	8003a04 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80039fe:	f000 f8d5 	bl	8003bac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003a02:	e7f1      	b.n	80039e8 <prvTimerTask+0x8>

08003a04 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003a0e:	f7ff fa3f 	bl	8002e90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003a12:	f107 0308 	add.w	r3, r7, #8
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 f866 	bl	8003ae8 <prvSampleTimeNow>
 8003a1c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d130      	bne.n	8003a86 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10a      	bne.n	8003a40 <prvProcessTimerOrBlockTask+0x3c>
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d806      	bhi.n	8003a40 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003a32:	f7ff fa3b 	bl	8002eac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003a36:	68f9      	ldr	r1, [r7, #12]
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f7ff ff91 	bl	8003960 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003a3e:	e024      	b.n	8003a8a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d008      	beq.n	8003a58 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003a46:	4b13      	ldr	r3, [pc, #76]	; (8003a94 <prvProcessTimerOrBlockTask+0x90>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	bf0c      	ite	eq
 8003a50:	2301      	moveq	r3, #1
 8003a52:	2300      	movne	r3, #0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003a58:	4b0f      	ldr	r3, [pc, #60]	; (8003a98 <prvProcessTimerOrBlockTask+0x94>)
 8003a5a:	6818      	ldr	r0, [r3, #0]
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	683a      	ldr	r2, [r7, #0]
 8003a64:	4619      	mov	r1, r3
 8003a66:	f7fe ff8b 	bl	8002980 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003a6a:	f7ff fa1f 	bl	8002eac <xTaskResumeAll>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10a      	bne.n	8003a8a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003a74:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <prvProcessTimerOrBlockTask+0x98>)
 8003a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	f3bf 8f6f 	isb	sy
}
 8003a84:	e001      	b.n	8003a8a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003a86:	f7ff fa11 	bl	8002eac <xTaskResumeAll>
}
 8003a8a:	bf00      	nop
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	20000e54 	.word	0x20000e54
 8003a98:	20000e58 	.word	0x20000e58
 8003a9c:	e000ed04 	.word	0xe000ed04

08003aa0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003aa8:	4b0e      	ldr	r3, [pc, #56]	; (8003ae4 <prvGetNextExpireTime+0x44>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	bf0c      	ite	eq
 8003ab2:	2301      	moveq	r3, #1
 8003ab4:	2300      	movne	r3, #0
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	461a      	mov	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d105      	bne.n	8003ad2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ac6:	4b07      	ldr	r3, [pc, #28]	; (8003ae4 <prvGetNextExpireTime+0x44>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	e001      	b.n	8003ad6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bc80      	pop	{r7}
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	20000e50 	.word	0x20000e50

08003ae8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003af0:	f7ff fa7a 	bl	8002fe8 <xTaskGetTickCount>
 8003af4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003af6:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <prvSampleTimeNow+0x3c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d205      	bcs.n	8003b0c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003b00:	f000 f908 	bl	8003d14 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	e002      	b.n	8003b12 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003b12:	4a04      	ldr	r2, [pc, #16]	; (8003b24 <prvSampleTimeNow+0x3c>)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003b18:	68fb      	ldr	r3, [r7, #12]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	20000e60 	.word	0x20000e60

08003b28 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
 8003b34:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003b36:	2300      	movs	r3, #0
 8003b38:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	68ba      	ldr	r2, [r7, #8]
 8003b3e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d812      	bhi.n	8003b74 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	1ad2      	subs	r2, r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d302      	bcc.n	8003b62 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	617b      	str	r3, [r7, #20]
 8003b60:	e01b      	b.n	8003b9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003b62:	4b10      	ldr	r3, [pc, #64]	; (8003ba4 <prvInsertTimerInActiveList+0x7c>)
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	3304      	adds	r3, #4
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	f7fe f9b7 	bl	8001ee0 <vListInsert>
 8003b72:	e012      	b.n	8003b9a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d206      	bcs.n	8003b8a <prvInsertTimerInActiveList+0x62>
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d302      	bcc.n	8003b8a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003b84:	2301      	movs	r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	e007      	b.n	8003b9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003b8a:	4b07      	ldr	r3, [pc, #28]	; (8003ba8 <prvInsertTimerInActiveList+0x80>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	3304      	adds	r3, #4
 8003b92:	4619      	mov	r1, r3
 8003b94:	4610      	mov	r0, r2
 8003b96:	f7fe f9a3 	bl	8001ee0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003b9a:	697b      	ldr	r3, [r7, #20]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20000e54 	.word	0x20000e54
 8003ba8:	20000e50 	.word	0x20000e50

08003bac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b08e      	sub	sp, #56	; 0x38
 8003bb0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003bb2:	e09d      	b.n	8003cf0 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	da18      	bge.n	8003bec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003bba:	1d3b      	adds	r3, r7, #4
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10a      	bne.n	8003bdc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8003bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bca:	f383 8811 	msr	BASEPRI, r3
 8003bce:	f3bf 8f6f 	isb	sy
 8003bd2:	f3bf 8f4f 	dsb	sy
 8003bd6:	61fb      	str	r3, [r7, #28]
}
 8003bd8:	bf00      	nop
 8003bda:	e7fe      	b.n	8003bda <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003be2:	6850      	ldr	r0, [r2, #4]
 8003be4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003be6:	6892      	ldr	r2, [r2, #8]
 8003be8:	4611      	mov	r1, r2
 8003bea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	db7e      	blt.n	8003cf0 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d004      	beq.n	8003c08 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c00:	3304      	adds	r3, #4
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fe f9a4 	bl	8001f50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c08:	463b      	mov	r3, r7
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff ff6c 	bl	8003ae8 <prvSampleTimeNow>
 8003c10:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b09      	cmp	r3, #9
 8003c16:	d86a      	bhi.n	8003cee <prvProcessReceivedCommands+0x142>
 8003c18:	a201      	add	r2, pc, #4	; (adr r2, 8003c20 <prvProcessReceivedCommands+0x74>)
 8003c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c1e:	bf00      	nop
 8003c20:	08003c49 	.word	0x08003c49
 8003c24:	08003c49 	.word	0x08003c49
 8003c28:	08003c49 	.word	0x08003c49
 8003c2c:	08003cf1 	.word	0x08003cf1
 8003c30:	08003ca5 	.word	0x08003ca5
 8003c34:	08003cdd 	.word	0x08003cdd
 8003c38:	08003c49 	.word	0x08003c49
 8003c3c:	08003c49 	.word	0x08003c49
 8003c40:	08003cf1 	.word	0x08003cf1
 8003c44:	08003ca5 	.word	0x08003ca5
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	18d1      	adds	r1, r2, r3
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c56:	f7ff ff67 	bl	8003b28 <prvInsertTimerInActiveList>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d047      	beq.n	8003cf0 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c66:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6a:	69db      	ldr	r3, [r3, #28]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d13f      	bne.n	8003cf0 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003c70:	68ba      	ldr	r2, [r7, #8]
 8003c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	441a      	add	r2, r3
 8003c78:	2300      	movs	r3, #0
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	2100      	movs	r1, #0
 8003c80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c82:	f7ff fe1f 	bl	80038c4 <xTimerGenericCommand>
 8003c86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003c88:	6a3b      	ldr	r3, [r7, #32]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d130      	bne.n	8003cf0 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8003c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c92:	f383 8811 	msr	BASEPRI, r3
 8003c96:	f3bf 8f6f 	isb	sy
 8003c9a:	f3bf 8f4f 	dsb	sy
 8003c9e:	61bb      	str	r3, [r7, #24]
}
 8003ca0:	bf00      	nop
 8003ca2:	e7fe      	b.n	8003ca2 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10a      	bne.n	8003cc8 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8003cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	617b      	str	r3, [r7, #20]
}
 8003cc4:	bf00      	nop
 8003cc6:	e7fe      	b.n	8003cc6 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cca:	699a      	ldr	r2, [r3, #24]
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cce:	18d1      	adds	r1, r2, r3
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cd6:	f7ff ff27 	bl	8003b28 <prvInsertTimerInActiveList>
					break;
 8003cda:	e009      	b.n	8003cf0 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cde:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d104      	bne.n	8003cf0 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8003ce6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ce8:	f000 fb6c 	bl	80043c4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003cec:	e000      	b.n	8003cf0 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 8003cee:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003cf0:	4b07      	ldr	r3, [pc, #28]	; (8003d10 <prvProcessReceivedCommands+0x164>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	1d39      	adds	r1, r7, #4
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f7fe fc29 	bl	8002550 <xQueueReceive>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f47f af57 	bne.w	8003bb4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003d06:	bf00      	nop
 8003d08:	bf00      	nop
 8003d0a:	3730      	adds	r7, #48	; 0x30
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20000e58 	.word	0x20000e58

08003d14 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003d1a:	e045      	b.n	8003da8 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d1c:	4b2c      	ldr	r3, [pc, #176]	; (8003dd0 <prvSwitchTimerLists+0xbc>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d26:	4b2a      	ldr	r3, [pc, #168]	; (8003dd0 <prvSwitchTimerLists+0xbc>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	3304      	adds	r3, #4
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7fe f90b 	bl	8001f50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d12e      	bne.n	8003da8 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	4413      	add	r3, r2
 8003d52:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003d54:	68ba      	ldr	r2, [r7, #8]
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d90e      	bls.n	8003d7a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003d68:	4b19      	ldr	r3, [pc, #100]	; (8003dd0 <prvSwitchTimerLists+0xbc>)
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3304      	adds	r3, #4
 8003d70:	4619      	mov	r1, r3
 8003d72:	4610      	mov	r0, r2
 8003d74:	f7fe f8b4 	bl	8001ee0 <vListInsert>
 8003d78:	e016      	b.n	8003da8 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	2300      	movs	r3, #0
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	2100      	movs	r1, #0
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f7ff fd9d 	bl	80038c4 <xTimerGenericCommand>
 8003d8a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10a      	bne.n	8003da8 <prvSwitchTimerLists+0x94>
	__asm volatile
 8003d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d96:	f383 8811 	msr	BASEPRI, r3
 8003d9a:	f3bf 8f6f 	isb	sy
 8003d9e:	f3bf 8f4f 	dsb	sy
 8003da2:	603b      	str	r3, [r7, #0]
}
 8003da4:	bf00      	nop
 8003da6:	e7fe      	b.n	8003da6 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003da8:	4b09      	ldr	r3, [pc, #36]	; (8003dd0 <prvSwitchTimerLists+0xbc>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1b4      	bne.n	8003d1c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003db2:	4b07      	ldr	r3, [pc, #28]	; (8003dd0 <prvSwitchTimerLists+0xbc>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003db8:	4b06      	ldr	r3, [pc, #24]	; (8003dd4 <prvSwitchTimerLists+0xc0>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a04      	ldr	r2, [pc, #16]	; (8003dd0 <prvSwitchTimerLists+0xbc>)
 8003dbe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003dc0:	4a04      	ldr	r2, [pc, #16]	; (8003dd4 <prvSwitchTimerLists+0xc0>)
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	6013      	str	r3, [r2, #0]
}
 8003dc6:	bf00      	nop
 8003dc8:	3718      	adds	r7, #24
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20000e50 	.word	0x20000e50
 8003dd4:	20000e54 	.word	0x20000e54

08003dd8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003dde:	f000 f92d 	bl	800403c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003de2:	4b15      	ldr	r3, [pc, #84]	; (8003e38 <prvCheckForValidListAndQueue+0x60>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d120      	bne.n	8003e2c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003dea:	4814      	ldr	r0, [pc, #80]	; (8003e3c <prvCheckForValidListAndQueue+0x64>)
 8003dec:	f7fe f82a 	bl	8001e44 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003df0:	4813      	ldr	r0, [pc, #76]	; (8003e40 <prvCheckForValidListAndQueue+0x68>)
 8003df2:	f7fe f827 	bl	8001e44 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003df6:	4b13      	ldr	r3, [pc, #76]	; (8003e44 <prvCheckForValidListAndQueue+0x6c>)
 8003df8:	4a10      	ldr	r2, [pc, #64]	; (8003e3c <prvCheckForValidListAndQueue+0x64>)
 8003dfa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003dfc:	4b12      	ldr	r3, [pc, #72]	; (8003e48 <prvCheckForValidListAndQueue+0x70>)
 8003dfe:	4a10      	ldr	r2, [pc, #64]	; (8003e40 <prvCheckForValidListAndQueue+0x68>)
 8003e00:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003e02:	2300      	movs	r3, #0
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	4b11      	ldr	r3, [pc, #68]	; (8003e4c <prvCheckForValidListAndQueue+0x74>)
 8003e08:	4a11      	ldr	r2, [pc, #68]	; (8003e50 <prvCheckForValidListAndQueue+0x78>)
 8003e0a:	2110      	movs	r1, #16
 8003e0c:	200a      	movs	r0, #10
 8003e0e:	f7fe f931 	bl	8002074 <xQueueGenericCreateStatic>
 8003e12:	4603      	mov	r3, r0
 8003e14:	4a08      	ldr	r2, [pc, #32]	; (8003e38 <prvCheckForValidListAndQueue+0x60>)
 8003e16:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003e18:	4b07      	ldr	r3, [pc, #28]	; (8003e38 <prvCheckForValidListAndQueue+0x60>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003e20:	4b05      	ldr	r3, [pc, #20]	; (8003e38 <prvCheckForValidListAndQueue+0x60>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	490b      	ldr	r1, [pc, #44]	; (8003e54 <prvCheckForValidListAndQueue+0x7c>)
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fe fd82 	bl	8002930 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e2c:	f000 f936 	bl	800409c <vPortExitCritical>
}
 8003e30:	bf00      	nop
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000e58 	.word	0x20000e58
 8003e3c:	20000e28 	.word	0x20000e28
 8003e40:	20000e3c 	.word	0x20000e3c
 8003e44:	20000e50 	.word	0x20000e50
 8003e48:	20000e54 	.word	0x20000e54
 8003e4c:	20000f04 	.word	0x20000f04
 8003e50:	20000e64 	.word	0x20000e64
 8003e54:	080047f8 	.word	0x080047f8

08003e58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	3b04      	subs	r3, #4
 8003e68:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	3b04      	subs	r3, #4
 8003e76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	f023 0201 	bic.w	r2, r3, #1
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	3b04      	subs	r3, #4
 8003e86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003e88:	4a08      	ldr	r2, [pc, #32]	; (8003eac <pxPortInitialiseStack+0x54>)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	3b14      	subs	r3, #20
 8003e92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	3b20      	subs	r3, #32
 8003e9e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3714      	adds	r7, #20
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bc80      	pop	{r7}
 8003eaa:	4770      	bx	lr
 8003eac:	08003eb1 	.word	0x08003eb1

08003eb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003eba:	4b12      	ldr	r3, [pc, #72]	; (8003f04 <prvTaskExitError+0x54>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec2:	d00a      	beq.n	8003eda <prvTaskExitError+0x2a>
	__asm volatile
 8003ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec8:	f383 8811 	msr	BASEPRI, r3
 8003ecc:	f3bf 8f6f 	isb	sy
 8003ed0:	f3bf 8f4f 	dsb	sy
 8003ed4:	60fb      	str	r3, [r7, #12]
}
 8003ed6:	bf00      	nop
 8003ed8:	e7fe      	b.n	8003ed8 <prvTaskExitError+0x28>
	__asm volatile
 8003eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ede:	f383 8811 	msr	BASEPRI, r3
 8003ee2:	f3bf 8f6f 	isb	sy
 8003ee6:	f3bf 8f4f 	dsb	sy
 8003eea:	60bb      	str	r3, [r7, #8]
}
 8003eec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003eee:	bf00      	nop
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0fc      	beq.n	8003ef0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003ef6:	bf00      	nop
 8003ef8:	bf00      	nop
 8003efa:	3714      	adds	r7, #20
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	2000000c 	.word	0x2000000c
	...

08003f10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003f10:	4b07      	ldr	r3, [pc, #28]	; (8003f30 <pxCurrentTCBConst2>)
 8003f12:	6819      	ldr	r1, [r3, #0]
 8003f14:	6808      	ldr	r0, [r1, #0]
 8003f16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003f1a:	f380 8809 	msr	PSP, r0
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f04f 0000 	mov.w	r0, #0
 8003f26:	f380 8811 	msr	BASEPRI, r0
 8003f2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8003f2e:	4770      	bx	lr

08003f30 <pxCurrentTCBConst2>:
 8003f30:	20000928 	.word	0x20000928
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003f34:	bf00      	nop
 8003f36:	bf00      	nop

08003f38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003f38:	4806      	ldr	r0, [pc, #24]	; (8003f54 <prvPortStartFirstTask+0x1c>)
 8003f3a:	6800      	ldr	r0, [r0, #0]
 8003f3c:	6800      	ldr	r0, [r0, #0]
 8003f3e:	f380 8808 	msr	MSP, r0
 8003f42:	b662      	cpsie	i
 8003f44:	b661      	cpsie	f
 8003f46:	f3bf 8f4f 	dsb	sy
 8003f4a:	f3bf 8f6f 	isb	sy
 8003f4e:	df00      	svc	0
 8003f50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003f52:	bf00      	nop
 8003f54:	e000ed08 	.word	0xe000ed08

08003f58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003f5e:	4b32      	ldr	r3, [pc, #200]	; (8004028 <xPortStartScheduler+0xd0>)
 8003f60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	22ff      	movs	r2, #255	; 0xff
 8003f6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003f78:	78fb      	ldrb	r3, [r7, #3]
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	4b2a      	ldr	r3, [pc, #168]	; (800402c <xPortStartScheduler+0xd4>)
 8003f84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003f86:	4b2a      	ldr	r3, [pc, #168]	; (8004030 <xPortStartScheduler+0xd8>)
 8003f88:	2207      	movs	r2, #7
 8003f8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003f8c:	e009      	b.n	8003fa2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8003f8e:	4b28      	ldr	r3, [pc, #160]	; (8004030 <xPortStartScheduler+0xd8>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	3b01      	subs	r3, #1
 8003f94:	4a26      	ldr	r2, [pc, #152]	; (8004030 <xPortStartScheduler+0xd8>)
 8003f96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003f98:	78fb      	ldrb	r3, [r7, #3]
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003fa2:	78fb      	ldrb	r3, [r7, #3]
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003faa:	2b80      	cmp	r3, #128	; 0x80
 8003fac:	d0ef      	beq.n	8003f8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003fae:	4b20      	ldr	r3, [pc, #128]	; (8004030 <xPortStartScheduler+0xd8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f1c3 0307 	rsb	r3, r3, #7
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d00a      	beq.n	8003fd0 <xPortStartScheduler+0x78>
	__asm volatile
 8003fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fbe:	f383 8811 	msr	BASEPRI, r3
 8003fc2:	f3bf 8f6f 	isb	sy
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	60bb      	str	r3, [r7, #8]
}
 8003fcc:	bf00      	nop
 8003fce:	e7fe      	b.n	8003fce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003fd0:	4b17      	ldr	r3, [pc, #92]	; (8004030 <xPortStartScheduler+0xd8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	021b      	lsls	r3, r3, #8
 8003fd6:	4a16      	ldr	r2, [pc, #88]	; (8004030 <xPortStartScheduler+0xd8>)
 8003fd8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003fda:	4b15      	ldr	r3, [pc, #84]	; (8004030 <xPortStartScheduler+0xd8>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003fe2:	4a13      	ldr	r2, [pc, #76]	; (8004030 <xPortStartScheduler+0xd8>)
 8003fe4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003fee:	4b11      	ldr	r3, [pc, #68]	; (8004034 <xPortStartScheduler+0xdc>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4a10      	ldr	r2, [pc, #64]	; (8004034 <xPortStartScheduler+0xdc>)
 8003ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ff8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003ffa:	4b0e      	ldr	r3, [pc, #56]	; (8004034 <xPortStartScheduler+0xdc>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a0d      	ldr	r2, [pc, #52]	; (8004034 <xPortStartScheduler+0xdc>)
 8004000:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004004:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004006:	f000 f8b9 	bl	800417c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800400a:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <xPortStartScheduler+0xe0>)
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004010:	f7ff ff92 	bl	8003f38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004014:	f7ff f8b4 	bl	8003180 <vTaskSwitchContext>
	prvTaskExitError();
 8004018:	f7ff ff4a 	bl	8003eb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3710      	adds	r7, #16
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	e000e400 	.word	0xe000e400
 800402c:	20000f54 	.word	0x20000f54
 8004030:	20000f58 	.word	0x20000f58
 8004034:	e000ed20 	.word	0xe000ed20
 8004038:	2000000c 	.word	0x2000000c

0800403c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
	__asm volatile
 8004042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004046:	f383 8811 	msr	BASEPRI, r3
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	f3bf 8f4f 	dsb	sy
 8004052:	607b      	str	r3, [r7, #4]
}
 8004054:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004056:	4b0f      	ldr	r3, [pc, #60]	; (8004094 <vPortEnterCritical+0x58>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	3301      	adds	r3, #1
 800405c:	4a0d      	ldr	r2, [pc, #52]	; (8004094 <vPortEnterCritical+0x58>)
 800405e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004060:	4b0c      	ldr	r3, [pc, #48]	; (8004094 <vPortEnterCritical+0x58>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d10f      	bne.n	8004088 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004068:	4b0b      	ldr	r3, [pc, #44]	; (8004098 <vPortEnterCritical+0x5c>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00a      	beq.n	8004088 <vPortEnterCritical+0x4c>
	__asm volatile
 8004072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004076:	f383 8811 	msr	BASEPRI, r3
 800407a:	f3bf 8f6f 	isb	sy
 800407e:	f3bf 8f4f 	dsb	sy
 8004082:	603b      	str	r3, [r7, #0]
}
 8004084:	bf00      	nop
 8004086:	e7fe      	b.n	8004086 <vPortEnterCritical+0x4a>
	}
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	bc80      	pop	{r7}
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	2000000c 	.word	0x2000000c
 8004098:	e000ed04 	.word	0xe000ed04

0800409c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80040a2:	4b11      	ldr	r3, [pc, #68]	; (80040e8 <vPortExitCritical+0x4c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d10a      	bne.n	80040c0 <vPortExitCritical+0x24>
	__asm volatile
 80040aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ae:	f383 8811 	msr	BASEPRI, r3
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	f3bf 8f4f 	dsb	sy
 80040ba:	607b      	str	r3, [r7, #4]
}
 80040bc:	bf00      	nop
 80040be:	e7fe      	b.n	80040be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80040c0:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <vPortExitCritical+0x4c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	3b01      	subs	r3, #1
 80040c6:	4a08      	ldr	r2, [pc, #32]	; (80040e8 <vPortExitCritical+0x4c>)
 80040c8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80040ca:	4b07      	ldr	r3, [pc, #28]	; (80040e8 <vPortExitCritical+0x4c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d105      	bne.n	80040de <vPortExitCritical+0x42>
 80040d2:	2300      	movs	r3, #0
 80040d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	f383 8811 	msr	BASEPRI, r3
}
 80040dc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr
 80040e8:	2000000c 	.word	0x2000000c
 80040ec:	00000000 	.word	0x00000000

080040f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80040f0:	f3ef 8009 	mrs	r0, PSP
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	4b0d      	ldr	r3, [pc, #52]	; (8004130 <pxCurrentTCBConst>)
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004100:	6010      	str	r0, [r2, #0]
 8004102:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004106:	f04f 0050 	mov.w	r0, #80	; 0x50
 800410a:	f380 8811 	msr	BASEPRI, r0
 800410e:	f7ff f837 	bl	8003180 <vTaskSwitchContext>
 8004112:	f04f 0000 	mov.w	r0, #0
 8004116:	f380 8811 	msr	BASEPRI, r0
 800411a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800411e:	6819      	ldr	r1, [r3, #0]
 8004120:	6808      	ldr	r0, [r1, #0]
 8004122:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004126:	f380 8809 	msr	PSP, r0
 800412a:	f3bf 8f6f 	isb	sy
 800412e:	4770      	bx	lr

08004130 <pxCurrentTCBConst>:
 8004130:	20000928 	.word	0x20000928
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004134:	bf00      	nop
 8004136:	bf00      	nop

08004138 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
	__asm volatile
 800413e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004142:	f383 8811 	msr	BASEPRI, r3
 8004146:	f3bf 8f6f 	isb	sy
 800414a:	f3bf 8f4f 	dsb	sy
 800414e:	607b      	str	r3, [r7, #4]
}
 8004150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004152:	f7fe ff57 	bl	8003004 <xTaskIncrementTick>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d003      	beq.n	8004164 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800415c:	4b06      	ldr	r3, [pc, #24]	; (8004178 <SysTick_Handler+0x40>)
 800415e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004162:	601a      	str	r2, [r3, #0]
 8004164:	2300      	movs	r3, #0
 8004166:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	f383 8811 	msr	BASEPRI, r3
}
 800416e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004170:	bf00      	nop
 8004172:	3708      	adds	r7, #8
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	e000ed04 	.word	0xe000ed04

0800417c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004180:	4b0a      	ldr	r3, [pc, #40]	; (80041ac <vPortSetupTimerInterrupt+0x30>)
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004186:	4b0a      	ldr	r3, [pc, #40]	; (80041b0 <vPortSetupTimerInterrupt+0x34>)
 8004188:	2200      	movs	r2, #0
 800418a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800418c:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <vPortSetupTimerInterrupt+0x38>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a09      	ldr	r2, [pc, #36]	; (80041b8 <vPortSetupTimerInterrupt+0x3c>)
 8004192:	fba2 2303 	umull	r2, r3, r2, r3
 8004196:	099b      	lsrs	r3, r3, #6
 8004198:	4a08      	ldr	r2, [pc, #32]	; (80041bc <vPortSetupTimerInterrupt+0x40>)
 800419a:	3b01      	subs	r3, #1
 800419c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800419e:	4b03      	ldr	r3, [pc, #12]	; (80041ac <vPortSetupTimerInterrupt+0x30>)
 80041a0:	2207      	movs	r2, #7
 80041a2:	601a      	str	r2, [r3, #0]
}
 80041a4:	bf00      	nop
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr
 80041ac:	e000e010 	.word	0xe000e010
 80041b0:	e000e018 	.word	0xe000e018
 80041b4:	20000000 	.word	0x20000000
 80041b8:	10624dd3 	.word	0x10624dd3
 80041bc:	e000e014 	.word	0xe000e014

080041c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80041c6:	f3ef 8305 	mrs	r3, IPSR
 80041ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2b0f      	cmp	r3, #15
 80041d0:	d914      	bls.n	80041fc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80041d2:	4a16      	ldr	r2, [pc, #88]	; (800422c <vPortValidateInterruptPriority+0x6c>)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4413      	add	r3, r2
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80041dc:	4b14      	ldr	r3, [pc, #80]	; (8004230 <vPortValidateInterruptPriority+0x70>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	7afa      	ldrb	r2, [r7, #11]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d20a      	bcs.n	80041fc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80041e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ea:	f383 8811 	msr	BASEPRI, r3
 80041ee:	f3bf 8f6f 	isb	sy
 80041f2:	f3bf 8f4f 	dsb	sy
 80041f6:	607b      	str	r3, [r7, #4]
}
 80041f8:	bf00      	nop
 80041fa:	e7fe      	b.n	80041fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80041fc:	4b0d      	ldr	r3, [pc, #52]	; (8004234 <vPortValidateInterruptPriority+0x74>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004204:	4b0c      	ldr	r3, [pc, #48]	; (8004238 <vPortValidateInterruptPriority+0x78>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	429a      	cmp	r2, r3
 800420a:	d90a      	bls.n	8004222 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800420c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	603b      	str	r3, [r7, #0]
}
 800421e:	bf00      	nop
 8004220:	e7fe      	b.n	8004220 <vPortValidateInterruptPriority+0x60>
	}
 8004222:	bf00      	nop
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr
 800422c:	e000e3f0 	.word	0xe000e3f0
 8004230:	20000f54 	.word	0x20000f54
 8004234:	e000ed0c 	.word	0xe000ed0c
 8004238:	20000f58 	.word	0x20000f58

0800423c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08a      	sub	sp, #40	; 0x28
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004244:	2300      	movs	r3, #0
 8004246:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004248:	f7fe fe22 	bl	8002e90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800424c:	4b58      	ldr	r3, [pc, #352]	; (80043b0 <pvPortMalloc+0x174>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004254:	f000 f910 	bl	8004478 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004258:	4b56      	ldr	r3, [pc, #344]	; (80043b4 <pvPortMalloc+0x178>)
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4013      	ands	r3, r2
 8004260:	2b00      	cmp	r3, #0
 8004262:	f040 808e 	bne.w	8004382 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d01d      	beq.n	80042a8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800426c:	2208      	movs	r2, #8
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4413      	add	r3, r2
 8004272:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	2b00      	cmp	r3, #0
 800427c:	d014      	beq.n	80042a8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f023 0307 	bic.w	r3, r3, #7
 8004284:	3308      	adds	r3, #8
 8004286:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00a      	beq.n	80042a8 <pvPortMalloc+0x6c>
	__asm volatile
 8004292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004296:	f383 8811 	msr	BASEPRI, r3
 800429a:	f3bf 8f6f 	isb	sy
 800429e:	f3bf 8f4f 	dsb	sy
 80042a2:	617b      	str	r3, [r7, #20]
}
 80042a4:	bf00      	nop
 80042a6:	e7fe      	b.n	80042a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d069      	beq.n	8004382 <pvPortMalloc+0x146>
 80042ae:	4b42      	ldr	r3, [pc, #264]	; (80043b8 <pvPortMalloc+0x17c>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d864      	bhi.n	8004382 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80042b8:	4b40      	ldr	r3, [pc, #256]	; (80043bc <pvPortMalloc+0x180>)
 80042ba:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80042bc:	4b3f      	ldr	r3, [pc, #252]	; (80043bc <pvPortMalloc+0x180>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042c2:	e004      	b.n	80042ce <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80042c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80042c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d903      	bls.n	80042e0 <pvPortMalloc+0xa4>
 80042d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1f1      	bne.n	80042c4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80042e0:	4b33      	ldr	r3, [pc, #204]	; (80043b0 <pvPortMalloc+0x174>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d04b      	beq.n	8004382 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2208      	movs	r2, #8
 80042f0:	4413      	add	r3, r2
 80042f2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80042f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	6a3b      	ldr	r3, [r7, #32]
 80042fa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80042fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fe:	685a      	ldr	r2, [r3, #4]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	1ad2      	subs	r2, r2, r3
 8004304:	2308      	movs	r3, #8
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	429a      	cmp	r2, r3
 800430a:	d91f      	bls.n	800434c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800430c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4413      	add	r3, r2
 8004312:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004314:	69bb      	ldr	r3, [r7, #24]
 8004316:	f003 0307 	and.w	r3, r3, #7
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <pvPortMalloc+0xf8>
	__asm volatile
 800431e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004322:	f383 8811 	msr	BASEPRI, r3
 8004326:	f3bf 8f6f 	isb	sy
 800432a:	f3bf 8f4f 	dsb	sy
 800432e:	613b      	str	r3, [r7, #16]
}
 8004330:	bf00      	nop
 8004332:	e7fe      	b.n	8004332 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	1ad2      	subs	r2, r2, r3
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004346:	69b8      	ldr	r0, [r7, #24]
 8004348:	f000 f8f8 	bl	800453c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800434c:	4b1a      	ldr	r3, [pc, #104]	; (80043b8 <pvPortMalloc+0x17c>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	4a18      	ldr	r2, [pc, #96]	; (80043b8 <pvPortMalloc+0x17c>)
 8004358:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800435a:	4b17      	ldr	r3, [pc, #92]	; (80043b8 <pvPortMalloc+0x17c>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	4b18      	ldr	r3, [pc, #96]	; (80043c0 <pvPortMalloc+0x184>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d203      	bcs.n	800436e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004366:	4b14      	ldr	r3, [pc, #80]	; (80043b8 <pvPortMalloc+0x17c>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a15      	ldr	r2, [pc, #84]	; (80043c0 <pvPortMalloc+0x184>)
 800436c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800436e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004370:	685a      	ldr	r2, [r3, #4]
 8004372:	4b10      	ldr	r3, [pc, #64]	; (80043b4 <pvPortMalloc+0x178>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	431a      	orrs	r2, r3
 8004378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800437c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437e:	2200      	movs	r2, #0
 8004380:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004382:	f7fe fd93 	bl	8002eac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	f003 0307 	and.w	r3, r3, #7
 800438c:	2b00      	cmp	r3, #0
 800438e:	d00a      	beq.n	80043a6 <pvPortMalloc+0x16a>
	__asm volatile
 8004390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004394:	f383 8811 	msr	BASEPRI, r3
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	f3bf 8f4f 	dsb	sy
 80043a0:	60fb      	str	r3, [r7, #12]
}
 80043a2:	bf00      	nop
 80043a4:	e7fe      	b.n	80043a4 <pvPortMalloc+0x168>
	return pvReturn;
 80043a6:	69fb      	ldr	r3, [r7, #28]
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3728      	adds	r7, #40	; 0x28
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	20001b64 	.word	0x20001b64
 80043b4:	20001b70 	.word	0x20001b70
 80043b8:	20001b68 	.word	0x20001b68
 80043bc:	20001b5c 	.word	0x20001b5c
 80043c0:	20001b6c 	.word	0x20001b6c

080043c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d048      	beq.n	8004468 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80043d6:	2308      	movs	r3, #8
 80043d8:	425b      	negs	r3, r3
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	4413      	add	r3, r2
 80043de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	4b21      	ldr	r3, [pc, #132]	; (8004470 <vPortFree+0xac>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4013      	ands	r3, r2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10a      	bne.n	8004408 <vPortFree+0x44>
	__asm volatile
 80043f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	60fb      	str	r3, [r7, #12]
}
 8004404:	bf00      	nop
 8004406:	e7fe      	b.n	8004406 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00a      	beq.n	8004426 <vPortFree+0x62>
	__asm volatile
 8004410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	60bb      	str	r3, [r7, #8]
}
 8004422:	bf00      	nop
 8004424:	e7fe      	b.n	8004424 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	685a      	ldr	r2, [r3, #4]
 800442a:	4b11      	ldr	r3, [pc, #68]	; (8004470 <vPortFree+0xac>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4013      	ands	r3, r2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d019      	beq.n	8004468 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d115      	bne.n	8004468 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	4b0b      	ldr	r3, [pc, #44]	; (8004470 <vPortFree+0xac>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	43db      	mvns	r3, r3
 8004446:	401a      	ands	r2, r3
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800444c:	f7fe fd20 	bl	8002e90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	4b07      	ldr	r3, [pc, #28]	; (8004474 <vPortFree+0xb0>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4413      	add	r3, r2
 800445a:	4a06      	ldr	r2, [pc, #24]	; (8004474 <vPortFree+0xb0>)
 800445c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800445e:	6938      	ldr	r0, [r7, #16]
 8004460:	f000 f86c 	bl	800453c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004464:	f7fe fd22 	bl	8002eac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004468:	bf00      	nop
 800446a:	3718      	adds	r7, #24
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	20001b70 	.word	0x20001b70
 8004474:	20001b68 	.word	0x20001b68

08004478 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800447e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004482:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004484:	4b27      	ldr	r3, [pc, #156]	; (8004524 <prvHeapInit+0xac>)
 8004486:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f003 0307 	and.w	r3, r3, #7
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00c      	beq.n	80044ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	3307      	adds	r3, #7
 8004496:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f023 0307 	bic.w	r3, r3, #7
 800449e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	4a1f      	ldr	r2, [pc, #124]	; (8004524 <prvHeapInit+0xac>)
 80044a8:	4413      	add	r3, r2
 80044aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044b0:	4a1d      	ldr	r2, [pc, #116]	; (8004528 <prvHeapInit+0xb0>)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80044b6:	4b1c      	ldr	r3, [pc, #112]	; (8004528 <prvHeapInit+0xb0>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68ba      	ldr	r2, [r7, #8]
 80044c0:	4413      	add	r3, r2
 80044c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80044c4:	2208      	movs	r2, #8
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	1a9b      	subs	r3, r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f023 0307 	bic.w	r3, r3, #7
 80044d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4a15      	ldr	r2, [pc, #84]	; (800452c <prvHeapInit+0xb4>)
 80044d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80044da:	4b14      	ldr	r3, [pc, #80]	; (800452c <prvHeapInit+0xb4>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	2200      	movs	r2, #0
 80044e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80044e2:	4b12      	ldr	r3, [pc, #72]	; (800452c <prvHeapInit+0xb4>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2200      	movs	r2, #0
 80044e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	68fa      	ldr	r2, [r7, #12]
 80044f2:	1ad2      	subs	r2, r2, r3
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044f8:	4b0c      	ldr	r3, [pc, #48]	; (800452c <prvHeapInit+0xb4>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	4a0a      	ldr	r2, [pc, #40]	; (8004530 <prvHeapInit+0xb8>)
 8004506:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	4a09      	ldr	r2, [pc, #36]	; (8004534 <prvHeapInit+0xbc>)
 800450e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004510:	4b09      	ldr	r3, [pc, #36]	; (8004538 <prvHeapInit+0xc0>)
 8004512:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004516:	601a      	str	r2, [r3, #0]
}
 8004518:	bf00      	nop
 800451a:	3714      	adds	r7, #20
 800451c:	46bd      	mov	sp, r7
 800451e:	bc80      	pop	{r7}
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000f5c 	.word	0x20000f5c
 8004528:	20001b5c 	.word	0x20001b5c
 800452c:	20001b64 	.word	0x20001b64
 8004530:	20001b6c 	.word	0x20001b6c
 8004534:	20001b68 	.word	0x20001b68
 8004538:	20001b70 	.word	0x20001b70

0800453c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004544:	4b27      	ldr	r3, [pc, #156]	; (80045e4 <prvInsertBlockIntoFreeList+0xa8>)
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	e002      	b.n	8004550 <prvInsertBlockIntoFreeList+0x14>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	687a      	ldr	r2, [r7, #4]
 8004556:	429a      	cmp	r2, r3
 8004558:	d8f7      	bhi.n	800454a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	68ba      	ldr	r2, [r7, #8]
 8004564:	4413      	add	r3, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	429a      	cmp	r2, r3
 800456a:	d108      	bne.n	800457e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	441a      	add	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	441a      	add	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	429a      	cmp	r2, r3
 8004590:	d118      	bne.n	80045c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	4b14      	ldr	r3, [pc, #80]	; (80045e8 <prvInsertBlockIntoFreeList+0xac>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d00d      	beq.n	80045ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	441a      	add	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	e008      	b.n	80045cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80045ba:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <prvInsertBlockIntoFreeList+0xac>)
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e003      	b.n	80045cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d002      	beq.n	80045da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80045da:	bf00      	nop
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr
 80045e4:	20001b5c 	.word	0x20001b5c
 80045e8:	20001b64 	.word	0x20001b64

080045ec <memset>:
 80045ec:	4603      	mov	r3, r0
 80045ee:	4402      	add	r2, r0
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d100      	bne.n	80045f6 <memset+0xa>
 80045f4:	4770      	bx	lr
 80045f6:	f803 1b01 	strb.w	r1, [r3], #1
 80045fa:	e7f9      	b.n	80045f0 <memset+0x4>

080045fc <_reclaim_reent>:
 80045fc:	4b29      	ldr	r3, [pc, #164]	; (80046a4 <_reclaim_reent+0xa8>)
 80045fe:	b570      	push	{r4, r5, r6, lr}
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4604      	mov	r4, r0
 8004604:	4283      	cmp	r3, r0
 8004606:	d04b      	beq.n	80046a0 <_reclaim_reent+0xa4>
 8004608:	69c3      	ldr	r3, [r0, #28]
 800460a:	b143      	cbz	r3, 800461e <_reclaim_reent+0x22>
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d144      	bne.n	800469c <_reclaim_reent+0xa0>
 8004612:	69e3      	ldr	r3, [r4, #28]
 8004614:	6819      	ldr	r1, [r3, #0]
 8004616:	b111      	cbz	r1, 800461e <_reclaim_reent+0x22>
 8004618:	4620      	mov	r0, r4
 800461a:	f000 f879 	bl	8004710 <_free_r>
 800461e:	6961      	ldr	r1, [r4, #20]
 8004620:	b111      	cbz	r1, 8004628 <_reclaim_reent+0x2c>
 8004622:	4620      	mov	r0, r4
 8004624:	f000 f874 	bl	8004710 <_free_r>
 8004628:	69e1      	ldr	r1, [r4, #28]
 800462a:	b111      	cbz	r1, 8004632 <_reclaim_reent+0x36>
 800462c:	4620      	mov	r0, r4
 800462e:	f000 f86f 	bl	8004710 <_free_r>
 8004632:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004634:	b111      	cbz	r1, 800463c <_reclaim_reent+0x40>
 8004636:	4620      	mov	r0, r4
 8004638:	f000 f86a 	bl	8004710 <_free_r>
 800463c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800463e:	b111      	cbz	r1, 8004646 <_reclaim_reent+0x4a>
 8004640:	4620      	mov	r0, r4
 8004642:	f000 f865 	bl	8004710 <_free_r>
 8004646:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004648:	b111      	cbz	r1, 8004650 <_reclaim_reent+0x54>
 800464a:	4620      	mov	r0, r4
 800464c:	f000 f860 	bl	8004710 <_free_r>
 8004650:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004652:	b111      	cbz	r1, 800465a <_reclaim_reent+0x5e>
 8004654:	4620      	mov	r0, r4
 8004656:	f000 f85b 	bl	8004710 <_free_r>
 800465a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800465c:	b111      	cbz	r1, 8004664 <_reclaim_reent+0x68>
 800465e:	4620      	mov	r0, r4
 8004660:	f000 f856 	bl	8004710 <_free_r>
 8004664:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004666:	b111      	cbz	r1, 800466e <_reclaim_reent+0x72>
 8004668:	4620      	mov	r0, r4
 800466a:	f000 f851 	bl	8004710 <_free_r>
 800466e:	6a23      	ldr	r3, [r4, #32]
 8004670:	b1b3      	cbz	r3, 80046a0 <_reclaim_reent+0xa4>
 8004672:	4620      	mov	r0, r4
 8004674:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004678:	4718      	bx	r3
 800467a:	5949      	ldr	r1, [r1, r5]
 800467c:	b941      	cbnz	r1, 8004690 <_reclaim_reent+0x94>
 800467e:	3504      	adds	r5, #4
 8004680:	69e3      	ldr	r3, [r4, #28]
 8004682:	2d80      	cmp	r5, #128	; 0x80
 8004684:	68d9      	ldr	r1, [r3, #12]
 8004686:	d1f8      	bne.n	800467a <_reclaim_reent+0x7e>
 8004688:	4620      	mov	r0, r4
 800468a:	f000 f841 	bl	8004710 <_free_r>
 800468e:	e7c0      	b.n	8004612 <_reclaim_reent+0x16>
 8004690:	680e      	ldr	r6, [r1, #0]
 8004692:	4620      	mov	r0, r4
 8004694:	f000 f83c 	bl	8004710 <_free_r>
 8004698:	4631      	mov	r1, r6
 800469a:	e7ef      	b.n	800467c <_reclaim_reent+0x80>
 800469c:	2500      	movs	r5, #0
 800469e:	e7ef      	b.n	8004680 <_reclaim_reent+0x84>
 80046a0:	bd70      	pop	{r4, r5, r6, pc}
 80046a2:	bf00      	nop
 80046a4:	2000005c 	.word	0x2000005c

080046a8 <__libc_init_array>:
 80046a8:	b570      	push	{r4, r5, r6, lr}
 80046aa:	2600      	movs	r6, #0
 80046ac:	4d0c      	ldr	r5, [pc, #48]	; (80046e0 <__libc_init_array+0x38>)
 80046ae:	4c0d      	ldr	r4, [pc, #52]	; (80046e4 <__libc_init_array+0x3c>)
 80046b0:	1b64      	subs	r4, r4, r5
 80046b2:	10a4      	asrs	r4, r4, #2
 80046b4:	42a6      	cmp	r6, r4
 80046b6:	d109      	bne.n	80046cc <__libc_init_array+0x24>
 80046b8:	f000 f87e 	bl	80047b8 <_init>
 80046bc:	2600      	movs	r6, #0
 80046be:	4d0a      	ldr	r5, [pc, #40]	; (80046e8 <__libc_init_array+0x40>)
 80046c0:	4c0a      	ldr	r4, [pc, #40]	; (80046ec <__libc_init_array+0x44>)
 80046c2:	1b64      	subs	r4, r4, r5
 80046c4:	10a4      	asrs	r4, r4, #2
 80046c6:	42a6      	cmp	r6, r4
 80046c8:	d105      	bne.n	80046d6 <__libc_init_array+0x2e>
 80046ca:	bd70      	pop	{r4, r5, r6, pc}
 80046cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80046d0:	4798      	blx	r3
 80046d2:	3601      	adds	r6, #1
 80046d4:	e7ee      	b.n	80046b4 <__libc_init_array+0xc>
 80046d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80046da:	4798      	blx	r3
 80046dc:	3601      	adds	r6, #1
 80046de:	e7f2      	b.n	80046c6 <__libc_init_array+0x1e>
 80046e0:	0800482c 	.word	0x0800482c
 80046e4:	0800482c 	.word	0x0800482c
 80046e8:	0800482c 	.word	0x0800482c
 80046ec:	08004830 	.word	0x08004830

080046f0 <__retarget_lock_acquire_recursive>:
 80046f0:	4770      	bx	lr

080046f2 <__retarget_lock_release_recursive>:
 80046f2:	4770      	bx	lr

080046f4 <memcpy>:
 80046f4:	440a      	add	r2, r1
 80046f6:	4291      	cmp	r1, r2
 80046f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80046fc:	d100      	bne.n	8004700 <memcpy+0xc>
 80046fe:	4770      	bx	lr
 8004700:	b510      	push	{r4, lr}
 8004702:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004706:	4291      	cmp	r1, r2
 8004708:	f803 4f01 	strb.w	r4, [r3, #1]!
 800470c:	d1f9      	bne.n	8004702 <memcpy+0xe>
 800470e:	bd10      	pop	{r4, pc}

08004710 <_free_r>:
 8004710:	b538      	push	{r3, r4, r5, lr}
 8004712:	4605      	mov	r5, r0
 8004714:	2900      	cmp	r1, #0
 8004716:	d040      	beq.n	800479a <_free_r+0x8a>
 8004718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800471c:	1f0c      	subs	r4, r1, #4
 800471e:	2b00      	cmp	r3, #0
 8004720:	bfb8      	it	lt
 8004722:	18e4      	addlt	r4, r4, r3
 8004724:	f000 f83c 	bl	80047a0 <__malloc_lock>
 8004728:	4a1c      	ldr	r2, [pc, #112]	; (800479c <_free_r+0x8c>)
 800472a:	6813      	ldr	r3, [r2, #0]
 800472c:	b933      	cbnz	r3, 800473c <_free_r+0x2c>
 800472e:	6063      	str	r3, [r4, #4]
 8004730:	6014      	str	r4, [r2, #0]
 8004732:	4628      	mov	r0, r5
 8004734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004738:	f000 b838 	b.w	80047ac <__malloc_unlock>
 800473c:	42a3      	cmp	r3, r4
 800473e:	d908      	bls.n	8004752 <_free_r+0x42>
 8004740:	6820      	ldr	r0, [r4, #0]
 8004742:	1821      	adds	r1, r4, r0
 8004744:	428b      	cmp	r3, r1
 8004746:	bf01      	itttt	eq
 8004748:	6819      	ldreq	r1, [r3, #0]
 800474a:	685b      	ldreq	r3, [r3, #4]
 800474c:	1809      	addeq	r1, r1, r0
 800474e:	6021      	streq	r1, [r4, #0]
 8004750:	e7ed      	b.n	800472e <_free_r+0x1e>
 8004752:	461a      	mov	r2, r3
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	b10b      	cbz	r3, 800475c <_free_r+0x4c>
 8004758:	42a3      	cmp	r3, r4
 800475a:	d9fa      	bls.n	8004752 <_free_r+0x42>
 800475c:	6811      	ldr	r1, [r2, #0]
 800475e:	1850      	adds	r0, r2, r1
 8004760:	42a0      	cmp	r0, r4
 8004762:	d10b      	bne.n	800477c <_free_r+0x6c>
 8004764:	6820      	ldr	r0, [r4, #0]
 8004766:	4401      	add	r1, r0
 8004768:	1850      	adds	r0, r2, r1
 800476a:	4283      	cmp	r3, r0
 800476c:	6011      	str	r1, [r2, #0]
 800476e:	d1e0      	bne.n	8004732 <_free_r+0x22>
 8004770:	6818      	ldr	r0, [r3, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	4408      	add	r0, r1
 8004776:	6010      	str	r0, [r2, #0]
 8004778:	6053      	str	r3, [r2, #4]
 800477a:	e7da      	b.n	8004732 <_free_r+0x22>
 800477c:	d902      	bls.n	8004784 <_free_r+0x74>
 800477e:	230c      	movs	r3, #12
 8004780:	602b      	str	r3, [r5, #0]
 8004782:	e7d6      	b.n	8004732 <_free_r+0x22>
 8004784:	6820      	ldr	r0, [r4, #0]
 8004786:	1821      	adds	r1, r4, r0
 8004788:	428b      	cmp	r3, r1
 800478a:	bf01      	itttt	eq
 800478c:	6819      	ldreq	r1, [r3, #0]
 800478e:	685b      	ldreq	r3, [r3, #4]
 8004790:	1809      	addeq	r1, r1, r0
 8004792:	6021      	streq	r1, [r4, #0]
 8004794:	6063      	str	r3, [r4, #4]
 8004796:	6054      	str	r4, [r2, #4]
 8004798:	e7cb      	b.n	8004732 <_free_r+0x22>
 800479a:	bd38      	pop	{r3, r4, r5, pc}
 800479c:	20001cb0 	.word	0x20001cb0

080047a0 <__malloc_lock>:
 80047a0:	4801      	ldr	r0, [pc, #4]	; (80047a8 <__malloc_lock+0x8>)
 80047a2:	f7ff bfa5 	b.w	80046f0 <__retarget_lock_acquire_recursive>
 80047a6:	bf00      	nop
 80047a8:	20001cac 	.word	0x20001cac

080047ac <__malloc_unlock>:
 80047ac:	4801      	ldr	r0, [pc, #4]	; (80047b4 <__malloc_unlock+0x8>)
 80047ae:	f7ff bfa0 	b.w	80046f2 <__retarget_lock_release_recursive>
 80047b2:	bf00      	nop
 80047b4:	20001cac 	.word	0x20001cac

080047b8 <_init>:
 80047b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ba:	bf00      	nop
 80047bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047be:	bc08      	pop	{r3}
 80047c0:	469e      	mov	lr, r3
 80047c2:	4770      	bx	lr

080047c4 <_fini>:
 80047c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047c6:	bf00      	nop
 80047c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ca:	bc08      	pop	{r3}
 80047cc:	469e      	mov	lr, r3
 80047ce:	4770      	bx	lr
