-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_0_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_0_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_01_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_01_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_01_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_02_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_02_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_02_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_03_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_03_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_03_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_04_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_04_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_04_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_05_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_05_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_05_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_06_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_06_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_06_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_07_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_0_0_0_07_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_0_0_0_07_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_0_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_0_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_0_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_016_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_016_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_016_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_017_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_017_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_017_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_018_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_018_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_018_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_019_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_019_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_019_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_020_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_020_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_020_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_021_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_021_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_021_read : OUT STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_022_dout : IN STD_LOGIC_VECTOR (21 downto 0);
    p_wideStreamIn_0_0_1_0_0_022_empty_n : IN STD_LOGIC;
    p_wideStreamIn_0_0_1_0_0_022_read : OUT STD_LOGIC;
    ssrWideStream4kernelIn_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    ssrWideStream4kernelIn_full_n : IN STD_LOGIC;
    ssrWideStream4kernelIn_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fft2DKernel_wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal icmp_ln69_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal io_acc_block_signal_op52 : STD_LOGIC;
    signal trunc_ln69_fu_253_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_wideStreamIn_0_0_0_0_0_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_wideStreamIn_0_0_0_0_0_01_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_02_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_03_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_04_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_05_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_06_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_0_0_0_07_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_0_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_016_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_017_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_018_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_019_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_020_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_021_blk_n : STD_LOGIC;
    signal p_wideStreamIn_0_0_1_0_0_022_blk_n : STD_LOGIC;
    signal ssrWideStream4kernelIn_blk_n : STD_LOGIC;
    signal wideReadIndex18_reg_224 : STD_LOGIC_VECTOR (2 downto 0);
    signal i17_reg_239 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_257_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_959 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln78_16_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_16_reg_964 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_17_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_17_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_18_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_18_reg_982 : STD_LOGIC_VECTOR (0 downto 0);
    signal wideReadIndex_fu_425_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal wideReadIndex_reg_992 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln69_reg_997 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_wideReadIndex18_phi_fu_228_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_i17_phi_fu_243_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal wideSample_superSample_M_imag_V_7_fu_102 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_imag_V_6_fu_106 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_imag_V_5_fu_110 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_imag_V_4_fu_114 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_imag_V_3_fu_118 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_imag_V_2_fu_122 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_imag_V_1_fu_126 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_imag_V_0_fu_130 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_7_fu_134 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_6_fu_138 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_5_fu_142 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_4_fu_146 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_3_fu_150 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_2_fu_154 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_1_fu_158 : STD_LOGIC_VECTOR (21 downto 0);
    signal wideSample_superSample_M_real_V_0_fu_162 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln78_20_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_19_fu_535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_fu_547_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_88_fu_561_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln78_22_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_23_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_89_fu_572_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln78_24_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_90_fu_584_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_91_fu_598_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_93_fu_614_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_94_fu_622_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_95_fu_629_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_96_fu_636_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_97_fu_644_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln78_25_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_99_fu_660_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_100_fu_673_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln78_26_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln78_27_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_102_fu_692_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_101_fu_684_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_104_fu_714_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_105_fu_722_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_107_fu_737_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_106_fu_729_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_109_fu_753_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_110_fu_760_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal or_ln78_28_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln78_111_fu_767_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_113_fu_789_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_114_fu_796_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_115_fu_803_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_116_fu_811_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_112_fu_781_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_108_fu_745_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_103_fu_706_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_98_fu_652_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln78_92_fu_606_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_9_fu_507_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_fu_485_p10 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_8_fu_819_p16 : STD_LOGIC_VECTOR (245 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_163 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft2DKernel_mux_83_22_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        din2 : IN STD_LOGIC_VECTOR (21 downto 0);
        din3 : IN STD_LOGIC_VECTOR (21 downto 0);
        din4 : IN STD_LOGIC_VECTOR (21 downto 0);
        din5 : IN STD_LOGIC_VECTOR (21 downto 0);
        din6 : IN STD_LOGIC_VECTOR (21 downto 0);
        din7 : IN STD_LOGIC_VECTOR (21 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;



begin
    mux_83_22_1_1_U393 : component fft2DKernel_mux_83_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 22,
        din5_WIDTH => 22,
        din6_WIDTH => 22,
        din7_WIDTH => 22,
        din8_WIDTH => 3,
        dout_WIDTH => 22)
    port map (
        din0 => wideSample_superSample_M_real_V_0_fu_162,
        din1 => wideSample_superSample_M_real_V_1_fu_158,
        din2 => wideSample_superSample_M_real_V_2_fu_154,
        din3 => wideSample_superSample_M_real_V_3_fu_150,
        din4 => wideSample_superSample_M_real_V_4_fu_146,
        din5 => wideSample_superSample_M_real_V_5_fu_142,
        din6 => wideSample_superSample_M_real_V_6_fu_138,
        din7 => wideSample_superSample_M_real_V_7_fu_134,
        din8 => wideReadIndex18_reg_224,
        dout => tmp_fu_485_p10);

    mux_83_22_1_1_U394 : component fft2DKernel_mux_83_22_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 22,
        din2_WIDTH => 22,
        din3_WIDTH => 22,
        din4_WIDTH => 22,
        din5_WIDTH => 22,
        din6_WIDTH => 22,
        din7_WIDTH => 22,
        din8_WIDTH => 3,
        dout_WIDTH => 22)
    port map (
        din0 => wideSample_superSample_M_imag_V_0_fu_130,
        din1 => wideSample_superSample_M_imag_V_1_fu_126,
        din2 => wideSample_superSample_M_imag_V_2_fu_122,
        din3 => wideSample_superSample_M_imag_V_3_fu_118,
        din4 => wideSample_superSample_M_imag_V_4_fu_114,
        din5 => wideSample_superSample_M_imag_V_5_fu_110,
        din6 => wideSample_superSample_M_imag_V_6_fu_106,
        din7 => wideSample_superSample_M_imag_V_7_fu_102,
        din8 => wideReadIndex18_reg_224,
        dout => tmp_9_fu_507_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_997 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= real_start;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i17_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_997 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                i17_reg_239 <= i_reg_959;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_997 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                i17_reg_239 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    wideReadIndex18_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_997 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                wideReadIndex18_reg_224 <= wideReadIndex_reg_992;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_997 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                wideReadIndex18_reg_224 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_959 <= i_fu_257_p2;
                wideReadIndex_reg_992 <= wideReadIndex_fu_425_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln69_reg_997 <= icmp_ln69_fu_431_p2;
                icmp_ln78_16_reg_964 <= icmp_ln78_16_fu_407_p2;
                icmp_ln78_17_reg_974 <= icmp_ln78_17_fu_413_p2;
                icmp_ln78_18_reg_982 <= icmp_ln78_18_fu_419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then
                wideSample_superSample_M_imag_V_0_fu_130 <= p_wideStreamIn_0_0_1_0_0_0_dout;
                wideSample_superSample_M_imag_V_1_fu_126 <= p_wideStreamIn_0_0_1_0_0_016_dout;
                wideSample_superSample_M_imag_V_2_fu_122 <= p_wideStreamIn_0_0_1_0_0_017_dout;
                wideSample_superSample_M_imag_V_3_fu_118 <= p_wideStreamIn_0_0_1_0_0_018_dout;
                wideSample_superSample_M_imag_V_4_fu_114 <= p_wideStreamIn_0_0_1_0_0_019_dout;
                wideSample_superSample_M_imag_V_5_fu_110 <= p_wideStreamIn_0_0_1_0_0_020_dout;
                wideSample_superSample_M_imag_V_6_fu_106 <= p_wideStreamIn_0_0_1_0_0_021_dout;
                wideSample_superSample_M_imag_V_7_fu_102 <= p_wideStreamIn_0_0_1_0_0_022_dout;
                wideSample_superSample_M_real_V_0_fu_162 <= p_wideStreamIn_0_0_0_0_0_0_dout;
                wideSample_superSample_M_real_V_1_fu_158 <= p_wideStreamIn_0_0_0_0_0_01_dout;
                wideSample_superSample_M_real_V_2_fu_154 <= p_wideStreamIn_0_0_0_0_0_02_dout;
                wideSample_superSample_M_real_V_3_fu_150 <= p_wideStreamIn_0_0_0_0_0_03_dout;
                wideSample_superSample_M_real_V_4_fu_146 <= p_wideStreamIn_0_0_0_0_0_04_dout;
                wideSample_superSample_M_real_V_5_fu_142 <= p_wideStreamIn_0_0_0_0_0_05_dout;
                wideSample_superSample_M_real_V_6_fu_138 <= p_wideStreamIn_0_0_0_0_0_06_dout;
                wideSample_superSample_M_real_V_7_fu_134 <= p_wideStreamIn_0_0_0_0_0_07_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(real_start, ap_done_reg, io_acc_block_signal_op52, trunc_ln69_fu_253_p1, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((real_start = ap_const_logic_1) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ssrWideStream4kernelIn_full_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(real_start, ap_done_reg, io_acc_block_signal_op52, trunc_ln69_fu_253_p1, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((real_start = ap_const_logic_1) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ssrWideStream4kernelIn_full_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(real_start, ap_done_reg, io_acc_block_signal_op52, trunc_ln69_fu_253_p1, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((real_start = ap_const_logic_1) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ssrWideStream4kernelIn_full_n = ap_const_logic_0)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(io_acc_block_signal_op52, trunc_ln69_fu_253_p1)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((trunc_ln69_fu_253_p1 = ap_const_lv1_0) and (io_acc_block_signal_op52 = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter1_assign_proc : process(ssrWideStream4kernelIn_full_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (ssrWideStream4kernelIn_full_n = ap_const_logic_0);
    end process;


    ap_condition_163_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_163 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln69_reg_997)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln69_reg_997 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= real_start;
    ap_ext_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (ssrWideStream4kernelIn_blk_n and p_wideStreamIn_0_0_1_0_0_0_blk_n and p_wideStreamIn_0_0_1_0_0_022_blk_n and p_wideStreamIn_0_0_1_0_0_021_blk_n and p_wideStreamIn_0_0_1_0_0_020_blk_n and p_wideStreamIn_0_0_1_0_0_019_blk_n and p_wideStreamIn_0_0_1_0_0_018_blk_n and p_wideStreamIn_0_0_1_0_0_017_blk_n and p_wideStreamIn_0_0_1_0_0_016_blk_n and p_wideStreamIn_0_0_0_0_0_0_blk_n and p_wideStreamIn_0_0_0_0_0_07_blk_n and p_wideStreamIn_0_0_0_0_0_06_blk_n and p_wideStreamIn_0_0_0_0_0_05_blk_n and p_wideStreamIn_0_0_0_0_0_04_blk_n and p_wideStreamIn_0_0_0_0_0_03_blk_n and p_wideStreamIn_0_0_0_0_0_02_blk_n and p_wideStreamIn_0_0_0_0_0_01_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_cur_n and ap_const_logic_1);

    ap_phi_mux_i17_phi_fu_243_p6_assign_proc : process(i17_reg_239, i_reg_959, icmp_ln69_reg_997, ap_condition_163)
    begin
        if ((ap_const_boolean_1 = ap_condition_163)) then
            if ((icmp_ln69_reg_997 = ap_const_lv1_1)) then 
                ap_phi_mux_i17_phi_fu_243_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln69_reg_997 = ap_const_lv1_0)) then 
                ap_phi_mux_i17_phi_fu_243_p6 <= i_reg_959;
            else 
                ap_phi_mux_i17_phi_fu_243_p6 <= i17_reg_239;
            end if;
        else 
            ap_phi_mux_i17_phi_fu_243_p6 <= i17_reg_239;
        end if; 
    end process;


    ap_phi_mux_wideReadIndex18_phi_fu_228_p6_assign_proc : process(wideReadIndex18_reg_224, wideReadIndex_reg_992, icmp_ln69_reg_997, ap_condition_163)
    begin
        if ((ap_const_boolean_1 = ap_condition_163)) then
            if ((icmp_ln69_reg_997 = ap_const_lv1_1)) then 
                ap_phi_mux_wideReadIndex18_phi_fu_228_p6 <= ap_const_lv3_0;
            elsif ((icmp_ln69_reg_997 = ap_const_lv1_0)) then 
                ap_phi_mux_wideReadIndex18_phi_fu_228_p6 <= wideReadIndex_reg_992;
            else 
                ap_phi_mux_wideReadIndex18_phi_fu_228_p6 <= wideReadIndex18_reg_224;
            end if;
        else 
            ap_phi_mux_wideReadIndex18_phi_fu_228_p6 <= wideReadIndex18_reg_224;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(real_start, ap_idle_pp0_0to0)
    begin
        if (((real_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_str_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    i_fu_257_p2 <= std_logic_vector(unsigned(ap_phi_mux_i17_phi_fu_243_p6) + unsigned(ap_const_lv5_1));
    icmp_ln69_fu_431_p2 <= "1" when (ap_phi_mux_i17_phi_fu_243_p6 = ap_const_lv5_1F) else "0";
    icmp_ln78_16_fu_407_p2 <= "1" when (ap_phi_mux_wideReadIndex18_phi_fu_228_p6 = ap_const_lv3_1) else "0";
    icmp_ln78_17_fu_413_p2 <= "1" when (ap_phi_mux_wideReadIndex18_phi_fu_228_p6 = ap_const_lv3_2) else "0";
    icmp_ln78_18_fu_419_p2 <= "1" when (ap_phi_mux_wideReadIndex18_phi_fu_228_p6 = ap_const_lv3_3) else "0";
    icmp_ln78_19_fu_535_p2 <= "1" when (wideReadIndex18_reg_224 = ap_const_lv3_4) else "0";
    icmp_ln78_20_fu_541_p2 <= "1" when (wideReadIndex18_reg_224 = ap_const_lv3_5) else "0";
    icmp_ln78_fu_529_p2 <= "1" when (wideReadIndex18_reg_224 = ap_const_lv3_0) else "0";

    internal_ap_ready_assign_proc : process(real_start, icmp_ln69_fu_431_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (icmp_ln69_fu_431_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op52 <= (p_wideStreamIn_0_0_1_0_0_0_empty_n and p_wideStreamIn_0_0_1_0_0_022_empty_n and p_wideStreamIn_0_0_1_0_0_021_empty_n and p_wideStreamIn_0_0_1_0_0_020_empty_n and p_wideStreamIn_0_0_1_0_0_019_empty_n and p_wideStreamIn_0_0_1_0_0_018_empty_n and p_wideStreamIn_0_0_1_0_0_017_empty_n and p_wideStreamIn_0_0_1_0_0_016_empty_n and p_wideStreamIn_0_0_0_0_0_0_empty_n and p_wideStreamIn_0_0_0_0_0_07_empty_n and p_wideStreamIn_0_0_0_0_0_06_empty_n and p_wideStreamIn_0_0_0_0_0_05_empty_n and p_wideStreamIn_0_0_0_0_0_04_empty_n and p_wideStreamIn_0_0_0_0_0_03_empty_n and p_wideStreamIn_0_0_0_0_0_02_empty_n and p_wideStreamIn_0_0_0_0_0_01_empty_n);
    or_ln78_22_fu_568_p2 <= (icmp_ln78_18_reg_982 or icmp_ln78_17_reg_974);
    or_ln78_23_fu_579_p2 <= (icmp_ln78_fu_529_p2 or icmp_ln78_16_reg_964);
    or_ln78_24_fu_592_p2 <= (or_ln78_fu_555_p2 or or_ln78_22_fu_568_p2);
    or_ln78_25_fu_668_p2 <= (icmp_ln78_19_fu_535_p2 or icmp_ln78_18_reg_982);
    or_ln78_26_fu_680_p2 <= (icmp_ln78_17_reg_974 or icmp_ln78_16_reg_964);
    or_ln78_27_fu_700_p2 <= (or_ln78_26_fu_680_p2 or or_ln78_25_fu_668_p2);
    or_ln78_28_fu_775_p2 <= (or_ln78_23_fu_579_p2 or or_ln78_22_fu_568_p2);
    or_ln78_fu_555_p2 <= (icmp_ln78_20_fu_541_p2 or icmp_ln78_19_fu_535_p2);

    p_wideStreamIn_0_0_0_0_0_01_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_01_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_01_blk_n <= p_wideStreamIn_0_0_0_0_0_01_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_01_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_01_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_01_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_01_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_02_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_02_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_02_blk_n <= p_wideStreamIn_0_0_0_0_0_02_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_02_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_02_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_02_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_02_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_03_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_03_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_03_blk_n <= p_wideStreamIn_0_0_0_0_0_03_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_03_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_03_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_03_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_03_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_04_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_04_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_04_blk_n <= p_wideStreamIn_0_0_0_0_0_04_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_04_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_04_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_04_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_04_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_05_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_05_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_05_blk_n <= p_wideStreamIn_0_0_0_0_0_05_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_05_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_05_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_05_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_05_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_06_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_06_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_06_blk_n <= p_wideStreamIn_0_0_0_0_0_06_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_06_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_06_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_06_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_06_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_07_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_07_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_07_blk_n <= p_wideStreamIn_0_0_0_0_0_07_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_07_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_07_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_07_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_07_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_0_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_0_0_0_0_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_0_blk_n <= p_wideStreamIn_0_0_0_0_0_0_empty_n;
        else 
            p_wideStreamIn_0_0_0_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_0_0_0_0_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_0_0_0_0_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_0_0_0_0_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_016_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_016_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_016_blk_n <= p_wideStreamIn_0_0_1_0_0_016_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_016_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_016_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_016_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_016_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_017_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_017_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_017_blk_n <= p_wideStreamIn_0_0_1_0_0_017_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_017_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_017_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_017_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_017_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_018_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_018_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_018_blk_n <= p_wideStreamIn_0_0_1_0_0_018_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_018_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_018_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_018_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_018_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_019_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_019_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_019_blk_n <= p_wideStreamIn_0_0_1_0_0_019_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_019_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_019_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_019_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_019_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_020_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_020_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_020_blk_n <= p_wideStreamIn_0_0_1_0_0_020_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_020_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_020_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_020_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_020_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_021_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_021_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_021_blk_n <= p_wideStreamIn_0_0_1_0_0_021_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_021_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_021_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_021_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_021_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_022_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_022_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_022_blk_n <= p_wideStreamIn_0_0_1_0_0_022_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_022_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_022_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_022_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_022_read <= ap_const_logic_0;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_0_blk_n_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, p_wideStreamIn_0_0_1_0_0_0_empty_n, trunc_ln69_fu_253_p1, ap_block_pp0_stage0)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_0_blk_n <= p_wideStreamIn_0_0_1_0_0_0_empty_n;
        else 
            p_wideStreamIn_0_0_1_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_wideStreamIn_0_0_1_0_0_0_read_assign_proc : process(real_start, ap_CS_fsm_pp0_stage0, trunc_ln69_fu_253_p1, ap_block_pp0_stage0_11001)
    begin
        if (((real_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln69_fu_253_p1 = ap_const_lv1_0))) then 
            p_wideStreamIn_0_0_1_0_0_0_read <= ap_const_logic_1;
        else 
            p_wideStreamIn_0_0_1_0_0_0_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln78_100_fu_673_p3 <= 
        wideSample_superSample_M_real_V_4_fu_146 when (icmp_ln78_17_reg_974(0) = '1') else 
        wideSample_superSample_M_real_V_3_fu_150;
    select_ln78_101_fu_684_p3 <= 
        wideSample_superSample_M_real_V_2_fu_154 when (icmp_ln78_fu_529_p2(0) = '1') else 
        wideSample_superSample_M_real_V_7_fu_134;
    select_ln78_102_fu_692_p3 <= 
        select_ln78_99_fu_660_p3 when (or_ln78_25_fu_668_p2(0) = '1') else 
        select_ln78_100_fu_673_p3;
    select_ln78_103_fu_706_p3 <= 
        select_ln78_102_fu_692_p3 when (or_ln78_27_fu_700_p2(0) = '1') else 
        select_ln78_101_fu_684_p3;
    select_ln78_104_fu_714_p3 <= 
        wideSample_superSample_M_imag_V_6_fu_106 when (icmp_ln78_19_fu_535_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_5_fu_110;
    select_ln78_105_fu_722_p3 <= 
        wideSample_superSample_M_imag_V_4_fu_114 when (icmp_ln78_17_reg_974(0) = '1') else 
        wideSample_superSample_M_imag_V_3_fu_118;
    select_ln78_106_fu_729_p3 <= 
        wideSample_superSample_M_imag_V_2_fu_122 when (icmp_ln78_fu_529_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_7_fu_102;
    select_ln78_107_fu_737_p3 <= 
        select_ln78_104_fu_714_p3 when (or_ln78_25_fu_668_p2(0) = '1') else 
        select_ln78_105_fu_722_p3;
    select_ln78_108_fu_745_p3 <= 
        select_ln78_107_fu_737_p3 when (or_ln78_27_fu_700_p2(0) = '1') else 
        select_ln78_106_fu_729_p3;
    select_ln78_109_fu_753_p3 <= 
        wideSample_superSample_M_real_V_6_fu_138 when (icmp_ln78_18_reg_982(0) = '1') else 
        wideSample_superSample_M_real_V_5_fu_142;
    select_ln78_110_fu_760_p3 <= 
        wideSample_superSample_M_real_V_4_fu_146 when (icmp_ln78_16_reg_964(0) = '1') else 
        wideSample_superSample_M_real_V_3_fu_150;
    select_ln78_111_fu_767_p3 <= 
        select_ln78_109_fu_753_p3 when (or_ln78_22_fu_568_p2(0) = '1') else 
        select_ln78_110_fu_760_p3;
    select_ln78_112_fu_781_p3 <= 
        select_ln78_111_fu_767_p3 when (or_ln78_28_fu_775_p2(0) = '1') else 
        wideSample_superSample_M_real_V_7_fu_134;
    select_ln78_113_fu_789_p3 <= 
        wideSample_superSample_M_imag_V_6_fu_106 when (icmp_ln78_18_reg_982(0) = '1') else 
        wideSample_superSample_M_imag_V_5_fu_110;
    select_ln78_114_fu_796_p3 <= 
        wideSample_superSample_M_imag_V_4_fu_114 when (icmp_ln78_16_reg_964(0) = '1') else 
        wideSample_superSample_M_imag_V_3_fu_118;
    select_ln78_115_fu_803_p3 <= 
        select_ln78_113_fu_789_p3 when (or_ln78_22_fu_568_p2(0) = '1') else 
        select_ln78_114_fu_796_p3;
    select_ln78_116_fu_811_p3 <= 
        select_ln78_115_fu_803_p3 when (or_ln78_28_fu_775_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_7_fu_102;
    select_ln78_88_fu_561_p3 <= 
        wideSample_superSample_M_real_V_4_fu_146 when (icmp_ln78_18_reg_982(0) = '1') else 
        wideSample_superSample_M_real_V_3_fu_150;
    select_ln78_89_fu_572_p3 <= 
        wideSample_superSample_M_real_V_2_fu_154 when (icmp_ln78_16_reg_964(0) = '1') else 
        wideSample_superSample_M_real_V_1_fu_158;
    select_ln78_90_fu_584_p3 <= 
        select_ln78_fu_547_p3 when (or_ln78_fu_555_p2(0) = '1') else 
        select_ln78_88_fu_561_p3;
    select_ln78_91_fu_598_p3 <= 
        select_ln78_89_fu_572_p3 when (or_ln78_23_fu_579_p2(0) = '1') else 
        wideSample_superSample_M_real_V_7_fu_134;
    select_ln78_92_fu_606_p3 <= 
        select_ln78_90_fu_584_p3 when (or_ln78_24_fu_592_p2(0) = '1') else 
        select_ln78_91_fu_598_p3;
    select_ln78_93_fu_614_p3 <= 
        wideSample_superSample_M_imag_V_6_fu_106 when (icmp_ln78_20_fu_541_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_5_fu_110;
    select_ln78_94_fu_622_p3 <= 
        wideSample_superSample_M_imag_V_4_fu_114 when (icmp_ln78_18_reg_982(0) = '1') else 
        wideSample_superSample_M_imag_V_3_fu_118;
    select_ln78_95_fu_629_p3 <= 
        wideSample_superSample_M_imag_V_2_fu_122 when (icmp_ln78_16_reg_964(0) = '1') else 
        wideSample_superSample_M_imag_V_1_fu_126;
    select_ln78_96_fu_636_p3 <= 
        select_ln78_93_fu_614_p3 when (or_ln78_fu_555_p2(0) = '1') else 
        select_ln78_94_fu_622_p3;
    select_ln78_97_fu_644_p3 <= 
        select_ln78_95_fu_629_p3 when (or_ln78_23_fu_579_p2(0) = '1') else 
        wideSample_superSample_M_imag_V_7_fu_102;
    select_ln78_98_fu_652_p3 <= 
        select_ln78_96_fu_636_p3 when (or_ln78_24_fu_592_p2(0) = '1') else 
        select_ln78_97_fu_644_p3;
    select_ln78_99_fu_660_p3 <= 
        wideSample_superSample_M_real_V_6_fu_138 when (icmp_ln78_19_fu_535_p2(0) = '1') else 
        wideSample_superSample_M_real_V_5_fu_142;
    select_ln78_fu_547_p3 <= 
        wideSample_superSample_M_real_V_6_fu_138 when (icmp_ln78_20_fu_541_p2(0) = '1') else 
        wideSample_superSample_M_real_V_5_fu_142;

    ssrWideStream4kernelIn_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ssrWideStream4kernelIn_full_n, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ssrWideStream4kernelIn_blk_n <= ssrWideStream4kernelIn_full_n;
        else 
            ssrWideStream4kernelIn_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ssrWideStream4kernelIn_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_819_p16),256));

    ssrWideStream4kernelIn_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ssrWideStream4kernelIn_write <= ap_const_logic_1;
        else 
            ssrWideStream4kernelIn_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_8_fu_819_p16 <= ((((((((((((((select_ln78_116_fu_811_p3 & ap_const_lv10_0) & select_ln78_112_fu_781_p3) & ap_const_lv10_0) & select_ln78_108_fu_745_p3) & ap_const_lv10_0) & select_ln78_103_fu_706_p3) & ap_const_lv10_0) & select_ln78_98_fu_652_p3) & ap_const_lv10_0) & select_ln78_92_fu_606_p3) & ap_const_lv10_0) & tmp_9_fu_507_p10) & ap_const_lv10_0) & tmp_fu_485_p10);
    trunc_ln69_fu_253_p1 <= ap_phi_mux_i17_phi_fu_243_p6(1 - 1 downto 0);
    wideReadIndex_fu_425_p2 <= (ap_phi_mux_wideReadIndex18_phi_fu_228_p6 xor ap_const_lv3_4);
end behav;
