INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/line_buffer_for_bdc/line_buffer_for_bdc.srcs/sources_1/new/bram_line_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_line_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/line_buffer_for_bdc/line_buffer_for_bdc.srcs/sim_1/new/bram_line_buffer_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_line_buffer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shazz/Downloads/NTNU/MS_in_ESD/Masters Thesis/line_buffer_for_bdc/line_buffer_for_bdc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
