Drill report for /home/msatlow/Kicad/Ethernet_Display/Ethernet_Display.kicad_pcb
Created on Mit 03 Jul 2019 13:43:51 CEST

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Ethernet_Display.drl' contains
    plated through holes:
    =============================================================
    T1  0,80mm  0,031"  (2 holes)
    T2  1,00mm  0,039"  (44 holes)
    T3  1,30mm  0,051"  (3 holes)
    T4  3,05mm  0,120"  (4 holes)

    Total plated holes count 53


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
