<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/iasicTsSync"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/iasicTsData[15]"/>
        <net name="U_EpixHR/iasicTsData[14]"/>
        <net name="U_EpixHR/iasicTsData[13]"/>
        <net name="U_EpixHR/iasicTsData[12]"/>
        <net name="U_EpixHR/iasicTsData[11]"/>
        <net name="U_EpixHR/iasicTsData[10]"/>
        <net name="U_EpixHR/iasicTsData[9]"/>
        <net name="U_EpixHR/iasicTsData[8]"/>
        <net name="U_EpixHR/iasicTsData[7]"/>
        <net name="U_EpixHR/iasicTsData[6]"/>
        <net name="U_EpixHR/iasicTsData[5]"/>
        <net name="U_EpixHR/iasicTsData[4]"/>
        <net name="U_EpixHR/iasicTsData[3]"/>
        <net name="U_EpixHR/iasicTsData[2]"/>
        <net name="U_EpixHR/iasicTsData[1]"/>
        <net name="U_EpixHR/iasicTsData[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/acqStart"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/byteClk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClk]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcClkHalfT][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="33"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[adcCnt][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="65"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRst]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="66"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstDelay][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="98"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstPolarity]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="99"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SDRstWidth][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="131"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClk]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="132"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkDelay][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="164"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkPolarity]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="165"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqReg][SHClkWidth][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="197"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[asicAcqTimeCnt][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="229"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][arready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="230"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][31]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][30]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][29]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][28]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][27]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][26]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][25]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][24]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][23]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][22]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][21]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][20]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][19]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][18]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][17]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][16]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][15]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][14]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][13]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][12]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][11]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][10]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][9]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][8]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][7]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][6]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][5]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][4]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][3]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][2]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rdata][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="262"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rresp][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rresp][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="264"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiReadSlave][rvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="265"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiWriteSlave][awready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="266"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiWriteSlave][bresp][1]"/>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiWriteSlave][bresp][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="268"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiWriteSlave][bvalid]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="269"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[axiWriteSlave][wready]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="270"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[enWaveforms]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="00000000000000000000000000000000"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="271"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="U_EpixHR/U_AXI_TS_ExtClk/r[usrRst]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
