Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Jun 28 18:04:26 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_control_sets -verbose -file jtag_axi_wrapper_control_sets_placed.rpt
| Design       : jtag_axi_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   661 |
| Unused register locations in slices containing registers |  1994 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4855 |         1342 |
| No           | No                    | Yes                    |            1554 |          442 |
| No           | Yes                   | No                     |            2151 |          720 |
| Yes          | No                    | No                     |            3050 |          853 |
| Yes          | No                    | Yes                    |             386 |          107 |
| Yes          | Yes                   | No                     |            3218 |          812 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                         Clock Signal                                                         |                                                                                                                                              Enable Signal                                                                                                                                             |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_init_sm_i/R0                                                                                                                                                                                                              |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                             |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                               |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/time_out_wait_bypass_reg                                                                                                                              | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                                          |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                                                                                |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                         |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                         | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/R0                                                                                                                                                                            |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/time_out_wait_bypass_reg                                                                                                                                                                | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                                                                            |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                                              |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                     | jtag_axi_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                         |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                        |                1 |              1 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                            |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_3                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_flop_reg[0]_0                                                                                                                                           |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              2 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_flop_reg[0]_0                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_master_slots[3].reg_slice_mi/reset                                                                                                                                      |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                1 |              2 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                    |                1 |              2 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                     |                2 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0] |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0] |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                2 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                    |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0]  |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                           |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0]  |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                     |                2 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                             |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                       |                1 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/SR[0]                       |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                             |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst/AS[0]                                     |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.user_valid_reg[0] |                1 |              3 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst/AS[0]                                    |                2 |              3 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                                                                   | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                3 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                     | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                             |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_qid_reg[0][0]                                                                                                                                               | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                                                                                                                                               |                4 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[5]_i_1_n_0                                                                                                                                                                                       |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]_0[0]                                                                                                                                                     | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_init_sm_i/reset_r_reg                                                                                                                                                                                                     |                3 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]_0[0]                                                                                                                                       | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8][0]                                                                                                                                          | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]_0[0]                                                                                                                                        | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                                                                      | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                3 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                      |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]_1[0]                                                                                                                                       | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0][0]                                                                                                                                          | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/E[0]                                                                                                                                                                               | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/mux_by_4.data_count_reg[0][0]                                                                                                                                                      | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8][0]                                                                                                                                          | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                      | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                4 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                  | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24][0]                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                           | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                    | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i__0                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                |                2 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                        |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                       | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                                                   |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/reset_r_reg                                                                                                                                                                   |                3 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                           | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                                                                                     |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                      | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                                                                     | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                |                2 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/u_rst_sync_gt/SS[0]                                                                                                                                                                                                        |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/gen_master_slots[1].r_issuing_cnt_reg[8]_0[0]                                                                                                                                                     | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[0]                                                                                                                                                     | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                                                      |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_rd_en[3]_i_1_n_0                                                                                                                                                           | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_rd_en[3]_i_1_n_0                                                                                                                                                                                             | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                                                  |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                           | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rd_cmd_fifo_data_out_qid_reg[3][0]                                                                                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/E[0]                                                                                                                                                                                                                                          | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                       | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                                                                   | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                                |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                                                              | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              4 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |                2 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/mux_by_4.data_count_reg[0][0]                                                                                                                                                      | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/E[0]                                                                                                                                                                               | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |                1 |              4 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txdatavalid_symgen_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg0                                                                                                                                             |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/PROBE_IN_INST/addr_count[0]                                                                                                                                                                                                                                |                1 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                                                                                        |                3 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                         |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter[4]_i_1_n_0                                                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                                                     | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg[0]                                                                            |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter[4]_i_1_n_0                                                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                                                      |                3 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                  | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0                                                                                                                                            |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state[5]_i_2_n_0                                                                                                                                                                             | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/SS[0]                                                                                                                                                              |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state[5]_i_2_n_0                                                                                                                                                                             | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/SS[0]                                                                                                                                                              |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_2_n_0                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                  |                3 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |              5 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_2_n_0                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                  |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/RX_NA_IDLE                                                                                                                                                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                                          |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                                                                                       | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg[0]                                                                                                              |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg0                                                                                                                                                                               |                2 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_bond_gen_i/data_v_r                                                                                                                                                                                                                             | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_bond_gen_i/free_count_r[0]_i_1_n_0                                                                                                                                                                                        |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/data_v_r                                                                                                                                                                                           | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/free_count_r[0]_i_1_n_0                                                                                                                                                      |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/aurora_lane_0_i/sym_dec_i/RX_NA_IDLE                                                                                                                                                                                                                                   | jtag_axi_i/aurora_64b66b_1/inst/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                                                                            |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                  | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0                                                                                                                                            |                3 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txdatavalid_symgen_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                                            |                1 |              5 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                                      |                3 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                1 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                1 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/sl_iport0_o[3]                                                                                                                                                                                                       |                4 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_qid_reg[0][0]                                                                                                                                               | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                3 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr[0]_i_1_n_0                                                                                                                                                                           | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]                                                                                                                                                    |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                          | jtag_axi_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                1 |              6 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                2 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                1 |              6 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                                                                        |                4 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                               |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                               |                1 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_init_sm_i/idle_xmit_cntr[0]_i_1_n_0                                                                                                                                                                                                             | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]                                                                                                                                                                                      |                2 |              6 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                2 |              6 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_4_out                                                                                                                                                                                                         | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[6]_i_1_n_0                                                                                                                                                            |                1 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_temp[6]_i_1_n_0                                                                                                                                                                                 | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[6]_i_1_n_0                                                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                         |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_26_out                                                                                                                                                                                                        | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                1 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                   | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                3 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[6]_i_1_n_0                                                                                                                                                                         | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                       |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                       | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                       |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                               |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                                                                            |                3 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                 | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              7 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                 | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                                                   |                5 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                2 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                2 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                                                                             |                2 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                 |                4 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                                           |                3 |              7 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                      |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_2                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_3                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_4                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                4 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_4                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_5                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                 |                7 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count                                                                                                                                                                    | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                 |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_6                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                       |                1 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count                                                                                                                                                                                                      | jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/pma_init_sync                                                                                                                                                                                                                      |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                         | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                2 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                               |                6 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0                                                                                                                                                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state__0                                                                                                                                                                                                          | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                                                   |                7 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_wait_count                                                                                                                                                                                                      | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                                                   |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                |                2 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count                                                                                                                                                                    | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                               |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_7                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_1                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gdiff.diff_pntr_pad_reg[2][0]                                                                      |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_5                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_6                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_7                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/tx_state__0                                                                                                                                                                                                          | jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/pma_init_sync                                                                                                                                                                                                                      |                7 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                                                             | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_0                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_2                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                2 |              8 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0                                                                                                                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                                         |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_0                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                         | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                2 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/cmd_push_3                                                                                                                                                                                | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/cmd_push_1                                                                                                                                                                               | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |                3 |              8 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              9 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                       |                6 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                2 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |              9 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                                  |                2 |              9 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/sys_reset_out                                                                                                                                                                                                                 |                8 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_2                                                                                                                                                                                                                                  | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |                5 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                  | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                3 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                2 |              9 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                                                                    |                2 |              9 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/pma_init_sync                                                                                                                                                                                                                      |                8 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_1                                                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |                3 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[8]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                  | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                3 |              9 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_DUAL_ADDR_CNT.bram_addr_int_reg[11]                                                                                                                                       |                4 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                                                  | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                              |                3 |             10 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                              |                2 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                  |                3 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/m_payload_i[41]_i_1__2_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             10 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                                                                                    | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                                                |                3 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                               |                8 |             10 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                       |                4 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                                                                          |                5 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                                                                          |                5 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             10 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                                                                          |                5 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                                                                          |                5 |             10 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                |                4 |             11 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                   | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                          |                2 |             11 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             11 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                                                  |                4 |             11 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                   | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |                2 |             11 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             11 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0]                                                                                                                                                          | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                2 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/E[0]                                                                                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                2 |             12 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                              |                2 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_0_63_0_2_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst//RAM_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                              |                2 |             12 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[0]                                                                                                                                                                | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                                                                            |                4 |             13 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[0]                                                                                                                              | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/time_out_wait_bypass_reg                                                                                                          |                4 |             13 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_flop_reg[0]_0                                                                                                                                           |                4 |             13 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_flop_reg[0]_0                                                                                                                                           |                4 |             13 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                     | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                5 |             14 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                 | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                         |                7 |             14 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/standard_cc_module_i/count_16d_srl_r[0]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             15 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_16d_srl_r[0]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                           |                6 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                                                                                           | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                5 |             15 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                              | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                               | jtag_axi_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                         |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                              | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                              | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                  |                9 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i[15]_i_1_n_0                                                                                                                             |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/sel                                                                                                                                                                                | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                     |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                4 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                  | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                              |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/slip_count_i[15]_i_1_n_0                                                                                                                                                               |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[0][0]                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sel                                                                                                                                                                                                                  | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                                                       |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i0                                                                                                                                                       | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                              |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i0                                                                                                                                                                                         | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                                                |                4 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[7][0]                                                              | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                   |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                              |                3 |             16 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                  | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                      |                3 |             16 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[0]                                                                                                                                | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/clear                                                                                                                             |                5 |             17 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                         | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/SS[0]                                                                                                                                                              |                5 |             17 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                         | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/SS[0]                                                                                                                                                              |                5 |             17 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[16]                                                                                                                                                                 | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/clear                                                                                                                                                               |                5 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                5 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                5 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             17 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                              |                4 |             18 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                               | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |                6 |             18 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                3 |             18 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                               | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |                4 |             18 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                               | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |                4 |             18 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                              |                3 |             18 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                4 |             18 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[8][0]                                                               | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |                5 |             18 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                                                    |                6 |             18 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/time_out_counter                                                                                                                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                       |                5 |             19 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_counter                                                                                                                                                                   | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out                                                                                                                                               |                5 |             19 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_counter                                                                                                                                                                                                     | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                         |                5 |             19 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_counter                                                                                                                                                                                                     | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/reset_time_out                                                                                                                                                                                 |                5 |             19 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |                9 |             20 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             23 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                4 |             23 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[0]                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                5 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                5 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                4 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                5 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                      |                6 |             24 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0                                                                                                                                  |                6 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/gic0.gc0.count_reg[7][0]                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |                5 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0                                                                                                                                                                    |                6 |             24 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                6 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0] | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                4 |             24 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             25 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                8 |             27 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0]  | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                              |                5 |             27 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                         | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |                5 |             27 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram[0]  | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                              |                8 |             27 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                5 |             28 |
|  dbg_hub/inst/itck_i                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |                4 |             28 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                           |                7 |             29 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                6 |             30 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             30 |
|  jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_out                                                                              |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               10 |             30 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdatavalid_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |             32 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdatavalid_i                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                  | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |                7 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                    | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID.axi_rid_int[6]_i_1_n_0                                                                                                                                                            |                5 |             32 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                |               14 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[31][0]                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                                                             | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |                8 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |                5 |             32 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |                7 |             32 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_cdrlock_counter_reg[31]_0[0]                                                                                                                              |               14 |             33 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/SR[0]                                                                                                                                                                                          |               14 |             33 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                         |               22 |             33 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               12 |             34 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                             |               13 |             35 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[37][0]                                                           | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                8 |             38 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[37][0]                                                           | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |               11 |             38 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |               10 |             40 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/mod_do_wr_en                                                                                                                                                                                                          | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                                                  |               10 |             40 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                      |                8 |             40 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               16 |             40 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                      |               11 |             40 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                      |               10 |             40 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[41]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               12 |             40 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/mod_do_wr_en                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                |               14 |             40 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |               13 |             41 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |                9 |             41 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |               11 |             41 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                             |               11 |             41 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |               10 |             42 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[41][0]                                                           | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |               10 |             42 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[41][0]                                                           | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                      |                7 |             42 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[41]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             42 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_payload_i[41]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             42 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rready[2]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               10 |             42 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rready[1]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             42 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                8 |             42 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |               10 |             42 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                      |                9 |             42 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/tdm_user_data_ready                                                                                                                                                                | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |               14 |             44 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               13 |             44 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               13 |             44 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               12 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_4_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/tdm_user_data_ready                                                                                                                                                                | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |               14 |             44 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_3_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_1_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg_pipe_2_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |               16 |             45 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                              |               12 |             46 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |               10 |             46 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                              |               11 |             46 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                              |               12 |             46 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |               10 |             47 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |               16 |             47 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |               12 |             47 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                       |               11 |             47 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             49 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                                                                                | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |               11 |             50 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |               14 |             50 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                                                                    |               13 |             50 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_data_out_reg[0][0]                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                8 |             50 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               15 |             51 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               16 |             51 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               18 |             51 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               19 |             51 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                    | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |               11 |             52 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[51][0]                                                          | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |               12 |             52 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                    | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |               13 |             52 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[51][0]                                                          | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |               12 |             52 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[51][0]                                                          | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |               12 |             52 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[51][0]                                                          | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                     |               12 |             52 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                           | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                9 |             54 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                           | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |                7 |             54 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                           |               28 |             57 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txdatavalid_symgen_i                                                                                                                                                                                                              | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_init_sm_i/TX_DATA_reg[59]                                                                                                                                                                                                 |               12 |             59 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txdatavalid_symgen_i                                                                                                                                                                            | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA_reg[59]                                                                                                                                                               |               10 |             59 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                         |               51 |             62 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                                              | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |               15 |             64 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               12 |             64 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                                 | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                                 |               16 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/aurora_lane_0_i/sym_dec_i/valid_d                                                                                                                                                                                                                                      | jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/sys_reset_out                                                                                                                                                                                                                 |               10 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/E[0]                                                                                                                                                                                                | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                         |               12 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_init_sm_i/E[0]                                                                                                                                                                                                                                  | jtag_axi_i/aurora_64b66b_1/inst/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                                                           |               13 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/valid_d                                                                                                                                                                                                    | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                       |               17 |             64 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout[63]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               10 |             64 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/RX_DATA_REG_reg[0]                                                                                                                                                                              |               16 |             66 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/RX_DATA_REG_reg[0]                                                                                                                                            |               10 |             66 |
|  dbg_hub/inst/itck_i                                                                                                         |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               25 |             68 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |               20 |             78 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/calib_done_flop_reg                                                                                                                                                |               29 |             78 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               13 |             81 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxdatavalid_i_0                                                                                                                                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0                                                                                                                         |               16 |             90 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxdatavalid_i_1                                                                                                                                                                                                                   | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0                                                                                                                                                           |               19 |             90 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                |               21 |             94 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                                                  |               20 |             94 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               28 |            100 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/data_valid_i                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               30 |            122 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 | jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/scrambler_64b66b_gtx0_i/data_valid_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               31 |            122 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               45 |            130 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |               68 |            148 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                            |               38 |            180 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SR[0]                              |               44 |            182 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_i                                                                   |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               65 |            199 |
|  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i                                   |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               75 |            265 |
|  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               82 |            265 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        | jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                  |              113 |            412 |
|  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i_0                                                                 |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |              220 |            750 |
|  jtag_axi_i/clk_wiz/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |              962 |           3863 |
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    38 |
| 2      |                    11 |
| 3      |                    44 |
| 4      |                   147 |
| 5      |                    26 |
| 6      |                    18 |
| 7      |                    22 |
| 8      |                    37 |
| 9      |                    14 |
| 10     |                    15 |
| 11     |                     6 |
| 12     |                    12 |
| 13     |                     4 |
| 14     |                     2 |
| 15     |                     4 |
| 16+    |                   261 |
+--------+-----------------------+


