

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Mon Jun 24 13:17:03 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rbf_kernel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  394|  394|  394|  394|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  392|  392|         2|          1|          1|   392|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i_i)
	3  / (!exitcond_i_i)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %in_stream2_dest_V, i5* %in_stream2_id_V, i1* %in_stream2_last_V, i4* %in_stream2_user_V, i4* %in_stream2_strb_V, i4* %in_stream2_keep_V, i32* %in_stream2_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %in_stream1_dest_V, i5* %in_stream1_id_V, i1* %in_stream1_last_V, i4* %in_stream1_user_V, i4* %in_stream1_strb_V, i4* %in_stream1_keep_V, i32* %in_stream1_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%is_idx1_0_i_i = phi i9 [ 0, %newFuncRoot ], [ %is_idx1, %1 ]"   --->   Operation 8 'phi' 'is_idx1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i10 [ 0, %newFuncRoot ], [ %i, %1 ]"   --->   Operation 9 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.66ns)   --->   "%exitcond_i_i = icmp eq i9 %is_idx1_0_i_i, -120" [rbf_kernel/top.cpp:47]   --->   Operation 10 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 392, i64 392, i64 392)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%is_idx1 = add i9 %is_idx1_0_i_i, 1" [rbf_kernel/top.cpp:49]   --->   Operation 12 'add' 'is_idx1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %rbf_kernel_.exit.0.exitStub, label %1" [rbf_kernel/top.cpp:47]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%empty_12 = call { i5, i5, i1, i4, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %in_stream1_dest_V, i5* %in_stream1_id_V, i1* %in_stream1_last_V, i4* %in_stream1_user_V, i4* %in_stream1_strb_V, i4* %in_stream1_keep_V, i32* %in_stream1_data_V)"   --->   Operation 14 'read' 'empty_12' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%empty_13 = call { i5, i5, i1, i4, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %in_stream2_dest_V, i5* %in_stream2_id_V, i1* %in_stream2_last_V, i4* %in_stream2_user_V, i4* %in_stream2_strb_V, i4* %in_stream2_keep_V, i32* %in_stream2_data_V)"   --->   Operation 15 'read' 'empty_13' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [rbf_kernel/top.cpp:47]   --->   Operation 16 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [rbf_kernel/top.cpp:48]   --->   Operation 17 'specpipeline' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "%empty_12 = call { i5, i5, i1, i4, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %in_stream1_dest_V, i5* %in_stream1_id_V, i1* %in_stream1_last_V, i4* %in_stream1_user_V, i4* %in_stream1_strb_V, i4* %in_stream1_keep_V, i32* %in_stream1_data_V)"   --->   Operation 18 'read' 'empty_12' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%in_stream1_data_V_tm = extractvalue { i5, i5, i1, i4, i4, i4, i32 } %empty_12, 6"   --->   Operation 19 'extractvalue' 'in_stream1_data_V_tm' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1_i = bitcast i32 %in_stream1_data_V_tm to float" [rbf_kernel/top.cpp:50]   --->   Operation 20 'bitcast' 'tmp_1_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2_i = zext i10 %i_0_i_i to i64" [rbf_kernel/top.cpp:50]   --->   Operation 21 'zext' 'tmp_2_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%temp_buf_addr_4 = getelementptr inbounds [784 x float]* %temp_buf, i64 0, i64 %tmp_2_i" [rbf_kernel/top.cpp:50]   --->   Operation 22 'getelementptr' 'temp_buf_addr_4' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.25ns)   --->   "store float %tmp_1_i, float* %temp_buf_addr_4, align 8" [rbf_kernel/top.cpp:50]   --->   Operation 23 'store' <Predicate = (!exitcond_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3_i = or i10 %i_0_i_i, 1" [rbf_kernel/top.cpp:51]   --->   Operation 24 'or' 'tmp_3_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4_i = zext i10 %tmp_3_i to i64" [rbf_kernel/top.cpp:51]   --->   Operation 25 'zext' 'tmp_4_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%temp_buf_addr_5 = getelementptr inbounds [784 x float]* %temp_buf, i64 0, i64 %tmp_4_i" [rbf_kernel/top.cpp:51]   --->   Operation 26 'getelementptr' 'temp_buf_addr_5' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %temp_buf_addr_5, align 4" [rbf_kernel/top.cpp:51]   --->   Operation 27 'store' <Predicate = (!exitcond_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%empty_13 = call { i5, i5, i1, i4, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %in_stream2_dest_V, i5* %in_stream2_id_V, i1* %in_stream2_last_V, i4* %in_stream2_user_V, i4* %in_stream2_strb_V, i4* %in_stream2_keep_V, i32* %in_stream2_data_V)"   --->   Operation 28 'read' 'empty_13' <Predicate = (!exitcond_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%in_stream2_data_V_tm = extractvalue { i5, i5, i1, i4, i4, i4, i32 } %empty_13, 6"   --->   Operation 29 'extractvalue' 'in_stream2_data_V_tm' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5_i = bitcast i32 %in_stream2_data_V_tm to float" [rbf_kernel/top.cpp:53]   --->   Operation 30 'bitcast' 'tmp_5_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%temp2_buf_addr_4 = getelementptr inbounds [784 x float]* %temp2_buf, i64 0, i64 %tmp_2_i" [rbf_kernel/top.cpp:53]   --->   Operation 31 'getelementptr' 'temp2_buf_addr_4' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store float %tmp_5_i, float* %temp2_buf_addr_4, align 8" [rbf_kernel/top.cpp:53]   --->   Operation 32 'store' <Predicate = (!exitcond_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%temp2_buf_addr_5 = getelementptr inbounds [784 x float]* %temp2_buf, i64 0, i64 %tmp_4_i" [rbf_kernel/top.cpp:54]   --->   Operation 33 'getelementptr' 'temp2_buf_addr_5' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %temp2_buf_addr_5, align 4" [rbf_kernel/top.cpp:54]   --->   Operation 34 'store' <Predicate = (!exitcond_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)" [rbf_kernel/top.cpp:55]   --->   Operation 35 'specregionend' 'empty_14' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%i = add i10 %i_0_i_i, 2" [rbf_kernel/top.cpp:47]   --->   Operation 36 'add' 'i' <Predicate = (!exitcond_i_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [rbf_kernel/top.cpp:47]   --->   Operation 37 'br' <Predicate = (!exitcond_i_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream1_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ temp_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ in_stream2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream2_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ temp2_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5           (specinterface    ) [ 00000]
StgValue_6           (specinterface    ) [ 00000]
StgValue_7           (br               ) [ 01110]
is_idx1_0_i_i        (phi              ) [ 00100]
i_0_i_i              (phi              ) [ 00110]
exitcond_i_i         (icmp             ) [ 00110]
empty                (speclooptripcount) [ 00000]
is_idx1              (add              ) [ 01110]
StgValue_13          (br               ) [ 00000]
tmp_1                (specregionbegin  ) [ 00000]
StgValue_17          (specpipeline     ) [ 00000]
empty_12             (read             ) [ 00000]
in_stream1_data_V_tm (extractvalue     ) [ 00000]
tmp_1_i              (bitcast          ) [ 00000]
tmp_2_i              (zext             ) [ 00000]
temp_buf_addr_4      (getelementptr    ) [ 00000]
StgValue_23          (store            ) [ 00000]
tmp_3_i              (or               ) [ 00000]
tmp_4_i              (zext             ) [ 00000]
temp_buf_addr_5      (getelementptr    ) [ 00000]
StgValue_27          (store            ) [ 00000]
empty_13             (read             ) [ 00000]
in_stream2_data_V_tm (extractvalue     ) [ 00000]
tmp_5_i              (bitcast          ) [ 00000]
temp2_buf_addr_4     (getelementptr    ) [ 00000]
StgValue_32          (store            ) [ 00000]
temp2_buf_addr_5     (getelementptr    ) [ 00000]
StgValue_34          (store            ) [ 00000]
empty_14             (specregionend    ) [ 00000]
i                    (add              ) [ 01110]
StgValue_37          (br               ) [ 01110]
StgValue_38          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream1_strb_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_strb_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream1_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream1_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream1_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream1_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream1_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream1_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="temp_buf">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_buf"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_stream2_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_stream2_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_stream2_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_stream2_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_stream2_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_stream2_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_stream2_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="temp2_buf">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_buf"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="55" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="0" index="4" bw="4" slack="0"/>
<pin id="82" dir="0" index="5" bw="4" slack="0"/>
<pin id="83" dir="0" index="6" bw="4" slack="0"/>
<pin id="84" dir="0" index="7" bw="32" slack="0"/>
<pin id="85" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="55" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="0" index="4" bw="4" slack="0"/>
<pin id="100" dir="0" index="5" bw="4" slack="0"/>
<pin id="101" dir="0" index="6" bw="4" slack="0"/>
<pin id="102" dir="0" index="7" bw="32" slack="0"/>
<pin id="103" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_13/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_buf_addr_4_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr_4/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="10" slack="0"/>
<pin id="133" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/3 StgValue_27/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="temp_buf_addr_5_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_buf_addr_5/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="temp2_buf_addr_4_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_buf_addr_4/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="10" slack="0"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/3 StgValue_34/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="temp2_buf_addr_5_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_buf_addr_5/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="is_idx1_0_i_i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="1"/>
<pin id="166" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="is_idx1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="is_idx1_0_i_i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="9" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_idx1_0_i_i/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_0_i_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="1"/>
<pin id="177" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_0_i_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="10" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exitcond_i_i_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="is_idx1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="is_idx1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="in_stream1_data_V_tm_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="55" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream1_data_V_tm/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_1_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_2_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_3_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3_i/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_4_i_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="in_stream2_data_V_tm_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="55" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream2_data_V_tm/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_5_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="1"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="241" class="1005" name="exitcond_i_i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i_i "/>
</bind>
</comp>

<comp id="245" class="1005" name="is_idx1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="is_idx1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="56" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="76" pin=7"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="66" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="145" pin=4"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="191"><net_src comp="168" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="168" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="76" pin="8"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="211"><net_src comp="175" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="218"><net_src comp="175" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="229"><net_src comp="94" pin="8"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="239"><net_src comp="175" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="187" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="193" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="253"><net_src comp="235" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="179" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_buf | {3 }
	Port: temp2_buf | {3 }
 - Input state : 
	Port: Loop_1_proc : in_stream1_data_V | {2 }
	Port: Loop_1_proc : in_stream1_strb_V | {2 }
	Port: Loop_1_proc : in_stream1_keep_V | {2 }
	Port: Loop_1_proc : in_stream1_user_V | {2 }
	Port: Loop_1_proc : in_stream1_last_V | {2 }
	Port: Loop_1_proc : in_stream1_id_V | {2 }
	Port: Loop_1_proc : in_stream1_dest_V | {2 }
	Port: Loop_1_proc : in_stream2_data_V | {2 }
	Port: Loop_1_proc : in_stream2_strb_V | {2 }
	Port: Loop_1_proc : in_stream2_keep_V | {2 }
	Port: Loop_1_proc : in_stream2_user_V | {2 }
	Port: Loop_1_proc : in_stream2_last_V | {2 }
	Port: Loop_1_proc : in_stream2_id_V | {2 }
	Port: Loop_1_proc : in_stream2_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		exitcond_i_i : 1
		is_idx1 : 1
		StgValue_13 : 2
	State 3
		tmp_1_i : 1
		temp_buf_addr_4 : 1
		StgValue_23 : 2
		temp_buf_addr_5 : 1
		StgValue_27 : 2
		tmp_5_i : 1
		temp2_buf_addr_4 : 1
		StgValue_32 : 2
		temp2_buf_addr_5 : 1
		StgValue_34 : 2
		empty_14 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |        is_idx1_fu_193       |    0    |    15   |
|          |           i_fu_235          |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |     exitcond_i_i_fu_187     |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   read   |        grp_read_fu_76       |    0    |    0    |
|          |        grp_read_fu_94       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue| in_stream1_data_V_tm_fu_199 |    0    |    0    |
|          | in_stream2_data_V_tm_fu_226 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        tmp_2_i_fu_208       |    0    |    0    |
|          |        tmp_4_i_fu_220       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    or    |        tmp_3_i_fu_214       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    42   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| exitcond_i_i_reg_241|    1   |
|   i_0_i_i_reg_175   |   10   |
|      i_reg_250      |   10   |
|is_idx1_0_i_i_reg_164|    9   |
|   is_idx1_reg_245   |    9   |
+---------------------+--------+
|        Total        |   39   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| i_0_i_i_reg_175 |  p0  |   2  |  10  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   20   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   39   |   51   |
+-----------+--------+--------+--------+
