// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1636\sampleModel1636_3_sub\Mysubsystem_6.v
// Created: 2024-06-10 09:17:56
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_6
// Source Path: sampleModel1636_3_sub/Subsystem/Mysubsystem_6
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_6
          (In3,
           Out1);


  input   [7:0] In3;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk76_out1;  // uint8


  assign cfblk76_out1 = (In3 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out1 = cfblk76_out1;

endmodule  // Mysubsystem_6

